<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SparcGenDAGISel.inc source code [llvm/build/lib/Target/Sparc/SparcGenDAGISel.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/Sparc/SparcGenDAGISel.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Sparc</a>/<a href='SparcGenDAGISel.inc.html'>SparcGenDAGISel.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* DAG Instruction Selector for the Sparc target                              *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i>// *** NOTE: This file is #included into the middle of the target</i></td></tr>
<tr><th id="10">10</th><td><i>// *** instruction selector class.  These functions are really methods.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i>// If GET_DAGISEL_DECL is #defined with any value, only function</i></td></tr>
<tr><th id="13">13</th><td><i>// declarations will be included when this file is included.</i></td></tr>
<tr><th id="14">14</th><td><i>// If GET_DAGISEL_BODY is #defined, its value should be the name of</i></td></tr>
<tr><th id="15">15</th><td><i>// the instruction selector class. Function bodies will be emitted</i></td></tr>
<tr><th id="16">16</th><td><i>// and each function's name will be qualified with the name of the</i></td></tr>
<tr><th id="17">17</th><td><i>// class.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>// When neither of the GET_DAGISEL* macros is defined, the functions</i></td></tr>
<tr><th id="20">20</th><td><i>// are emitted inline.</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#<span data-ppcond="22">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span>) &amp;&amp; defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>)</u></td></tr>
<tr><th id="23">23</th><td><u>#error GET_DAGISEL_DECL and GET_DAGISEL_BODY cannot be both defined, undef both for inline definitions</u></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="22">endif</span></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="26">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span></u></td></tr>
<tr><th id="27">27</th><td><u>#define LOCAL_DAGISEL_STRINGIZE(X) LOCAL_DAGISEL_STRINGIZE_(X)</u></td></tr>
<tr><th id="28">28</th><td><u>#define LOCAL_DAGISEL_STRINGIZE_(X) #X</u></td></tr>
<tr><th id="29">29</th><td><b>static_assert</b>(<b>sizeof</b>(LOCAL_DAGISEL_STRINGIZE(GET_DAGISEL_BODY)) &gt; <var>1</var>,</td></tr>
<tr><th id="30">30</th><td>   <q>"GET_DAGISEL_BODY is empty: it should be defined with the class name"</q>);</td></tr>
<tr><th id="31">31</th><td><u>#undef LOCAL_DAGISEL_STRINGIZE_</u></td></tr>
<tr><th id="32">32</th><td><u>#undef LOCAL_DAGISEL_STRINGIZE</u></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="26">endif</span></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="35">if</span> !defined(<span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span>) &amp;&amp; !defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>)</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DAGISEL_INLINE" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</dfn> 1</u></td></tr>
<tr><th id="37">37</th><td><u>#<span data-ppcond="35">else</span></u></td></tr>
<tr><th id="38">38</th><td><u>#define DAGISEL_INLINE 0</u></td></tr>
<tr><th id="39">39</th><td><u>#<span data-ppcond="35">endif</span></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="41">if</span> !<a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="42">42</th><td><u>#define DAGISEL_CLASS_COLONCOLON GET_DAGISEL_BODY ::</u></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="41">else</span></u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/DAGISEL_CLASS_COLONCOLON" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</dfn></u></td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="41">endif</span></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#<span data-ppcond="47">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="48">48</th><td><em>void</em> SelectCode(SDNode *N);</td></tr>
<tr><th id="49">49</th><td><u>#<span data-ppcond="47">endif</span></u></td></tr>
<tr><th id="50">50</th><td><u>#<span data-ppcond="50">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="51">51</th><td><em>void</em> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="decl def fn" id="_ZN12_GLOBAL__N_117SparcDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE" title='(anonymous namespace)::SparcDAGToDAGISel::SelectCode' data-ref="_ZN12_GLOBAL__N_117SparcDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE" data-ref-filename="_ZN12_GLOBAL__N_117SparcDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE">SelectCode</dfn>(<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="13N" title='N' data-type='llvm::SDNode *' data-ref="13N" data-ref-filename="13N">N</dfn>)</td></tr>
<tr><th id="52">52</th><td>{</td></tr>
<tr><th id="53">53</th><td>  <i>// Some target values are emitted as 2 bytes, TARGET_VAL handles</i></td></tr>
<tr><th id="54">54</th><td><i>  // this.</i></td></tr>
<tr><th id="55">55</th><td>  <u>#define <dfn class="macro" id="_M/TARGET_VAL" data-ref="_M/TARGET_VAL">TARGET_VAL</dfn>(X) X &amp; 255, unsigned(X) &gt;&gt; 8</u></td></tr>
<tr><th id="56">56</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <em>char</em> <dfn class="local col4 decl" id="14MatcherTable" title='MatcherTable' data-type='const unsigned char [6170]' data-ref="14MatcherTable" data-ref-filename="14MatcherTable">MatcherTable</dfn>[] = {</td></tr>
<tr><th id="57">57</th><td><i>/*     0*/</i> <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*69 cases */</i>, <var>39</var>|<var>128</var>,<var>4</var><i>/*551*/</i>, <a class="macro" href="#55" title="ISD::STORE &amp; 255, unsigned(ISD::STORE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::STORE" title='llvm::ISD::STORE' data-ref="llvm::ISD::STORE" data-ref-filename="llvm..ISD..STORE">STORE</a>),<i>// -&gt;556</i></td></tr>
<tr><th id="58">58</th><td><i>/*     5*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="59">59</th><td><i>/*     6*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'st' chained node</i></td></tr>
<tr><th id="60">60</th><td><i>/*     7*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>90</var>, <i>/*-&gt;99*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="61">61</th><td><i>/*     9*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>0</var>, </td></tr>
<tr><th id="62">62</th><td><i>/*    11*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>41</var>, <i>/*-&gt;54*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="63">63</th><td><i>/*    13*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="64">64</th><td><i>/*    15*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $dst</i></td></tr>
<tr><th id="65">65</th><td><i>/*    16*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="66">66</th><td><i>/*    18*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="67">67</th><td><i>/*    20*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>15</var>, <i>/*-&gt;37*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="68">68</th><td><i>/*    22*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$dst #2 #3</i></td></tr>
<tr><th id="69">69</th><td><i>/*    25*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="70">70</th><td><i>/*    26*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="71">71</th><td><i>/*    29*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STrr &amp; 255, unsigned(SP::STrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STrr" title='llvm::SP::STrr' data-ref="llvm::SP::STrr" data-ref-filename="llvm..SP..STrr">STrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="72">72</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, <var>4</var>, </td></tr>
<tr><th id="73">73</th><td>               <i>// Src: (st 0:{ *:[i32] }, ADDRrr:{ *:[iPTR] }:$dst)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 18</i></td></tr>
<tr><th id="74">74</th><td><i>               // Dst: (STrr ADDRrr:{ *:[iPTR] }:$dst, G0:{ *:[i32] })</i></td></tr>
<tr><th id="75">75</th><td><i>/*    37*/</i>    <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;53*/</i></td></tr>
<tr><th id="76">76</th><td><i>/*    38*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$dst #2 #3</i></td></tr>
<tr><th id="77">77</th><td><i>/*    41*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="78">78</th><td><i>/*    42*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="79">79</th><td><i>/*    45*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STri &amp; 255, unsigned(SP::STri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STri" title='llvm::SP::STri' data-ref="llvm::SP::STri" data-ref-filename="llvm..SP..STri">STri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="80">80</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, <var>4</var>, </td></tr>
<tr><th id="81">81</th><td>               <i>// Src: (st 0:{ *:[i32] }, ADDRri:{ *:[iPTR] }:$dst)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 18</i></td></tr>
<tr><th id="82">82</th><td><i>               // Dst: (STri ADDRri:{ *:[iPTR] }:$dst, G0:{ *:[i32] })</i></td></tr>
<tr><th id="83">83</th><td><i>/*    53*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="84">84</th><td><i>/*    54*/</i>   <i>/*Scope*/</i> <var>43</var>, <i>/*-&gt;98*/</i></td></tr>
<tr><th id="85">85</th><td><i>/*    55*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="86">86</th><td><i>/*    57*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #1 = $dst</i></td></tr>
<tr><th id="87">87</th><td><i>/*    58*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="88">88</th><td><i>/*    60*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="89">89</th><td><i>/*    62*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="90">90</th><td><i>/*    64*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>15</var>, <i>/*-&gt;81*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="91">91</th><td><i>/*    66*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$dst #2 #3</i></td></tr>
<tr><th id="92">92</th><td><i>/*    69*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="93">93</th><td><i>/*    70*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="94">94</th><td><i>/*    73*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STXrr &amp; 255, unsigned(SP::STXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STXrr" title='llvm::SP::STXrr' data-ref="llvm::SP::STXrr" data-ref-filename="llvm..SP..STXrr">STXrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="95">95</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, <var>4</var>, </td></tr>
<tr><th id="96">96</th><td>               <i>// Src: (st 0:{ *:[i64] }, ADDRrr:{ *:[iPTR] }:$dst)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 18</i></td></tr>
<tr><th id="97">97</th><td><i>               // Dst: (STXrr ADDRrr:{ *:[iPTR] }:$dst, G0:{ *:[i64] })</i></td></tr>
<tr><th id="98">98</th><td><i>/*    81*/</i>    <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;97*/</i></td></tr>
<tr><th id="99">99</th><td><i>/*    82*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$dst #2 #3</i></td></tr>
<tr><th id="100">100</th><td><i>/*    85*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="101">101</th><td><i>/*    86*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="102">102</th><td><i>/*    89*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STXri &amp; 255, unsigned(SP::STXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STXri" title='llvm::SP::STXri' data-ref="llvm::SP::STXri" data-ref-filename="llvm..SP..STXri">STXri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="103">103</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, <var>4</var>, </td></tr>
<tr><th id="104">104</th><td>               <i>// Src: (st 0:{ *:[i64] }, ADDRri:{ *:[iPTR] }:$dst)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 18</i></td></tr>
<tr><th id="105">105</th><td><i>               // Dst: (STXri ADDRri:{ *:[iPTR] }:$dst, G0:{ *:[i64] })</i></td></tr>
<tr><th id="106">106</th><td><i>/*    97*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="107">107</th><td><i>/*    98*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="108">108</th><td><i>/*    99*/</i>  <i>/*Scope*/</i> <var>70</var>|<var>128</var>,<var>3</var><i>/*454*/</i>, <i>/*-&gt;555*/</i></td></tr>
<tr><th id="109">109</th><td><i>/*   101*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rd</i></td></tr>
<tr><th id="110">110</th><td><i>/*   102*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>3</var>|<var>128</var>,<var>1</var><i>/*131*/</i>, <i>/*-&gt;236*/</i> <i>// 6 children in Scope</i></td></tr>
<tr><th id="111">111</th><td><i>/*   105*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="112">112</th><td><i>/*   107*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="113">113</th><td><i>/*   108*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="114">114</th><td><i>/*   110*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>66</var>, <i>/*-&gt;178*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="115">115</th><td><i>/*   112*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>2</var>, <i>// Predicate_truncstore</i></td></tr>
<tr><th id="116">116</th><td><i>/*   114*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>30</var>, <i>/*-&gt;146*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="117">117</th><td><i>/*   116*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>3</var>, <i>// Predicate_truncstorei8</i></td></tr>
<tr><th id="118">118</th><td><i>/*   118*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;132*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="119">119</th><td><i>/*   120*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="120">120</th><td><i>/*   123*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="121">121</th><td><i>/*   124*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STBrr &amp; 255, unsigned(SP::STBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STBrr" title='llvm::SP::STBrr' data-ref="llvm::SP::STBrr" data-ref-filename="llvm..SP..STBrr">STBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="122">122</th><td>                     <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="123">123</th><td>                 <i>// Src: (st i32:{ *:[i32] }:$rd, ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="124">124</th><td><i>                 // Dst: (STBrr ADDRrr:{ *:[iPTR] }:$addr, i32:{ *:[i32] }:$rd)</i></td></tr>
<tr><th id="125">125</th><td><i>/*   132*/</i>      <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;145*/</i></td></tr>
<tr><th id="126">126</th><td><i>/*   133*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="127">127</th><td><i>/*   136*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="128">128</th><td><i>/*   137*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STBri &amp; 255, unsigned(SP::STBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STBri" title='llvm::SP::STBri' data-ref="llvm::SP::STBri" data-ref-filename="llvm..SP..STBri">STBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="129">129</th><td>                     <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="130">130</th><td>                 <i>// Src: (st i32:{ *:[i32] }:$rd, ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="131">131</th><td><i>                 // Dst: (STBri ADDRri:{ *:[iPTR] }:$addr, i32:{ *:[i32] }:$rd)</i></td></tr>
<tr><th id="132">132</th><td><i>/*   145*/</i>      <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="133">133</th><td><i>/*   146*/</i>     <i>/*Scope*/</i> <var>30</var>, <i>/*-&gt;177*/</i></td></tr>
<tr><th id="134">134</th><td><i>/*   147*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_truncstorei16</i></td></tr>
<tr><th id="135">135</th><td><i>/*   149*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;163*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="136">136</th><td><i>/*   151*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="137">137</th><td><i>/*   154*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="138">138</th><td><i>/*   155*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STHrr &amp; 255, unsigned(SP::STHrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STHrr" title='llvm::SP::STHrr' data-ref="llvm::SP::STHrr" data-ref-filename="llvm..SP..STHrr">STHrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="139">139</th><td>                     <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="140">140</th><td>                 <i>// Src: (st i32:{ *:[i32] }:$rd, ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="141">141</th><td><i>                 // Dst: (STHrr ADDRrr:{ *:[iPTR] }:$addr, i32:{ *:[i32] }:$rd)</i></td></tr>
<tr><th id="142">142</th><td><i>/*   163*/</i>      <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;176*/</i></td></tr>
<tr><th id="143">143</th><td><i>/*   164*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="144">144</th><td><i>/*   167*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="145">145</th><td><i>/*   168*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STHri &amp; 255, unsigned(SP::STHri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STHri" title='llvm::SP::STHri' data-ref="llvm::SP::STHri" data-ref-filename="llvm..SP..STHri">STHri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="146">146</th><td>                     <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="147">147</th><td>                 <i>// Src: (st i32:{ *:[i32] }:$rd, ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="148">148</th><td><i>                 // Dst: (STHri ADDRri:{ *:[iPTR] }:$addr, i32:{ *:[i32] }:$rd)</i></td></tr>
<tr><th id="149">149</th><td><i>/*   176*/</i>      <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="150">150</th><td><i>/*   177*/</i>     <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="151">151</th><td><i>/*   178*/</i>    <i>/*Scope*/</i> <var>56</var>, <i>/*-&gt;235*/</i></td></tr>
<tr><th id="152">152</th><td><i>/*   179*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="153">153</th><td><i>/*   181*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;195*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="154">154</th><td><i>/*   183*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="155">155</th><td><i>/*   186*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="156">156</th><td><i>/*   187*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STrr &amp; 255, unsigned(SP::STrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STrr" title='llvm::SP::STrr' data-ref="llvm::SP::STrr" data-ref-filename="llvm..SP..STrr">STrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="157">157</th><td>                    <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="158">158</th><td>                <i>// Src: (st i32:{ *:[i32] }:$rd, ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="159">159</th><td><i>                // Dst: (STrr ADDRrr:{ *:[iPTR] }:$addr, i32:{ *:[i32] }:$rd)</i></td></tr>
<tr><th id="160">160</th><td><i>/*   195*/</i>     <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;208*/</i></td></tr>
<tr><th id="161">161</th><td><i>/*   196*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="162">162</th><td><i>/*   199*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="163">163</th><td><i>/*   200*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STri &amp; 255, unsigned(SP::STri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STri" title='llvm::SP::STri' data-ref="llvm::SP::STri" data-ref-filename="llvm..SP..STri">STri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="164">164</th><td>                    <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="165">165</th><td>                <i>// Src: (st i32:{ *:[i32] }:$rd, ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="166">166</th><td><i>                // Dst: (STri ADDRri:{ *:[iPTR] }:$addr, i32:{ *:[i32] }:$rd)</i></td></tr>
<tr><th id="167">167</th><td><i>/*   208*/</i>     <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;221*/</i></td></tr>
<tr><th id="168">168</th><td><i>/*   209*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="169">169</th><td><i>/*   212*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="170">170</th><td><i>/*   213*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STCrr &amp; 255, unsigned(SP::STCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STCrr" title='llvm::SP::STCrr' data-ref="llvm::SP::STCrr" data-ref-filename="llvm..SP..STCrr">STCrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="171">171</th><td>                    <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="172">172</th><td>                <i>// Src: (st i32:{ *:[i32] }:$rd, ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="173">173</th><td><i>                // Dst: (STCrr ADDRrr:{ *:[iPTR] }:$addr, i32:{ *:[i32] }:$rd)</i></td></tr>
<tr><th id="174">174</th><td><i>/*   221*/</i>     <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;234*/</i></td></tr>
<tr><th id="175">175</th><td><i>/*   222*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="176">176</th><td><i>/*   225*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="177">177</th><td><i>/*   226*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STCri &amp; 255, unsigned(SP::STCri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STCri" title='llvm::SP::STCri' data-ref="llvm::SP::STCri" data-ref-filename="llvm..SP..STCri">STCri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="178">178</th><td>                    <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="179">179</th><td>                <i>// Src: (st i32:{ *:[i32] }:$rd, ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="180">180</th><td><i>                // Dst: (STCri ADDRri:{ *:[iPTR] }:$addr, i32:{ *:[i32] }:$rd)</i></td></tr>
<tr><th id="181">181</th><td><i>/*   234*/</i>     <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="182">182</th><td><i>/*   235*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="183">183</th><td><i>/*   236*/</i>   <i>/*Scope*/</i> <var>61</var>, <i>/*-&gt;298*/</i></td></tr>
<tr><th id="184">184</th><td><i>/*   237*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2i32" title='llvm::MVT::v2i32' data-ref="llvm::MVT::v2i32" data-ref-filename="llvm..MVT..v2i32">v2i32</a>,</td></tr>
<tr><th id="185">185</th><td><i>/*   239*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="186">186</th><td><i>/*   240*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="187">187</th><td><i>/*   242*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="188">188</th><td><i>/*   244*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;258*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="189">189</th><td><i>/*   246*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="190">190</th><td><i>/*   249*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="191">191</th><td><i>/*   250*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STDrr &amp; 255, unsigned(SP::STDrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STDrr" title='llvm::SP::STDrr' data-ref="llvm::SP::STDrr" data-ref-filename="llvm..SP..STDrr">STDrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="192">192</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="193">193</th><td>               <i>// Src: (st v2i32:{ *:[v2i32] }:$rd, ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="194">194</th><td><i>               // Dst: (STDrr ADDRrr:{ *:[iPTR] }:$addr, v2i32:{ *:[v2i32] }:$rd)</i></td></tr>
<tr><th id="195">195</th><td><i>/*   258*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;271*/</i></td></tr>
<tr><th id="196">196</th><td><i>/*   259*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="197">197</th><td><i>/*   262*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="198">198</th><td><i>/*   263*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STDri &amp; 255, unsigned(SP::STDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STDri" title='llvm::SP::STDri' data-ref="llvm::SP::STDri" data-ref-filename="llvm..SP..STDri">STDri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="199">199</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="200">200</th><td>               <i>// Src: (st v2i32:{ *:[v2i32] }:$rd, ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="201">201</th><td><i>               // Dst: (STDri ADDRri:{ *:[iPTR] }:$addr, v2i32:{ *:[v2i32] }:$rd)</i></td></tr>
<tr><th id="202">202</th><td><i>/*   271*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;284*/</i></td></tr>
<tr><th id="203">203</th><td><i>/*   272*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="204">204</th><td><i>/*   275*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="205">205</th><td><i>/*   276*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STDCrr &amp; 255, unsigned(SP::STDCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STDCrr" title='llvm::SP::STDCrr' data-ref="llvm::SP::STDCrr" data-ref-filename="llvm..SP..STDCrr">STDCrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="206">206</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="207">207</th><td>               <i>// Src: (st v2i32:{ *:[v2i32] }:$rd, ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="208">208</th><td><i>               // Dst: (STDCrr ADDRrr:{ *:[iPTR] }:$addr, v2i32:{ *:[v2i32] }:$rd)</i></td></tr>
<tr><th id="209">209</th><td><i>/*   284*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;297*/</i></td></tr>
<tr><th id="210">210</th><td><i>/*   285*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="211">211</th><td><i>/*   288*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="212">212</th><td><i>/*   289*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STDCri &amp; 255, unsigned(SP::STDCri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STDCri" title='llvm::SP::STDCri' data-ref="llvm::SP::STDCri" data-ref-filename="llvm..SP..STDCri">STDCri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="213">213</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="214">214</th><td>               <i>// Src: (st v2i32:{ *:[v2i32] }:$rd, ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="215">215</th><td><i>               // Dst: (STDCri ADDRri:{ *:[iPTR] }:$addr, v2i32:{ *:[v2i32] }:$rd)</i></td></tr>
<tr><th id="216">216</th><td><i>/*   297*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="217">217</th><td><i>/*   298*/</i>   <i>/*Scope*/</i> <var>35</var>, <i>/*-&gt;334*/</i></td></tr>
<tr><th id="218">218</th><td><i>/*   299*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,</td></tr>
<tr><th id="219">219</th><td><i>/*   301*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="220">220</th><td><i>/*   302*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="221">221</th><td><i>/*   304*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="222">222</th><td><i>/*   306*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;320*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="223">223</th><td><i>/*   308*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="224">224</th><td><i>/*   311*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="225">225</th><td><i>/*   312*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STFrr &amp; 255, unsigned(SP::STFrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STFrr" title='llvm::SP::STFrr' data-ref="llvm::SP::STFrr" data-ref-filename="llvm..SP..STFrr">STFrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="226">226</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="227">227</th><td>               <i>// Src: (st f32:{ *:[f32] }:$rd, ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="228">228</th><td><i>               // Dst: (STFrr ADDRrr:{ *:[iPTR] }:$addr, f32:{ *:[f32] }:$rd)</i></td></tr>
<tr><th id="229">229</th><td><i>/*   320*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;333*/</i></td></tr>
<tr><th id="230">230</th><td><i>/*   321*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="231">231</th><td><i>/*   324*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="232">232</th><td><i>/*   325*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STFri &amp; 255, unsigned(SP::STFri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STFri" title='llvm::SP::STFri' data-ref="llvm::SP::STFri" data-ref-filename="llvm..SP..STFri">STFri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="233">233</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="234">234</th><td>               <i>// Src: (st f32:{ *:[f32] }:$rd, ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="235">235</th><td><i>               // Dst: (STFri ADDRri:{ *:[iPTR] }:$addr, f32:{ *:[f32] }:$rd)</i></td></tr>
<tr><th id="236">236</th><td><i>/*   333*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="237">237</th><td><i>/*   334*/</i>   <i>/*Scope*/</i> <var>35</var>, <i>/*-&gt;370*/</i></td></tr>
<tr><th id="238">238</th><td><i>/*   335*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,</td></tr>
<tr><th id="239">239</th><td><i>/*   337*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="240">240</th><td><i>/*   338*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="241">241</th><td><i>/*   340*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="242">242</th><td><i>/*   342*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;356*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="243">243</th><td><i>/*   344*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="244">244</th><td><i>/*   347*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="245">245</th><td><i>/*   348*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STDFrr &amp; 255, unsigned(SP::STDFrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STDFrr" title='llvm::SP::STDFrr' data-ref="llvm::SP::STDFrr" data-ref-filename="llvm..SP..STDFrr">STDFrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="246">246</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="247">247</th><td>               <i>// Src: (st f64:{ *:[f64] }:$rd, ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="248">248</th><td><i>               // Dst: (STDFrr ADDRrr:{ *:[iPTR] }:$addr, f64:{ *:[f64] }:$rd)</i></td></tr>
<tr><th id="249">249</th><td><i>/*   356*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;369*/</i></td></tr>
<tr><th id="250">250</th><td><i>/*   357*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="251">251</th><td><i>/*   360*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="252">252</th><td><i>/*   361*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STDFri &amp; 255, unsigned(SP::STDFri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STDFri" title='llvm::SP::STDFri' data-ref="llvm::SP::STDFri" data-ref-filename="llvm..SP..STDFri">STDFri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="253">253</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="254">254</th><td>               <i>// Src: (st f64:{ *:[f64] }:$rd, ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="255">255</th><td><i>               // Dst: (STDFri ADDRri:{ *:[iPTR] }:$addr, f64:{ *:[f64] }:$rd)</i></td></tr>
<tr><th id="256">256</th><td><i>/*   369*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="257">257</th><td><i>/*   370*/</i>   <i>/*Scope*/</i> <var>37</var>, <i>/*-&gt;408*/</i></td></tr>
<tr><th id="258">258</th><td><i>/*   371*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,</td></tr>
<tr><th id="259">259</th><td><i>/*   373*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="260">260</th><td><i>/*   374*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="261">261</th><td><i>/*   376*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="262">262</th><td><i>/*   378*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>1</var>, <i>// (Subtarget-&gt;hasHardQuad()) &amp;&amp; (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="263">263</th><td><i>/*   380*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;394*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="264">264</th><td><i>/*   382*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="265">265</th><td><i>/*   385*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="266">266</th><td><i>/*   386*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STQFrr &amp; 255, unsigned(SP::STQFrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STQFrr" title='llvm::SP::STQFrr' data-ref="llvm::SP::STQFrr" data-ref-filename="llvm..SP..STQFrr">STQFrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="267">267</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="268">268</th><td>               <i>// Src: (st f128:{ *:[f128] }:$rd, ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="269">269</th><td><i>               // Dst: (STQFrr ADDRrr:{ *:[iPTR] }:$addr, f128:{ *:[f128] }:$rd)</i></td></tr>
<tr><th id="270">270</th><td><i>/*   394*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;407*/</i></td></tr>
<tr><th id="271">271</th><td><i>/*   395*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="272">272</th><td><i>/*   398*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="273">273</th><td><i>/*   399*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STQFri &amp; 255, unsigned(SP::STQFri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STQFri" title='llvm::SP::STQFri' data-ref="llvm::SP::STQFri" data-ref-filename="llvm..SP..STQFri">STQFri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="274">274</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="275">275</th><td>               <i>// Src: (st f128:{ *:[f128] }:$rd, ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="276">276</th><td><i>               // Dst: (STQFri ADDRri:{ *:[iPTR] }:$addr, f128:{ *:[f128] }:$rd)</i></td></tr>
<tr><th id="277">277</th><td><i>/*   407*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="278">278</th><td><i>/*   408*/</i>   <i>/*Scope*/</i> <var>16</var>|<var>128</var>,<var>1</var><i>/*144*/</i>, <i>/*-&gt;554*/</i></td></tr>
<tr><th id="279">279</th><td><i>/*   410*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="280">280</th><td><i>/*   412*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="281">281</th><td><i>/*   413*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="282">282</th><td><i>/*   415*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>32</var>, <i>/*-&gt;449*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="283">283</th><td><i>/*   417*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="284">284</th><td><i>/*   419*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="285">285</th><td><i>/*   421*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;435*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="286">286</th><td><i>/*   423*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="287">287</th><td><i>/*   426*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="288">288</th><td><i>/*   427*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STXrr &amp; 255, unsigned(SP::STXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STXrr" title='llvm::SP::STXrr' data-ref="llvm::SP::STXrr" data-ref-filename="llvm..SP..STXrr">STXrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="289">289</th><td>                    <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="290">290</th><td>                <i>// Src: (st i64:{ *:[i64] }:$rd, ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="291">291</th><td><i>                // Dst: (STXrr ADDRrr:{ *:[iPTR] }:$addr, i64:{ *:[i64] }:$rd)</i></td></tr>
<tr><th id="292">292</th><td><i>/*   435*/</i>     <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;448*/</i></td></tr>
<tr><th id="293">293</th><td><i>/*   436*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="294">294</th><td><i>/*   439*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="295">295</th><td><i>/*   440*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STXri &amp; 255, unsigned(SP::STXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STXri" title='llvm::SP::STXri' data-ref="llvm::SP::STXri" data-ref-filename="llvm..SP..STXri">STXri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="296">296</th><td>                    <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="297">297</th><td>                <i>// Src: (st i64:{ *:[i64] }:$rd, ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="298">298</th><td><i>                // Dst: (STXri ADDRri:{ *:[iPTR] }:$addr, i64:{ *:[i64] }:$rd)</i></td></tr>
<tr><th id="299">299</th><td><i>/*   448*/</i>     <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="300">300</th><td><i>/*   449*/</i>    <i>/*Scope*/</i> <var>103</var>, <i>/*-&gt;553*/</i></td></tr>
<tr><th id="301">301</th><td><i>/*   450*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>2</var>, <i>// Predicate_truncstore</i></td></tr>
<tr><th id="302">302</th><td><i>/*   452*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>32</var>, <i>/*-&gt;486*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="303">303</th><td><i>/*   454*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>3</var>, <i>// Predicate_truncstorei8</i></td></tr>
<tr><th id="304">304</th><td><i>/*   456*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="305">305</th><td><i>/*   458*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;472*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="306">306</th><td><i>/*   460*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="307">307</th><td><i>/*   463*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="308">308</th><td><i>/*   464*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STBrr &amp; 255, unsigned(SP::STBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STBrr" title='llvm::SP::STBrr' data-ref="llvm::SP::STBrr" data-ref-filename="llvm..SP..STBrr">STBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="309">309</th><td>                     <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="310">310</th><td>                 <i>// Src: (st i64:{ *:[i64] }:$src, ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="311">311</th><td><i>                 // Dst: (STBrr ADDRrr:{ *:[iPTR] }:$addr, ?:{ *:[i64] }:$src)</i></td></tr>
<tr><th id="312">312</th><td><i>/*   472*/</i>      <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;485*/</i></td></tr>
<tr><th id="313">313</th><td><i>/*   473*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="314">314</th><td><i>/*   476*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="315">315</th><td><i>/*   477*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STBri &amp; 255, unsigned(SP::STBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STBri" title='llvm::SP::STBri' data-ref="llvm::SP::STBri" data-ref-filename="llvm..SP..STBri">STBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="316">316</th><td>                     <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="317">317</th><td>                 <i>// Src: (st i64:{ *:[i64] }:$src, ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="318">318</th><td><i>                 // Dst: (STBri ADDRri:{ *:[iPTR] }:$addr, ?:{ *:[i64] }:$src)</i></td></tr>
<tr><th id="319">319</th><td><i>/*   485*/</i>      <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="320">320</th><td><i>/*   486*/</i>     <i>/*Scope*/</i> <var>32</var>, <i>/*-&gt;519*/</i></td></tr>
<tr><th id="321">321</th><td><i>/*   487*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_truncstorei16</i></td></tr>
<tr><th id="322">322</th><td><i>/*   489*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="323">323</th><td><i>/*   491*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;505*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="324">324</th><td><i>/*   493*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="325">325</th><td><i>/*   496*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="326">326</th><td><i>/*   497*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STHrr &amp; 255, unsigned(SP::STHrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STHrr" title='llvm::SP::STHrr' data-ref="llvm::SP::STHrr" data-ref-filename="llvm..SP..STHrr">STHrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="327">327</th><td>                     <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="328">328</th><td>                 <i>// Src: (st i64:{ *:[i64] }:$src, ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="329">329</th><td><i>                 // Dst: (STHrr ADDRrr:{ *:[iPTR] }:$addr, ?:{ *:[i64] }:$src)</i></td></tr>
<tr><th id="330">330</th><td><i>/*   505*/</i>      <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;518*/</i></td></tr>
<tr><th id="331">331</th><td><i>/*   506*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="332">332</th><td><i>/*   509*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="333">333</th><td><i>/*   510*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STHri &amp; 255, unsigned(SP::STHri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STHri" title='llvm::SP::STHri' data-ref="llvm::SP::STHri" data-ref-filename="llvm..SP..STHri">STHri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="334">334</th><td>                     <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="335">335</th><td>                 <i>// Src: (st i64:{ *:[i64] }:$src, ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="336">336</th><td><i>                 // Dst: (STHri ADDRri:{ *:[iPTR] }:$addr, ?:{ *:[i64] }:$src)</i></td></tr>
<tr><th id="337">337</th><td><i>/*   518*/</i>      <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="338">338</th><td><i>/*   519*/</i>     <i>/*Scope*/</i> <var>32</var>, <i>/*-&gt;552*/</i></td></tr>
<tr><th id="339">339</th><td><i>/*   520*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_truncstorei32</i></td></tr>
<tr><th id="340">340</th><td><i>/*   522*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="341">341</th><td><i>/*   524*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;538*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="342">342</th><td><i>/*   526*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="343">343</th><td><i>/*   529*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="344">344</th><td><i>/*   530*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STrr &amp; 255, unsigned(SP::STrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STrr" title='llvm::SP::STrr' data-ref="llvm::SP::STrr" data-ref-filename="llvm..SP..STrr">STrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="345">345</th><td>                     <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="346">346</th><td>                 <i>// Src: (st i64:{ *:[i64] }:$src, ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="347">347</th><td><i>                 // Dst: (STrr ADDRrr:{ *:[iPTR] }:$addr, ?:{ *:[i64] }:$src)</i></td></tr>
<tr><th id="348">348</th><td><i>/*   538*/</i>      <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;551*/</i></td></tr>
<tr><th id="349">349</th><td><i>/*   539*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>2</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="350">350</th><td><i>/*   542*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="351">351</th><td><i>/*   543*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STri &amp; 255, unsigned(SP::STri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STri" title='llvm::SP::STri' data-ref="llvm::SP::STri" data-ref-filename="llvm..SP..STri">STri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="352">352</th><td>                     <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="353">353</th><td>                 <i>// Src: (st i64:{ *:[i64] }:$src, ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_truncstore&gt;&gt;&lt;&lt;P:Predicate_truncstorei32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="354">354</th><td><i>                 // Dst: (STri ADDRri:{ *:[iPTR] }:$addr, ?:{ *:[i64] }:$src)</i></td></tr>
<tr><th id="355">355</th><td><i>/*   551*/</i>      <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="356">356</th><td><i>/*   552*/</i>     <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="357">357</th><td><i>/*   553*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="358">358</th><td><i>/*   554*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="359">359</th><td><i>/*   555*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="360">360</th><td><i>/*   556*/</i> <i>/*SwitchOpcode*/</i> <var>39</var>, <a class="macro" href="#55" title="SPISD::TLS_LD &amp; 255, unsigned(SPISD::TLS_LD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::TLS_LD" title='llvm::SPISD::TLS_LD' data-ref="llvm::SPISD::TLS_LD" data-ref-filename="llvm..SPISD..TLS_LD">TLS_LD</a>),<i>// -&gt;598</i></td></tr>
<tr><th id="361">361</th><td><i>/*   559*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $addr</i></td></tr>
<tr><th id="362">362</th><td><i>/*   560*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $sym</i></td></tr>
<tr><th id="363">363</th><td><i>/*   561*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="364">364</th><td><i>/*   562*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),</td></tr>
<tr><th id="365">365</th><td><i>/*   565*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="366">366</th><td><i>/*   566*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>12</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;581</i></td></tr>
<tr><th id="367">367</th><td><i>/*   569*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>0</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="368">368</th><td><i>/*   572*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::TLS_LDrr &amp; 255, unsigned(SP::TLS_LDrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::TLS_LDrr" title='llvm::SP::TLS_LDrr' data-ref="llvm::SP::TLS_LDrr" data-ref-filename="llvm..SP..TLS_LDrr">TLS_LDrr</a>), <var>0</var>,</td></tr>
<tr><th id="369">369</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, <var>1</var>, </td></tr>
<tr><th id="370">370</th><td>             <i>// Src: (tlsld:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr, (tglobaltlsaddr:{ *:[iPTR] }):$sym) - Complexity = 15</i></td></tr>
<tr><th id="371">371</th><td><i>             // Dst: (TLS_LDrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr, (tglobaltlsaddr:{ *:[iPTR] }):$sym)</i></td></tr>
<tr><th id="372">372</th><td><i>/*   581*/</i>  <i>/*SwitchType*/</i> <var>14</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;597</i></td></tr>
<tr><th id="373">373</th><td><i>/*   583*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="374">374</th><td><i>/*   585*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>0</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="375">375</th><td><i>/*   588*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::TLS_LDXrr &amp; 255, unsigned(SP::TLS_LDXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::TLS_LDXrr" title='llvm::SP::TLS_LDXrr' data-ref="llvm::SP::TLS_LDXrr" data-ref-filename="llvm..SP..TLS_LDXrr">TLS_LDXrr</a>), <var>0</var>,</td></tr>
<tr><th id="376">376</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>3</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, <var>1</var>, </td></tr>
<tr><th id="377">377</th><td>             <i>// Src: (tlsld:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr, (tglobaltlsaddr:{ *:[iPTR] }):$sym) - Complexity = 15</i></td></tr>
<tr><th id="378">378</th><td><i>             // Dst: (TLS_LDXrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr, (tglobaltlsaddr:{ *:[iPTR] }):$sym)</i></td></tr>
<tr><th id="379">379</th><td><i>/*   597*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="380">380</th><td><i>/*   598*/</i> <i>/*SwitchOpcode*/</i> <var>17</var>|<var>128</var>,<var>3</var><i>/*401*/</i>, <a class="macro" href="#55" title="ISD::ADD &amp; 255, unsigned(ISD::ADD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ADD" title='llvm::ISD::ADD' data-ref="llvm::ISD::ADD" data-ref-filename="llvm..ISD..ADD">ADD</a>),<i>// -&gt;1003</i></td></tr>
<tr><th id="381">381</th><td><i>/*   602*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>125</var>, <i>/*-&gt;729*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="382">382</th><td><i>/*   604*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="383">383</th><td><i>/*   605*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*2 cases */</i>, <var>58</var>, <a class="macro" href="#55" title="SPISD::Hi &amp; 255, unsigned(SPISD::Hi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::Hi" title='llvm::SPISD::Hi' data-ref="llvm::SPISD::Hi" data-ref-filename="llvm..SPISD..Hi">Hi</a>),<i>// -&gt;667</i></td></tr>
<tr><th id="384">384</th><td><i>/*   609*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $in1</i></td></tr>
<tr><th id="385">385</th><td><i>/*   610*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="386">386</th><td><i>/*   611*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),</td></tr>
<tr><th id="387">387</th><td><i>/*   614*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="388">388</th><td><i>/*   615*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="389">389</th><td><i>/*   616*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="390">390</th><td><i>/*   617*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="SPISD::Lo &amp; 255, unsigned(SPISD::Lo) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::Lo" title='llvm::SPISD::Lo' data-ref="llvm::SPISD::Lo" data-ref-filename="llvm..SPISD..Lo">Lo</a>),</td></tr>
<tr><th id="391">391</th><td><i>/*   620*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $in2</i></td></tr>
<tr><th id="392">392</th><td><i>/*   621*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="393">393</th><td><i>/*   622*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),</td></tr>
<tr><th id="394">394</th><td><i>/*   625*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="395">395</th><td><i>/*   626*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="396">396</th><td><i>/*   627*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>17</var>, <i>/*-&gt;646*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="397">397</th><td><i>/*   629*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="398">398</th><td><i>/*   631*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="399">399</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="400">400</th><td><i>/*   638*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDri &amp; 255, unsigned(SP::ADDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDri" title='llvm::SP::ADDri' data-ref="llvm::SP::ADDri" data-ref-filename="llvm..SP..ADDri">ADDri</a>), <var>0</var>,</td></tr>
<tr><th id="401">401</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="402">402</th><td>               <i>// Src: (add:{ *:[iPTR] } (SPhi:{ *:[iPTR] } (tglobaltlsaddr:{ *:[iPTR] }):$in1), (SPlo:{ *:[iPTR] } (tglobaltlsaddr:{ *:[iPTR] }):$in2)) - Complexity = 15</i></td></tr>
<tr><th id="403">403</th><td><i>               // Dst: (ADDri:{ *:[iPTR] } (SETHIi:{ *:[i32] } (tglobaltlsaddr:{ *:[i32] }):$in1), (tglobaltlsaddr:{ *:[i32] }):$in2)</i></td></tr>
<tr><th id="404">404</th><td><i>/*   646*/</i>    <i>/*Scope*/</i> <var>19</var>, <i>/*-&gt;666*/</i></td></tr>
<tr><th id="405">405</th><td><i>/*   647*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="406">406</th><td><i>/*   649*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="407">407</th><td><i>/*   651*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIXi &amp; 255, unsigned(SP::SETHIXi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIXi" title='llvm::SP::SETHIXi' data-ref="llvm::SP::SETHIXi" data-ref-filename="llvm..SP..SETHIXi">SETHIXi</a>), <var>0</var>,</td></tr>
<tr><th id="408">408</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="409">409</th><td><i>/*   658*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDXri &amp; 255, unsigned(SP::ADDXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDXri" title='llvm::SP::ADDXri' data-ref="llvm::SP::ADDXri" data-ref-filename="llvm..SP..ADDXri">ADDXri</a>), <var>0</var>,</td></tr>
<tr><th id="410">410</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="411">411</th><td>               <i>// Src: (add:{ *:[i64] } (SPhi:{ *:[i64] } (tglobaltlsaddr:{ *:[i64] }):$in1), (SPlo:{ *:[i64] } (tglobaltlsaddr:{ *:[i64] }):$in2)) - Complexity = 15</i></td></tr>
<tr><th id="412">412</th><td><i>               // Dst: (ADDXri:{ *:[i64] } (SETHIXi:{ *:[i64] } (tglobaltlsaddr:{ *:[i64] }):$in1), (tglobaltlsaddr:{ *:[i64] }):$in2)</i></td></tr>
<tr><th id="413">413</th><td><i>/*   666*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="414">414</th><td><i>/*   667*/</i>   <i>/*SwitchOpcode*/</i> <var>58</var>, <a class="macro" href="#55" title="SPISD::Lo &amp; 255, unsigned(SPISD::Lo) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::Lo" title='llvm::SPISD::Lo' data-ref="llvm::SPISD::Lo" data-ref-filename="llvm..SPISD..Lo">Lo</a>),<i>// -&gt;728</i></td></tr>
<tr><th id="415">415</th><td><i>/*   670*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $in2</i></td></tr>
<tr><th id="416">416</th><td><i>/*   671*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="417">417</th><td><i>/*   672*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),</td></tr>
<tr><th id="418">418</th><td><i>/*   675*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="419">419</th><td><i>/*   676*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="420">420</th><td><i>/*   677*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="421">421</th><td><i>/*   678*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="SPISD::Hi &amp; 255, unsigned(SPISD::Hi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::Hi" title='llvm::SPISD::Hi' data-ref="llvm::SPISD::Hi" data-ref-filename="llvm..SPISD..Hi">Hi</a>),</td></tr>
<tr><th id="422">422</th><td><i>/*   681*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $in1</i></td></tr>
<tr><th id="423">423</th><td><i>/*   682*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="424">424</th><td><i>/*   683*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),</td></tr>
<tr><th id="425">425</th><td><i>/*   686*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="426">426</th><td><i>/*   687*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="427">427</th><td><i>/*   688*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>17</var>, <i>/*-&gt;707*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="428">428</th><td><i>/*   690*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="429">429</th><td><i>/*   692*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="430">430</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="431">431</th><td><i>/*   699*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDri &amp; 255, unsigned(SP::ADDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDri" title='llvm::SP::ADDri' data-ref="llvm::SP::ADDri" data-ref-filename="llvm..SP..ADDri">ADDri</a>), <var>0</var>,</td></tr>
<tr><th id="432">432</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>0</var>, </td></tr>
<tr><th id="433">433</th><td>               <i>// Src: (add:{ *:[iPTR] } (SPlo:{ *:[iPTR] } (tglobaltlsaddr:{ *:[iPTR] }):$in2), (SPhi:{ *:[iPTR] } (tglobaltlsaddr:{ *:[iPTR] }):$in1)) - Complexity = 15</i></td></tr>
<tr><th id="434">434</th><td><i>               // Dst: (ADDri:{ *:[iPTR] } (SETHIi:{ *:[i32] } (tglobaltlsaddr:{ *:[i32] }):$in1), (tglobaltlsaddr:{ *:[i32] }):$in2)</i></td></tr>
<tr><th id="435">435</th><td><i>/*   707*/</i>    <i>/*Scope*/</i> <var>19</var>, <i>/*-&gt;727*/</i></td></tr>
<tr><th id="436">436</th><td><i>/*   708*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="437">437</th><td><i>/*   710*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="438">438</th><td><i>/*   712*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIXi &amp; 255, unsigned(SP::SETHIXi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIXi" title='llvm::SP::SETHIXi' data-ref="llvm::SP::SETHIXi" data-ref-filename="llvm..SP..SETHIXi">SETHIXi</a>), <var>0</var>,</td></tr>
<tr><th id="439">439</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="440">440</th><td><i>/*   719*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDXri &amp; 255, unsigned(SP::ADDXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDXri" title='llvm::SP::ADDXri' data-ref="llvm::SP::ADDXri" data-ref-filename="llvm..SP..ADDXri">ADDXri</a>), <var>0</var>,</td></tr>
<tr><th id="441">441</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>0</var>, </td></tr>
<tr><th id="442">442</th><td>               <i>// Src: (add:{ *:[i64] } (SPlo:{ *:[i64] } (tglobaltlsaddr:{ *:[i64] }):$in2), (SPhi:{ *:[i64] } (tglobaltlsaddr:{ *:[i64] }):$in1)) - Complexity = 15</i></td></tr>
<tr><th id="443">443</th><td><i>               // Dst: (ADDXri:{ *:[i64] } (SETHIXi:{ *:[i64] } (tglobaltlsaddr:{ *:[i64] }):$in1), (tglobaltlsaddr:{ *:[i64] }):$in2)</i></td></tr>
<tr><th id="444">444</th><td><i>/*   727*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="445">445</th><td><i>/*   728*/</i>   <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="446">446</th><td><i>/*   729*/</i>  <i>/*Scope*/</i> <var>102</var>, <i>/*-&gt;832*/</i></td></tr>
<tr><th id="447">447</th><td><i>/*   730*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $r</i></td></tr>
<tr><th id="448">448</th><td><i>/*   731*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="449">449</th><td><i>/*   732*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="SPISD::Lo &amp; 255, unsigned(SPISD::Lo) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::Lo" title='llvm::SPISD::Lo' data-ref="llvm::SPISD::Lo" data-ref-filename="llvm..SPISD..Lo">Lo</a>),</td></tr>
<tr><th id="450">450</th><td><i>/*   735*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $in</i></td></tr>
<tr><th id="451">451</th><td><i>/*   736*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="452">452</th><td><i>/*   737*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*3 cases */</i>, <var>28</var>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),<i>// -&gt;769</i></td></tr>
<tr><th id="453">453</th><td><i>/*   741*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="454">454</th><td><i>/*   742*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="455">455</th><td><i>/*   743*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>10</var>, <i>/*-&gt;755*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="456">456</th><td><i>/*   745*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="457">457</th><td><i>/*   747*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDri &amp; 255, unsigned(SP::ADDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDri" title='llvm::SP::ADDri' data-ref="llvm::SP::ADDri" data-ref-filename="llvm..SP..ADDri">ADDri</a>), <var>0</var>,</td></tr>
<tr><th id="458">458</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="459">459</th><td>               <i>// Src: (add:{ *:[iPTR] } iPTR:{ *:[iPTR] }:$r, (SPlo:{ *:[iPTR] } (tglobaladdr:{ *:[iPTR] }):$in)) - Complexity = 9</i></td></tr>
<tr><th id="460">460</th><td><i>               // Dst: (ADDri:{ *:[iPTR] } ?:{ *:[iPTR] }:$r, (tglobaladdr:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="461">461</th><td><i>/*   755*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;768*/</i></td></tr>
<tr><th id="462">462</th><td><i>/*   756*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="463">463</th><td><i>/*   758*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="464">464</th><td><i>/*   760*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDXri &amp; 255, unsigned(SP::ADDXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDXri" title='llvm::SP::ADDXri' data-ref="llvm::SP::ADDXri" data-ref-filename="llvm..SP..ADDXri">ADDXri</a>), <var>0</var>,</td></tr>
<tr><th id="465">465</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="466">466</th><td>               <i>// Src: (add:{ *:[i64] } iPTR:{ *:[i64] }:$r, (SPlo:{ *:[i64] } (tglobaladdr:{ *:[i64] }):$in)) - Complexity = 9</i></td></tr>
<tr><th id="467">467</th><td><i>               // Dst: (ADDXri:{ *:[i64] } ?:{ *:[i64] }:$r, (tglobaladdr:{ *:[i64] }):$in)</i></td></tr>
<tr><th id="468">468</th><td><i>/*   768*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="469">469</th><td><i>/*   769*/</i>   <i>/*SwitchOpcode*/</i> <var>28</var>, <a class="macro" href="#55" title="ISD::TargetConstantPool &amp; 255, unsigned(ISD::TargetConstantPool) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstantPool" title='llvm::ISD::TargetConstantPool' data-ref="llvm::ISD::TargetConstantPool" data-ref-filename="llvm..ISD..TargetConstantPool">TargetConstantPool</a>),<i>// -&gt;800</i></td></tr>
<tr><th id="470">470</th><td><i>/*   772*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="471">471</th><td><i>/*   773*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="472">472</th><td><i>/*   774*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>10</var>, <i>/*-&gt;786*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="473">473</th><td><i>/*   776*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="474">474</th><td><i>/*   778*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDri &amp; 255, unsigned(SP::ADDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDri" title='llvm::SP::ADDri' data-ref="llvm::SP::ADDri" data-ref-filename="llvm..SP..ADDri">ADDri</a>), <var>0</var>,</td></tr>
<tr><th id="475">475</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="476">476</th><td>               <i>// Src: (add:{ *:[iPTR] } iPTR:{ *:[iPTR] }:$r, (SPlo:{ *:[iPTR] } (tconstpool:{ *:[iPTR] }):$in)) - Complexity = 9</i></td></tr>
<tr><th id="477">477</th><td><i>               // Dst: (ADDri:{ *:[iPTR] } ?:{ *:[iPTR] }:$r, (tconstpool:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="478">478</th><td><i>/*   786*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;799*/</i></td></tr>
<tr><th id="479">479</th><td><i>/*   787*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="480">480</th><td><i>/*   789*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="481">481</th><td><i>/*   791*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDXri &amp; 255, unsigned(SP::ADDXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDXri" title='llvm::SP::ADDXri' data-ref="llvm::SP::ADDXri" data-ref-filename="llvm..SP..ADDXri">ADDXri</a>), <var>0</var>,</td></tr>
<tr><th id="482">482</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="483">483</th><td>               <i>// Src: (add:{ *:[i64] } iPTR:{ *:[i64] }:$r, (SPlo:{ *:[i64] } (tconstpool:{ *:[i64] }):$in)) - Complexity = 9</i></td></tr>
<tr><th id="484">484</th><td><i>               // Dst: (ADDXri:{ *:[i64] } ?:{ *:[i64] }:$r, (tconstpool:{ *:[i64] }):$in)</i></td></tr>
<tr><th id="485">485</th><td><i>/*   799*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="486">486</th><td><i>/*   800*/</i>   <i>/*SwitchOpcode*/</i> <var>28</var>, <a class="macro" href="#55" title="ISD::TargetBlockAddress &amp; 255, unsigned(ISD::TargetBlockAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetBlockAddress" title='llvm::ISD::TargetBlockAddress' data-ref="llvm::ISD::TargetBlockAddress" data-ref-filename="llvm..ISD..TargetBlockAddress">TargetBlockAddress</a>),<i>// -&gt;831</i></td></tr>
<tr><th id="487">487</th><td><i>/*   803*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="488">488</th><td><i>/*   804*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="489">489</th><td><i>/*   805*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>10</var>, <i>/*-&gt;817*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="490">490</th><td><i>/*   807*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="491">491</th><td><i>/*   809*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDri &amp; 255, unsigned(SP::ADDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDri" title='llvm::SP::ADDri' data-ref="llvm::SP::ADDri" data-ref-filename="llvm..SP..ADDri">ADDri</a>), <var>0</var>,</td></tr>
<tr><th id="492">492</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="493">493</th><td>               <i>// Src: (add:{ *:[iPTR] } iPTR:{ *:[iPTR] }:$r, (SPlo:{ *:[iPTR] } (tblockaddress:{ *:[iPTR] }):$in)) - Complexity = 9</i></td></tr>
<tr><th id="494">494</th><td><i>               // Dst: (ADDri:{ *:[iPTR] } ?:{ *:[iPTR] }:$r, (tblockaddress:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="495">495</th><td><i>/*   817*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;830*/</i></td></tr>
<tr><th id="496">496</th><td><i>/*   818*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="497">497</th><td><i>/*   820*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="498">498</th><td><i>/*   822*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDXri &amp; 255, unsigned(SP::ADDXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDXri" title='llvm::SP::ADDXri' data-ref="llvm::SP::ADDXri" data-ref-filename="llvm..SP..ADDXri">ADDXri</a>), <var>0</var>,</td></tr>
<tr><th id="499">499</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="500">500</th><td>               <i>// Src: (add:{ *:[i64] } iPTR:{ *:[i64] }:$r, (SPlo:{ *:[i64] } (tblockaddress:{ *:[i64] }):$in)) - Complexity = 9</i></td></tr>
<tr><th id="501">501</th><td><i>               // Dst: (ADDXri:{ *:[i64] } ?:{ *:[i64] }:$r, (tblockaddress:{ *:[i64] }):$in)</i></td></tr>
<tr><th id="502">502</th><td><i>/*   830*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="503">503</th><td><i>/*   831*/</i>   <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="504">504</th><td><i>/*   832*/</i>  <i>/*Scope*/</i> <var>104</var>, <i>/*-&gt;937*/</i></td></tr>
<tr><th id="505">505</th><td><i>/*   833*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="506">506</th><td><i>/*   834*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="SPISD::Lo &amp; 255, unsigned(SPISD::Lo) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::Lo" title='llvm::SPISD::Lo' data-ref="llvm::SPISD::Lo" data-ref-filename="llvm..SPISD..Lo">Lo</a>),</td></tr>
<tr><th id="507">507</th><td><i>/*   837*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $in</i></td></tr>
<tr><th id="508">508</th><td><i>/*   838*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="509">509</th><td><i>/*   839*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*3 cases */</i>, <var>29</var>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),<i>// -&gt;872</i></td></tr>
<tr><th id="510">510</th><td><i>/*   843*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="511">511</th><td><i>/*   844*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="512">512</th><td><i>/*   845*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="513">513</th><td><i>/*   846*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>10</var>, <i>/*-&gt;858*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="514">514</th><td><i>/*   848*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="515">515</th><td><i>/*   850*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDri &amp; 255, unsigned(SP::ADDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDri" title='llvm::SP::ADDri' data-ref="llvm::SP::ADDri" data-ref-filename="llvm..SP..ADDri">ADDri</a>), <var>0</var>,</td></tr>
<tr><th id="516">516</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="517">517</th><td>               <i>// Src: (add:{ *:[iPTR] } (SPlo:{ *:[iPTR] } (tglobaladdr:{ *:[iPTR] }):$in), iPTR:{ *:[iPTR] }:$r) - Complexity = 9</i></td></tr>
<tr><th id="518">518</th><td><i>               // Dst: (ADDri:{ *:[iPTR] } ?:{ *:[iPTR] }:$r, (tglobaladdr:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="519">519</th><td><i>/*   858*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;871*/</i></td></tr>
<tr><th id="520">520</th><td><i>/*   859*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="521">521</th><td><i>/*   861*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="522">522</th><td><i>/*   863*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDXri &amp; 255, unsigned(SP::ADDXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDXri" title='llvm::SP::ADDXri' data-ref="llvm::SP::ADDXri" data-ref-filename="llvm..SP..ADDXri">ADDXri</a>), <var>0</var>,</td></tr>
<tr><th id="523">523</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="524">524</th><td>               <i>// Src: (add:{ *:[i64] } (SPlo:{ *:[i64] } (tglobaladdr:{ *:[i64] }):$in), iPTR:{ *:[i64] }:$r) - Complexity = 9</i></td></tr>
<tr><th id="525">525</th><td><i>               // Dst: (ADDXri:{ *:[i64] } ?:{ *:[i64] }:$r, (tglobaladdr:{ *:[i64] }):$in)</i></td></tr>
<tr><th id="526">526</th><td><i>/*   871*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="527">527</th><td><i>/*   872*/</i>   <i>/*SwitchOpcode*/</i> <var>29</var>, <a class="macro" href="#55" title="ISD::TargetConstantPool &amp; 255, unsigned(ISD::TargetConstantPool) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstantPool" title='llvm::ISD::TargetConstantPool' data-ref="llvm::ISD::TargetConstantPool" data-ref-filename="llvm..ISD..TargetConstantPool">TargetConstantPool</a>),<i>// -&gt;904</i></td></tr>
<tr><th id="528">528</th><td><i>/*   875*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="529">529</th><td><i>/*   876*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="530">530</th><td><i>/*   877*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="531">531</th><td><i>/*   878*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>10</var>, <i>/*-&gt;890*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="532">532</th><td><i>/*   880*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="533">533</th><td><i>/*   882*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDri &amp; 255, unsigned(SP::ADDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDri" title='llvm::SP::ADDri' data-ref="llvm::SP::ADDri" data-ref-filename="llvm..SP..ADDri">ADDri</a>), <var>0</var>,</td></tr>
<tr><th id="534">534</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="535">535</th><td>               <i>// Src: (add:{ *:[iPTR] } (SPlo:{ *:[iPTR] } (tconstpool:{ *:[iPTR] }):$in), iPTR:{ *:[iPTR] }:$r) - Complexity = 9</i></td></tr>
<tr><th id="536">536</th><td><i>               // Dst: (ADDri:{ *:[iPTR] } ?:{ *:[iPTR] }:$r, (tconstpool:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="537">537</th><td><i>/*   890*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;903*/</i></td></tr>
<tr><th id="538">538</th><td><i>/*   891*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="539">539</th><td><i>/*   893*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="540">540</th><td><i>/*   895*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDXri &amp; 255, unsigned(SP::ADDXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDXri" title='llvm::SP::ADDXri' data-ref="llvm::SP::ADDXri" data-ref-filename="llvm..SP..ADDXri">ADDXri</a>), <var>0</var>,</td></tr>
<tr><th id="541">541</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="542">542</th><td>               <i>// Src: (add:{ *:[i64] } (SPlo:{ *:[i64] } (tconstpool:{ *:[i64] }):$in), iPTR:{ *:[i64] }:$r) - Complexity = 9</i></td></tr>
<tr><th id="543">543</th><td><i>               // Dst: (ADDXri:{ *:[i64] } ?:{ *:[i64] }:$r, (tconstpool:{ *:[i64] }):$in)</i></td></tr>
<tr><th id="544">544</th><td><i>/*   903*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="545">545</th><td><i>/*   904*/</i>   <i>/*SwitchOpcode*/</i> <var>29</var>, <a class="macro" href="#55" title="ISD::TargetBlockAddress &amp; 255, unsigned(ISD::TargetBlockAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetBlockAddress" title='llvm::ISD::TargetBlockAddress' data-ref="llvm::ISD::TargetBlockAddress" data-ref-filename="llvm..ISD..TargetBlockAddress">TargetBlockAddress</a>),<i>// -&gt;936</i></td></tr>
<tr><th id="546">546</th><td><i>/*   907*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="547">547</th><td><i>/*   908*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="548">548</th><td><i>/*   909*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $r</i></td></tr>
<tr><th id="549">549</th><td><i>/*   910*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>10</var>, <i>/*-&gt;922*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="550">550</th><td><i>/*   912*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="551">551</th><td><i>/*   914*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDri &amp; 255, unsigned(SP::ADDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDri" title='llvm::SP::ADDri' data-ref="llvm::SP::ADDri" data-ref-filename="llvm..SP..ADDri">ADDri</a>), <var>0</var>,</td></tr>
<tr><th id="552">552</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="553">553</th><td>               <i>// Src: (add:{ *:[iPTR] } (SPlo:{ *:[iPTR] } (tblockaddress:{ *:[iPTR] }):$in), iPTR:{ *:[iPTR] }:$r) - Complexity = 9</i></td></tr>
<tr><th id="554">554</th><td><i>               // Dst: (ADDri:{ *:[iPTR] } ?:{ *:[iPTR] }:$r, (tblockaddress:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="555">555</th><td><i>/*   922*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;935*/</i></td></tr>
<tr><th id="556">556</th><td><i>/*   923*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="557">557</th><td><i>/*   925*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="558">558</th><td><i>/*   927*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDXri &amp; 255, unsigned(SP::ADDXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDXri" title='llvm::SP::ADDXri' data-ref="llvm::SP::ADDXri" data-ref-filename="llvm..SP..ADDXri">ADDXri</a>), <var>0</var>,</td></tr>
<tr><th id="559">559</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="560">560</th><td>               <i>// Src: (add:{ *:[i64] } (SPlo:{ *:[i64] } (tblockaddress:{ *:[i64] }):$in), iPTR:{ *:[i64] }:$r) - Complexity = 9</i></td></tr>
<tr><th id="561">561</th><td><i>               // Dst: (ADDXri:{ *:[i64] } ?:{ *:[i64] }:$r, (tblockaddress:{ *:[i64] }):$in)</i></td></tr>
<tr><th id="562">562</th><td><i>/*   935*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="563">563</th><td><i>/*   936*/</i>   <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="564">564</th><td><i>/*   937*/</i>  <i>/*Scope*/</i> <var>64</var>, <i>/*-&gt;1002*/</i></td></tr>
<tr><th id="565">565</th><td><i>/*   938*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="566">566</th><td><i>/*   939*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="567">567</th><td><i>/*   940*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>35</var>, <i>/*-&gt;977*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="568">568</th><td><i>/*   942*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="569">569</th><td><i>/*   943*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="570">570</th><td><i>/*   946*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="571">571</th><td><i>/*   948*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="572">572</th><td><i>/*   949*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;962</i></td></tr>
<tr><th id="573">573</th><td><i>/*   952*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="574">574</th><td><i>/*   954*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDri &amp; 255, unsigned(SP::ADDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDri" title='llvm::SP::ADDri' data-ref="llvm::SP::ADDri" data-ref-filename="llvm..SP..ADDri">ADDri</a>), <var>0</var>,</td></tr>
<tr><th id="575">575</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="576">576</th><td>               <i>// Src: (add:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="577">577</th><td><i>               // Dst: (ADDri:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$simm13)</i></td></tr>
<tr><th id="578">578</th><td><i>/*   962*/</i>    <i>/*SwitchType*/</i> <var>12</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;976</i></td></tr>
<tr><th id="579">579</th><td><i>/*   964*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="580">580</th><td><i>/*   966*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="581">581</th><td><i>/*   968*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDXri &amp; 255, unsigned(SP::ADDXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDXri" title='llvm::SP::ADDXri' data-ref="llvm::SP::ADDXri" data-ref-filename="llvm..SP..ADDXri">ADDXri</a>), <var>0</var>,</td></tr>
<tr><th id="582">582</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="583">583</th><td>               <i>// Src: (add:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="584">584</th><td><i>               // Dst: (ADDXri:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] }):$simm13)</i></td></tr>
<tr><th id="585">585</th><td><i>/*   976*/</i>    <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="586">586</th><td><i>/*   977*/</i>   <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;988*/</i></td></tr>
<tr><th id="587">587</th><td><i>/*   978*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="588">588</th><td><i>/*   980*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDrr &amp; 255, unsigned(SP::ADDrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDrr" title='llvm::SP::ADDrr' data-ref="llvm::SP::ADDrr" data-ref-filename="llvm..SP..ADDrr">ADDrr</a>), <var>0</var>,</td></tr>
<tr><th id="589">589</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="590">590</th><td>              <i>// Src: (add:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="591">591</th><td><i>              // Dst: (ADDrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="592">592</th><td><i>/*   988*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1001*/</i></td></tr>
<tr><th id="593">593</th><td><i>/*   989*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="594">594</th><td><i>/*   991*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="595">595</th><td><i>/*   993*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDXrr &amp; 255, unsigned(SP::ADDXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDXrr" title='llvm::SP::ADDXrr' data-ref="llvm::SP::ADDXrr" data-ref-filename="llvm..SP..ADDXrr">ADDXrr</a>), <var>0</var>,</td></tr>
<tr><th id="596">596</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="597">597</th><td>              <i>// Src: (add:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="598">598</th><td><i>              // Dst: (ADDXrr:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2)</i></td></tr>
<tr><th id="599">599</th><td><i>/*  1001*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="600">600</th><td><i>/*  1002*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="601">601</th><td><i>/*  1003*/</i> <i>/*SwitchOpcode*/</i> <var>99</var>|<var>128</var>,<var>2</var><i>/*355*/</i>, <a class="macro" href="#55" title="ISD::XOR &amp; 255, unsigned(ISD::XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),<i>// -&gt;1362</i></td></tr>
<tr><th id="602">602</th><td><i>/*  1007*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>65</var>|<var>128</var>,<var>1</var><i>/*193*/</i>, <i>/*-&gt;1203*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="603">603</th><td><i>/*  1010*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="604">604</th><td><i>/*  1011*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*3 cases */</i>, <var>58</var>, <a class="macro" href="#55" title="SPISD::Hi &amp; 255, unsigned(SPISD::Hi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::Hi" title='llvm::SPISD::Hi' data-ref="llvm::SPISD::Hi" data-ref-filename="llvm..SPISD..Hi">Hi</a>),<i>// -&gt;1073</i></td></tr>
<tr><th id="605">605</th><td><i>/*  1015*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $in1</i></td></tr>
<tr><th id="606">606</th><td><i>/*  1016*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="607">607</th><td><i>/*  1017*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),</td></tr>
<tr><th id="608">608</th><td><i>/*  1020*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="609">609</th><td><i>/*  1021*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="610">610</th><td><i>/*  1022*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="611">611</th><td><i>/*  1023*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="SPISD::Lo &amp; 255, unsigned(SPISD::Lo) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::Lo" title='llvm::SPISD::Lo' data-ref="llvm::SPISD::Lo" data-ref-filename="llvm..SPISD..Lo">Lo</a>),</td></tr>
<tr><th id="612">612</th><td><i>/*  1026*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $in2</i></td></tr>
<tr><th id="613">613</th><td><i>/*  1027*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="614">614</th><td><i>/*  1028*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),</td></tr>
<tr><th id="615">615</th><td><i>/*  1031*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="616">616</th><td><i>/*  1032*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="617">617</th><td><i>/*  1033*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>17</var>, <i>/*-&gt;1052*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="618">618</th><td><i>/*  1035*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="619">619</th><td><i>/*  1037*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="620">620</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="621">621</th><td><i>/*  1044*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XORri &amp; 255, unsigned(SP::XORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XORri" title='llvm::SP::XORri' data-ref="llvm::SP::XORri" data-ref-filename="llvm..SP..XORri">XORri</a>), <var>0</var>,</td></tr>
<tr><th id="622">622</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="623">623</th><td>               <i>// Src: (xor:{ *:[iPTR] } (SPhi:{ *:[iPTR] } (tglobaltlsaddr:{ *:[iPTR] }):$in1), (SPlo:{ *:[iPTR] } (tglobaltlsaddr:{ *:[iPTR] }):$in2)) - Complexity = 15</i></td></tr>
<tr><th id="624">624</th><td><i>               // Dst: (XORri:{ *:[iPTR] } (SETHIi:{ *:[i32] } (tglobaltlsaddr:{ *:[i32] }):$in1), (tglobaltlsaddr:{ *:[i32] }):$in2)</i></td></tr>
<tr><th id="625">625</th><td><i>/*  1052*/</i>    <i>/*Scope*/</i> <var>19</var>, <i>/*-&gt;1072*/</i></td></tr>
<tr><th id="626">626</th><td><i>/*  1053*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="627">627</th><td><i>/*  1055*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="628">628</th><td><i>/*  1057*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIXi &amp; 255, unsigned(SP::SETHIXi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIXi" title='llvm::SP::SETHIXi' data-ref="llvm::SP::SETHIXi" data-ref-filename="llvm..SP..SETHIXi">SETHIXi</a>), <var>0</var>,</td></tr>
<tr><th id="629">629</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="630">630</th><td><i>/*  1064*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XORXri &amp; 255, unsigned(SP::XORXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XORXri" title='llvm::SP::XORXri' data-ref="llvm::SP::XORXri" data-ref-filename="llvm..SP..XORXri">XORXri</a>), <var>0</var>,</td></tr>
<tr><th id="631">631</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="632">632</th><td>               <i>// Src: (xor:{ *:[i64] } (SPhi:{ *:[i64] } (tglobaltlsaddr:{ *:[i64] }):$in1), (SPlo:{ *:[i64] } (tglobaltlsaddr:{ *:[i64] }):$in2)) - Complexity = 15</i></td></tr>
<tr><th id="633">633</th><td><i>               // Dst: (XORXri:{ *:[i64] } (SETHIXi:{ *:[i64] } (tglobaltlsaddr:{ *:[i64] }):$in1), (tglobaltlsaddr:{ *:[i64] }):$in2)</i></td></tr>
<tr><th id="634">634</th><td><i>/*  1072*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="635">635</th><td><i>/*  1073*/</i>   <i>/*SwitchOpcode*/</i> <var>58</var>, <a class="macro" href="#55" title="SPISD::Lo &amp; 255, unsigned(SPISD::Lo) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::Lo" title='llvm::SPISD::Lo' data-ref="llvm::SPISD::Lo" data-ref-filename="llvm..SPISD..Lo">Lo</a>),<i>// -&gt;1134</i></td></tr>
<tr><th id="636">636</th><td><i>/*  1076*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $in2</i></td></tr>
<tr><th id="637">637</th><td><i>/*  1077*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="638">638</th><td><i>/*  1078*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),</td></tr>
<tr><th id="639">639</th><td><i>/*  1081*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="640">640</th><td><i>/*  1082*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="641">641</th><td><i>/*  1083*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="642">642</th><td><i>/*  1084*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="SPISD::Hi &amp; 255, unsigned(SPISD::Hi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::Hi" title='llvm::SPISD::Hi' data-ref="llvm::SPISD::Hi" data-ref-filename="llvm..SPISD..Hi">Hi</a>),</td></tr>
<tr><th id="643">643</th><td><i>/*  1087*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $in1</i></td></tr>
<tr><th id="644">644</th><td><i>/*  1088*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="645">645</th><td><i>/*  1089*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),</td></tr>
<tr><th id="646">646</th><td><i>/*  1092*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="647">647</th><td><i>/*  1093*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="648">648</th><td><i>/*  1094*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>17</var>, <i>/*-&gt;1113*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="649">649</th><td><i>/*  1096*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="650">650</th><td><i>/*  1098*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="651">651</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="652">652</th><td><i>/*  1105*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XORri &amp; 255, unsigned(SP::XORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XORri" title='llvm::SP::XORri' data-ref="llvm::SP::XORri" data-ref-filename="llvm..SP..XORri">XORri</a>), <var>0</var>,</td></tr>
<tr><th id="653">653</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>0</var>, </td></tr>
<tr><th id="654">654</th><td>               <i>// Src: (xor:{ *:[iPTR] } (SPlo:{ *:[iPTR] } (tglobaltlsaddr:{ *:[iPTR] }):$in2), (SPhi:{ *:[iPTR] } (tglobaltlsaddr:{ *:[iPTR] }):$in1)) - Complexity = 15</i></td></tr>
<tr><th id="655">655</th><td><i>               // Dst: (XORri:{ *:[iPTR] } (SETHIi:{ *:[i32] } (tglobaltlsaddr:{ *:[i32] }):$in1), (tglobaltlsaddr:{ *:[i32] }):$in2)</i></td></tr>
<tr><th id="656">656</th><td><i>/*  1113*/</i>    <i>/*Scope*/</i> <var>19</var>, <i>/*-&gt;1133*/</i></td></tr>
<tr><th id="657">657</th><td><i>/*  1114*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="658">658</th><td><i>/*  1116*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="659">659</th><td><i>/*  1118*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIXi &amp; 255, unsigned(SP::SETHIXi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIXi" title='llvm::SP::SETHIXi' data-ref="llvm::SP::SETHIXi" data-ref-filename="llvm..SP..SETHIXi">SETHIXi</a>), <var>0</var>,</td></tr>
<tr><th id="660">660</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="661">661</th><td><i>/*  1125*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XORXri &amp; 255, unsigned(SP::XORXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XORXri" title='llvm::SP::XORXri' data-ref="llvm::SP::XORXri" data-ref-filename="llvm..SP..XORXri">XORXri</a>), <var>0</var>,</td></tr>
<tr><th id="662">662</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>0</var>, </td></tr>
<tr><th id="663">663</th><td>               <i>// Src: (xor:{ *:[i64] } (SPlo:{ *:[i64] } (tglobaltlsaddr:{ *:[i64] }):$in2), (SPhi:{ *:[i64] } (tglobaltlsaddr:{ *:[i64] }):$in1)) - Complexity = 15</i></td></tr>
<tr><th id="664">664</th><td><i>               // Dst: (XORXri:{ *:[i64] } (SETHIXi:{ *:[i64] } (tglobaltlsaddr:{ *:[i64] }):$in1), (tglobaltlsaddr:{ *:[i64] }):$in2)</i></td></tr>
<tr><th id="665">665</th><td><i>/*  1133*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="666">666</th><td><i>/*  1134*/</i>   <i>/*SwitchOpcode*/</i> <var>65</var>, <a class="macro" href="#55" title="ISD::XOR &amp; 255, unsigned(ISD::XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),<i>// -&gt;1202</i></td></tr>
<tr><th id="667">667</th><td><i>/*  1137*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="668">668</th><td><i>/*  1138*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>37</var>, <i>/*-&gt;1177*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="669">669</th><td><i>/*  1140*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="670">670</th><td><i>/*  1141*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="671">671</th><td><i>/*  1142*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="672">672</th><td><i>/*  1153*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;1164</i></td></tr>
<tr><th id="673">673</th><td><i>/*  1156*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XNORrr &amp; 255, unsigned(SP::XNORrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XNORrr" title='llvm::SP::XNORrr' data-ref="llvm::SP::XNORrr" data-ref-filename="llvm..SP..XNORrr">XNORrr</a>), <var>0</var>,</td></tr>
<tr><th id="674">674</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="675">675</th><td>                <i>// Src: (xor:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2), -1:{ *:[i32] }) - Complexity = 11</i></td></tr>
<tr><th id="676">676</th><td><i>                // Dst: (XNORrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="677">677</th><td><i>/*  1164*/</i>     <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;1176</i></td></tr>
<tr><th id="678">678</th><td><i>/*  1166*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="679">679</th><td><i>/*  1168*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XNORXrr &amp; 255, unsigned(SP::XNORXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XNORXrr" title='llvm::SP::XNORXrr' data-ref="llvm::SP::XNORXrr" data-ref-filename="llvm..SP..XNORXrr">XNORXrr</a>), <var>0</var>,</td></tr>
<tr><th id="680">680</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="681">681</th><td>                <i>// Src: (xor:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$b, i64:{ *:[i64] }:$c), -1:{ *:[i64] }) - Complexity = 11</i></td></tr>
<tr><th id="682">682</th><td><i>                // Dst: (XNORXrr:{ *:[i64] } i64:{ *:[i64] }:$b, i64:{ *:[i64] }:$c)</i></td></tr>
<tr><th id="683">683</th><td><i>/*  1176*/</i>     <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="684">684</th><td><i>/*  1177*/</i>    <i>/*Scope*/</i> <var>23</var>, <i>/*-&gt;1201*/</i></td></tr>
<tr><th id="685">685</th><td><i>/*  1178*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="686">686</th><td><i>/*  1189*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="687">687</th><td><i>/*  1190*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="688">688</th><td><i>/*  1191*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="689">689</th><td><i>/*  1193*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XNORrr &amp; 255, unsigned(SP::XNORrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XNORrr" title='llvm::SP::XNORrr' data-ref="llvm::SP::XNORrr" data-ref-filename="llvm..SP..XNORrr">XNORrr</a>), <var>0</var>,</td></tr>
<tr><th id="690">690</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="691">691</th><td>               <i>// Src: (xor:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$rs1, -1:{ *:[i32] }), i32:{ *:[i32] }:$rs2) - Complexity = 11</i></td></tr>
<tr><th id="692">692</th><td><i>               // Dst: (XNORrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="693">693</th><td><i>/*  1201*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="694">694</th><td><i>/*  1202*/</i>   <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="695">695</th><td><i>/*  1203*/</i>  <i>/*Scope*/</i> <var>28</var>, <i>/*-&gt;1232*/</i></td></tr>
<tr><th id="696">696</th><td><i>/*  1204*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs2</i></td></tr>
<tr><th id="697">697</th><td><i>/*  1205*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="698">698</th><td><i>/*  1206*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::XOR &amp; 255, unsigned(ISD::XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),</td></tr>
<tr><th id="699">699</th><td><i>/*  1209*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $rs1</i></td></tr>
<tr><th id="700">700</th><td><i>/*  1210*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="701">701</th><td><i>/*  1221*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="702">702</th><td><i>/*  1222*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="703">703</th><td><i>/*  1224*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XNORrr &amp; 255, unsigned(SP::XNORrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XNORrr" title='llvm::SP::XNORrr' data-ref="llvm::SP::XNORrr" data-ref-filename="llvm..SP..XNORrr">XNORrr</a>), <var>0</var>,</td></tr>
<tr><th id="704">704</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="705">705</th><td>             <i>// Src: (xor:{ *:[i32] } i32:{ *:[i32] }:$rs2, (xor:{ *:[i32] } i32:{ *:[i32] }:$rs1, -1:{ *:[i32] })) - Complexity = 11</i></td></tr>
<tr><th id="706">706</th><td><i>             // Dst: (XNORrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="707">707</th><td><i>/*  1232*/</i>  <i>/*Scope*/</i> <var>30</var>, <i>/*-&gt;1263*/</i></td></tr>
<tr><th id="708">708</th><td><i>/*  1233*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="709">709</th><td><i>/*  1234*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::XOR &amp; 255, unsigned(ISD::XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),</td></tr>
<tr><th id="710">710</th><td><i>/*  1237*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $b</i></td></tr>
<tr><th id="711">711</th><td><i>/*  1238*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="712">712</th><td><i>/*  1249*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="713">713</th><td><i>/*  1250*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $c</i></td></tr>
<tr><th id="714">714</th><td><i>/*  1251*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="715">715</th><td><i>/*  1253*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="716">716</th><td><i>/*  1255*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XNORXrr &amp; 255, unsigned(SP::XNORXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XNORXrr" title='llvm::SP::XNORXrr' data-ref="llvm::SP::XNORXrr" data-ref-filename="llvm..SP..XNORXrr">XNORXrr</a>), <var>0</var>,</td></tr>
<tr><th id="717">717</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="718">718</th><td>             <i>// Src: (xor:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$b, -1:{ *:[i64] }), i64:{ *:[i64] }:$c) - Complexity = 11</i></td></tr>
<tr><th id="719">719</th><td><i>             // Dst: (XNORXrr:{ *:[i64] } i64:{ *:[i64] }:$b, i64:{ *:[i64] }:$c)</i></td></tr>
<tr><th id="720">720</th><td><i>/*  1263*/</i>  <i>/*Scope*/</i> <var>97</var>, <i>/*-&gt;1361*/</i></td></tr>
<tr><th id="721">721</th><td><i>/*  1264*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $c</i></td></tr>
<tr><th id="722">722</th><td><i>/*  1265*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>29</var>, <i>/*-&gt;1296*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="723">723</th><td><i>/*  1267*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="724">724</th><td><i>/*  1268*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::XOR &amp; 255, unsigned(ISD::XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),</td></tr>
<tr><th id="725">725</th><td><i>/*  1271*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $b</i></td></tr>
<tr><th id="726">726</th><td><i>/*  1272*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="727">727</th><td><i>/*  1283*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="728">728</th><td><i>/*  1284*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="729">729</th><td><i>/*  1286*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="730">730</th><td><i>/*  1288*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XNORXrr &amp; 255, unsigned(SP::XNORXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XNORXrr" title='llvm::SP::XNORXrr' data-ref="llvm::SP::XNORXrr" data-ref-filename="llvm..SP..XNORXrr">XNORXrr</a>), <var>0</var>,</td></tr>
<tr><th id="731">731</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="732">732</th><td>              <i>// Src: (xor:{ *:[i64] } i64:{ *:[i64] }:$c, (xor:{ *:[i64] } i64:{ *:[i64] }:$b, -1:{ *:[i64] })) - Complexity = 11</i></td></tr>
<tr><th id="733">733</th><td><i>              // Dst: (XNORXrr:{ *:[i64] } i64:{ *:[i64] }:$b, i64:{ *:[i64] }:$c)</i></td></tr>
<tr><th id="734">734</th><td><i>/*  1296*/</i>   <i>/*Scope*/</i> <var>63</var>, <i>/*-&gt;1360*/</i></td></tr>
<tr><th id="735">735</th><td><i>/*  1297*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="736">736</th><td><i>/*  1298*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>35</var>, <i>/*-&gt;1335*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="737">737</th><td><i>/*  1300*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="738">738</th><td><i>/*  1301*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="739">739</th><td><i>/*  1304*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="740">740</th><td><i>/*  1306*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="741">741</th><td><i>/*  1307*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;1320</i></td></tr>
<tr><th id="742">742</th><td><i>/*  1310*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="743">743</th><td><i>/*  1312*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XORri &amp; 255, unsigned(SP::XORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XORri" title='llvm::SP::XORri' data-ref="llvm::SP::XORri" data-ref-filename="llvm..SP..XORri">XORri</a>), <var>0</var>,</td></tr>
<tr><th id="744">744</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="745">745</th><td>                <i>// Src: (xor:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="746">746</th><td><i>                // Dst: (XORri:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$simm13)</i></td></tr>
<tr><th id="747">747</th><td><i>/*  1320*/</i>     <i>/*SwitchType*/</i> <var>12</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;1334</i></td></tr>
<tr><th id="748">748</th><td><i>/*  1322*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="749">749</th><td><i>/*  1324*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="750">750</th><td><i>/*  1326*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XORXri &amp; 255, unsigned(SP::XORXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XORXri" title='llvm::SP::XORXri' data-ref="llvm::SP::XORXri" data-ref-filename="llvm..SP..XORXri">XORXri</a>), <var>0</var>,</td></tr>
<tr><th id="751">751</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="752">752</th><td>                <i>// Src: (xor:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="753">753</th><td><i>                // Dst: (XORXri:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] }):$simm13)</i></td></tr>
<tr><th id="754">754</th><td><i>/*  1334*/</i>     <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="755">755</th><td><i>/*  1335*/</i>    <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;1346*/</i></td></tr>
<tr><th id="756">756</th><td><i>/*  1336*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="757">757</th><td><i>/*  1338*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XORrr &amp; 255, unsigned(SP::XORrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XORrr" title='llvm::SP::XORrr' data-ref="llvm::SP::XORrr" data-ref-filename="llvm..SP..XORrr">XORrr</a>), <var>0</var>,</td></tr>
<tr><th id="758">758</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="759">759</th><td>               <i>// Src: (xor:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="760">760</th><td><i>               // Dst: (XORrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="761">761</th><td><i>/*  1346*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1359*/</i></td></tr>
<tr><th id="762">762</th><td><i>/*  1347*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="763">763</th><td><i>/*  1349*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="764">764</th><td><i>/*  1351*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XORXrr &amp; 255, unsigned(SP::XORXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XORXrr" title='llvm::SP::XORXrr' data-ref="llvm::SP::XORXrr" data-ref-filename="llvm..SP..XORXrr">XORXrr</a>), <var>0</var>,</td></tr>
<tr><th id="765">765</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="766">766</th><td>               <i>// Src: (xor:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="767">767</th><td><i>               // Dst: (XORXrr:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2)</i></td></tr>
<tr><th id="768">768</th><td><i>/*  1359*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="769">769</th><td><i>/*  1360*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="770">770</th><td><i>/*  1361*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="771">771</th><td><i>/*  1362*/</i> <i>/*SwitchOpcode*/</i> <var>39</var>|<var>128</var>,<var>7</var><i>/*935*/</i>, <a class="macro" href="#55" title="ISD::LOAD &amp; 255, unsigned(ISD::LOAD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LOAD" title='llvm::ISD::LOAD' data-ref="llvm::ISD::LOAD" data-ref-filename="llvm..ISD..LOAD">LOAD</a>),<i>// -&gt;2301</i></td></tr>
<tr><th id="772">772</th><td><i>/*  1366*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="773">773</th><td><i>/*  1367*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'ld' chained node</i></td></tr>
<tr><th id="774">774</th><td><i>/*  1368*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $addr</i></td></tr>
<tr><th id="775">775</th><td><i>/*  1369*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>7</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="776">776</th><td><i>/*  1371*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>68</var>, <i>/*-&gt;1441*/</i> <i>// 18 children in Scope</i></td></tr>
<tr><th id="777">777</th><td><i>/*  1373*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_sextload</i></td></tr>
<tr><th id="778">778</th><td><i>/*  1375*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="779">779</th><td><i>/*  1377*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>30</var>, <i>/*-&gt;1409*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="780">780</th><td><i>/*  1379*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>3</var>, <i>// Predicate_sextloadi8</i></td></tr>
<tr><th id="781">781</th><td><i>/*  1381*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1395*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="782">782</th><td><i>/*  1383*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="783">783</th><td><i>/*  1386*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="784">784</th><td><i>/*  1387*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDSBrr &amp; 255, unsigned(SP::LDSBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDSBrr" title='llvm::SP::LDSBrr' data-ref="llvm::SP::LDSBrr" data-ref-filename="llvm..SP..LDSBrr">LDSBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="785">785</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="786">786</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="787">787</th><td><i>               // Dst: (LDSBrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="788">788</th><td><i>/*  1395*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1408*/</i></td></tr>
<tr><th id="789">789</th><td><i>/*  1396*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="790">790</th><td><i>/*  1399*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="791">791</th><td><i>/*  1400*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDSBri &amp; 255, unsigned(SP::LDSBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDSBri" title='llvm::SP::LDSBri' data-ref="llvm::SP::LDSBri" data-ref-filename="llvm..SP..LDSBri">LDSBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="792">792</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="793">793</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="794">794</th><td><i>               // Dst: (LDSBri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="795">795</th><td><i>/*  1408*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="796">796</th><td><i>/*  1409*/</i>   <i>/*Scope*/</i> <var>30</var>, <i>/*-&gt;1440*/</i></td></tr>
<tr><th id="797">797</th><td><i>/*  1410*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_sextloadi16</i></td></tr>
<tr><th id="798">798</th><td><i>/*  1412*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1426*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="799">799</th><td><i>/*  1414*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="800">800</th><td><i>/*  1417*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="801">801</th><td><i>/*  1418*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDSHrr &amp; 255, unsigned(SP::LDSHrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDSHrr" title='llvm::SP::LDSHrr' data-ref="llvm::SP::LDSHrr" data-ref-filename="llvm..SP..LDSHrr">LDSHrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="802">802</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="803">803</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="804">804</th><td><i>               // Dst: (LDSHrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="805">805</th><td><i>/*  1426*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1439*/</i></td></tr>
<tr><th id="806">806</th><td><i>/*  1427*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="807">807</th><td><i>/*  1430*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="808">808</th><td><i>/*  1431*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDSHri &amp; 255, unsigned(SP::LDSHri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDSHri" title='llvm::SP::LDSHri' data-ref="llvm::SP::LDSHri" data-ref-filename="llvm..SP..LDSHri">LDSHri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="809">809</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="810">810</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="811">811</th><td><i>               // Dst: (LDSHri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="812">812</th><td><i>/*  1439*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="813">813</th><td><i>/*  1440*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="814">814</th><td><i>/*  1441*/</i>  <i>/*Scope*/</i> <var>68</var>, <i>/*-&gt;1510*/</i></td></tr>
<tr><th id="815">815</th><td><i>/*  1442*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>9</var>, <i>// Predicate_zextload</i></td></tr>
<tr><th id="816">816</th><td><i>/*  1444*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="817">817</th><td><i>/*  1446*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>30</var>, <i>/*-&gt;1478*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="818">818</th><td><i>/*  1448*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>3</var>, <i>// Predicate_zextloadi8</i></td></tr>
<tr><th id="819">819</th><td><i>/*  1450*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1464*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="820">820</th><td><i>/*  1452*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="821">821</th><td><i>/*  1455*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="822">822</th><td><i>/*  1456*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBrr &amp; 255, unsigned(SP::LDUBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBrr" title='llvm::SP::LDUBrr' data-ref="llvm::SP::LDUBrr" data-ref-filename="llvm..SP..LDUBrr">LDUBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="823">823</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="824">824</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="825">825</th><td><i>               // Dst: (LDUBrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="826">826</th><td><i>/*  1464*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1477*/</i></td></tr>
<tr><th id="827">827</th><td><i>/*  1465*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="828">828</th><td><i>/*  1468*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="829">829</th><td><i>/*  1469*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBri &amp; 255, unsigned(SP::LDUBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBri" title='llvm::SP::LDUBri' data-ref="llvm::SP::LDUBri" data-ref-filename="llvm..SP..LDUBri">LDUBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="830">830</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="831">831</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="832">832</th><td><i>               // Dst: (LDUBri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="833">833</th><td><i>/*  1477*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="834">834</th><td><i>/*  1478*/</i>   <i>/*Scope*/</i> <var>30</var>, <i>/*-&gt;1509*/</i></td></tr>
<tr><th id="835">835</th><td><i>/*  1479*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_zextloadi16</i></td></tr>
<tr><th id="836">836</th><td><i>/*  1481*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1495*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="837">837</th><td><i>/*  1483*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="838">838</th><td><i>/*  1486*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="839">839</th><td><i>/*  1487*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUHrr &amp; 255, unsigned(SP::LDUHrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUHrr" title='llvm::SP::LDUHrr' data-ref="llvm::SP::LDUHrr" data-ref-filename="llvm..SP..LDUHrr">LDUHrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="840">840</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="841">841</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="842">842</th><td><i>               // Dst: (LDUHrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="843">843</th><td><i>/*  1495*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1508*/</i></td></tr>
<tr><th id="844">844</th><td><i>/*  1496*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="845">845</th><td><i>/*  1499*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="846">846</th><td><i>/*  1500*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUHri &amp; 255, unsigned(SP::LDUHri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUHri" title='llvm::SP::LDUHri' data-ref="llvm::SP::LDUHri" data-ref-filename="llvm..SP..LDUHri">LDUHri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="847">847</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="848">848</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="849">849</th><td><i>               // Dst: (LDUHri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="850">850</th><td><i>/*  1508*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="851">851</th><td><i>/*  1509*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="852">852</th><td><i>/*  1510*/</i>  <i>/*Scope*/</i> <var>58</var>, <i>/*-&gt;1569*/</i></td></tr>
<tr><th id="853">853</th><td><i>/*  1511*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>10</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="854">854</th><td><i>/*  1513*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="855">855</th><td><i>/*  1515*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1529*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="856">856</th><td><i>/*  1517*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="857">857</th><td><i>/*  1520*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="858">858</th><td><i>/*  1521*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDrr &amp; 255, unsigned(SP::LDrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDrr" title='llvm::SP::LDrr' data-ref="llvm::SP::LDrr" data-ref-filename="llvm..SP..LDrr">LDrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="859">859</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="860">860</th><td>              <i>// Src: (ld:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="861">861</th><td><i>              // Dst: (LDrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="862">862</th><td><i>/*  1529*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1542*/</i></td></tr>
<tr><th id="863">863</th><td><i>/*  1530*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="864">864</th><td><i>/*  1533*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="865">865</th><td><i>/*  1534*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDri &amp; 255, unsigned(SP::LDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDri" title='llvm::SP::LDri' data-ref="llvm::SP::LDri" data-ref-filename="llvm..SP..LDri">LDri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="866">866</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="867">867</th><td>              <i>// Src: (ld:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="868">868</th><td><i>              // Dst: (LDri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="869">869</th><td><i>/*  1542*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1555*/</i></td></tr>
<tr><th id="870">870</th><td><i>/*  1543*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="871">871</th><td><i>/*  1546*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="872">872</th><td><i>/*  1547*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDCrr &amp; 255, unsigned(SP::LDCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDCrr" title='llvm::SP::LDCrr' data-ref="llvm::SP::LDCrr" data-ref-filename="llvm..SP..LDCrr">LDCrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="873">873</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="874">874</th><td>              <i>// Src: (ld:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="875">875</th><td><i>              // Dst: (LDCrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="876">876</th><td><i>/*  1555*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1568*/</i></td></tr>
<tr><th id="877">877</th><td><i>/*  1556*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="878">878</th><td><i>/*  1559*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="879">879</th><td><i>/*  1560*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDCri &amp; 255, unsigned(SP::LDCri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDCri" title='llvm::SP::LDCri' data-ref="llvm::SP::LDCri" data-ref-filename="llvm..SP..LDCri">LDCri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="880">880</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="881">881</th><td>              <i>// Src: (ld:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="882">882</th><td><i>              // Dst: (LDCri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="883">883</th><td><i>/*  1568*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="884">884</th><td><i>/*  1569*/</i>  <i>/*Scope*/</i> <var>99</var>, <i>/*-&gt;1669*/</i></td></tr>
<tr><th id="885">885</th><td><i>/*  1570*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_extload</i></td></tr>
<tr><th id="886">886</th><td><i>/*  1572*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="887">887</th><td><i>/*  1574*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>30</var>, <i>/*-&gt;1606*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="888">888</th><td><i>/*  1576*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>12</var>, <i>// Predicate_extloadi1</i></td></tr>
<tr><th id="889">889</th><td><i>/*  1578*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1592*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="890">890</th><td><i>/*  1580*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$src #2 #3</i></td></tr>
<tr><th id="891">891</th><td><i>/*  1583*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="892">892</th><td><i>/*  1584*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBrr &amp; 255, unsigned(SP::LDUBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBrr" title='llvm::SP::LDUBrr' data-ref="llvm::SP::LDUBrr" data-ref-filename="llvm..SP..LDUBrr">LDUBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="893">893</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="894">894</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi1&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="895">895</th><td><i>               // Dst: (LDUBrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="896">896</th><td><i>/*  1592*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1605*/</i></td></tr>
<tr><th id="897">897</th><td><i>/*  1593*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$src #2 #3</i></td></tr>
<tr><th id="898">898</th><td><i>/*  1596*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="899">899</th><td><i>/*  1597*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBri &amp; 255, unsigned(SP::LDUBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBri" title='llvm::SP::LDUBri' data-ref="llvm::SP::LDUBri" data-ref-filename="llvm..SP..LDUBri">LDUBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="900">900</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="901">901</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi1&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="902">902</th><td><i>               // Dst: (LDUBri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="903">903</th><td><i>/*  1605*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="904">904</th><td><i>/*  1606*/</i>   <i>/*Scope*/</i> <var>30</var>, <i>/*-&gt;1637*/</i></td></tr>
<tr><th id="905">905</th><td><i>/*  1607*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>3</var>, <i>// Predicate_extloadi8</i></td></tr>
<tr><th id="906">906</th><td><i>/*  1609*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1623*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="907">907</th><td><i>/*  1611*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$src #2 #3</i></td></tr>
<tr><th id="908">908</th><td><i>/*  1614*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="909">909</th><td><i>/*  1615*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBrr &amp; 255, unsigned(SP::LDUBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBrr" title='llvm::SP::LDUBrr' data-ref="llvm::SP::LDUBrr" data-ref-filename="llvm..SP..LDUBrr">LDUBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="910">910</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="911">911</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="912">912</th><td><i>               // Dst: (LDUBrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="913">913</th><td><i>/*  1623*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1636*/</i></td></tr>
<tr><th id="914">914</th><td><i>/*  1624*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$src #2 #3</i></td></tr>
<tr><th id="915">915</th><td><i>/*  1627*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="916">916</th><td><i>/*  1628*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBri &amp; 255, unsigned(SP::LDUBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBri" title='llvm::SP::LDUBri' data-ref="llvm::SP::LDUBri" data-ref-filename="llvm..SP..LDUBri">LDUBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="917">917</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="918">918</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="919">919</th><td><i>               // Dst: (LDUBri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="920">920</th><td><i>/*  1636*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="921">921</th><td><i>/*  1637*/</i>   <i>/*Scope*/</i> <var>30</var>, <i>/*-&gt;1668*/</i></td></tr>
<tr><th id="922">922</th><td><i>/*  1638*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_extloadi16</i></td></tr>
<tr><th id="923">923</th><td><i>/*  1640*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1654*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="924">924</th><td><i>/*  1642*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$src #2 #3</i></td></tr>
<tr><th id="925">925</th><td><i>/*  1645*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="926">926</th><td><i>/*  1646*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUHrr &amp; 255, unsigned(SP::LDUHrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUHrr" title='llvm::SP::LDUHrr' data-ref="llvm::SP::LDUHrr" data-ref-filename="llvm..SP..LDUHrr">LDUHrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="927">927</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="928">928</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="929">929</th><td><i>               // Dst: (LDUHrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="930">930</th><td><i>/*  1654*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1667*/</i></td></tr>
<tr><th id="931">931</th><td><i>/*  1655*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$src #2 #3</i></td></tr>
<tr><th id="932">932</th><td><i>/*  1658*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="933">933</th><td><i>/*  1659*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUHri &amp; 255, unsigned(SP::LDUHri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUHri" title='llvm::SP::LDUHri' data-ref="llvm::SP::LDUHri" data-ref-filename="llvm..SP..LDUHri">LDUHri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="934">934</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="935">935</th><td>               <i>// Src: (ld:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="936">936</th><td><i>               // Dst: (LDUHri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="937">937</th><td><i>/*  1667*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="938">938</th><td><i>/*  1668*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="939">939</th><td><i>/*  1669*/</i>  <i>/*Scope*/</i> <var>34</var>, <i>/*-&gt;1704*/</i></td></tr>
<tr><th id="940">940</th><td><i>/*  1670*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>9</var>, <i>// Predicate_zextload</i></td></tr>
<tr><th id="941">941</th><td><i>/*  1672*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>12</var>, <i>// Predicate_zextloadi1</i></td></tr>
<tr><th id="942">942</th><td><i>/*  1674*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="943">943</th><td><i>/*  1676*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1690*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="944">944</th><td><i>/*  1678*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$src #2 #3</i></td></tr>
<tr><th id="945">945</th><td><i>/*  1681*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="946">946</th><td><i>/*  1682*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBrr &amp; 255, unsigned(SP::LDUBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBrr" title='llvm::SP::LDUBrr' data-ref="llvm::SP::LDUBrr" data-ref-filename="llvm..SP..LDUBrr">LDUBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="947">947</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="948">948</th><td>              <i>// Src: (ld:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi1&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="949">949</th><td><i>              // Dst: (LDUBrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="950">950</th><td><i>/*  1690*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1703*/</i></td></tr>
<tr><th id="951">951</th><td><i>/*  1691*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$src #2 #3</i></td></tr>
<tr><th id="952">952</th><td><i>/*  1694*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="953">953</th><td><i>/*  1695*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBri &amp; 255, unsigned(SP::LDUBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBri" title='llvm::SP::LDUBri' data-ref="llvm::SP::LDUBri" data-ref-filename="llvm..SP..LDUBri">LDUBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="954">954</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="955">955</th><td>              <i>// Src: (ld:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi1&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="956">956</th><td><i>              // Dst: (LDUBri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="957">957</th><td><i>/*  1703*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="958">958</th><td><i>/*  1704*/</i>  <i>/*Scope*/</i> <var>34</var>, <i>/*-&gt;1739*/</i></td></tr>
<tr><th id="959">959</th><td><i>/*  1705*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>10</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="960">960</th><td><i>/*  1707*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="961">961</th><td><i>/*  1709*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="962">962</th><td><i>/*  1711*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1725*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="963">963</th><td><i>/*  1713*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="964">964</th><td><i>/*  1716*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="965">965</th><td><i>/*  1717*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDXrr &amp; 255, unsigned(SP::LDXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDXrr" title='llvm::SP::LDXrr' data-ref="llvm::SP::LDXrr" data-ref-filename="llvm..SP..LDXrr">LDXrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="966">966</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="967">967</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="968">968</th><td><i>              // Dst: (LDXrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="969">969</th><td><i>/*  1725*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1738*/</i></td></tr>
<tr><th id="970">970</th><td><i>/*  1726*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="971">971</th><td><i>/*  1729*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="972">972</th><td><i>/*  1730*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDXri &amp; 255, unsigned(SP::LDXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDXri" title='llvm::SP::LDXri' data-ref="llvm::SP::LDXri" data-ref-filename="llvm..SP..LDXri">LDXri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="973">973</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="974">974</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="975">975</th><td><i>              // Dst: (LDXri:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="976">976</th><td><i>/*  1738*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="977">977</th><td><i>/*  1739*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;1776*/</i></td></tr>
<tr><th id="978">978</th><td><i>/*  1740*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>9</var>, <i>// Predicate_zextload</i></td></tr>
<tr><th id="979">979</th><td><i>/*  1742*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>12</var>, <i>// Predicate_zextloadi1</i></td></tr>
<tr><th id="980">980</th><td><i>/*  1744*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="981">981</th><td><i>/*  1746*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="982">982</th><td><i>/*  1748*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1762*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="983">983</th><td><i>/*  1750*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="984">984</th><td><i>/*  1753*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="985">985</th><td><i>/*  1754*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBrr &amp; 255, unsigned(SP::LDUBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBrr" title='llvm::SP::LDUBrr' data-ref="llvm::SP::LDUBrr" data-ref-filename="llvm..SP..LDUBrr">LDUBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="986">986</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="987">987</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi1&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="988">988</th><td><i>              // Dst: (LDUBrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="989">989</th><td><i>/*  1762*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1775*/</i></td></tr>
<tr><th id="990">990</th><td><i>/*  1763*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="991">991</th><td><i>/*  1766*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="992">992</th><td><i>/*  1767*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBri &amp; 255, unsigned(SP::LDUBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBri" title='llvm::SP::LDUBri' data-ref="llvm::SP::LDUBri" data-ref-filename="llvm..SP..LDUBri">LDUBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="993">993</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="994">994</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi1&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="995">995</th><td><i>              // Dst: (LDUBri:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="996">996</th><td><i>/*  1775*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="997">997</th><td><i>/*  1776*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;1813*/</i></td></tr>
<tr><th id="998">998</th><td><i>/*  1777*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_extload</i></td></tr>
<tr><th id="999">999</th><td><i>/*  1779*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>12</var>, <i>// Predicate_extloadi1</i></td></tr>
<tr><th id="1000">1000</th><td><i>/*  1781*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1001">1001</th><td><i>/*  1783*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1002">1002</th><td><i>/*  1785*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1799*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1003">1003</th><td><i>/*  1787*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1004">1004</th><td><i>/*  1790*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1005">1005</th><td><i>/*  1791*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBrr &amp; 255, unsigned(SP::LDUBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBrr" title='llvm::SP::LDUBrr' data-ref="llvm::SP::LDUBrr" data-ref-filename="llvm..SP..LDUBrr">LDUBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1006">1006</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1007">1007</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi1&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1008">1008</th><td><i>              // Dst: (LDUBrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1009">1009</th><td><i>/*  1799*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1812*/</i></td></tr>
<tr><th id="1010">1010</th><td><i>/*  1800*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1011">1011</th><td><i>/*  1803*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1012">1012</th><td><i>/*  1804*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBri &amp; 255, unsigned(SP::LDUBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBri" title='llvm::SP::LDUBri' data-ref="llvm::SP::LDUBri" data-ref-filename="llvm..SP..LDUBri">LDUBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1013">1013</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1014">1014</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi1&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1015">1015</th><td><i>              // Dst: (LDUBri:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1016">1016</th><td><i>/*  1812*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1017">1017</th><td><i>/*  1813*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;1850*/</i></td></tr>
<tr><th id="1018">1018</th><td><i>/*  1814*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>9</var>, <i>// Predicate_zextload</i></td></tr>
<tr><th id="1019">1019</th><td><i>/*  1816*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>3</var>, <i>// Predicate_zextloadi8</i></td></tr>
<tr><th id="1020">1020</th><td><i>/*  1818*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1021">1021</th><td><i>/*  1820*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1022">1022</th><td><i>/*  1822*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1836*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1023">1023</th><td><i>/*  1824*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1024">1024</th><td><i>/*  1827*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1025">1025</th><td><i>/*  1828*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBrr &amp; 255, unsigned(SP::LDUBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBrr" title='llvm::SP::LDUBrr' data-ref="llvm::SP::LDUBrr" data-ref-filename="llvm..SP..LDUBrr">LDUBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1026">1026</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1027">1027</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1028">1028</th><td><i>              // Dst: (LDUBrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1029">1029</th><td><i>/*  1836*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1849*/</i></td></tr>
<tr><th id="1030">1030</th><td><i>/*  1837*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1031">1031</th><td><i>/*  1840*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1032">1032</th><td><i>/*  1841*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBri &amp; 255, unsigned(SP::LDUBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBri" title='llvm::SP::LDUBri' data-ref="llvm::SP::LDUBri" data-ref-filename="llvm..SP..LDUBri">LDUBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1033">1033</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1034">1034</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1035">1035</th><td><i>              // Dst: (LDUBri:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1036">1036</th><td><i>/*  1849*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1037">1037</th><td><i>/*  1850*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;1887*/</i></td></tr>
<tr><th id="1038">1038</th><td><i>/*  1851*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_extload</i></td></tr>
<tr><th id="1039">1039</th><td><i>/*  1853*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>3</var>, <i>// Predicate_extloadi8</i></td></tr>
<tr><th id="1040">1040</th><td><i>/*  1855*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1041">1041</th><td><i>/*  1857*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1042">1042</th><td><i>/*  1859*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1873*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1043">1043</th><td><i>/*  1861*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1044">1044</th><td><i>/*  1864*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1045">1045</th><td><i>/*  1865*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBrr &amp; 255, unsigned(SP::LDUBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBrr" title='llvm::SP::LDUBrr' data-ref="llvm::SP::LDUBrr" data-ref-filename="llvm..SP..LDUBrr">LDUBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1046">1046</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1047">1047</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1048">1048</th><td><i>              // Dst: (LDUBrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1049">1049</th><td><i>/*  1873*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1886*/</i></td></tr>
<tr><th id="1050">1050</th><td><i>/*  1874*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1051">1051</th><td><i>/*  1877*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1052">1052</th><td><i>/*  1878*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBri &amp; 255, unsigned(SP::LDUBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBri" title='llvm::SP::LDUBri' data-ref="llvm::SP::LDUBri" data-ref-filename="llvm..SP..LDUBri">LDUBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1053">1053</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1054">1054</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1055">1055</th><td><i>              // Dst: (LDUBri:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1056">1056</th><td><i>/*  1886*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1057">1057</th><td><i>/*  1887*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;1924*/</i></td></tr>
<tr><th id="1058">1058</th><td><i>/*  1888*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_sextload</i></td></tr>
<tr><th id="1059">1059</th><td><i>/*  1890*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>3</var>, <i>// Predicate_sextloadi8</i></td></tr>
<tr><th id="1060">1060</th><td><i>/*  1892*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1061">1061</th><td><i>/*  1894*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1062">1062</th><td><i>/*  1896*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1910*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1063">1063</th><td><i>/*  1898*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1064">1064</th><td><i>/*  1901*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1065">1065</th><td><i>/*  1902*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDSBrr &amp; 255, unsigned(SP::LDSBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDSBrr" title='llvm::SP::LDSBrr' data-ref="llvm::SP::LDSBrr" data-ref-filename="llvm..SP..LDSBrr">LDSBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1066">1066</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1067">1067</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1068">1068</th><td><i>              // Dst: (LDSBrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1069">1069</th><td><i>/*  1910*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1923*/</i></td></tr>
<tr><th id="1070">1070</th><td><i>/*  1911*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1071">1071</th><td><i>/*  1914*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1072">1072</th><td><i>/*  1915*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDSBri &amp; 255, unsigned(SP::LDSBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDSBri" title='llvm::SP::LDSBri' data-ref="llvm::SP::LDSBri" data-ref-filename="llvm..SP..LDSBri">LDSBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1073">1073</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1074">1074</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1075">1075</th><td><i>              // Dst: (LDSBri:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1076">1076</th><td><i>/*  1923*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1077">1077</th><td><i>/*  1924*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;1961*/</i></td></tr>
<tr><th id="1078">1078</th><td><i>/*  1925*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>9</var>, <i>// Predicate_zextload</i></td></tr>
<tr><th id="1079">1079</th><td><i>/*  1927*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_zextloadi16</i></td></tr>
<tr><th id="1080">1080</th><td><i>/*  1929*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1081">1081</th><td><i>/*  1931*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1082">1082</th><td><i>/*  1933*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1947*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1083">1083</th><td><i>/*  1935*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1084">1084</th><td><i>/*  1938*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1085">1085</th><td><i>/*  1939*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUHrr &amp; 255, unsigned(SP::LDUHrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUHrr" title='llvm::SP::LDUHrr' data-ref="llvm::SP::LDUHrr" data-ref-filename="llvm..SP..LDUHrr">LDUHrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1086">1086</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1087">1087</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1088">1088</th><td><i>              // Dst: (LDUHrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1089">1089</th><td><i>/*  1947*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1960*/</i></td></tr>
<tr><th id="1090">1090</th><td><i>/*  1948*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1091">1091</th><td><i>/*  1951*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1092">1092</th><td><i>/*  1952*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUHri &amp; 255, unsigned(SP::LDUHri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUHri" title='llvm::SP::LDUHri' data-ref="llvm::SP::LDUHri" data-ref-filename="llvm..SP..LDUHri">LDUHri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1093">1093</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1094">1094</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1095">1095</th><td><i>              // Dst: (LDUHri:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1096">1096</th><td><i>/*  1960*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1097">1097</th><td><i>/*  1961*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;1998*/</i></td></tr>
<tr><th id="1098">1098</th><td><i>/*  1962*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_extload</i></td></tr>
<tr><th id="1099">1099</th><td><i>/*  1964*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_extloadi16</i></td></tr>
<tr><th id="1100">1100</th><td><i>/*  1966*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1101">1101</th><td><i>/*  1968*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1102">1102</th><td><i>/*  1970*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1984*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1103">1103</th><td><i>/*  1972*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1104">1104</th><td><i>/*  1975*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1105">1105</th><td><i>/*  1976*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUHrr &amp; 255, unsigned(SP::LDUHrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUHrr" title='llvm::SP::LDUHrr' data-ref="llvm::SP::LDUHrr" data-ref-filename="llvm..SP..LDUHrr">LDUHrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1106">1106</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1107">1107</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1108">1108</th><td><i>              // Dst: (LDUHrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1109">1109</th><td><i>/*  1984*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1997*/</i></td></tr>
<tr><th id="1110">1110</th><td><i>/*  1985*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1111">1111</th><td><i>/*  1988*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1112">1112</th><td><i>/*  1989*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUHri &amp; 255, unsigned(SP::LDUHri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUHri" title='llvm::SP::LDUHri' data-ref="llvm::SP::LDUHri" data-ref-filename="llvm..SP..LDUHri">LDUHri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1113">1113</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1114">1114</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1115">1115</th><td><i>              // Dst: (LDUHri:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1116">1116</th><td><i>/*  1997*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1117">1117</th><td><i>/*  1998*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;2035*/</i></td></tr>
<tr><th id="1118">1118</th><td><i>/*  1999*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_sextload</i></td></tr>
<tr><th id="1119">1119</th><td><i>/*  2001*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_sextloadi16</i></td></tr>
<tr><th id="1120">1120</th><td><i>/*  2003*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1121">1121</th><td><i>/*  2005*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1122">1122</th><td><i>/*  2007*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2021*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1123">1123</th><td><i>/*  2009*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1124">1124</th><td><i>/*  2012*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1125">1125</th><td><i>/*  2013*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDSHrr &amp; 255, unsigned(SP::LDSHrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDSHrr" title='llvm::SP::LDSHrr' data-ref="llvm::SP::LDSHrr" data-ref-filename="llvm..SP..LDSHrr">LDSHrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1126">1126</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1127">1127</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1128">1128</th><td><i>              // Dst: (LDSHrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1129">1129</th><td><i>/*  2021*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2034*/</i></td></tr>
<tr><th id="1130">1130</th><td><i>/*  2022*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1131">1131</th><td><i>/*  2025*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1132">1132</th><td><i>/*  2026*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDSHri &amp; 255, unsigned(SP::LDSHri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDSHri" title='llvm::SP::LDSHri' data-ref="llvm::SP::LDSHri" data-ref-filename="llvm..SP..LDSHri">LDSHri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1133">1133</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1134">1134</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1135">1135</th><td><i>              // Dst: (LDSHri:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1136">1136</th><td><i>/*  2034*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1137">1137</th><td><i>/*  2035*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;2072*/</i></td></tr>
<tr><th id="1138">1138</th><td><i>/*  2036*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>9</var>, <i>// Predicate_zextload</i></td></tr>
<tr><th id="1139">1139</th><td><i>/*  2038*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_zextloadi32</i></td></tr>
<tr><th id="1140">1140</th><td><i>/*  2040*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1141">1141</th><td><i>/*  2042*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1142">1142</th><td><i>/*  2044*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2058*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1143">1143</th><td><i>/*  2046*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1144">1144</th><td><i>/*  2049*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1145">1145</th><td><i>/*  2050*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDrr &amp; 255, unsigned(SP::LDrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDrr" title='llvm::SP::LDrr' data-ref="llvm::SP::LDrr" data-ref-filename="llvm..SP..LDrr">LDrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1146">1146</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1147">1147</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1148">1148</th><td><i>              // Dst: (LDrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1149">1149</th><td><i>/*  2058*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2071*/</i></td></tr>
<tr><th id="1150">1150</th><td><i>/*  2059*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1151">1151</th><td><i>/*  2062*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1152">1152</th><td><i>/*  2063*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDri &amp; 255, unsigned(SP::LDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDri" title='llvm::SP::LDri' data-ref="llvm::SP::LDri" data-ref-filename="llvm..SP..LDri">LDri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1153">1153</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1154">1154</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1155">1155</th><td><i>              // Dst: (LDri:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1156">1156</th><td><i>/*  2071*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1157">1157</th><td><i>/*  2072*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;2109*/</i></td></tr>
<tr><th id="1158">1158</th><td><i>/*  2073*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_extload</i></td></tr>
<tr><th id="1159">1159</th><td><i>/*  2075*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_extloadi32</i></td></tr>
<tr><th id="1160">1160</th><td><i>/*  2077*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1161">1161</th><td><i>/*  2079*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1162">1162</th><td><i>/*  2081*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2095*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1163">1163</th><td><i>/*  2083*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1164">1164</th><td><i>/*  2086*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1165">1165</th><td><i>/*  2087*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDrr &amp; 255, unsigned(SP::LDrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDrr" title='llvm::SP::LDrr' data-ref="llvm::SP::LDrr" data-ref-filename="llvm..SP..LDrr">LDrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1166">1166</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1167">1167</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1168">1168</th><td><i>              // Dst: (LDrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1169">1169</th><td><i>/*  2095*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2108*/</i></td></tr>
<tr><th id="1170">1170</th><td><i>/*  2096*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1171">1171</th><td><i>/*  2099*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1172">1172</th><td><i>/*  2100*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDri &amp; 255, unsigned(SP::LDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDri" title='llvm::SP::LDri' data-ref="llvm::SP::LDri" data-ref-filename="llvm..SP..LDri">LDri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1173">1173</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1174">1174</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_extload&gt;&gt;&lt;&lt;P:Predicate_extloadi32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1175">1175</th><td><i>              // Dst: (LDri:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1176">1176</th><td><i>/*  2108*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1177">1177</th><td><i>/*  2109*/</i>  <i>/*Scope*/</i> <var>36</var>, <i>/*-&gt;2146*/</i></td></tr>
<tr><th id="1178">1178</th><td><i>/*  2110*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_sextload</i></td></tr>
<tr><th id="1179">1179</th><td><i>/*  2112*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_sextloadi32</i></td></tr>
<tr><th id="1180">1180</th><td><i>/*  2114*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1181">1181</th><td><i>/*  2116*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1182">1182</th><td><i>/*  2118*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2132*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1183">1183</th><td><i>/*  2120*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1184">1184</th><td><i>/*  2123*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1185">1185</th><td><i>/*  2124*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDSWrr &amp; 255, unsigned(SP::LDSWrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDSWrr" title='llvm::SP::LDSWrr' data-ref="llvm::SP::LDSWrr" data-ref-filename="llvm..SP..LDSWrr">LDSWrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1186">1186</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1187">1187</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1188">1188</th><td><i>              // Dst: (LDSWrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1189">1189</th><td><i>/*  2132*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2145*/</i></td></tr>
<tr><th id="1190">1190</th><td><i>/*  2133*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1191">1191</th><td><i>/*  2136*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1192">1192</th><td><i>/*  2137*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDSWri &amp; 255, unsigned(SP::LDSWri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDSWri" title='llvm::SP::LDSWri' data-ref="llvm::SP::LDSWri" data-ref-filename="llvm..SP..LDSWri">LDSWri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1193">1193</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1194">1194</th><td>              <i>// Src: (ld:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1195">1195</th><td><i>              // Dst: (LDSWri:{ *:[i64] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1196">1196</th><td><i>/*  2145*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1197">1197</th><td><i>/*  2146*/</i>  <i>/*Scope*/</i> <var>24</var>|<var>128</var>,<var>1</var><i>/*152*/</i>, <i>/*-&gt;2300*/</i></td></tr>
<tr><th id="1198">1198</th><td><i>/*  2148*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>10</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="1199">1199</th><td><i>/*  2150*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*4 cases */</i>, <var>28</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;2181</i></td></tr>
<tr><th id="1200">1200</th><td><i>/*  2153*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2167*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1201">1201</th><td><i>/*  2155*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1202">1202</th><td><i>/*  2158*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1203">1203</th><td><i>/*  2159*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDFrr &amp; 255, unsigned(SP::LDFrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDFrr" title='llvm::SP::LDFrr' data-ref="llvm::SP::LDFrr" data-ref-filename="llvm..SP..LDFrr">LDFrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1204">1204</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1205">1205</th><td>               <i>// Src: (ld:{ *:[f32] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1206">1206</th><td><i>               // Dst: (LDFrr:{ *:[f32] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1207">1207</th><td><i>/*  2167*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2180*/</i></td></tr>
<tr><th id="1208">1208</th><td><i>/*  2168*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1209">1209</th><td><i>/*  2171*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1210">1210</th><td><i>/*  2172*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDFri &amp; 255, unsigned(SP::LDFri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDFri" title='llvm::SP::LDFri' data-ref="llvm::SP::LDFri" data-ref-filename="llvm..SP..LDFri">LDFri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1211">1211</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1212">1212</th><td>               <i>// Src: (ld:{ *:[f32] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1213">1213</th><td><i>               // Dst: (LDFri:{ *:[f32] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1214">1214</th><td><i>/*  2180*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1215">1215</th><td><i>/*  2181*/</i>   <i>/*SwitchType*/</i> <var>28</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;2211</i></td></tr>
<tr><th id="1216">1216</th><td><i>/*  2183*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2197*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1217">1217</th><td><i>/*  2185*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1218">1218</th><td><i>/*  2188*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1219">1219</th><td><i>/*  2189*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDDFrr &amp; 255, unsigned(SP::LDDFrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDDFrr" title='llvm::SP::LDDFrr' data-ref="llvm::SP::LDDFrr" data-ref-filename="llvm..SP..LDDFrr">LDDFrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1220">1220</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1221">1221</th><td>               <i>// Src: (ld:{ *:[f64] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1222">1222</th><td><i>               // Dst: (LDDFrr:{ *:[f64] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1223">1223</th><td><i>/*  2197*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2210*/</i></td></tr>
<tr><th id="1224">1224</th><td><i>/*  2198*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1225">1225</th><td><i>/*  2201*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1226">1226</th><td><i>/*  2202*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDDFri &amp; 255, unsigned(SP::LDDFri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDDFri" title='llvm::SP::LDDFri' data-ref="llvm::SP::LDDFri" data-ref-filename="llvm..SP..LDDFri">LDDFri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1227">1227</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1228">1228</th><td>               <i>// Src: (ld:{ *:[f64] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1229">1229</th><td><i>               // Dst: (LDDFri:{ *:[f64] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1230">1230</th><td><i>/*  2210*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1231">1231</th><td><i>/*  2211*/</i>   <i>/*SwitchType*/</i> <var>30</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;2243</i></td></tr>
<tr><th id="1232">1232</th><td><i>/*  2213*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>1</var>, <i>// (Subtarget-&gt;hasHardQuad()) &amp;&amp; (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="1233">1233</th><td><i>/*  2215*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2229*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1234">1234</th><td><i>/*  2217*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1235">1235</th><td><i>/*  2220*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1236">1236</th><td><i>/*  2221*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDQFrr &amp; 255, unsigned(SP::LDQFrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDQFrr" title='llvm::SP::LDQFrr' data-ref="llvm::SP::LDQFrr" data-ref-filename="llvm..SP..LDQFrr">LDQFrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1237">1237</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1238">1238</th><td>               <i>// Src: (ld:{ *:[f128] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1239">1239</th><td><i>               // Dst: (LDQFrr:{ *:[f128] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1240">1240</th><td><i>/*  2229*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2242*/</i></td></tr>
<tr><th id="1241">1241</th><td><i>/*  2230*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1242">1242</th><td><i>/*  2233*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1243">1243</th><td><i>/*  2234*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDQFri &amp; 255, unsigned(SP::LDQFri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDQFri" title='llvm::SP::LDQFri' data-ref="llvm::SP::LDQFri" data-ref-filename="llvm..SP..LDQFri">LDQFri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1244">1244</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1245">1245</th><td>               <i>// Src: (ld:{ *:[f128] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1246">1246</th><td><i>               // Dst: (LDQFri:{ *:[f128] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1247">1247</th><td><i>/*  2242*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1248">1248</th><td><i>/*  2243*/</i>   <i>/*SwitchType*/</i> <var>54</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2i32" title='llvm::MVT::v2i32' data-ref="llvm::MVT::v2i32" data-ref-filename="llvm..MVT..v2i32">v2i32</a>,<i>// -&gt;2299</i></td></tr>
<tr><th id="1249">1249</th><td><i>/*  2245*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2259*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="1250">1250</th><td><i>/*  2247*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1251">1251</th><td><i>/*  2250*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1252">1252</th><td><i>/*  2251*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDDrr &amp; 255, unsigned(SP::LDDrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDDrr" title='llvm::SP::LDDrr' data-ref="llvm::SP::LDDrr" data-ref-filename="llvm..SP..LDDrr">LDDrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1253">1253</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2i32" title='llvm::MVT::v2i32' data-ref="llvm::MVT::v2i32" data-ref-filename="llvm..MVT..v2i32">v2i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1254">1254</th><td>               <i>// Src: (ld:{ *:[v2i32] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1255">1255</th><td><i>               // Dst: (LDDrr:{ *:[v2i32] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1256">1256</th><td><i>/*  2259*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2272*/</i></td></tr>
<tr><th id="1257">1257</th><td><i>/*  2260*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1258">1258</th><td><i>/*  2263*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1259">1259</th><td><i>/*  2264*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDDri &amp; 255, unsigned(SP::LDDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDDri" title='llvm::SP::LDDri' data-ref="llvm::SP::LDDri" data-ref-filename="llvm..SP..LDDri">LDDri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1260">1260</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2i32" title='llvm::MVT::v2i32' data-ref="llvm::MVT::v2i32" data-ref-filename="llvm..MVT..v2i32">v2i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1261">1261</th><td>               <i>// Src: (ld:{ *:[v2i32] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1262">1262</th><td><i>               // Dst: (LDDri:{ *:[v2i32] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1263">1263</th><td><i>/*  2272*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2285*/</i></td></tr>
<tr><th id="1264">1264</th><td><i>/*  2273*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #2 #3</i></td></tr>
<tr><th id="1265">1265</th><td><i>/*  2276*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1266">1266</th><td><i>/*  2277*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDDCrr &amp; 255, unsigned(SP::LDDCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDDCrr" title='llvm::SP::LDDCrr' data-ref="llvm::SP::LDDCrr" data-ref-filename="llvm..SP..LDDCrr">LDDCrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1267">1267</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2i32" title='llvm::MVT::v2i32' data-ref="llvm::MVT::v2i32" data-ref-filename="llvm..MVT..v2i32">v2i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1268">1268</th><td>               <i>// Src: (ld:{ *:[v2i32] } ADDRrr:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1269">1269</th><td><i>               // Dst: (LDDCrr:{ *:[v2i32] } ADDRrr:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1270">1270</th><td><i>/*  2285*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2298*/</i></td></tr>
<tr><th id="1271">1271</th><td><i>/*  2286*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #2 #3</i></td></tr>
<tr><th id="1272">1272</th><td><i>/*  2289*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1273">1273</th><td><i>/*  2290*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDDCri &amp; 255, unsigned(SP::LDDCri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDDCri" title='llvm::SP::LDDCri' data-ref="llvm::SP::LDDCri" data-ref-filename="llvm..SP..LDDCri">LDDCri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1274">1274</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2i32" title='llvm::MVT::v2i32' data-ref="llvm::MVT::v2i32" data-ref-filename="llvm..MVT..v2i32">v2i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1275">1275</th><td>               <i>// Src: (ld:{ *:[v2i32] } ADDRri:{ *:[iPTR] }:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1276">1276</th><td><i>               // Dst: (LDDCri:{ *:[v2i32] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="1277">1277</th><td><i>/*  2298*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1278">1278</th><td><i>/*  2299*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1279">1279</th><td><i>/*  2300*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1280">1280</th><td><i>/*  2301*/</i> <i>/*SwitchOpcode*/</i> <var>38</var>, <a class="macro" href="#55" title="ISD::ATOMIC_SWAP &amp; 255, unsigned(ISD::ATOMIC_SWAP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ATOMIC_SWAP" title='llvm::ISD::ATOMIC_SWAP' data-ref="llvm::ISD::ATOMIC_SWAP" data-ref-filename="llvm..ISD..ATOMIC_SWAP">ATOMIC_SWAP</a>),<i>// -&gt;2342</i></td></tr>
<tr><th id="1281">1281</th><td><i>/*  2304*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="1282">1282</th><td><i>/*  2305*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'atomic_swap' chained node</i></td></tr>
<tr><th id="1283">1283</th><td><i>/*  2306*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $addr</i></td></tr>
<tr><th id="1284">1284</th><td><i>/*  2307*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $val</i></td></tr>
<tr><th id="1285">1285</th><td><i>/*  2308*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_atomic_swap_32</i></td></tr>
<tr><th id="1286">1286</th><td><i>/*  2310*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1287">1287</th><td><i>/*  2312*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;2327*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1288">1288</th><td><i>/*  2314*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$addr #3 #4</i></td></tr>
<tr><th id="1289">1289</th><td><i>/*  2317*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1290">1290</th><td><i>/*  2318*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SWAPrr &amp; 255, unsigned(SP::SWAPrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SWAPrr" title='llvm::SP::SWAPrr' data-ref="llvm::SP::SWAPrr" data-ref-filename="llvm..SP..SWAPrr">SWAPrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1291">1291</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>2</var>, </td></tr>
<tr><th id="1292">1292</th><td>             <i>// Src: (atomic_swap:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr, i32:{ *:[i32] }:$val)&lt;&lt;P:Predicate_atomic_swap_32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1293">1293</th><td><i>             // Dst: (SWAPrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$addr, i32:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="1294">1294</th><td><i>/*  2327*/</i>  <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;2341*/</i></td></tr>
<tr><th id="1295">1295</th><td><i>/*  2328*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$addr #3 #4</i></td></tr>
<tr><th id="1296">1296</th><td><i>/*  2331*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1297">1297</th><td><i>/*  2332*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SWAPri &amp; 255, unsigned(SP::SWAPri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SWAPri" title='llvm::SP::SWAPri' data-ref="llvm::SP::SWAPri" data-ref-filename="llvm..SP..SWAPri">SWAPri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1298">1298</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>2</var>, </td></tr>
<tr><th id="1299">1299</th><td>             <i>// Src: (atomic_swap:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr, i32:{ *:[i32] }:$val)&lt;&lt;P:Predicate_atomic_swap_32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1300">1300</th><td><i>             // Dst: (SWAPri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$addr, i32:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="1301">1301</th><td><i>/*  2341*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1302">1302</th><td><i>/*  2342*/</i> <i>/*SwitchOpcode*/</i> <var>8</var>|<var>128</var>,<var>1</var><i>/*136*/</i>, <a class="macro" href="#55" title="ISD::ATOMIC_LOAD &amp; 255, unsigned(ISD::ATOMIC_LOAD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ATOMIC_LOAD" title='llvm::ISD::ATOMIC_LOAD' data-ref="llvm::ISD::ATOMIC_LOAD" data-ref-filename="llvm..ISD..ATOMIC_LOAD">ATOMIC_LOAD</a>),<i>// -&gt;2482</i></td></tr>
<tr><th id="1303">1303</th><td><i>/*  2346*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="1304">1304</th><td><i>/*  2347*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'atomic_load' chained node</i></td></tr>
<tr><th id="1305">1305</th><td><i>/*  2348*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $src</i></td></tr>
<tr><th id="1306">1306</th><td><i>/*  2349*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>95</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;2447</i></td></tr>
<tr><th id="1307">1307</th><td><i>/*  2352*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>30</var>, <i>/*-&gt;2384*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="1308">1308</th><td><i>/*  2354*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>3</var>, <i>// Predicate_atomic_load_8</i></td></tr>
<tr><th id="1309">1309</th><td><i>/*  2356*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2370*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1310">1310</th><td><i>/*  2358*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$src #2 #3</i></td></tr>
<tr><th id="1311">1311</th><td><i>/*  2361*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1312">1312</th><td><i>/*  2362*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBrr &amp; 255, unsigned(SP::LDUBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBrr" title='llvm::SP::LDUBrr' data-ref="llvm::SP::LDUBrr" data-ref-filename="llvm..SP..LDUBrr">LDUBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1313">1313</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1314">1314</th><td>               <i>// Src: (atomic_load:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_atomic_load_8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1315">1315</th><td><i>               // Dst: (LDUBrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="1316">1316</th><td><i>/*  2370*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2383*/</i></td></tr>
<tr><th id="1317">1317</th><td><i>/*  2371*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$src #2 #3</i></td></tr>
<tr><th id="1318">1318</th><td><i>/*  2374*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1319">1319</th><td><i>/*  2375*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUBri &amp; 255, unsigned(SP::LDUBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUBri" title='llvm::SP::LDUBri' data-ref="llvm::SP::LDUBri" data-ref-filename="llvm..SP..LDUBri">LDUBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1320">1320</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1321">1321</th><td>               <i>// Src: (atomic_load:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_atomic_load_8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1322">1322</th><td><i>               // Dst: (LDUBri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="1323">1323</th><td><i>/*  2383*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1324">1324</th><td><i>/*  2384*/</i>   <i>/*Scope*/</i> <var>30</var>, <i>/*-&gt;2415*/</i></td></tr>
<tr><th id="1325">1325</th><td><i>/*  2385*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_atomic_load_16</i></td></tr>
<tr><th id="1326">1326</th><td><i>/*  2387*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2401*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1327">1327</th><td><i>/*  2389*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$src #2 #3</i></td></tr>
<tr><th id="1328">1328</th><td><i>/*  2392*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1329">1329</th><td><i>/*  2393*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUHrr &amp; 255, unsigned(SP::LDUHrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUHrr" title='llvm::SP::LDUHrr' data-ref="llvm::SP::LDUHrr" data-ref-filename="llvm..SP..LDUHrr">LDUHrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1330">1330</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1331">1331</th><td>               <i>// Src: (atomic_load:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_atomic_load_16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1332">1332</th><td><i>               // Dst: (LDUHrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="1333">1333</th><td><i>/*  2401*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2414*/</i></td></tr>
<tr><th id="1334">1334</th><td><i>/*  2402*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$src #2 #3</i></td></tr>
<tr><th id="1335">1335</th><td><i>/*  2405*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1336">1336</th><td><i>/*  2406*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDUHri &amp; 255, unsigned(SP::LDUHri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDUHri" title='llvm::SP::LDUHri' data-ref="llvm::SP::LDUHri" data-ref-filename="llvm..SP..LDUHri">LDUHri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1337">1337</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1338">1338</th><td>               <i>// Src: (atomic_load:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_atomic_load_16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1339">1339</th><td><i>               // Dst: (LDUHri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="1340">1340</th><td><i>/*  2414*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1341">1341</th><td><i>/*  2415*/</i>   <i>/*Scope*/</i> <var>30</var>, <i>/*-&gt;2446*/</i></td></tr>
<tr><th id="1342">1342</th><td><i>/*  2416*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_atomic_load_32</i></td></tr>
<tr><th id="1343">1343</th><td><i>/*  2418*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2432*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1344">1344</th><td><i>/*  2420*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$src #2 #3</i></td></tr>
<tr><th id="1345">1345</th><td><i>/*  2423*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1346">1346</th><td><i>/*  2424*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDrr &amp; 255, unsigned(SP::LDrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDrr" title='llvm::SP::LDrr' data-ref="llvm::SP::LDrr" data-ref-filename="llvm..SP..LDrr">LDrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1347">1347</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1348">1348</th><td>               <i>// Src: (atomic_load:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_atomic_load_32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1349">1349</th><td><i>               // Dst: (LDrr:{ *:[i32] } ADDRrr:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="1350">1350</th><td><i>/*  2432*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2445*/</i></td></tr>
<tr><th id="1351">1351</th><td><i>/*  2433*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$src #2 #3</i></td></tr>
<tr><th id="1352">1352</th><td><i>/*  2436*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1353">1353</th><td><i>/*  2437*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDri &amp; 255, unsigned(SP::LDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDri" title='llvm::SP::LDri' data-ref="llvm::SP::LDri" data-ref-filename="llvm..SP..LDri">LDri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1354">1354</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1355">1355</th><td>               <i>// Src: (atomic_load:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_atomic_load_32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1356">1356</th><td><i>               // Dst: (LDri:{ *:[i32] } ADDRri:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="1357">1357</th><td><i>/*  2445*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1358">1358</th><td><i>/*  2446*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1359">1359</th><td><i>/*  2447*/</i>  <i>/*SwitchType*/</i> <var>32</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;2481</i></td></tr>
<tr><th id="1360">1360</th><td><i>/*  2449*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_atomic_load_64</i></td></tr>
<tr><th id="1361">1361</th><td><i>/*  2451*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1362">1362</th><td><i>/*  2453*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2467*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1363">1363</th><td><i>/*  2455*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$src #2 #3</i></td></tr>
<tr><th id="1364">1364</th><td><i>/*  2458*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1365">1365</th><td><i>/*  2459*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDXrr &amp; 255, unsigned(SP::LDXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDXrr" title='llvm::SP::LDXrr' data-ref="llvm::SP::LDXrr" data-ref-filename="llvm..SP..LDXrr">LDXrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1366">1366</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1367">1367</th><td>              <i>// Src: (atomic_load:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_atomic_load_64&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1368">1368</th><td><i>              // Dst: (LDXrr:{ *:[i64] } ADDRrr:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="1369">1369</th><td><i>/*  2467*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2480*/</i></td></tr>
<tr><th id="1370">1370</th><td><i>/*  2468*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$src #2 #3</i></td></tr>
<tr><th id="1371">1371</th><td><i>/*  2471*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1372">1372</th><td><i>/*  2472*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LDXri &amp; 255, unsigned(SP::LDXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LDXri" title='llvm::SP::LDXri' data-ref="llvm::SP::LDXri" data-ref-filename="llvm..SP..LDXri">LDXri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1373">1373</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1374">1374</th><td>              <i>// Src: (atomic_load:{ *:[i64] } ADDRri:{ *:[iPTR] }:$src)&lt;&lt;P:Predicate_atomic_load_64&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1375">1375</th><td><i>              // Dst: (LDXri:{ *:[i64] } ADDRri:{ *:[iPTR] }:$src)</i></td></tr>
<tr><th id="1376">1376</th><td><i>/*  2480*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1377">1377</th><td><i>/*  2481*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1378">1378</th><td><i>/*  2482*/</i> <i>/*SwitchOpcode*/</i> <var>11</var>|<var>128</var>,<var>1</var><i>/*139*/</i>, <a class="macro" href="#55" title="ISD::ATOMIC_STORE &amp; 255, unsigned(ISD::ATOMIC_STORE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ATOMIC_STORE" title='llvm::ISD::ATOMIC_STORE' data-ref="llvm::ISD::ATOMIC_STORE" data-ref-filename="llvm..ISD..ATOMIC_STORE">ATOMIC_STORE</a>),<i>// -&gt;2625</i></td></tr>
<tr><th id="1379">1379</th><td><i>/*  2486*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="1380">1380</th><td><i>/*  2487*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'atomic_store' chained node</i></td></tr>
<tr><th id="1381">1381</th><td><i>/*  2488*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $dst</i></td></tr>
<tr><th id="1382">1382</th><td><i>/*  2489*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $val</i></td></tr>
<tr><th id="1383">1383</th><td><i>/*  2490*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>97</var>, <i>/*-&gt;2589*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1384">1384</th><td><i>/*  2492*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1385">1385</th><td><i>/*  2494*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>30</var>, <i>/*-&gt;2526*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="1386">1386</th><td><i>/*  2496*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>3</var>, <i>// Predicate_atomic_store_8</i></td></tr>
<tr><th id="1387">1387</th><td><i>/*  2498*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2512*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1388">1388</th><td><i>/*  2500*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$dst #3 #4</i></td></tr>
<tr><th id="1389">1389</th><td><i>/*  2503*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1390">1390</th><td><i>/*  2504*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STBrr &amp; 255, unsigned(SP::STBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STBrr" title='llvm::SP::STBrr' data-ref="llvm::SP::STBrr" data-ref-filename="llvm..SP..STBrr">STBrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1391">1391</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>2</var>, </td></tr>
<tr><th id="1392">1392</th><td>               <i>// Src: (atomic_store ADDRrr:{ *:[iPTR] }:$dst, i32:{ *:[i32] }:$val)&lt;&lt;P:Predicate_atomic_store_8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1393">1393</th><td><i>               // Dst: (STBrr ADDRrr:{ *:[iPTR] }:$dst, ?:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="1394">1394</th><td><i>/*  2512*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2525*/</i></td></tr>
<tr><th id="1395">1395</th><td><i>/*  2513*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$dst #3 #4</i></td></tr>
<tr><th id="1396">1396</th><td><i>/*  2516*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1397">1397</th><td><i>/*  2517*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STBri &amp; 255, unsigned(SP::STBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STBri" title='llvm::SP::STBri' data-ref="llvm::SP::STBri" data-ref-filename="llvm..SP..STBri">STBri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1398">1398</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>2</var>, </td></tr>
<tr><th id="1399">1399</th><td>               <i>// Src: (atomic_store ADDRri:{ *:[iPTR] }:$dst, i32:{ *:[i32] }:$val)&lt;&lt;P:Predicate_atomic_store_8&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1400">1400</th><td><i>               // Dst: (STBri ADDRri:{ *:[iPTR] }:$dst, ?:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="1401">1401</th><td><i>/*  2525*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1402">1402</th><td><i>/*  2526*/</i>   <i>/*Scope*/</i> <var>30</var>, <i>/*-&gt;2557*/</i></td></tr>
<tr><th id="1403">1403</th><td><i>/*  2527*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_atomic_store_16</i></td></tr>
<tr><th id="1404">1404</th><td><i>/*  2529*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2543*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1405">1405</th><td><i>/*  2531*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$dst #3 #4</i></td></tr>
<tr><th id="1406">1406</th><td><i>/*  2534*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1407">1407</th><td><i>/*  2535*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STHrr &amp; 255, unsigned(SP::STHrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STHrr" title='llvm::SP::STHrr' data-ref="llvm::SP::STHrr" data-ref-filename="llvm..SP..STHrr">STHrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1408">1408</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>2</var>, </td></tr>
<tr><th id="1409">1409</th><td>               <i>// Src: (atomic_store ADDRrr:{ *:[iPTR] }:$dst, i32:{ *:[i32] }:$val)&lt;&lt;P:Predicate_atomic_store_16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1410">1410</th><td><i>               // Dst: (STHrr ADDRrr:{ *:[iPTR] }:$dst, ?:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="1411">1411</th><td><i>/*  2543*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2556*/</i></td></tr>
<tr><th id="1412">1412</th><td><i>/*  2544*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$dst #3 #4</i></td></tr>
<tr><th id="1413">1413</th><td><i>/*  2547*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1414">1414</th><td><i>/*  2548*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STHri &amp; 255, unsigned(SP::STHri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STHri" title='llvm::SP::STHri' data-ref="llvm::SP::STHri" data-ref-filename="llvm..SP..STHri">STHri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1415">1415</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>2</var>, </td></tr>
<tr><th id="1416">1416</th><td>               <i>// Src: (atomic_store ADDRri:{ *:[iPTR] }:$dst, i32:{ *:[i32] }:$val)&lt;&lt;P:Predicate_atomic_store_16&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1417">1417</th><td><i>               // Dst: (STHri ADDRri:{ *:[iPTR] }:$dst, ?:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="1418">1418</th><td><i>/*  2556*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1419">1419</th><td><i>/*  2557*/</i>   <i>/*Scope*/</i> <var>30</var>, <i>/*-&gt;2588*/</i></td></tr>
<tr><th id="1420">1420</th><td><i>/*  2558*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_atomic_store_32</i></td></tr>
<tr><th id="1421">1421</th><td><i>/*  2560*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2574*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1422">1422</th><td><i>/*  2562*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$dst #3 #4</i></td></tr>
<tr><th id="1423">1423</th><td><i>/*  2565*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1424">1424</th><td><i>/*  2566*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STrr &amp; 255, unsigned(SP::STrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STrr" title='llvm::SP::STrr' data-ref="llvm::SP::STrr" data-ref-filename="llvm..SP..STrr">STrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1425">1425</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>2</var>, </td></tr>
<tr><th id="1426">1426</th><td>               <i>// Src: (atomic_store ADDRrr:{ *:[iPTR] }:$dst, i32:{ *:[i32] }:$val)&lt;&lt;P:Predicate_atomic_store_32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1427">1427</th><td><i>               // Dst: (STrr ADDRrr:{ *:[iPTR] }:$dst, ?:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="1428">1428</th><td><i>/*  2574*/</i>    <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2587*/</i></td></tr>
<tr><th id="1429">1429</th><td><i>/*  2575*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$dst #3 #4</i></td></tr>
<tr><th id="1430">1430</th><td><i>/*  2578*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1431">1431</th><td><i>/*  2579*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STri &amp; 255, unsigned(SP::STri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STri" title='llvm::SP::STri' data-ref="llvm::SP::STri" data-ref-filename="llvm..SP..STri">STri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1432">1432</th><td>                   <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>2</var>, </td></tr>
<tr><th id="1433">1433</th><td>               <i>// Src: (atomic_store ADDRri:{ *:[iPTR] }:$dst, i32:{ *:[i32] }:$val)&lt;&lt;P:Predicate_atomic_store_32&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1434">1434</th><td><i>               // Dst: (STri ADDRri:{ *:[iPTR] }:$dst, ?:{ *:[i32] }:$val)</i></td></tr>
<tr><th id="1435">1435</th><td><i>/*  2587*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1436">1436</th><td><i>/*  2588*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1437">1437</th><td><i>/*  2589*/</i>  <i>/*Scope*/</i> <var>34</var>, <i>/*-&gt;2624*/</i></td></tr>
<tr><th id="1438">1438</th><td><i>/*  2590*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1439">1439</th><td><i>/*  2592*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_atomic_store_64</i></td></tr>
<tr><th id="1440">1440</th><td><i>/*  2594*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1441">1441</th><td><i>/*  2596*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;2610*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1442">1442</th><td><i>/*  2598*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$dst #3 #4</i></td></tr>
<tr><th id="1443">1443</th><td><i>/*  2601*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1444">1444</th><td><i>/*  2602*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STXrr &amp; 255, unsigned(SP::STXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STXrr" title='llvm::SP::STXrr' data-ref="llvm::SP::STXrr" data-ref-filename="llvm..SP..STXrr">STXrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1445">1445</th><td>                  <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>2</var>, </td></tr>
<tr><th id="1446">1446</th><td>              <i>// Src: (atomic_store ADDRrr:{ *:[iPTR] }:$dst, i64:{ *:[i64] }:$val)&lt;&lt;P:Predicate_atomic_store_64&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1447">1447</th><td><i>              // Dst: (STXrr ADDRrr:{ *:[iPTR] }:$dst, ?:{ *:[i64] }:$val)</i></td></tr>
<tr><th id="1448">1448</th><td><i>/*  2610*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2623*/</i></td></tr>
<tr><th id="1449">1449</th><td><i>/*  2611*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$dst #3 #4</i></td></tr>
<tr><th id="1450">1450</th><td><i>/*  2614*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1451">1451</th><td><i>/*  2615*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STXri &amp; 255, unsigned(SP::STXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STXri" title='llvm::SP::STXri' data-ref="llvm::SP::STXri" data-ref-filename="llvm..SP..STXri">STXri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1452">1452</th><td>                  <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>2</var>, </td></tr>
<tr><th id="1453">1453</th><td>              <i>// Src: (atomic_store ADDRri:{ *:[iPTR] }:$dst, i64:{ *:[i64] }:$val)&lt;&lt;P:Predicate_atomic_store_64&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="1454">1454</th><td><i>              // Dst: (STXri ADDRri:{ *:[iPTR] }:$dst, ?:{ *:[i64] }:$val)</i></td></tr>
<tr><th id="1455">1455</th><td><i>/*  2623*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1456">1456</th><td><i>/*  2624*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1457">1457</th><td><i>/*  2625*/</i> <i>/*SwitchOpcode*/</i> <var>28</var>, <a class="macro" href="#55" title="ISD::BRIND &amp; 255, unsigned(ISD::BRIND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BRIND" title='llvm::ISD::BRIND' data-ref="llvm::ISD::BRIND" data-ref-filename="llvm..ISD..BRIND">BRIND</a>),<i>// -&gt;2656</i></td></tr>
<tr><th id="1458">1458</th><td><i>/*  2628*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'brind' chained node</i></td></tr>
<tr><th id="1459">1459</th><td><i>/*  2629*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $ptr</i></td></tr>
<tr><th id="1460">1460</th><td><i>/*  2630*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>11</var>, <i>/*-&gt;2643*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1461">1461</th><td><i>/*  2632*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$ptr #2 #3</i></td></tr>
<tr><th id="1462">1462</th><td><i>/*  2635*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1463">1463</th><td><i>/*  2636*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::BINDrr &amp; 255, unsigned(SP::BINDrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::BINDrr" title='llvm::SP::BINDrr' data-ref="llvm::SP::BINDrr" data-ref-filename="llvm..SP..BINDrr">BINDrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1464">1464</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1465">1465</th><td>             <i>// Src: (brind ADDRrr:{ *:[iPTR] }:$ptr) - Complexity = 12</i></td></tr>
<tr><th id="1466">1466</th><td><i>             // Dst: (BINDrr ADDRrr:{ *:[iPTR] }:$ptr)</i></td></tr>
<tr><th id="1467">1467</th><td><i>/*  2643*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;2655*/</i></td></tr>
<tr><th id="1468">1468</th><td><i>/*  2644*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$ptr #2 #3</i></td></tr>
<tr><th id="1469">1469</th><td><i>/*  2647*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1470">1470</th><td><i>/*  2648*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::BINDri &amp; 255, unsigned(SP::BINDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::BINDri" title='llvm::SP::BINDri' data-ref="llvm::SP::BINDri" data-ref-filename="llvm..SP..BINDri">BINDri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1471">1471</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1472">1472</th><td>             <i>// Src: (brind ADDRri:{ *:[iPTR] }:$ptr) - Complexity = 12</i></td></tr>
<tr><th id="1473">1473</th><td><i>             // Dst: (BINDri ADDRri:{ *:[iPTR] }:$ptr)</i></td></tr>
<tr><th id="1474">1474</th><td><i>/*  2655*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1475">1475</th><td><i>/*  2656*/</i> <i>/*SwitchOpcode*/</i> <var>55</var>, <a class="macro" href="#55" title="SPISD::CALL &amp; 255, unsigned(SPISD::CALL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::CALL" title='llvm::SPISD::CALL' data-ref="llvm::SPISD::CALL" data-ref-filename="llvm..SPISD..CALL">CALL</a>),<i>// -&gt;2714</i></td></tr>
<tr><th id="1476">1476</th><td><i>/*  2659*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'call' chained node</i></td></tr>
<tr><th id="1477">1477</th><td><i>/*  2660*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="1478">1478</th><td><i>/*  2661*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $ptr</i></td></tr>
<tr><th id="1479">1479</th><td><i>/*  2662*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>11</var>, <i>/*-&gt;2675*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="1480">1480</th><td><i>/*  2664*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRrr:$ptr #2 #3</i></td></tr>
<tr><th id="1481">1481</th><td><i>/*  2667*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1482">1482</th><td><i>/*  2668*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::CALLrr &amp; 255, unsigned(SP::CALLrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::CALLrr" title='llvm::SP::CALLrr' data-ref="llvm::SP::CALLrr" data-ref-filename="llvm..SP..CALLrr">CALLrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic1" title='llvm::SelectionDAGISel::OPFL_Variadic1' data-ref="llvm::SelectionDAGISel::OPFL_Variadic1" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic1">OPFL_Variadic1</a>,</td></tr>
<tr><th id="1483">1483</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1484">1484</th><td>             <i>// Src: (call ADDRrr:{ *:[i32] }:$ptr) - Complexity = 12</i></td></tr>
<tr><th id="1485">1485</th><td><i>             // Dst: (CALLrr ADDRrr:{ *:[i32] }:$ptr)</i></td></tr>
<tr><th id="1486">1486</th><td><i>/*  2675*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;2687*/</i></td></tr>
<tr><th id="1487">1487</th><td><i>/*  2676*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>1</var>, <i>// SelectADDRri:$ptr #2 #3</i></td></tr>
<tr><th id="1488">1488</th><td><i>/*  2679*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1489">1489</th><td><i>/*  2680*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::CALLri &amp; 255, unsigned(SP::CALLri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::CALLri" title='llvm::SP::CALLri' data-ref="llvm::SP::CALLri" data-ref-filename="llvm..SP..CALLri">CALLri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic1" title='llvm::SelectionDAGISel::OPFL_Variadic1' data-ref="llvm::SelectionDAGISel::OPFL_Variadic1" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic1">OPFL_Variadic1</a>,</td></tr>
<tr><th id="1490">1490</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="1491">1491</th><td>             <i>// Src: (call ADDRri:{ *:[i32] }:$ptr) - Complexity = 12</i></td></tr>
<tr><th id="1492">1492</th><td><i>             // Dst: (CALLri ADDRri:{ *:[i32] }:$ptr)</i></td></tr>
<tr><th id="1493">1493</th><td><i>/*  2687*/</i>  <i>/*Scope*/</i> <var>25</var>, <i>/*-&gt;2713*/</i></td></tr>
<tr><th id="1494">1494</th><td><i>/*  2688*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1495">1495</th><td><i>/*  2689*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*2 cases */</i>, <var>8</var>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),<i>// -&gt;2701</i></td></tr>
<tr><th id="1496">1496</th><td><i>/*  2693*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1497">1497</th><td><i>/*  2694*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1498">1498</th><td><i>/*  2695*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::CALL &amp; 255, unsigned(SP::CALL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::CALL" title='llvm::SP::CALL' data-ref="llvm::SP::CALL" data-ref-filename="llvm..SP..CALL">CALL</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic1" title='llvm::SelectionDAGISel::OPFL_Variadic1' data-ref="llvm::SelectionDAGISel::OPFL_Variadic1" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic1">OPFL_Variadic1</a>,</td></tr>
<tr><th id="1499">1499</th><td>                  <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1500">1500</th><td>              <i>// Src: (call (tglobaladdr:{ *:[i32] }):$dst) - Complexity = 6</i></td></tr>
<tr><th id="1501">1501</th><td><i>              // Dst: (CALL (tglobaladdr:{ *:[i32] }):$dst)</i></td></tr>
<tr><th id="1502">1502</th><td><i>/*  2701*/</i>   <i>/*SwitchOpcode*/</i> <var>8</var>, <a class="macro" href="#55" title="ISD::TargetExternalSymbol &amp; 255, unsigned(ISD::TargetExternalSymbol) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetExternalSymbol" title='llvm::ISD::TargetExternalSymbol' data-ref="llvm::ISD::TargetExternalSymbol" data-ref-filename="llvm..ISD..TargetExternalSymbol">TargetExternalSymbol</a>),<i>// -&gt;2712</i></td></tr>
<tr><th id="1503">1503</th><td><i>/*  2704*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1504">1504</th><td><i>/*  2705*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1505">1505</th><td><i>/*  2706*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::CALL &amp; 255, unsigned(SP::CALL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::CALL" title='llvm::SP::CALL' data-ref="llvm::SP::CALL" data-ref-filename="llvm..SP..CALL">CALL</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic1" title='llvm::SelectionDAGISel::OPFL_Variadic1' data-ref="llvm::SelectionDAGISel::OPFL_Variadic1" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic1">OPFL_Variadic1</a>,</td></tr>
<tr><th id="1506">1506</th><td>                  <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1507">1507</th><td>              <i>// Src: (call (texternalsym:{ *:[i32] }):$dst) - Complexity = 6</i></td></tr>
<tr><th id="1508">1508</th><td><i>              // Dst: (CALL (texternalsym:{ *:[i32] }):$dst)</i></td></tr>
<tr><th id="1509">1509</th><td><i>/*  2712*/</i>   <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="1510">1510</th><td><i>/*  2713*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1511">1511</th><td><i>/*  2714*/</i> <i>/*SwitchOpcode*/</i> <var>77</var>|<var>128</var>,<var>1</var><i>/*205*/</i>, <a class="macro" href="#55" title="ISD::AND &amp; 255, unsigned(ISD::AND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a>),<i>// -&gt;2923</i></td></tr>
<tr><th id="1512">1512</th><td><i>/*  2718*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>42</var>, <i>/*-&gt;2762*/</i> <i>// 4 children in Scope</i></td></tr>
<tr><th id="1513">1513</th><td><i>/*  2720*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="1514">1514</th><td><i>/*  2721*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1515">1515</th><td><i>/*  2722*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::XOR &amp; 255, unsigned(ISD::XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),</td></tr>
<tr><th id="1516">1516</th><td><i>/*  2725*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="1517">1517</th><td><i>/*  2726*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="1518">1518</th><td><i>/*  2737*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1519">1519</th><td><i>/*  2738*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;2749</i></td></tr>
<tr><th id="1520">1520</th><td><i>/*  2741*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ANDNrr &amp; 255, unsigned(SP::ANDNrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ANDNrr" title='llvm::SP::ANDNrr' data-ref="llvm::SP::ANDNrr" data-ref-filename="llvm..SP..ANDNrr">ANDNrr</a>), <var>0</var>,</td></tr>
<tr><th id="1521">1521</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1522">1522</th><td>              <i>// Src: (and:{ *:[i32] } i32:{ *:[i32] }:$rs1, (xor:{ *:[i32] } i32:{ *:[i32] }:$rs2, -1:{ *:[i32] })) - Complexity = 11</i></td></tr>
<tr><th id="1523">1523</th><td><i>              // Dst: (ANDNrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="1524">1524</th><td><i>/*  2749*/</i>   <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;2761</i></td></tr>
<tr><th id="1525">1525</th><td><i>/*  2751*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1526">1526</th><td><i>/*  2753*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ANDXNrr &amp; 255, unsigned(SP::ANDXNrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ANDXNrr" title='llvm::SP::ANDXNrr' data-ref="llvm::SP::ANDXNrr" data-ref-filename="llvm..SP..ANDXNrr">ANDXNrr</a>), <var>0</var>,</td></tr>
<tr><th id="1527">1527</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1528">1528</th><td>              <i>// Src: (and:{ *:[i64] } i64:{ *:[i64] }:$b, (xor:{ *:[i64] } i64:{ *:[i64] }:$c, -1:{ *:[i64] })) - Complexity = 11</i></td></tr>
<tr><th id="1529">1529</th><td><i>              // Dst: (ANDXNrr:{ *:[i64] } i64:{ *:[i64] }:$b, i64:{ *:[i64] }:$c)</i></td></tr>
<tr><th id="1530">1530</th><td><i>/*  2761*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1531">1531</th><td><i>/*  2762*/</i>  <i>/*Scope*/</i> <var>42</var>, <i>/*-&gt;2805*/</i></td></tr>
<tr><th id="1532">1532</th><td><i>/*  2763*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="1533">1533</th><td><i>/*  2764*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::XOR &amp; 255, unsigned(ISD::XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),</td></tr>
<tr><th id="1534">1534</th><td><i>/*  2767*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs2</i></td></tr>
<tr><th id="1535">1535</th><td><i>/*  2768*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="1536">1536</th><td><i>/*  2779*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1537">1537</th><td><i>/*  2780*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rs1</i></td></tr>
<tr><th id="1538">1538</th><td><i>/*  2781*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;2792</i></td></tr>
<tr><th id="1539">1539</th><td><i>/*  2784*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ANDNrr &amp; 255, unsigned(SP::ANDNrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ANDNrr" title='llvm::SP::ANDNrr' data-ref="llvm::SP::ANDNrr" data-ref-filename="llvm..SP..ANDNrr">ANDNrr</a>), <var>0</var>,</td></tr>
<tr><th id="1540">1540</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="1541">1541</th><td>              <i>// Src: (and:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$rs2, -1:{ *:[i32] }), i32:{ *:[i32] }:$rs1) - Complexity = 11</i></td></tr>
<tr><th id="1542">1542</th><td><i>              // Dst: (ANDNrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="1543">1543</th><td><i>/*  2792*/</i>   <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;2804</i></td></tr>
<tr><th id="1544">1544</th><td><i>/*  2794*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1545">1545</th><td><i>/*  2796*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ANDXNrr &amp; 255, unsigned(SP::ANDXNrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ANDXNrr" title='llvm::SP::ANDXNrr' data-ref="llvm::SP::ANDXNrr" data-ref-filename="llvm..SP..ANDXNrr">ANDXNrr</a>), <var>0</var>,</td></tr>
<tr><th id="1546">1546</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="1547">1547</th><td>              <i>// Src: (and:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$c, -1:{ *:[i64] }), i64:{ *:[i64] }:$b) - Complexity = 11</i></td></tr>
<tr><th id="1548">1548</th><td><i>              // Dst: (ANDXNrr:{ *:[i64] } i64:{ *:[i64] }:$b, i64:{ *:[i64] }:$c)</i></td></tr>
<tr><th id="1549">1549</th><td><i>/*  2804*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1550">1550</th><td><i>/*  2805*/</i>  <i>/*Scope*/</i> <var>22</var>, <i>/*-&gt;2828*/</i></td></tr>
<tr><th id="1551">1551</th><td><i>/*  2806*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckAndImm" title='llvm::SelectionDAGISel::OPC_CheckAndImm' data-ref="llvm::SelectionDAGISel::OPC_CheckAndImm" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckAndImm">OPC_CheckAndImm</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>15</var><i>/*4294967295*/</i>, </td></tr>
<tr><th id="1552">1552</th><td><i>/*  2812*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $val</i></td></tr>
<tr><th id="1553">1553</th><td><i>/*  2813*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1554">1554</th><td><i>/*  2815*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1555">1555</th><td><i>/*  2817*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="1556">1556</th><td><i>/*  2820*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SRLri &amp; 255, unsigned(SP::SRLri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SRLri" title='llvm::SP::SRLri' data-ref="llvm::SP::SRLri" data-ref-filename="llvm..SP..SRLri">SRLri</a>), <var>0</var>,</td></tr>
<tr><th id="1557">1557</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1558">1558</th><td>             <i>// Src: (and:{ *:[i64] } i64:{ *:[i64] }:$val, 4294967295:{ *:[i64] }) - Complexity = 8</i></td></tr>
<tr><th id="1559">1559</th><td><i>             // Dst: (SRLri:{ *:[i64] } ?:{ *:[i64] }:$val, 0:{ *:[i32] })</i></td></tr>
<tr><th id="1560">1560</th><td><i>/*  2828*/</i>  <i>/*Scope*/</i> <var>93</var>, <i>/*-&gt;2922*/</i></td></tr>
<tr><th id="1561">1561</th><td><i>/*  2829*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="1562">1562</th><td><i>/*  2830*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="1563">1563</th><td><i>/*  2831*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>64</var>, <i>/*-&gt;2897*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="1564">1564</th><td><i>/*  2833*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1565">1565</th><td><i>/*  2834*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1566">1566</th><td><i>/*  2837*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>31</var>, <i>/*-&gt;2870*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1567">1567</th><td><i>/*  2839*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="1568">1568</th><td><i>/*  2841*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1569">1569</th><td><i>/*  2842*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;2855</i></td></tr>
<tr><th id="1570">1570</th><td><i>/*  2845*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1571">1571</th><td><i>/*  2847*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ANDri &amp; 255, unsigned(SP::ANDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ANDri" title='llvm::SP::ANDri' data-ref="llvm::SP::ANDri" data-ref-filename="llvm..SP..ANDri">ANDri</a>), <var>0</var>,</td></tr>
<tr><th id="1572">1572</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="1573">1573</th><td>                <i>// Src: (and:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="1574">1574</th><td><i>                // Dst: (ANDri:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$simm13)</i></td></tr>
<tr><th id="1575">1575</th><td><i>/*  2855*/</i>     <i>/*SwitchType*/</i> <var>12</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;2869</i></td></tr>
<tr><th id="1576">1576</th><td><i>/*  2857*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1577">1577</th><td><i>/*  2859*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1578">1578</th><td><i>/*  2861*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ANDXri &amp; 255, unsigned(SP::ANDXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ANDXri" title='llvm::SP::ANDXri' data-ref="llvm::SP::ANDXri" data-ref-filename="llvm..SP..ANDXri">ANDXri</a>), <var>0</var>,</td></tr>
<tr><th id="1579">1579</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="1580">1580</th><td>                <i>// Src: (and:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="1581">1581</th><td><i>                // Dst: (ANDXri:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] }):$simm13)</i></td></tr>
<tr><th id="1582">1582</th><td><i>/*  2869*/</i>     <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1583">1583</th><td><i>/*  2870*/</i>    <i>/*Scope*/</i> <var>25</var>, <i>/*-&gt;2896*/</i></td></tr>
<tr><th id="1584">1584</th><td><i>/*  2871*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>14</var>, <i>// Predicate_SETHIimm_not</i></td></tr>
<tr><th id="1585">1585</th><td><i>/*  2873*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1586">1586</th><td><i>/*  2874*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1587">1587</th><td><i>/*  2876*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1588">1588</th><td><i>/*  2878*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>0</var>, <var>2</var>, <i>// HI22_not</i></td></tr>
<tr><th id="1589">1589</th><td><i>/*  2881*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="1590">1590</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>3</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1591">1591</th><td><i>/*  2888*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ANDNrr &amp; 255, unsigned(SP::ANDNrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ANDNrr" title='llvm::SP::ANDNrr' data-ref="llvm::SP::ANDNrr" data-ref-filename="llvm..SP..ANDNrr">ANDNrr</a>), <var>0</var>,</td></tr>
<tr><th id="1592">1592</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>4</var>, </td></tr>
<tr><th id="1593">1593</th><td>               <i>// Src: (and:{ *:[i32] } IntRegs:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_SETHIimm_not&gt;&gt;&lt;&lt;X:HI22_not&gt;&gt;:$rs2) - Complexity = 7</i></td></tr>
<tr><th id="1594">1594</th><td><i>               // Dst: (ANDNrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, (SETHIi:{ *:[i32] } (HI22_not:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_SETHIimm_not&gt;&gt;:$rs2)))</i></td></tr>
<tr><th id="1595">1595</th><td><i>/*  2896*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1596">1596</th><td><i>/*  2897*/</i>   <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;2908*/</i></td></tr>
<tr><th id="1597">1597</th><td><i>/*  2898*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1598">1598</th><td><i>/*  2900*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ANDrr &amp; 255, unsigned(SP::ANDrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ANDrr" title='llvm::SP::ANDrr' data-ref="llvm::SP::ANDrr" data-ref-filename="llvm..SP..ANDrr">ANDrr</a>), <var>0</var>,</td></tr>
<tr><th id="1599">1599</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1600">1600</th><td>              <i>// Src: (and:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="1601">1601</th><td><i>              // Dst: (ANDrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="1602">1602</th><td><i>/*  2908*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;2921*/</i></td></tr>
<tr><th id="1603">1603</th><td><i>/*  2909*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1604">1604</th><td><i>/*  2911*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1605">1605</th><td><i>/*  2913*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ANDXrr &amp; 255, unsigned(SP::ANDXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ANDXrr" title='llvm::SP::ANDXrr' data-ref="llvm::SP::ANDXrr" data-ref-filename="llvm..SP..ANDXrr">ANDXrr</a>), <var>0</var>,</td></tr>
<tr><th id="1606">1606</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1607">1607</th><td>              <i>// Src: (and:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="1608">1608</th><td><i>              // Dst: (ANDXrr:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2)</i></td></tr>
<tr><th id="1609">1609</th><td><i>/*  2921*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1610">1610</th><td><i>/*  2922*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1611">1611</th><td><i>/*  2923*/</i> <i>/*SwitchOpcode*/</i> <var>54</var>|<var>128</var>,<var>1</var><i>/*182*/</i>, <a class="macro" href="#55" title="ISD::OR &amp; 255, unsigned(ISD::OR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::OR" title='llvm::ISD::OR' data-ref="llvm::ISD::OR" data-ref-filename="llvm..ISD..OR">OR</a>),<i>// -&gt;3109</i></td></tr>
<tr><th id="1612">1612</th><td><i>/*  2927*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>42</var>, <i>/*-&gt;2971*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="1613">1613</th><td><i>/*  2929*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="1614">1614</th><td><i>/*  2930*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1615">1615</th><td><i>/*  2931*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::XOR &amp; 255, unsigned(ISD::XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),</td></tr>
<tr><th id="1616">1616</th><td><i>/*  2934*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="1617">1617</th><td><i>/*  2935*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="1618">1618</th><td><i>/*  2946*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1619">1619</th><td><i>/*  2947*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;2958</i></td></tr>
<tr><th id="1620">1620</th><td><i>/*  2950*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORNrr &amp; 255, unsigned(SP::ORNrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORNrr" title='llvm::SP::ORNrr' data-ref="llvm::SP::ORNrr" data-ref-filename="llvm..SP..ORNrr">ORNrr</a>), <var>0</var>,</td></tr>
<tr><th id="1621">1621</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1622">1622</th><td>              <i>// Src: (or:{ *:[i32] } i32:{ *:[i32] }:$rs1, (xor:{ *:[i32] } i32:{ *:[i32] }:$rs2, -1:{ *:[i32] })) - Complexity = 11</i></td></tr>
<tr><th id="1623">1623</th><td><i>              // Dst: (ORNrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="1624">1624</th><td><i>/*  2958*/</i>   <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;2970</i></td></tr>
<tr><th id="1625">1625</th><td><i>/*  2960*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1626">1626</th><td><i>/*  2962*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORXNrr &amp; 255, unsigned(SP::ORXNrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORXNrr" title='llvm::SP::ORXNrr' data-ref="llvm::SP::ORXNrr" data-ref-filename="llvm..SP..ORXNrr">ORXNrr</a>), <var>0</var>,</td></tr>
<tr><th id="1627">1627</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1628">1628</th><td>              <i>// Src: (or:{ *:[i64] } i64:{ *:[i64] }:$b, (xor:{ *:[i64] } i64:{ *:[i64] }:$c, -1:{ *:[i64] })) - Complexity = 11</i></td></tr>
<tr><th id="1629">1629</th><td><i>              // Dst: (ORXNrr:{ *:[i64] } i64:{ *:[i64] }:$b, i64:{ *:[i64] }:$c)</i></td></tr>
<tr><th id="1630">1630</th><td><i>/*  2970*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1631">1631</th><td><i>/*  2971*/</i>  <i>/*Scope*/</i> <var>42</var>, <i>/*-&gt;3014*/</i></td></tr>
<tr><th id="1632">1632</th><td><i>/*  2972*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="1633">1633</th><td><i>/*  2973*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::XOR &amp; 255, unsigned(ISD::XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),</td></tr>
<tr><th id="1634">1634</th><td><i>/*  2976*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs2</i></td></tr>
<tr><th id="1635">1635</th><td><i>/*  2977*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="1636">1636</th><td><i>/*  2988*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1637">1637</th><td><i>/*  2989*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rs1</i></td></tr>
<tr><th id="1638">1638</th><td><i>/*  2990*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;3001</i></td></tr>
<tr><th id="1639">1639</th><td><i>/*  2993*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORNrr &amp; 255, unsigned(SP::ORNrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORNrr" title='llvm::SP::ORNrr' data-ref="llvm::SP::ORNrr" data-ref-filename="llvm..SP..ORNrr">ORNrr</a>), <var>0</var>,</td></tr>
<tr><th id="1640">1640</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="1641">1641</th><td>              <i>// Src: (or:{ *:[i32] } (xor:{ *:[i32] } i32:{ *:[i32] }:$rs2, -1:{ *:[i32] }), i32:{ *:[i32] }:$rs1) - Complexity = 11</i></td></tr>
<tr><th id="1642">1642</th><td><i>              // Dst: (ORNrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="1643">1643</th><td><i>/*  3001*/</i>   <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;3013</i></td></tr>
<tr><th id="1644">1644</th><td><i>/*  3003*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1645">1645</th><td><i>/*  3005*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORXNrr &amp; 255, unsigned(SP::ORXNrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORXNrr" title='llvm::SP::ORXNrr' data-ref="llvm::SP::ORXNrr" data-ref-filename="llvm..SP..ORXNrr">ORXNrr</a>), <var>0</var>,</td></tr>
<tr><th id="1646">1646</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="1647">1647</th><td>              <i>// Src: (or:{ *:[i64] } (xor:{ *:[i64] } i64:{ *:[i64] }:$c, -1:{ *:[i64] }), i64:{ *:[i64] }:$b) - Complexity = 11</i></td></tr>
<tr><th id="1648">1648</th><td><i>              // Dst: (ORXNrr:{ *:[i64] } i64:{ *:[i64] }:$b, i64:{ *:[i64] }:$c)</i></td></tr>
<tr><th id="1649">1649</th><td><i>/*  3013*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1650">1650</th><td><i>/*  3014*/</i>  <i>/*Scope*/</i> <var>93</var>, <i>/*-&gt;3108*/</i></td></tr>
<tr><th id="1651">1651</th><td><i>/*  3015*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="1652">1652</th><td><i>/*  3016*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="1653">1653</th><td><i>/*  3017*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>64</var>, <i>/*-&gt;3083*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="1654">1654</th><td><i>/*  3019*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1655">1655</th><td><i>/*  3020*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1656">1656</th><td><i>/*  3023*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>31</var>, <i>/*-&gt;3056*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1657">1657</th><td><i>/*  3025*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="1658">1658</th><td><i>/*  3027*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1659">1659</th><td><i>/*  3028*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;3041</i></td></tr>
<tr><th id="1660">1660</th><td><i>/*  3031*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1661">1661</th><td><i>/*  3033*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORri &amp; 255, unsigned(SP::ORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORri" title='llvm::SP::ORri' data-ref="llvm::SP::ORri" data-ref-filename="llvm..SP..ORri">ORri</a>), <var>0</var>,</td></tr>
<tr><th id="1662">1662</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="1663">1663</th><td>                <i>// Src: (or:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="1664">1664</th><td><i>                // Dst: (ORri:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$simm13)</i></td></tr>
<tr><th id="1665">1665</th><td><i>/*  3041*/</i>     <i>/*SwitchType*/</i> <var>12</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;3055</i></td></tr>
<tr><th id="1666">1666</th><td><i>/*  3043*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1667">1667</th><td><i>/*  3045*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1668">1668</th><td><i>/*  3047*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORXri &amp; 255, unsigned(SP::ORXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORXri" title='llvm::SP::ORXri' data-ref="llvm::SP::ORXri" data-ref-filename="llvm..SP..ORXri">ORXri</a>), <var>0</var>,</td></tr>
<tr><th id="1669">1669</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="1670">1670</th><td>                <i>// Src: (or:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="1671">1671</th><td><i>                // Dst: (ORXri:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] }):$simm13)</i></td></tr>
<tr><th id="1672">1672</th><td><i>/*  3055*/</i>     <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1673">1673</th><td><i>/*  3056*/</i>    <i>/*Scope*/</i> <var>25</var>, <i>/*-&gt;3082*/</i></td></tr>
<tr><th id="1674">1674</th><td><i>/*  3057*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>14</var>, <i>// Predicate_SETHIimm_not</i></td></tr>
<tr><th id="1675">1675</th><td><i>/*  3059*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1676">1676</th><td><i>/*  3060*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1677">1677</th><td><i>/*  3062*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1678">1678</th><td><i>/*  3064*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>0</var>, <var>2</var>, <i>// HI22_not</i></td></tr>
<tr><th id="1679">1679</th><td><i>/*  3067*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="1680">1680</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>3</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="1681">1681</th><td><i>/*  3074*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORNrr &amp; 255, unsigned(SP::ORNrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORNrr" title='llvm::SP::ORNrr' data-ref="llvm::SP::ORNrr" data-ref-filename="llvm..SP..ORNrr">ORNrr</a>), <var>0</var>,</td></tr>
<tr><th id="1682">1682</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>4</var>, </td></tr>
<tr><th id="1683">1683</th><td>               <i>// Src: (or:{ *:[i32] } IntRegs:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_SETHIimm_not&gt;&gt;&lt;&lt;X:HI22_not&gt;&gt;:$rs2) - Complexity = 7</i></td></tr>
<tr><th id="1684">1684</th><td><i>               // Dst: (ORNrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, (SETHIi:{ *:[i32] } (HI22_not:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_SETHIimm_not&gt;&gt;:$rs2)))</i></td></tr>
<tr><th id="1685">1685</th><td><i>/*  3082*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1686">1686</th><td><i>/*  3083*/</i>   <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;3094*/</i></td></tr>
<tr><th id="1687">1687</th><td><i>/*  3084*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="1688">1688</th><td><i>/*  3086*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORrr &amp; 255, unsigned(SP::ORrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORrr" title='llvm::SP::ORrr' data-ref="llvm::SP::ORrr" data-ref-filename="llvm..SP..ORrr">ORrr</a>), <var>0</var>,</td></tr>
<tr><th id="1689">1689</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1690">1690</th><td>              <i>// Src: (or:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="1691">1691</th><td><i>              // Dst: (ORrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="1692">1692</th><td><i>/*  3094*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;3107*/</i></td></tr>
<tr><th id="1693">1693</th><td><i>/*  3095*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="1694">1694</th><td><i>/*  3097*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1695">1695</th><td><i>/*  3099*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORXrr &amp; 255, unsigned(SP::ORXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORXrr" title='llvm::SP::ORXrr' data-ref="llvm::SP::ORXrr" data-ref-filename="llvm..SP..ORXrr">ORXrr</a>), <var>0</var>,</td></tr>
<tr><th id="1696">1696</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1697">1697</th><td>              <i>// Src: (or:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="1698">1698</th><td><i>              // Dst: (ORXrr:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2)</i></td></tr>
<tr><th id="1699">1699</th><td><i>/*  3107*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1700">1700</th><td><i>/*  3108*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1701">1701</th><td><i>/*  3109*/</i> <i>/*SwitchOpcode*/</i> <var>74</var>|<var>128</var>,<var>1</var><i>/*202*/</i>, <a class="macro" href="#55" title="SPISD::SELECT_ICC &amp; 255, unsigned(SPISD::SELECT_ICC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::SELECT_ICC" title='llvm::SPISD::SELECT_ICC' data-ref="llvm::SPISD::SELECT_ICC" data-ref-filename="llvm..SPISD..SELECT_ICC">SELECT_ICC</a>),<i>// -&gt;3315</i></td></tr>
<tr><th id="1702">1702</th><td><i>/*  3113*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="1703">1703</th><td><i>/*  3114*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $simm11</i></td></tr>
<tr><th id="1704">1704</th><td><i>/*  3115*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>51</var>, <i>/*-&gt;3168*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1705">1705</th><td><i>/*  3117*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="1706">1706</th><td><i>/*  3118*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1707">1707</th><td><i>/*  3121*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>15</var>, <i>// Predicate_simm11</i></td></tr>
<tr><th id="1708">1708</th><td><i>/*  3123*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1709">1709</th><td><i>/*  3124*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $f</i></td></tr>
<tr><th id="1710">1710</th><td><i>/*  3125*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $cond</i></td></tr>
<tr><th id="1711">1711</th><td><i>/*  3126*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1712">1712</th><td><i>/*  3127*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1713">1713</th><td><i>/*  3130*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1714">1714</th><td><i>/*  3131*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>15</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;3149</i></td></tr>
<tr><th id="1715">1715</th><td><i>/*  3134*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="1716">1716</th><td><i>/*  3136*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>0</var>,</td></tr>
<tr><th id="1717">1717</th><td><i>/*  3138*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1718">1718</th><td><i>/*  3140*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MOVICCri &amp; 255, unsigned(SP::MOVICCri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MOVICCri" title='llvm::SP::MOVICCri' data-ref="llvm::SP::MOVICCri" data-ref-filename="llvm..SP..MOVICCri">MOVICCri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1719">1719</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>1</var>, <var>4</var>, </td></tr>
<tr><th id="1720">1720</th><td>              <i>// Src: (SPselecticc:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm11&gt;&gt;:$simm11, i32:{ *:[i32] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 10</i></td></tr>
<tr><th id="1721">1721</th><td><i>              // Dst: (MOVICCri:{ *:[i32] } (imm:{ *:[i32] }):$simm11, i32:{ *:[i32] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1722">1722</th><td><i>/*  3149*/</i>   <i>/*SwitchType*/</i> <var>16</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;3167</i></td></tr>
<tr><th id="1723">1723</th><td><i>/*  3151*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1724">1724</th><td><i>/*  3153*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>1</var>, <var>0</var>, <i>// as_i32imm</i></td></tr>
<tr><th id="1725">1725</th><td><i>/*  3156*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1726">1726</th><td><i>/*  3158*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MOVICCri &amp; 255, unsigned(SP::MOVICCri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MOVICCri" title='llvm::SP::MOVICCri' data-ref="llvm::SP::MOVICCri" data-ref-filename="llvm..SP..MOVICCri">MOVICCri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1727">1727</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>1</var>, <var>4</var>, </td></tr>
<tr><th id="1728">1728</th><td>              <i>// Src: (SPselecticc:{ *:[i64] } (imm:{ *:[i64] })&lt;&lt;P:Predicate_simm11&gt;&gt;:$t, i64:{ *:[i64] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 10</i></td></tr>
<tr><th id="1729">1729</th><td><i>              // Dst: (MOVICCri:{ *:[i64] } (as_i32imm:{ *:[i32] } ?:{ *:[i64] }:$t), ?:{ *:[i64] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1730">1730</th><td><i>/*  3167*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1731">1731</th><td><i>/*  3168*/</i>  <i>/*Scope*/</i> <var>16</var>|<var>128</var>,<var>1</var><i>/*144*/</i>, <i>/*-&gt;3314*/</i></td></tr>
<tr><th id="1732">1732</th><td><i>/*  3170*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $f</i></td></tr>
<tr><th id="1733">1733</th><td><i>/*  3171*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $cond</i></td></tr>
<tr><th id="1734">1734</th><td><i>/*  3172*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1735">1735</th><td><i>/*  3173*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1736">1736</th><td><i>/*  3176*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1737">1737</th><td><i>/*  3177*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*5 cases */</i>, <var>28</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;3208</i></td></tr>
<tr><th id="1738">1738</th><td><i>/*  3180*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;3195*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1739">1739</th><td><i>/*  3182*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="1740">1740</th><td><i>/*  3184*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1741">1741</th><td><i>/*  3186*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MOVICCrr &amp; 255, unsigned(SP::MOVICCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MOVICCrr" title='llvm::SP::MOVICCrr' data-ref="llvm::SP::MOVICCrr" data-ref-filename="llvm..SP..MOVICCrr">MOVICCrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1742">1742</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1743">1743</th><td>               <i>// Src: (SPselecticc:{ *:[i32] } i32:{ *:[i32] }:$rs2, i32:{ *:[i32] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1744">1744</th><td><i>               // Dst: (MOVICCrr:{ *:[i32] } i32:{ *:[i32] }:$rs2, i32:{ *:[i32] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1745">1745</th><td><i>/*  3195*/</i>    <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;3207*/</i></td></tr>
<tr><th id="1746">1746</th><td><i>/*  3196*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1747">1747</th><td><i>/*  3198*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SELECT_CC_Int_ICC &amp; 255, unsigned(SP::SELECT_CC_Int_ICC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SELECT_CC_Int_ICC" title='llvm::SP::SELECT_CC_Int_ICC' data-ref="llvm::SP::SELECT_CC_Int_ICC" data-ref-filename="llvm..SP..SELECT_CC_Int_ICC">SELECT_CC_Int_ICC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1748">1748</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1749">1749</th><td>               <i>// Src: (SPselecticc:{ *:[i32] } i32:{ *:[i32] }:$T, i32:{ *:[i32] }:$F, (imm:{ *:[i32] }):$Cond) - Complexity = 6</i></td></tr>
<tr><th id="1750">1750</th><td><i>               // Dst: (SELECT_CC_Int_ICC:{ *:[i32] } i32:{ *:[i32] }:$T, i32:{ *:[i32] }:$F, (imm:{ *:[i32] }):$Cond)</i></td></tr>
<tr><th id="1751">1751</th><td><i>/*  3207*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1752">1752</th><td><i>/*  3208*/</i>   <i>/*SwitchType*/</i> <var>13</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;3223</i></td></tr>
<tr><th id="1753">1753</th><td><i>/*  3210*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1754">1754</th><td><i>/*  3212*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1755">1755</th><td><i>/*  3214*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MOVICCrr &amp; 255, unsigned(SP::MOVICCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MOVICCrr" title='llvm::SP::MOVICCrr' data-ref="llvm::SP::MOVICCrr" data-ref-filename="llvm..SP..MOVICCrr">MOVICCrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1756">1756</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1757">1757</th><td>              <i>// Src: (SPselecticc:{ *:[i64] } i64:{ *:[i64] }:$t, i64:{ *:[i64] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1758">1758</th><td><i>              // Dst: (MOVICCrr:{ *:[i64] } ?:{ *:[i64] }:$t, ?:{ *:[i64] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1759">1759</th><td><i>/*  3223*/</i>   <i>/*SwitchType*/</i> <var>28</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;3253</i></td></tr>
<tr><th id="1760">1760</th><td><i>/*  3225*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;3240*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1761">1761</th><td><i>/*  3227*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="1762">1762</th><td><i>/*  3229*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1763">1763</th><td><i>/*  3231*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FMOVS_ICC &amp; 255, unsigned(SP::FMOVS_ICC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FMOVS_ICC" title='llvm::SP::FMOVS_ICC' data-ref="llvm::SP::FMOVS_ICC" data-ref-filename="llvm..SP..FMOVS_ICC">FMOVS_ICC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1764">1764</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1765">1765</th><td>               <i>// Src: (SPselecticc:{ *:[f32] } f32:{ *:[f32] }:$rs2, f32:{ *:[f32] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1766">1766</th><td><i>               // Dst: (FMOVS_ICC:{ *:[f32] } f32:{ *:[f32] }:$rs2, f32:{ *:[f32] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1767">1767</th><td><i>/*  3240*/</i>    <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;3252*/</i></td></tr>
<tr><th id="1768">1768</th><td><i>/*  3241*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1769">1769</th><td><i>/*  3243*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SELECT_CC_FP_ICC &amp; 255, unsigned(SP::SELECT_CC_FP_ICC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SELECT_CC_FP_ICC" title='llvm::SP::SELECT_CC_FP_ICC' data-ref="llvm::SP::SELECT_CC_FP_ICC" data-ref-filename="llvm..SP..SELECT_CC_FP_ICC">SELECT_CC_FP_ICC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1770">1770</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1771">1771</th><td>               <i>// Src: (SPselecticc:{ *:[f32] } f32:{ *:[f32] }:$T, f32:{ *:[f32] }:$F, (imm:{ *:[i32] }):$Cond) - Complexity = 6</i></td></tr>
<tr><th id="1772">1772</th><td><i>               // Dst: (SELECT_CC_FP_ICC:{ *:[f32] } f32:{ *:[f32] }:$T, f32:{ *:[f32] }:$F, (imm:{ *:[i32] }):$Cond)</i></td></tr>
<tr><th id="1773">1773</th><td><i>/*  3252*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1774">1774</th><td><i>/*  3253*/</i>   <i>/*SwitchType*/</i> <var>28</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;3283</i></td></tr>
<tr><th id="1775">1775</th><td><i>/*  3255*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;3270*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1776">1776</th><td><i>/*  3257*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="1777">1777</th><td><i>/*  3259*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1778">1778</th><td><i>/*  3261*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FMOVD_ICC &amp; 255, unsigned(SP::FMOVD_ICC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FMOVD_ICC" title='llvm::SP::FMOVD_ICC' data-ref="llvm::SP::FMOVD_ICC" data-ref-filename="llvm..SP..FMOVD_ICC">FMOVD_ICC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1779">1779</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1780">1780</th><td>               <i>// Src: (SPselecticc:{ *:[f64] } f64:{ *:[f64] }:$rs2, f64:{ *:[f64] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1781">1781</th><td><i>               // Dst: (FMOVD_ICC:{ *:[f64] } f64:{ *:[f64] }:$rs2, f64:{ *:[f64] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1782">1782</th><td><i>/*  3270*/</i>    <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;3282*/</i></td></tr>
<tr><th id="1783">1783</th><td><i>/*  3271*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1784">1784</th><td><i>/*  3273*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SELECT_CC_DFP_ICC &amp; 255, unsigned(SP::SELECT_CC_DFP_ICC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SELECT_CC_DFP_ICC" title='llvm::SP::SELECT_CC_DFP_ICC' data-ref="llvm::SP::SELECT_CC_DFP_ICC" data-ref-filename="llvm..SP..SELECT_CC_DFP_ICC">SELECT_CC_DFP_ICC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1785">1785</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1786">1786</th><td>               <i>// Src: (SPselecticc:{ *:[f64] } f64:{ *:[f64] }:$T, f64:{ *:[f64] }:$F, (imm:{ *:[i32] }):$Cond) - Complexity = 6</i></td></tr>
<tr><th id="1787">1787</th><td><i>               // Dst: (SELECT_CC_DFP_ICC:{ *:[f64] } f64:{ *:[f64] }:$T, f64:{ *:[f64] }:$F, (imm:{ *:[i32] }):$Cond)</i></td></tr>
<tr><th id="1788">1788</th><td><i>/*  3282*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1789">1789</th><td><i>/*  3283*/</i>   <i>/*SwitchType*/</i> <var>28</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;3313</i></td></tr>
<tr><th id="1790">1790</th><td><i>/*  3285*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;3300*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1791">1791</th><td><i>/*  3287*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="1792">1792</th><td><i>/*  3289*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1793">1793</th><td><i>/*  3291*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FMOVQ_ICC &amp; 255, unsigned(SP::FMOVQ_ICC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FMOVQ_ICC" title='llvm::SP::FMOVQ_ICC' data-ref="llvm::SP::FMOVQ_ICC" data-ref-filename="llvm..SP..FMOVQ_ICC">FMOVQ_ICC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1794">1794</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1795">1795</th><td>               <i>// Src: (SPselecticc:{ *:[f128] } f128:{ *:[f128] }:$rs2, f128:{ *:[f128] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1796">1796</th><td><i>               // Dst: (FMOVQ_ICC:{ *:[f128] } f128:{ *:[f128] }:$rs2, f128:{ *:[f128] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1797">1797</th><td><i>/*  3300*/</i>    <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;3312*/</i></td></tr>
<tr><th id="1798">1798</th><td><i>/*  3301*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1799">1799</th><td><i>/*  3303*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SELECT_CC_QFP_ICC &amp; 255, unsigned(SP::SELECT_CC_QFP_ICC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SELECT_CC_QFP_ICC" title='llvm::SP::SELECT_CC_QFP_ICC' data-ref="llvm::SP::SELECT_CC_QFP_ICC" data-ref-filename="llvm..SP..SELECT_CC_QFP_ICC">SELECT_CC_QFP_ICC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1800">1800</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1801">1801</th><td>               <i>// Src: (SPselecticc:{ *:[f128] } f128:{ *:[f128] }:$T, f128:{ *:[f128] }:$F, (imm:{ *:[i32] }):$Cond) - Complexity = 6</i></td></tr>
<tr><th id="1802">1802</th><td><i>               // Dst: (SELECT_CC_QFP_ICC:{ *:[f128] } f128:{ *:[f128] }:$T, f128:{ *:[f128] }:$F, (imm:{ *:[i32] }):$Cond)</i></td></tr>
<tr><th id="1803">1803</th><td><i>/*  3312*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1804">1804</th><td><i>/*  3313*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1805">1805</th><td><i>/*  3314*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1806">1806</th><td><i>/*  3315*/</i> <i>/*SwitchOpcode*/</i> <var>74</var>|<var>128</var>,<var>1</var><i>/*202*/</i>, <a class="macro" href="#55" title="SPISD::SELECT_FCC &amp; 255, unsigned(SPISD::SELECT_FCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::SELECT_FCC" title='llvm::SPISD::SELECT_FCC' data-ref="llvm::SPISD::SELECT_FCC" data-ref-filename="llvm..SPISD..SELECT_FCC">SELECT_FCC</a>),<i>// -&gt;3521</i></td></tr>
<tr><th id="1807">1807</th><td><i>/*  3319*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="1808">1808</th><td><i>/*  3320*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $simm11</i></td></tr>
<tr><th id="1809">1809</th><td><i>/*  3321*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>51</var>, <i>/*-&gt;3374*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1810">1810</th><td><i>/*  3323*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="1811">1811</th><td><i>/*  3324*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1812">1812</th><td><i>/*  3327*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>15</var>, <i>// Predicate_simm11</i></td></tr>
<tr><th id="1813">1813</th><td><i>/*  3329*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1814">1814</th><td><i>/*  3330*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $f</i></td></tr>
<tr><th id="1815">1815</th><td><i>/*  3331*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $cond</i></td></tr>
<tr><th id="1816">1816</th><td><i>/*  3332*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1817">1817</th><td><i>/*  3333*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1818">1818</th><td><i>/*  3336*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1819">1819</th><td><i>/*  3337*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>15</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;3355</i></td></tr>
<tr><th id="1820">1820</th><td><i>/*  3340*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="1821">1821</th><td><i>/*  3342*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>0</var>,</td></tr>
<tr><th id="1822">1822</th><td><i>/*  3344*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1823">1823</th><td><i>/*  3346*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MOVFCCri &amp; 255, unsigned(SP::MOVFCCri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MOVFCCri" title='llvm::SP::MOVFCCri' data-ref="llvm::SP::MOVFCCri" data-ref-filename="llvm..SP..MOVFCCri">MOVFCCri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1824">1824</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>1</var>, <var>4</var>, </td></tr>
<tr><th id="1825">1825</th><td>              <i>// Src: (SPselectfcc:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm11&gt;&gt;:$simm11, i32:{ *:[i32] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 10</i></td></tr>
<tr><th id="1826">1826</th><td><i>              // Dst: (MOVFCCri:{ *:[i32] } (imm:{ *:[i32] }):$simm11, i32:{ *:[i32] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1827">1827</th><td><i>/*  3355*/</i>   <i>/*SwitchType*/</i> <var>16</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;3373</i></td></tr>
<tr><th id="1828">1828</th><td><i>/*  3357*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1829">1829</th><td><i>/*  3359*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>1</var>, <var>0</var>, <i>// as_i32imm</i></td></tr>
<tr><th id="1830">1830</th><td><i>/*  3362*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1831">1831</th><td><i>/*  3364*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MOVFCCri &amp; 255, unsigned(SP::MOVFCCri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MOVFCCri" title='llvm::SP::MOVFCCri' data-ref="llvm::SP::MOVFCCri" data-ref-filename="llvm..SP..MOVFCCri">MOVFCCri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1832">1832</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>1</var>, <var>4</var>, </td></tr>
<tr><th id="1833">1833</th><td>              <i>// Src: (SPselectfcc:{ *:[i64] } (imm:{ *:[i64] })&lt;&lt;P:Predicate_simm11&gt;&gt;:$t, i64:{ *:[i64] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 10</i></td></tr>
<tr><th id="1834">1834</th><td><i>              // Dst: (MOVFCCri:{ *:[i64] } (as_i32imm:{ *:[i32] } ?:{ *:[i64] }:$t), ?:{ *:[i64] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1835">1835</th><td><i>/*  3373*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1836">1836</th><td><i>/*  3374*/</i>  <i>/*Scope*/</i> <var>16</var>|<var>128</var>,<var>1</var><i>/*144*/</i>, <i>/*-&gt;3520*/</i></td></tr>
<tr><th id="1837">1837</th><td><i>/*  3376*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $f</i></td></tr>
<tr><th id="1838">1838</th><td><i>/*  3377*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $cond</i></td></tr>
<tr><th id="1839">1839</th><td><i>/*  3378*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1840">1840</th><td><i>/*  3379*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1841">1841</th><td><i>/*  3382*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1842">1842</th><td><i>/*  3383*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*5 cases */</i>, <var>28</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;3414</i></td></tr>
<tr><th id="1843">1843</th><td><i>/*  3386*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;3401*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1844">1844</th><td><i>/*  3388*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="1845">1845</th><td><i>/*  3390*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1846">1846</th><td><i>/*  3392*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MOVFCCrr &amp; 255, unsigned(SP::MOVFCCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MOVFCCrr" title='llvm::SP::MOVFCCrr' data-ref="llvm::SP::MOVFCCrr" data-ref-filename="llvm..SP..MOVFCCrr">MOVFCCrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1847">1847</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1848">1848</th><td>               <i>// Src: (SPselectfcc:{ *:[i32] } i32:{ *:[i32] }:$rs2, i32:{ *:[i32] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1849">1849</th><td><i>               // Dst: (MOVFCCrr:{ *:[i32] } i32:{ *:[i32] }:$rs2, i32:{ *:[i32] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1850">1850</th><td><i>/*  3401*/</i>    <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;3413*/</i></td></tr>
<tr><th id="1851">1851</th><td><i>/*  3402*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1852">1852</th><td><i>/*  3404*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SELECT_CC_Int_FCC &amp; 255, unsigned(SP::SELECT_CC_Int_FCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SELECT_CC_Int_FCC" title='llvm::SP::SELECT_CC_Int_FCC' data-ref="llvm::SP::SELECT_CC_Int_FCC" data-ref-filename="llvm..SP..SELECT_CC_Int_FCC">SELECT_CC_Int_FCC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1853">1853</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1854">1854</th><td>               <i>// Src: (SPselectfcc:{ *:[i32] } i32:{ *:[i32] }:$T, i32:{ *:[i32] }:$F, (imm:{ *:[i32] }):$Cond) - Complexity = 6</i></td></tr>
<tr><th id="1855">1855</th><td><i>               // Dst: (SELECT_CC_Int_FCC:{ *:[i32] } i32:{ *:[i32] }:$T, i32:{ *:[i32] }:$F, (imm:{ *:[i32] }):$Cond)</i></td></tr>
<tr><th id="1856">1856</th><td><i>/*  3413*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1857">1857</th><td><i>/*  3414*/</i>   <i>/*SwitchType*/</i> <var>13</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;3429</i></td></tr>
<tr><th id="1858">1858</th><td><i>/*  3416*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1859">1859</th><td><i>/*  3418*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1860">1860</th><td><i>/*  3420*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MOVFCCrr &amp; 255, unsigned(SP::MOVFCCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MOVFCCrr" title='llvm::SP::MOVFCCrr' data-ref="llvm::SP::MOVFCCrr" data-ref-filename="llvm..SP..MOVFCCrr">MOVFCCrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1861">1861</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1862">1862</th><td>              <i>// Src: (SPselectfcc:{ *:[i64] } i64:{ *:[i64] }:$t, i64:{ *:[i64] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1863">1863</th><td><i>              // Dst: (MOVFCCrr:{ *:[i64] } ?:{ *:[i64] }:$t, ?:{ *:[i64] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1864">1864</th><td><i>/*  3429*/</i>   <i>/*SwitchType*/</i> <var>28</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;3459</i></td></tr>
<tr><th id="1865">1865</th><td><i>/*  3431*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;3446*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1866">1866</th><td><i>/*  3433*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="1867">1867</th><td><i>/*  3435*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1868">1868</th><td><i>/*  3437*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FMOVS_FCC &amp; 255, unsigned(SP::FMOVS_FCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FMOVS_FCC" title='llvm::SP::FMOVS_FCC' data-ref="llvm::SP::FMOVS_FCC" data-ref-filename="llvm..SP..FMOVS_FCC">FMOVS_FCC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1869">1869</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1870">1870</th><td>               <i>// Src: (SPselectfcc:{ *:[f32] } f32:{ *:[f32] }:$rs2, f32:{ *:[f32] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1871">1871</th><td><i>               // Dst: (FMOVS_FCC:{ *:[f32] } f32:{ *:[f32] }:$rs2, f32:{ *:[f32] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1872">1872</th><td><i>/*  3446*/</i>    <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;3458*/</i></td></tr>
<tr><th id="1873">1873</th><td><i>/*  3447*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1874">1874</th><td><i>/*  3449*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SELECT_CC_FP_FCC &amp; 255, unsigned(SP::SELECT_CC_FP_FCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SELECT_CC_FP_FCC" title='llvm::SP::SELECT_CC_FP_FCC' data-ref="llvm::SP::SELECT_CC_FP_FCC" data-ref-filename="llvm..SP..SELECT_CC_FP_FCC">SELECT_CC_FP_FCC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1875">1875</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1876">1876</th><td>               <i>// Src: (SPselectfcc:{ *:[f32] } f32:{ *:[f32] }:$T, f32:{ *:[f32] }:$F, (imm:{ *:[i32] }):$Cond) - Complexity = 6</i></td></tr>
<tr><th id="1877">1877</th><td><i>               // Dst: (SELECT_CC_FP_FCC:{ *:[f32] } f32:{ *:[f32] }:$T, f32:{ *:[f32] }:$F, (imm:{ *:[i32] }):$Cond)</i></td></tr>
<tr><th id="1878">1878</th><td><i>/*  3458*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1879">1879</th><td><i>/*  3459*/</i>   <i>/*SwitchType*/</i> <var>28</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;3489</i></td></tr>
<tr><th id="1880">1880</th><td><i>/*  3461*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;3476*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1881">1881</th><td><i>/*  3463*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="1882">1882</th><td><i>/*  3465*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1883">1883</th><td><i>/*  3467*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FMOVD_FCC &amp; 255, unsigned(SP::FMOVD_FCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FMOVD_FCC" title='llvm::SP::FMOVD_FCC' data-ref="llvm::SP::FMOVD_FCC" data-ref-filename="llvm..SP..FMOVD_FCC">FMOVD_FCC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1884">1884</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1885">1885</th><td>               <i>// Src: (SPselectfcc:{ *:[f64] } f64:{ *:[f64] }:$rs2, f64:{ *:[f64] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1886">1886</th><td><i>               // Dst: (FMOVD_FCC:{ *:[f64] } f64:{ *:[f64] }:$rs2, f64:{ *:[f64] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1887">1887</th><td><i>/*  3476*/</i>    <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;3488*/</i></td></tr>
<tr><th id="1888">1888</th><td><i>/*  3477*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1889">1889</th><td><i>/*  3479*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SELECT_CC_DFP_FCC &amp; 255, unsigned(SP::SELECT_CC_DFP_FCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SELECT_CC_DFP_FCC" title='llvm::SP::SELECT_CC_DFP_FCC' data-ref="llvm::SP::SELECT_CC_DFP_FCC" data-ref-filename="llvm..SP..SELECT_CC_DFP_FCC">SELECT_CC_DFP_FCC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1890">1890</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1891">1891</th><td>               <i>// Src: (SPselectfcc:{ *:[f64] } f64:{ *:[f64] }:$T, f64:{ *:[f64] }:$F, (imm:{ *:[i32] }):$Cond) - Complexity = 6</i></td></tr>
<tr><th id="1892">1892</th><td><i>               // Dst: (SELECT_CC_DFP_FCC:{ *:[f64] } f64:{ *:[f64] }:$T, f64:{ *:[f64] }:$F, (imm:{ *:[i32] }):$Cond)</i></td></tr>
<tr><th id="1893">1893</th><td><i>/*  3488*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1894">1894</th><td><i>/*  3489*/</i>   <i>/*SwitchType*/</i> <var>28</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;3519</i></td></tr>
<tr><th id="1895">1895</th><td><i>/*  3491*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;3506*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1896">1896</th><td><i>/*  3493*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="1897">1897</th><td><i>/*  3495*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1898">1898</th><td><i>/*  3497*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FMOVQ_FCC &amp; 255, unsigned(SP::FMOVQ_FCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FMOVQ_FCC" title='llvm::SP::FMOVQ_FCC' data-ref="llvm::SP::FMOVQ_FCC" data-ref-filename="llvm..SP..FMOVQ_FCC">FMOVQ_FCC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1899">1899</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1900">1900</th><td>               <i>// Src: (SPselectfcc:{ *:[f128] } f128:{ *:[f128] }:$rs2, f128:{ *:[f128] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1901">1901</th><td><i>               // Dst: (FMOVQ_FCC:{ *:[f128] } f128:{ *:[f128] }:$rs2, f128:{ *:[f128] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1902">1902</th><td><i>/*  3506*/</i>    <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;3518*/</i></td></tr>
<tr><th id="1903">1903</th><td><i>/*  3507*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1904">1904</th><td><i>/*  3509*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SELECT_CC_QFP_FCC &amp; 255, unsigned(SP::SELECT_CC_QFP_FCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SELECT_CC_QFP_FCC" title='llvm::SP::SELECT_CC_QFP_FCC' data-ref="llvm::SP::SELECT_CC_QFP_FCC" data-ref-filename="llvm..SP..SELECT_CC_QFP_FCC">SELECT_CC_QFP_FCC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1905">1905</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1906">1906</th><td>               <i>// Src: (SPselectfcc:{ *:[f128] } f128:{ *:[f128] }:$T, f128:{ *:[f128] }:$F, (imm:{ *:[i32] }):$Cond) - Complexity = 6</i></td></tr>
<tr><th id="1907">1907</th><td><i>               // Dst: (SELECT_CC_QFP_FCC:{ *:[f128] } f128:{ *:[f128] }:$T, f128:{ *:[f128] }:$F, (imm:{ *:[i32] }):$Cond)</i></td></tr>
<tr><th id="1908">1908</th><td><i>/*  3518*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1909">1909</th><td><i>/*  3519*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1910">1910</th><td><i>/*  3520*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1911">1911</th><td><i>/*  3521*/</i> <i>/*SwitchOpcode*/</i> <var>13</var>|<var>128</var>,<var>1</var><i>/*141*/</i>, <a class="macro" href="#55" title="SPISD::SELECT_XCC &amp; 255, unsigned(SPISD::SELECT_XCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::SELECT_XCC" title='llvm::SPISD::SELECT_XCC' data-ref="llvm::SPISD::SELECT_XCC" data-ref-filename="llvm..SPISD..SELECT_XCC">SELECT_XCC</a>),<i>// -&gt;3666</i></td></tr>
<tr><th id="1912">1912</th><td><i>/*  3525*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="1913">1913</th><td><i>/*  3526*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $simm11</i></td></tr>
<tr><th id="1914">1914</th><td><i>/*  3527*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>51</var>, <i>/*-&gt;3580*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1915">1915</th><td><i>/*  3529*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="1916">1916</th><td><i>/*  3530*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1917">1917</th><td><i>/*  3533*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>15</var>, <i>// Predicate_simm11</i></td></tr>
<tr><th id="1918">1918</th><td><i>/*  3535*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1919">1919</th><td><i>/*  3536*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $f</i></td></tr>
<tr><th id="1920">1920</th><td><i>/*  3537*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $cond</i></td></tr>
<tr><th id="1921">1921</th><td><i>/*  3538*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1922">1922</th><td><i>/*  3539*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1923">1923</th><td><i>/*  3542*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1924">1924</th><td><i>/*  3543*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>15</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;3561</i></td></tr>
<tr><th id="1925">1925</th><td><i>/*  3546*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1926">1926</th><td><i>/*  3548*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>0</var>,</td></tr>
<tr><th id="1927">1927</th><td><i>/*  3550*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1928">1928</th><td><i>/*  3552*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MOVXCCri &amp; 255, unsigned(SP::MOVXCCri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MOVXCCri" title='llvm::SP::MOVXCCri' data-ref="llvm::SP::MOVXCCri" data-ref-filename="llvm..SP..MOVXCCri">MOVXCCri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1929">1929</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>1</var>, <var>4</var>, </td></tr>
<tr><th id="1930">1930</th><td>              <i>// Src: (SPselectxcc:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm11&gt;&gt;:$simm11, i32:{ *:[i32] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 10</i></td></tr>
<tr><th id="1931">1931</th><td><i>              // Dst: (MOVXCCri:{ *:[i32] } (imm:{ *:[i32] }):$simm11, i32:{ *:[i32] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1932">1932</th><td><i>/*  3561*/</i>   <i>/*SwitchType*/</i> <var>16</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;3579</i></td></tr>
<tr><th id="1933">1933</th><td><i>/*  3563*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1934">1934</th><td><i>/*  3565*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>1</var>, <var>0</var>, <i>// as_i32imm</i></td></tr>
<tr><th id="1935">1935</th><td><i>/*  3568*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1936">1936</th><td><i>/*  3570*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MOVXCCri &amp; 255, unsigned(SP::MOVXCCri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MOVXCCri" title='llvm::SP::MOVXCCri' data-ref="llvm::SP::MOVXCCri" data-ref-filename="llvm..SP..MOVXCCri">MOVXCCri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1937">1937</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>1</var>, <var>4</var>, </td></tr>
<tr><th id="1938">1938</th><td>              <i>// Src: (SPselectxcc:{ *:[i64] } (imm:{ *:[i64] })&lt;&lt;P:Predicate_simm11&gt;&gt;:$t, i64:{ *:[i64] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 10</i></td></tr>
<tr><th id="1939">1939</th><td><i>              // Dst: (MOVXCCri:{ *:[i64] } (as_i32imm:{ *:[i32] } ?:{ *:[i64] }:$t), ?:{ *:[i64] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1940">1940</th><td><i>/*  3579*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1941">1941</th><td><i>/*  3580*/</i>  <i>/*Scope*/</i> <var>84</var>, <i>/*-&gt;3665*/</i></td></tr>
<tr><th id="1942">1942</th><td><i>/*  3581*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $f</i></td></tr>
<tr><th id="1943">1943</th><td><i>/*  3582*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $cond</i></td></tr>
<tr><th id="1944">1944</th><td><i>/*  3583*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1945">1945</th><td><i>/*  3584*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1946">1946</th><td><i>/*  3587*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1947">1947</th><td><i>/*  3588*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*5 cases */</i>, <var>13</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;3604</i></td></tr>
<tr><th id="1948">1948</th><td><i>/*  3591*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1949">1949</th><td><i>/*  3593*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1950">1950</th><td><i>/*  3595*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MOVXCCrr &amp; 255, unsigned(SP::MOVXCCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MOVXCCrr" title='llvm::SP::MOVXCCrr' data-ref="llvm::SP::MOVXCCrr" data-ref-filename="llvm..SP..MOVXCCrr">MOVXCCrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1951">1951</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1952">1952</th><td>              <i>// Src: (SPselectxcc:{ *:[i32] } i32:{ *:[i32] }:$rs2, i32:{ *:[i32] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1953">1953</th><td><i>              // Dst: (MOVXCCrr:{ *:[i32] } i32:{ *:[i32] }:$rs2, i32:{ *:[i32] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1954">1954</th><td><i>/*  3604*/</i>   <i>/*SwitchType*/</i> <var>13</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;3619</i></td></tr>
<tr><th id="1955">1955</th><td><i>/*  3606*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1956">1956</th><td><i>/*  3608*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1957">1957</th><td><i>/*  3610*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MOVXCCrr &amp; 255, unsigned(SP::MOVXCCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MOVXCCrr" title='llvm::SP::MOVXCCrr' data-ref="llvm::SP::MOVXCCrr" data-ref-filename="llvm..SP..MOVXCCrr">MOVXCCrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1958">1958</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1959">1959</th><td>              <i>// Src: (SPselectxcc:{ *:[i64] } i64:{ *:[i64] }:$t, i64:{ *:[i64] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1960">1960</th><td><i>              // Dst: (MOVXCCrr:{ *:[i64] } ?:{ *:[i64] }:$t, ?:{ *:[i64] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1961">1961</th><td><i>/*  3619*/</i>   <i>/*SwitchType*/</i> <var>13</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;3634</i></td></tr>
<tr><th id="1962">1962</th><td><i>/*  3621*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1963">1963</th><td><i>/*  3623*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1964">1964</th><td><i>/*  3625*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FMOVS_XCC &amp; 255, unsigned(SP::FMOVS_XCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FMOVS_XCC" title='llvm::SP::FMOVS_XCC' data-ref="llvm::SP::FMOVS_XCC" data-ref-filename="llvm..SP..FMOVS_XCC">FMOVS_XCC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1965">1965</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1966">1966</th><td>              <i>// Src: (SPselectxcc:{ *:[f32] } f32:{ *:[f32] }:$rs2, f32:{ *:[f32] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1967">1967</th><td><i>              // Dst: (FMOVS_XCC:{ *:[f32] } f32:{ *:[f32] }:$rs2, f32:{ *:[f32] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1968">1968</th><td><i>/*  3634*/</i>   <i>/*SwitchType*/</i> <var>13</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;3649</i></td></tr>
<tr><th id="1969">1969</th><td><i>/*  3636*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1970">1970</th><td><i>/*  3638*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1971">1971</th><td><i>/*  3640*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FMOVD_XCC &amp; 255, unsigned(SP::FMOVD_XCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FMOVD_XCC" title='llvm::SP::FMOVD_XCC' data-ref="llvm::SP::FMOVD_XCC" data-ref-filename="llvm..SP..FMOVD_XCC">FMOVD_XCC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1972">1972</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1973">1973</th><td>              <i>// Src: (SPselectxcc:{ *:[f64] } f64:{ *:[f64] }:$rs2, f64:{ *:[f64] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1974">1974</th><td><i>              // Dst: (FMOVD_XCC:{ *:[f64] } f64:{ *:[f64] }:$rs2, f64:{ *:[f64] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1975">1975</th><td><i>/*  3649*/</i>   <i>/*SwitchType*/</i> <var>13</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;3664</i></td></tr>
<tr><th id="1976">1976</th><td><i>/*  3651*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="1977">1977</th><td><i>/*  3653*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1978">1978</th><td><i>/*  3655*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FMOVQ_XCC &amp; 255, unsigned(SP::FMOVQ_XCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FMOVQ_XCC" title='llvm::SP::FMOVQ_XCC' data-ref="llvm::SP::FMOVQ_XCC" data-ref-filename="llvm..SP..FMOVQ_XCC">FMOVQ_XCC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1979">1979</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1980">1980</th><td>              <i>// Src: (SPselectxcc:{ *:[f128] } f128:{ *:[f128] }:$rs2, f128:{ *:[f128] }:$f, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="1981">1981</th><td><i>              // Dst: (FMOVQ_XCC:{ *:[f128] } f128:{ *:[f128] }:$rs2, f128:{ *:[f128] }:$f, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="1982">1982</th><td><i>/*  3664*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1983">1983</th><td><i>/*  3665*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1984">1984</th><td><i>/*  3666*/</i> <i>/*SwitchOpcode*/</i> <var>21</var>, <a class="macro" href="#55" title="ISD::CALLSEQ_START &amp; 255, unsigned(ISD::CALLSEQ_START) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CALLSEQ_START" title='llvm::ISD::CALLSEQ_START' data-ref="llvm::ISD::CALLSEQ_START" data-ref-filename="llvm..ISD..CALLSEQ_START">CALLSEQ_START</a>),<i>// -&gt;3690</i></td></tr>
<tr><th id="1985">1985</th><td><i>/*  3669*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'callseq_start' chained node</i></td></tr>
<tr><th id="1986">1986</th><td><i>/*  3670*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $amt1</i></td></tr>
<tr><th id="1987">1987</th><td><i>/*  3671*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1988">1988</th><td><i>/*  3672*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="1989">1989</th><td><i>/*  3675*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1990">1990</th><td><i>/*  3676*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $amt2</i></td></tr>
<tr><th id="1991">1991</th><td><i>/*  3677*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1992">1992</th><td><i>/*  3678*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="1993">1993</th><td><i>/*  3681*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1994">1994</th><td><i>/*  3682*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1995">1995</th><td><i>/*  3683*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::ADJCALLSTACKDOWN &amp; 255, unsigned(SP::ADJCALLSTACKDOWN) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADJCALLSTACKDOWN" title='llvm::SP::ADJCALLSTACKDOWN' data-ref="llvm::SP::ADJCALLSTACKDOWN" data-ref-filename="llvm..SP..ADJCALLSTACKDOWN">ADJCALLSTACKDOWN</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1996">1996</th><td>                <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1997">1997</th><td>            <i>// Src: (callseq_start (timm:{ *:[i32] }):$amt1, (timm:{ *:[i32] }):$amt2) - Complexity = 9</i></td></tr>
<tr><th id="1998">1998</th><td><i>            // Dst: (ADJCALLSTACKDOWN (timm:{ *:[i32] }):$amt1, (timm:{ *:[i32] }):$amt2)</i></td></tr>
<tr><th id="1999">1999</th><td><i>/*  3690*/</i> <i>/*SwitchOpcode*/</i> <var>22</var>, <a class="macro" href="#55" title="ISD::CALLSEQ_END &amp; 255, unsigned(ISD::CALLSEQ_END) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CALLSEQ_END" title='llvm::ISD::CALLSEQ_END' data-ref="llvm::ISD::CALLSEQ_END" data-ref-filename="llvm..ISD..CALLSEQ_END">CALLSEQ_END</a>),<i>// -&gt;3715</i></td></tr>
<tr><th id="2000">2000</th><td><i>/*  3693*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'callseq_end' chained node</i></td></tr>
<tr><th id="2001">2001</th><td><i>/*  3694*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="2002">2002</th><td><i>/*  3695*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $amt1</i></td></tr>
<tr><th id="2003">2003</th><td><i>/*  3696*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2004">2004</th><td><i>/*  3697*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="2005">2005</th><td><i>/*  3700*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2006">2006</th><td><i>/*  3701*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $amt2</i></td></tr>
<tr><th id="2007">2007</th><td><i>/*  3702*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="2008">2008</th><td><i>/*  3703*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="2009">2009</th><td><i>/*  3706*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2010">2010</th><td><i>/*  3707*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2011">2011</th><td><i>/*  3708*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::ADJCALLSTACKUP &amp; 255, unsigned(SP::ADJCALLSTACKUP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADJCALLSTACKUP" title='llvm::SP::ADJCALLSTACKUP' data-ref="llvm::SP::ADJCALLSTACKUP" data-ref-filename="llvm..SP..ADJCALLSTACKUP">ADJCALLSTACKUP</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2012">2012</th><td>                <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="2013">2013</th><td>            <i>// Src: (callseq_end (timm:{ *:[i32] }):$amt1, (timm:{ *:[i32] }):$amt2) - Complexity = 9</i></td></tr>
<tr><th id="2014">2014</th><td><i>            // Dst: (ADJCALLSTACKUP (timm:{ *:[i32] }):$amt1, (timm:{ *:[i32] }):$amt2)</i></td></tr>
<tr><th id="2015">2015</th><td><i>/*  3715*/</i> <i>/*SwitchOpcode*/</i> <var>35</var>, <a class="macro" href="#55" title="ISD::FrameIndex &amp; 255, unsigned(ISD::FrameIndex) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FrameIndex" title='llvm::ISD::FrameIndex' data-ref="llvm::ISD::FrameIndex" data-ref-filename="llvm..ISD..FrameIndex">FrameIndex</a>),<i>// -&gt;3753</i></td></tr>
<tr><th id="2016">2016</th><td><i>/*  3718*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = $addr</i></td></tr>
<tr><th id="2017">2017</th><td><i>/*  3719*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>15</var>, <i>/*-&gt;3736*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2018">2018</th><td><i>/*  3721*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>,</td></tr>
<tr><th id="2019">2019</th><td><i>/*  3723*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2020">2020</th><td><i>/*  3725*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>0</var>, <i>// SelectADDRri:$addr #1 #2</i></td></tr>
<tr><th id="2021">2021</th><td><i>/*  3728*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LEA_ADDri &amp; 255, unsigned(SP::LEA_ADDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LEA_ADDri" title='llvm::SP::LEA_ADDri' data-ref="llvm::SP::LEA_ADDri" data-ref-filename="llvm..SP..LEA_ADDri">LEA_ADDri</a>), <var>0</var>,</td></tr>
<tr><th id="2022">2022</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="2023">2023</th><td>             <i>// Src: ADDRri:{ *:[iPTR] }:$addr - Complexity = 9</i></td></tr>
<tr><th id="2024">2024</th><td><i>             // Dst: (LEA_ADDri:{ *:[iPTR] } ADDRri:{ *:[iPTR] }:$addr)</i></td></tr>
<tr><th id="2025">2025</th><td><i>/*  3736*/</i>  <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;3752*/</i></td></tr>
<tr><th id="2026">2026</th><td><i>/*  3737*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2027">2027</th><td><i>/*  3739*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2028">2028</th><td><i>/*  3741*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>1</var>, <i>/*#*/</i><var>0</var>, <i>// SelectADDRri:$addr #1 #2</i></td></tr>
<tr><th id="2029">2029</th><td><i>/*  3744*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::LEAX_ADDri &amp; 255, unsigned(SP::LEAX_ADDri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::LEAX_ADDri" title='llvm::SP::LEAX_ADDri' data-ref="llvm::SP::LEAX_ADDri" data-ref-filename="llvm..SP..LEAX_ADDri">LEAX_ADDri</a>), <var>0</var>,</td></tr>
<tr><th id="2030">2030</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="2031">2031</th><td>             <i>// Src: ADDRri:{ *:[i64] }:$addr - Complexity = 9</i></td></tr>
<tr><th id="2032">2032</th><td><i>             // Dst: (LEAX_ADDri:{ *:[i64] } ADDRri:{ *:[i64] }:$addr)</i></td></tr>
<tr><th id="2033">2033</th><td><i>/*  3752*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2034">2034</th><td><i>/*  3753*/</i> <i>/*SwitchOpcode*/</i> <var>22</var>, <a class="macro" href="#55" title="SPISD::TLS_CALL &amp; 255, unsigned(SPISD::TLS_CALL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::TLS_CALL" title='llvm::SPISD::TLS_CALL' data-ref="llvm::SPISD::TLS_CALL" data-ref-filename="llvm..SPISD..TLS_CALL">TLS_CALL</a>),<i>// -&gt;3778</i></td></tr>
<tr><th id="2035">2035</th><td><i>/*  3756*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'tlscall' chained node</i></td></tr>
<tr><th id="2036">2036</th><td><i>/*  3757*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="2037">2037</th><td><i>/*  3758*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $disp</i></td></tr>
<tr><th id="2038">2038</th><td><i>/*  3759*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2039">2039</th><td><i>/*  3760*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetExternalSymbol &amp; 255, unsigned(ISD::TargetExternalSymbol) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetExternalSymbol" title='llvm::ISD::TargetExternalSymbol' data-ref="llvm::ISD::TargetExternalSymbol" data-ref-filename="llvm..ISD..TargetExternalSymbol">TargetExternalSymbol</a>),</td></tr>
<tr><th id="2040">2040</th><td><i>/*  3763*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2041">2041</th><td><i>/*  3764*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $sym</i></td></tr>
<tr><th id="2042">2042</th><td><i>/*  3765*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="2043">2043</th><td><i>/*  3766*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),</td></tr>
<tr><th id="2044">2044</th><td><i>/*  3769*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2045">2045</th><td><i>/*  3770*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2046">2046</th><td><i>/*  3771*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::TLS_CALL &amp; 255, unsigned(SP::TLS_CALL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::TLS_CALL" title='llvm::SP::TLS_CALL' data-ref="llvm::SP::TLS_CALL" data-ref-filename="llvm..SP..TLS_CALL">TLS_CALL</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic2" title='llvm::SelectionDAGISel::OPFL_Variadic2' data-ref="llvm::SelectionDAGISel::OPFL_Variadic2" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic2">OPFL_Variadic2</a>,</td></tr>
<tr><th id="2047">2047</th><td>                <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="2048">2048</th><td>            <i>// Src: (tlscall (texternalsym:{ *:[i32] }):$disp, (tglobaltlsaddr:{ *:[iPTR] }):$sym) - Complexity = 9</i></td></tr>
<tr><th id="2049">2049</th><td><i>            // Dst: (TLS_CALL (texternalsym:{ *:[i32] }):$disp, (tglobaltlsaddr:{ *:[iPTR] }):$sym)</i></td></tr>
<tr><th id="2050">2050</th><td><i>/*  3778*/</i> <i>/*SwitchOpcode*/</i> <var>35</var>, <a class="macro" href="#55" title="ISD::ATOMIC_FENCE &amp; 255, unsigned(ISD::ATOMIC_FENCE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ATOMIC_FENCE" title='llvm::ISD::ATOMIC_FENCE' data-ref="llvm::ISD::ATOMIC_FENCE" data-ref-filename="llvm..ISD..ATOMIC_FENCE">ATOMIC_FENCE</a>),<i>// -&gt;3816</i></td></tr>
<tr><th id="2051">2051</th><td><i>/*  3781*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'atomic_fence' chained node</i></td></tr>
<tr><th id="2052">2052</th><td><i>/*  3782*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2053">2053</th><td><i>/*  3783*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="2054">2054</th><td><i>/*  3786*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2055">2055</th><td><i>/*  3787*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="2056">2056</th><td><i>/*  3788*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="2057">2057</th><td><i>/*  3791*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2058">2058</th><td><i>/*  3792*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>8</var>, <i>/*-&gt;3802*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2059">2059</th><td><i>/*  3794*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>4</var>, <i>// (!Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="2060">2060</th><td><i>/*  3796*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2061">2061</th><td><i>/*  3797*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::STBAR &amp; 255, unsigned(SP::STBAR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::STBAR" title='llvm::SP::STBAR' data-ref="llvm::SP::STBAR" data-ref-filename="llvm..SP..STBAR">STBAR</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="2062">2062</th><td>                 <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="2063">2063</th><td>             <i>// Src: (atomic_fence (timm:{ *:[iPTR] }), (timm:{ *:[iPTR] })) - Complexity = 9</i></td></tr>
<tr><th id="2064">2064</th><td><i>             // Dst: (STBAR)</i></td></tr>
<tr><th id="2065">2065</th><td><i>/*  3802*/</i>  <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;3815*/</i></td></tr>
<tr><th id="2066">2066</th><td><i>/*  3803*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="2067">2067</th><td><i>/*  3805*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2068">2068</th><td><i>/*  3806*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>15</var>, </td></tr>
<tr><th id="2069">2069</th><td><i>/*  3809*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::MEMBARi &amp; 255, unsigned(SP::MEMBARi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MEMBARi" title='llvm::SP::MEMBARi' data-ref="llvm::SP::MEMBARi" data-ref-filename="llvm..SP..MEMBARi">MEMBARi</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="2070">2070</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="2071">2071</th><td>             <i>// Src: (atomic_fence (timm:{ *:[iPTR] }), (timm:{ *:[iPTR] })) - Complexity = 9</i></td></tr>
<tr><th id="2072">2072</th><td><i>             // Dst: (MEMBARi 15:{ *:[i32] })</i></td></tr>
<tr><th id="2073">2073</th><td><i>/*  3815*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2074">2074</th><td><i>/*  3816*/</i> <i>/*SwitchOpcode*/</i> <var>31</var>, <a class="macro" href="#55" title="ISD::EXTRACT_VECTOR_ELT &amp; 255, unsigned(ISD::EXTRACT_VECTOR_ELT) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::EXTRACT_VECTOR_ELT" title='llvm::ISD::EXTRACT_VECTOR_ELT' data-ref="llvm::ISD::EXTRACT_VECTOR_ELT" data-ref-filename="llvm..ISD..EXTRACT_VECTOR_ELT">EXTRACT_VECTOR_ELT</a>),<i>// -&gt;3850</i></td></tr>
<tr><th id="2075">2075</th><td><i>/*  3819*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $Rn</i></td></tr>
<tr><th id="2076">2076</th><td><i>/*  3820*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;3835*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2077">2077</th><td><i>/*  3822*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>0</var>, </td></tr>
<tr><th id="2078">2078</th><td><i>/*  3824*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::sub_even" title='llvm::SP::sub_even' data-ref="llvm::SP::sub_even" data-ref-filename="llvm..SP..sub_even">sub_even</a>,</td></tr>
<tr><th id="2079">2079</th><td><i>/*  3827*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="TargetOpcode::EXTRACT_SUBREG &amp; 255, unsigned(TargetOpcode::EXTRACT_SUBREG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(TargetOpcode::<a class="enum" href="../../../../llvm/include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG" data-ref-filename="llvm..TargetOpcode..EXTRACT_SUBREG">EXTRACT_SUBREG</a>), <var>0</var>,</td></tr>
<tr><th id="2080">2080</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2081">2081</th><td>             <i>// Src: (extractelt:{ *:[i32] } IntPair:{ *:[v2i32] }:$Rn, 0:{ *:[iPTR] }) - Complexity = 8</i></td></tr>
<tr><th id="2082">2082</th><td><i>             // Dst: (EXTRACT_SUBREG:{ *:[i32] } IntPair:{ *:[v2i32] }:$Rn, sub_even:{ *:[i32] })</i></td></tr>
<tr><th id="2083">2083</th><td><i>/*  3835*/</i>  <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;3849*/</i></td></tr>
<tr><th id="2084">2084</th><td><i>/*  3836*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>1</var>, </td></tr>
<tr><th id="2085">2085</th><td><i>/*  3838*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::sub_odd" title='llvm::SP::sub_odd' data-ref="llvm::SP::sub_odd" data-ref-filename="llvm..SP..sub_odd">sub_odd</a>,</td></tr>
<tr><th id="2086">2086</th><td><i>/*  3841*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="TargetOpcode::EXTRACT_SUBREG &amp; 255, unsigned(TargetOpcode::EXTRACT_SUBREG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(TargetOpcode::<a class="enum" href="../../../../llvm/include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG" data-ref-filename="llvm..TargetOpcode..EXTRACT_SUBREG">EXTRACT_SUBREG</a>), <var>0</var>,</td></tr>
<tr><th id="2087">2087</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2088">2088</th><td>             <i>// Src: (extractelt:{ *:[i32] } IntPair:{ *:[v2i32] }:$Rn, 1:{ *:[iPTR] }) - Complexity = 8</i></td></tr>
<tr><th id="2089">2089</th><td><i>             // Dst: (EXTRACT_SUBREG:{ *:[i32] } IntPair:{ *:[v2i32] }:$Rn, sub_odd:{ *:[i32] })</i></td></tr>
<tr><th id="2090">2090</th><td><i>/*  3849*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2091">2091</th><td><i>/*  3850*/</i> <i>/*SwitchOpcode*/</i> <var>35</var>, <a class="macro" href="#55" title="ISD::ADDC &amp; 255, unsigned(ISD::ADDC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ADDC" title='llvm::ISD::ADDC' data-ref="llvm::ISD::ADDC" data-ref-filename="llvm..ISD..ADDC">ADDC</a>),<i>// -&gt;3888</i></td></tr>
<tr><th id="2092">2092</th><td><i>/*  3853*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2093">2093</th><td><i>/*  3854*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="2094">2094</th><td><i>/*  3855*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>19</var>, <i>/*-&gt;3876*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2095">2095</th><td><i>/*  3857*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2096">2096</th><td><i>/*  3858*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2097">2097</th><td><i>/*  3861*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2098">2098</th><td><i>/*  3863*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2099">2099</th><td><i>/*  3864*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2100">2100</th><td><i>/*  3866*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2101">2101</th><td><i>/*  3868*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDCCri &amp; 255, unsigned(SP::ADDCCri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDCCri" title='llvm::SP::ADDCCri' data-ref="llvm::SP::ADDCCri" data-ref-filename="llvm..SP..ADDCCri">ADDCCri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2102">2102</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2103">2103</th><td>             <i>// Src: (addc:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="2104">2104</th><td><i>             // Dst: (ADDCCri:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$simm13)</i></td></tr>
<tr><th id="2105">2105</th><td><i>/*  3876*/</i>  <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;3887*/</i></td></tr>
<tr><th id="2106">2106</th><td><i>/*  3877*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2107">2107</th><td><i>/*  3879*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDCCrr &amp; 255, unsigned(SP::ADDCCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDCCrr" title='llvm::SP::ADDCCrr' data-ref="llvm::SP::ADDCCrr" data-ref-filename="llvm..SP..ADDCCrr">ADDCCrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2108">2108</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2109">2109</th><td>             <i>// Src: (addc:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2110">2110</th><td><i>             // Dst: (ADDCCrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2111">2111</th><td><i>/*  3887*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2112">2112</th><td><i>/*  3888*/</i> <i>/*SwitchOpcode*/</i> <var>36</var>, <a class="macro" href="#55" title="ISD::ADDE &amp; 255, unsigned(ISD::ADDE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ADDE" title='llvm::ISD::ADDE' data-ref="llvm::ISD::ADDE" data-ref-filename="llvm..ISD..ADDE">ADDE</a>),<i>// -&gt;3927</i></td></tr>
<tr><th id="2113">2113</th><td><i>/*  3891*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="2114">2114</th><td><i>/*  3892*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2115">2115</th><td><i>/*  3893*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="2116">2116</th><td><i>/*  3894*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>19</var>, <i>/*-&gt;3915*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2117">2117</th><td><i>/*  3896*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2118">2118</th><td><i>/*  3897*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2119">2119</th><td><i>/*  3900*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2120">2120</th><td><i>/*  3902*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2121">2121</th><td><i>/*  3903*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2122">2122</th><td><i>/*  3905*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2123">2123</th><td><i>/*  3907*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDEri &amp; 255, unsigned(SP::ADDEri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDEri" title='llvm::SP::ADDEri' data-ref="llvm::SP::ADDEri" data-ref-filename="llvm..SP..ADDEri">ADDEri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2124">2124</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2125">2125</th><td>             <i>// Src: (adde:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="2126">2126</th><td><i>             // Dst: (ADDEri:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$simm13)</i></td></tr>
<tr><th id="2127">2127</th><td><i>/*  3915*/</i>  <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;3926*/</i></td></tr>
<tr><th id="2128">2128</th><td><i>/*  3916*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2129">2129</th><td><i>/*  3918*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ADDErr &amp; 255, unsigned(SP::ADDErr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ADDErr" title='llvm::SP::ADDErr' data-ref="llvm::SP::ADDErr" data-ref-filename="llvm..SP..ADDErr">ADDErr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2130">2130</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2131">2131</th><td>             <i>// Src: (adde:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2132">2132</th><td><i>             // Dst: (ADDErr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2133">2133</th><td><i>/*  3926*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2134">2134</th><td><i>/*  3927*/</i> <i>/*SwitchOpcode*/</i> <var>64</var>, <a class="macro" href="#55" title="ISD::SUB &amp; 255, unsigned(ISD::SUB) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SUB" title='llvm::ISD::SUB' data-ref="llvm::ISD::SUB" data-ref-filename="llvm..ISD..SUB">SUB</a>),<i>// -&gt;3994</i></td></tr>
<tr><th id="2135">2135</th><td><i>/*  3930*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2136">2136</th><td><i>/*  3931*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="2137">2137</th><td><i>/*  3932*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>35</var>, <i>/*-&gt;3969*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="2138">2138</th><td><i>/*  3934*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2139">2139</th><td><i>/*  3935*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2140">2140</th><td><i>/*  3938*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2141">2141</th><td><i>/*  3940*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2142">2142</th><td><i>/*  3941*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;3954</i></td></tr>
<tr><th id="2143">2143</th><td><i>/*  3944*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2144">2144</th><td><i>/*  3946*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SUBri &amp; 255, unsigned(SP::SUBri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SUBri" title='llvm::SP::SUBri' data-ref="llvm::SP::SUBri" data-ref-filename="llvm..SP..SUBri">SUBri</a>), <var>0</var>,</td></tr>
<tr><th id="2145">2145</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2146">2146</th><td>              <i>// Src: (sub:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="2147">2147</th><td><i>              // Dst: (SUBri:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$simm13)</i></td></tr>
<tr><th id="2148">2148</th><td><i>/*  3954*/</i>   <i>/*SwitchType*/</i> <var>12</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;3968</i></td></tr>
<tr><th id="2149">2149</th><td><i>/*  3956*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2150">2150</th><td><i>/*  3958*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2151">2151</th><td><i>/*  3960*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SUBXri &amp; 255, unsigned(SP::SUBXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SUBXri" title='llvm::SP::SUBXri' data-ref="llvm::SP::SUBXri" data-ref-filename="llvm..SP..SUBXri">SUBXri</a>), <var>0</var>,</td></tr>
<tr><th id="2152">2152</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2153">2153</th><td>              <i>// Src: (sub:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="2154">2154</th><td><i>              // Dst: (SUBXri:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] }):$simm13)</i></td></tr>
<tr><th id="2155">2155</th><td><i>/*  3968*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="2156">2156</th><td><i>/*  3969*/</i>  <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;3980*/</i></td></tr>
<tr><th id="2157">2157</th><td><i>/*  3970*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2158">2158</th><td><i>/*  3972*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SUBrr &amp; 255, unsigned(SP::SUBrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SUBrr" title='llvm::SP::SUBrr' data-ref="llvm::SP::SUBrr" data-ref-filename="llvm..SP..SUBrr">SUBrr</a>), <var>0</var>,</td></tr>
<tr><th id="2159">2159</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2160">2160</th><td>             <i>// Src: (sub:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2161">2161</th><td><i>             // Dst: (SUBrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2162">2162</th><td><i>/*  3980*/</i>  <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;3993*/</i></td></tr>
<tr><th id="2163">2163</th><td><i>/*  3981*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2164">2164</th><td><i>/*  3983*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2165">2165</th><td><i>/*  3985*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SUBXrr &amp; 255, unsigned(SP::SUBXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SUBXrr" title='llvm::SP::SUBXrr' data-ref="llvm::SP::SUBXrr" data-ref-filename="llvm..SP..SUBXrr">SUBXrr</a>), <var>0</var>,</td></tr>
<tr><th id="2166">2166</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2167">2167</th><td>             <i>// Src: (sub:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2168">2168</th><td><i>             // Dst: (SUBXrr:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2)</i></td></tr>
<tr><th id="2169">2169</th><td><i>/*  3993*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2170">2170</th><td><i>/*  3994*/</i> <i>/*SwitchOpcode*/</i> <var>36</var>, <a class="macro" href="#55" title="ISD::SUBE &amp; 255, unsigned(ISD::SUBE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SUBE" title='llvm::ISD::SUBE' data-ref="llvm::ISD::SUBE" data-ref-filename="llvm..ISD..SUBE">SUBE</a>),<i>// -&gt;4033</i></td></tr>
<tr><th id="2171">2171</th><td><i>/*  3997*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="2172">2172</th><td><i>/*  3998*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2173">2173</th><td><i>/*  3999*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="2174">2174</th><td><i>/*  4000*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>19</var>, <i>/*-&gt;4021*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2175">2175</th><td><i>/*  4002*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2176">2176</th><td><i>/*  4003*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2177">2177</th><td><i>/*  4006*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2178">2178</th><td><i>/*  4008*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2179">2179</th><td><i>/*  4009*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2180">2180</th><td><i>/*  4011*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2181">2181</th><td><i>/*  4013*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SUBEri &amp; 255, unsigned(SP::SUBEri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SUBEri" title='llvm::SP::SUBEri' data-ref="llvm::SP::SUBEri" data-ref-filename="llvm..SP..SUBEri">SUBEri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2182">2182</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2183">2183</th><td>             <i>// Src: (sube:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="2184">2184</th><td><i>             // Dst: (SUBEri:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$simm13)</i></td></tr>
<tr><th id="2185">2185</th><td><i>/*  4021*/</i>  <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;4032*/</i></td></tr>
<tr><th id="2186">2186</th><td><i>/*  4022*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2187">2187</th><td><i>/*  4024*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SUBErr &amp; 255, unsigned(SP::SUBErr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SUBErr" title='llvm::SP::SUBErr' data-ref="llvm::SP::SUBErr" data-ref-filename="llvm..SP..SUBErr">SUBErr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2188">2188</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2189">2189</th><td>             <i>// Src: (sube:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2190">2190</th><td><i>             // Dst: (SUBErr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2191">2191</th><td><i>/*  4032*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2192">2192</th><td><i>/*  4033*/</i> <i>/*SwitchOpcode*/</i> <var>35</var>, <a class="macro" href="#55" title="ISD::SUBC &amp; 255, unsigned(ISD::SUBC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SUBC" title='llvm::ISD::SUBC' data-ref="llvm::ISD::SUBC" data-ref-filename="llvm..ISD..SUBC">SUBC</a>),<i>// -&gt;4071</i></td></tr>
<tr><th id="2193">2193</th><td><i>/*  4036*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2194">2194</th><td><i>/*  4037*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="2195">2195</th><td><i>/*  4038*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>19</var>, <i>/*-&gt;4059*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2196">2196</th><td><i>/*  4040*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2197">2197</th><td><i>/*  4041*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2198">2198</th><td><i>/*  4044*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2199">2199</th><td><i>/*  4046*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2200">2200</th><td><i>/*  4047*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2201">2201</th><td><i>/*  4049*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2202">2202</th><td><i>/*  4051*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SUBCCri &amp; 255, unsigned(SP::SUBCCri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SUBCCri" title='llvm::SP::SUBCCri' data-ref="llvm::SP::SUBCCri" data-ref-filename="llvm..SP..SUBCCri">SUBCCri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2203">2203</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2204">2204</th><td>             <i>// Src: (subc:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="2205">2205</th><td><i>             // Dst: (SUBCCri:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$simm13)</i></td></tr>
<tr><th id="2206">2206</th><td><i>/*  4059*/</i>  <i>/*Scope*/</i> <var>10</var>, <i>/*-&gt;4070*/</i></td></tr>
<tr><th id="2207">2207</th><td><i>/*  4060*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2208">2208</th><td><i>/*  4062*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SUBCCrr &amp; 255, unsigned(SP::SUBCCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SUBCCrr" title='llvm::SP::SUBCCrr' data-ref="llvm::SP::SUBCCrr" data-ref-filename="llvm..SP..SUBCCrr">SUBCCrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2209">2209</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2210">2210</th><td>             <i>// Src: (subc:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2211">2211</th><td><i>             // Dst: (SUBCCrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2212">2212</th><td><i>/*  4070*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2213">2213</th><td><i>/*  4071*/</i> <i>/*SwitchOpcode*/</i> <var>70</var>, <a class="macro" href="#55" title="SPISD::CMPICC &amp; 255, unsigned(SPISD::CMPICC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::CMPICC" title='llvm::SPISD::CMPICC' data-ref="llvm::SPISD::CMPICC" data-ref-filename="llvm..SPISD..CMPICC">CMPICC</a>),<i>// -&gt;4144</i></td></tr>
<tr><th id="2214">2214</th><td><i>/*  4074*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2215">2215</th><td><i>/*  4075*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>30</var>, <i>/*-&gt;4107*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2216">2216</th><td><i>/*  4077*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2217">2217</th><td><i>/*  4079*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="2218">2218</th><td><i>/*  4080*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>16</var>, <i>/*-&gt;4098*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2219">2219</th><td><i>/*  4082*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2220">2220</th><td><i>/*  4083*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2221">2221</th><td><i>/*  4086*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2222">2222</th><td><i>/*  4088*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2223">2223</th><td><i>/*  4089*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2224">2224</th><td><i>/*  4091*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::CMPri &amp; 255, unsigned(SP::CMPri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::CMPri" title='llvm::SP::CMPri' data-ref="llvm::SP::CMPri" data-ref-filename="llvm..SP..CMPri">CMPri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2225">2225</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2226">2226</th><td>              <i>// Src: (SPcmpicc i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="2227">2227</th><td><i>              // Dst: (CMPri i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$simm13)</i></td></tr>
<tr><th id="2228">2228</th><td><i>/*  4098*/</i>   <i>/*Scope*/</i> <var>7</var>, <i>/*-&gt;4106*/</i></td></tr>
<tr><th id="2229">2229</th><td><i>/*  4099*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::CMPrr &amp; 255, unsigned(SP::CMPrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::CMPrr" title='llvm::SP::CMPrr' data-ref="llvm::SP::CMPrr" data-ref-filename="llvm..SP..CMPrr">CMPrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2230">2230</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2231">2231</th><td>              <i>// Src: (SPcmpicc i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2232">2232</th><td><i>              // Dst: (CMPrr i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2233">2233</th><td><i>/*  4106*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2234">2234</th><td><i>/*  4107*/</i>  <i>/*Scope*/</i> <var>35</var>, <i>/*-&gt;4143*/</i></td></tr>
<tr><th id="2235">2235</th><td><i>/*  4108*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2236">2236</th><td><i>/*  4110*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $b</i></td></tr>
<tr><th id="2237">2237</th><td><i>/*  4111*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>19</var>, <i>/*-&gt;4132*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2238">2238</th><td><i>/*  4113*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2239">2239</th><td><i>/*  4114*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2240">2240</th><td><i>/*  4117*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2241">2241</th><td><i>/*  4119*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2242">2242</th><td><i>/*  4120*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2243">2243</th><td><i>/*  4122*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>1</var>, <var>1</var>, <i>// as_i32imm</i></td></tr>
<tr><th id="2244">2244</th><td><i>/*  4125*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::CMPri &amp; 255, unsigned(SP::CMPri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::CMPri" title='llvm::SP::CMPri' data-ref="llvm::SP::CMPri" data-ref-filename="llvm..SP..CMPri">CMPri</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2245">2245</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2246">2246</th><td>              <i>// Src: (SPcmpicc i64:{ *:[i64] }:$a, (imm:{ *:[i64] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$b) - Complexity = 7</i></td></tr>
<tr><th id="2247">2247</th><td><i>              // Dst: (CMPri ?:{ *:[i64] }:$a, (as_i32imm:{ *:[i32] } ?:{ *:[i64] }:$b))</i></td></tr>
<tr><th id="2248">2248</th><td><i>/*  4132*/</i>   <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;4142*/</i></td></tr>
<tr><th id="2249">2249</th><td><i>/*  4133*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2250">2250</th><td><i>/*  4135*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::CMPrr &amp; 255, unsigned(SP::CMPrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::CMPrr" title='llvm::SP::CMPrr' data-ref="llvm::SP::CMPrr" data-ref-filename="llvm..SP..CMPrr">CMPrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2251">2251</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2252">2252</th><td>              <i>// Src: (SPcmpicc i64:{ *:[i64] }:$a, i64:{ *:[i64] }:$b) - Complexity = 3</i></td></tr>
<tr><th id="2253">2253</th><td><i>              // Dst: (CMPrr ?:{ *:[i64] }:$a, ?:{ *:[i64] }:$b)</i></td></tr>
<tr><th id="2254">2254</th><td><i>/*  4142*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2255">2255</th><td><i>/*  4143*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2256">2256</th><td><i>/*  4144*/</i> <i>/*SwitchOpcode*/</i> <var>37</var>, <a class="macro" href="#55" title="ISD::UMUL_LOHI &amp; 255, unsigned(ISD::UMUL_LOHI) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::UMUL_LOHI" title='llvm::ISD::UMUL_LOHI' data-ref="llvm::ISD::UMUL_LOHI" data-ref-filename="llvm..ISD..UMUL_LOHI">UMUL_LOHI</a>),<i>// -&gt;4184</i></td></tr>
<tr><th id="2257">2257</th><td><i>/*  4147*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2258">2258</th><td><i>/*  4148*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="2259">2259</th><td><i>/*  4149*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>20</var>, <i>/*-&gt;4171*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2260">2260</th><td><i>/*  4151*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2261">2261</th><td><i>/*  4152*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2262">2262</th><td><i>/*  4155*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2263">2263</th><td><i>/*  4157*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2264">2264</th><td><i>/*  4158*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2265">2265</th><td><i>/*  4160*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2266">2266</th><td><i>/*  4162*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="SP::UMULri &amp; 255, unsigned(SP::UMULri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::UMULri" title='llvm::SP::UMULri' data-ref="llvm::SP::UMULri" data-ref-filename="llvm..SP..UMULri">UMULri</a>), <var>0</var>,</td></tr>
<tr><th id="2267">2267</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2268">2268</th><td>             <i>// Src: (umullohi:{ *:[i32] }:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="2269">2269</th><td><i>             // Dst: (UMULri:{ *:[i32] }:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$simm13)</i></td></tr>
<tr><th id="2270">2270</th><td><i>/*  4171*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;4183*/</i></td></tr>
<tr><th id="2271">2271</th><td><i>/*  4172*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2272">2272</th><td><i>/*  4174*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="SP::UMULrr &amp; 255, unsigned(SP::UMULrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::UMULrr" title='llvm::SP::UMULrr' data-ref="llvm::SP::UMULrr" data-ref-filename="llvm..SP..UMULrr">UMULrr</a>), <var>0</var>,</td></tr>
<tr><th id="2273">2273</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2274">2274</th><td>             <i>// Src: (umullohi:{ *:[i32] }:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2275">2275</th><td><i>             // Dst: (UMULrr:{ *:[i32] }:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2276">2276</th><td><i>/*  4183*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2277">2277</th><td><i>/*  4184*/</i> <i>/*SwitchOpcode*/</i> <var>37</var>, <a class="macro" href="#55" title="ISD::SMUL_LOHI &amp; 255, unsigned(ISD::SMUL_LOHI) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SMUL_LOHI" title='llvm::ISD::SMUL_LOHI' data-ref="llvm::ISD::SMUL_LOHI" data-ref-filename="llvm..ISD..SMUL_LOHI">SMUL_LOHI</a>),<i>// -&gt;4224</i></td></tr>
<tr><th id="2278">2278</th><td><i>/*  4187*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2279">2279</th><td><i>/*  4188*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="2280">2280</th><td><i>/*  4189*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>20</var>, <i>/*-&gt;4211*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2281">2281</th><td><i>/*  4191*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2282">2282</th><td><i>/*  4192*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2283">2283</th><td><i>/*  4195*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2284">2284</th><td><i>/*  4197*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2285">2285</th><td><i>/*  4198*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2286">2286</th><td><i>/*  4200*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2287">2287</th><td><i>/*  4202*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="SP::SMULri &amp; 255, unsigned(SP::SMULri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SMULri" title='llvm::SP::SMULri' data-ref="llvm::SP::SMULri" data-ref-filename="llvm..SP..SMULri">SMULri</a>), <var>0</var>,</td></tr>
<tr><th id="2288">2288</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2289">2289</th><td>             <i>// Src: (smullohi:{ *:[i32] }:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="2290">2290</th><td><i>             // Dst: (SMULri:{ *:[i32] }:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$simm13)</i></td></tr>
<tr><th id="2291">2291</th><td><i>/*  4211*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;4223*/</i></td></tr>
<tr><th id="2292">2292</th><td><i>/*  4212*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2293">2293</th><td><i>/*  4214*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="SP::SMULrr &amp; 255, unsigned(SP::SMULrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SMULrr" title='llvm::SP::SMULrr' data-ref="llvm::SP::SMULrr" data-ref-filename="llvm..SP..SMULrr">SMULrr</a>), <var>0</var>,</td></tr>
<tr><th id="2294">2294</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2295">2295</th><td>             <i>// Src: (smullohi:{ *:[i32] }:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2296">2296</th><td><i>             // Dst: (SMULrr:{ *:[i32] }:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2297">2297</th><td><i>/*  4223*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2298">2298</th><td><i>/*  4224*/</i> <i>/*SwitchOpcode*/</i> <var>19</var>, <a class="macro" href="#55" title="SPISD::RET_FLAG &amp; 255, unsigned(SPISD::RET_FLAG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::RET_FLAG" title='llvm::SPISD::RET_FLAG' data-ref="llvm::SPISD::RET_FLAG" data-ref-filename="llvm..SPISD..RET_FLAG">RET_FLAG</a>),<i>// -&gt;4246</i></td></tr>
<tr><th id="2299">2299</th><td><i>/*  4227*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'retflag' chained node</i></td></tr>
<tr><th id="2300">2300</th><td><i>/*  4228*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="2301">2301</th><td><i>/*  4229*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $val</i></td></tr>
<tr><th id="2302">2302</th><td><i>/*  4230*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2303">2303</th><td><i>/*  4231*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2304">2304</th><td><i>/*  4234*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2305">2305</th><td><i>/*  4236*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2306">2306</th><td><i>/*  4237*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2307">2307</th><td><i>/*  4238*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2308">2308</th><td><i>/*  4240*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::RETL &amp; 255, unsigned(SP::RETL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::RETL" title='llvm::SP::RETL' data-ref="llvm::SP::RETL" data-ref-filename="llvm..SP..RETL">RETL</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic1" title='llvm::SelectionDAGISel::OPFL_Variadic1' data-ref="llvm::SelectionDAGISel::OPFL_Variadic1" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic1">OPFL_Variadic1</a>,</td></tr>
<tr><th id="2309">2309</th><td>                <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="2310">2310</th><td>            <i>// Src: (retflag (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$val) - Complexity = 7</i></td></tr>
<tr><th id="2311">2311</th><td><i>            // Dst: (RETL (imm:{ *:[i32] }):$val)</i></td></tr>
<tr><th id="2312">2312</th><td><i>/*  4246*/</i> <i>/*SwitchOpcode*/</i> <var>39</var>, <a class="macro" href="#55" title="ISD::MUL &amp; 255, unsigned(ISD::MUL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MUL" title='llvm::ISD::MUL' data-ref="llvm::ISD::MUL" data-ref-filename="llvm..ISD..MUL">MUL</a>),<i>// -&gt;4288</i></td></tr>
<tr><th id="2313">2313</th><td><i>/*  4249*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2314">2314</th><td><i>/*  4250*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="2315">2315</th><td><i>/*  4251*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>21</var>, <i>/*-&gt;4274*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2316">2316</th><td><i>/*  4253*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2317">2317</th><td><i>/*  4254*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2318">2318</th><td><i>/*  4257*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2319">2319</th><td><i>/*  4259*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2320">2320</th><td><i>/*  4260*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2321">2321</th><td><i>/*  4262*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2322">2322</th><td><i>/*  4264*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2323">2323</th><td><i>/*  4266*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MULXri &amp; 255, unsigned(SP::MULXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MULXri" title='llvm::SP::MULXri' data-ref="llvm::SP::MULXri" data-ref-filename="llvm..SP..MULXri">MULXri</a>), <var>0</var>,</td></tr>
<tr><th id="2324">2324</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2325">2325</th><td>             <i>// Src: (mul:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="2326">2326</th><td><i>             // Dst: (MULXri:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] }):$simm13)</i></td></tr>
<tr><th id="2327">2327</th><td><i>/*  4274*/</i>  <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;4287*/</i></td></tr>
<tr><th id="2328">2328</th><td><i>/*  4275*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2329">2329</th><td><i>/*  4277*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2330">2330</th><td><i>/*  4279*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::MULXrr &amp; 255, unsigned(SP::MULXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::MULXrr" title='llvm::SP::MULXrr' data-ref="llvm::SP::MULXrr" data-ref-filename="llvm..SP..MULXrr">MULXrr</a>), <var>0</var>,</td></tr>
<tr><th id="2331">2331</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2332">2332</th><td>             <i>// Src: (mul:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2333">2333</th><td><i>             // Dst: (MULXrr:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2)</i></td></tr>
<tr><th id="2334">2334</th><td><i>/*  4287*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2335">2335</th><td><i>/*  4288*/</i> <i>/*SwitchOpcode*/</i> <var>39</var>, <a class="macro" href="#55" title="ISD::SDIV &amp; 255, unsigned(ISD::SDIV) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SDIV" title='llvm::ISD::SDIV' data-ref="llvm::ISD::SDIV" data-ref-filename="llvm..ISD..SDIV">SDIV</a>),<i>// -&gt;4330</i></td></tr>
<tr><th id="2336">2336</th><td><i>/*  4291*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2337">2337</th><td><i>/*  4292*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="2338">2338</th><td><i>/*  4293*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>21</var>, <i>/*-&gt;4316*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2339">2339</th><td><i>/*  4295*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2340">2340</th><td><i>/*  4296*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2341">2341</th><td><i>/*  4299*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2342">2342</th><td><i>/*  4301*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2343">2343</th><td><i>/*  4302*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2344">2344</th><td><i>/*  4304*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2345">2345</th><td><i>/*  4306*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2346">2346</th><td><i>/*  4308*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SDIVXri &amp; 255, unsigned(SP::SDIVXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SDIVXri" title='llvm::SP::SDIVXri' data-ref="llvm::SP::SDIVXri" data-ref-filename="llvm..SP..SDIVXri">SDIVXri</a>), <var>0</var>,</td></tr>
<tr><th id="2347">2347</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2348">2348</th><td>             <i>// Src: (sdiv:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="2349">2349</th><td><i>             // Dst: (SDIVXri:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] }):$simm13)</i></td></tr>
<tr><th id="2350">2350</th><td><i>/*  4316*/</i>  <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;4329*/</i></td></tr>
<tr><th id="2351">2351</th><td><i>/*  4317*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2352">2352</th><td><i>/*  4319*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2353">2353</th><td><i>/*  4321*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SDIVXrr &amp; 255, unsigned(SP::SDIVXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SDIVXrr" title='llvm::SP::SDIVXrr' data-ref="llvm::SP::SDIVXrr" data-ref-filename="llvm..SP..SDIVXrr">SDIVXrr</a>), <var>0</var>,</td></tr>
<tr><th id="2354">2354</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2355">2355</th><td>             <i>// Src: (sdiv:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2356">2356</th><td><i>             // Dst: (SDIVXrr:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2)</i></td></tr>
<tr><th id="2357">2357</th><td><i>/*  4329*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2358">2358</th><td><i>/*  4330*/</i> <i>/*SwitchOpcode*/</i> <var>39</var>, <a class="macro" href="#55" title="ISD::UDIV &amp; 255, unsigned(ISD::UDIV) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::UDIV" title='llvm::ISD::UDIV' data-ref="llvm::ISD::UDIV" data-ref-filename="llvm..ISD..UDIV">UDIV</a>),<i>// -&gt;4372</i></td></tr>
<tr><th id="2359">2359</th><td><i>/*  4333*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2360">2360</th><td><i>/*  4334*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $simm13</i></td></tr>
<tr><th id="2361">2361</th><td><i>/*  4335*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>21</var>, <i>/*-&gt;4358*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2362">2362</th><td><i>/*  4337*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2363">2363</th><td><i>/*  4338*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2364">2364</th><td><i>/*  4341*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2365">2365</th><td><i>/*  4343*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2366">2366</th><td><i>/*  4344*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2367">2367</th><td><i>/*  4346*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2368">2368</th><td><i>/*  4348*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2369">2369</th><td><i>/*  4350*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::UDIVXri &amp; 255, unsigned(SP::UDIVXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::UDIVXri" title='llvm::SP::UDIVXri' data-ref="llvm::SP::UDIVXri" data-ref-filename="llvm..SP..UDIVXri">UDIVXri</a>), <var>0</var>,</td></tr>
<tr><th id="2370">2370</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2371">2371</th><td>             <i>// Src: (udiv:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$simm13) - Complexity = 7</i></td></tr>
<tr><th id="2372">2372</th><td><i>             // Dst: (UDIVXri:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i64] }):$simm13)</i></td></tr>
<tr><th id="2373">2373</th><td><i>/*  4358*/</i>  <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;4371*/</i></td></tr>
<tr><th id="2374">2374</th><td><i>/*  4359*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2375">2375</th><td><i>/*  4361*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2376">2376</th><td><i>/*  4363*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::UDIVXrr &amp; 255, unsigned(SP::UDIVXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::UDIVXrr" title='llvm::SP::UDIVXrr' data-ref="llvm::SP::UDIVXrr" data-ref-filename="llvm..SP..UDIVXrr">UDIVXrr</a>), <var>0</var>,</td></tr>
<tr><th id="2377">2377</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2378">2378</th><td>             <i>// Src: (udiv:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2379">2379</th><td><i>             // Dst: (UDIVXrr:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2)</i></td></tr>
<tr><th id="2380">2380</th><td><i>/*  4371*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2381">2381</th><td><i>/*  4372*/</i> <i>/*SwitchOpcode*/</i> <var>67</var>, <a class="macro" href="#55" title="ISD::SHL &amp; 255, unsigned(ISD::SHL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SHL" title='llvm::ISD::SHL' data-ref="llvm::ISD::SHL" data-ref-filename="llvm..ISD..SHL">SHL</a>),<i>// -&gt;4442</i></td></tr>
<tr><th id="2382">2382</th><td><i>/*  4375*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2383">2383</th><td><i>/*  4376*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $shcnt</i></td></tr>
<tr><th id="2384">2384</th><td><i>/*  4377*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>35</var>, <i>/*-&gt;4414*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2385">2385</th><td><i>/*  4379*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2386">2386</th><td><i>/*  4380*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2387">2387</th><td><i>/*  4383*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2388">2388</th><td><i>/*  4385*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2389">2389</th><td><i>/*  4386*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;4399</i></td></tr>
<tr><th id="2390">2390</th><td><i>/*  4389*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2391">2391</th><td><i>/*  4391*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SLLri &amp; 255, unsigned(SP::SLLri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SLLri" title='llvm::SP::SLLri' data-ref="llvm::SP::SLLri" data-ref-filename="llvm..SP..SLLri">SLLri</a>), <var>0</var>,</td></tr>
<tr><th id="2392">2392</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2393">2393</th><td>              <i>// Src: (shl:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$shcnt) - Complexity = 6</i></td></tr>
<tr><th id="2394">2394</th><td><i>              // Dst: (SLLri:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$shcnt)</i></td></tr>
<tr><th id="2395">2395</th><td><i>/*  4399*/</i>   <i>/*SwitchType*/</i> <var>12</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;4413</i></td></tr>
<tr><th id="2396">2396</th><td><i>/*  4401*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2397">2397</th><td><i>/*  4403*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2398">2398</th><td><i>/*  4405*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SLLXri &amp; 255, unsigned(SP::SLLXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SLLXri" title='llvm::SP::SLLXri' data-ref="llvm::SP::SLLXri" data-ref-filename="llvm..SP..SLLXri">SLLXri</a>), <var>0</var>,</td></tr>
<tr><th id="2399">2399</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2400">2400</th><td>              <i>// Src: (shl:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i32] }):$shcnt) - Complexity = 6</i></td></tr>
<tr><th id="2401">2401</th><td><i>              // Dst: (SLLXri:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i32] }):$shcnt)</i></td></tr>
<tr><th id="2402">2402</th><td><i>/*  4413*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="2403">2403</th><td><i>/*  4414*/</i>  <i>/*Scope*/</i> <var>26</var>, <i>/*-&gt;4441*/</i></td></tr>
<tr><th id="2404">2404</th><td><i>/*  4415*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2405">2405</th><td><i>/*  4417*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;4428</i></td></tr>
<tr><th id="2406">2406</th><td><i>/*  4420*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SLLrr &amp; 255, unsigned(SP::SLLrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SLLrr" title='llvm::SP::SLLrr' data-ref="llvm::SP::SLLrr" data-ref-filename="llvm..SP..SLLrr">SLLrr</a>), <var>0</var>,</td></tr>
<tr><th id="2407">2407</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2408">2408</th><td>              <i>// Src: (shl:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2409">2409</th><td><i>              // Dst: (SLLrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2410">2410</th><td><i>/*  4428*/</i>   <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;4440</i></td></tr>
<tr><th id="2411">2411</th><td><i>/*  4430*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2412">2412</th><td><i>/*  4432*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SLLXrr &amp; 255, unsigned(SP::SLLXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SLLXrr" title='llvm::SP::SLLXrr' data-ref="llvm::SP::SLLXrr" data-ref-filename="llvm..SP..SLLXrr">SLLXrr</a>), <var>0</var>,</td></tr>
<tr><th id="2413">2413</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2414">2414</th><td>              <i>// Src: (shl:{ *:[i64] } i64:{ *:[i64] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2415">2415</th><td><i>              // Dst: (SLLXrr:{ *:[i64] } i64:{ *:[i64] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2416">2416</th><td><i>/*  4440*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="2417">2417</th><td><i>/*  4441*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2418">2418</th><td><i>/*  4442*/</i> <i>/*SwitchOpcode*/</i> <var>67</var>, <a class="macro" href="#55" title="ISD::SRL &amp; 255, unsigned(ISD::SRL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SRL" title='llvm::ISD::SRL' data-ref="llvm::ISD::SRL" data-ref-filename="llvm..ISD..SRL">SRL</a>),<i>// -&gt;4512</i></td></tr>
<tr><th id="2419">2419</th><td><i>/*  4445*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2420">2420</th><td><i>/*  4446*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $shcnt</i></td></tr>
<tr><th id="2421">2421</th><td><i>/*  4447*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>35</var>, <i>/*-&gt;4484*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2422">2422</th><td><i>/*  4449*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2423">2423</th><td><i>/*  4450*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2424">2424</th><td><i>/*  4453*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2425">2425</th><td><i>/*  4455*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2426">2426</th><td><i>/*  4456*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;4469</i></td></tr>
<tr><th id="2427">2427</th><td><i>/*  4459*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2428">2428</th><td><i>/*  4461*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SRLri &amp; 255, unsigned(SP::SRLri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SRLri" title='llvm::SP::SRLri' data-ref="llvm::SP::SRLri" data-ref-filename="llvm..SP..SRLri">SRLri</a>), <var>0</var>,</td></tr>
<tr><th id="2429">2429</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2430">2430</th><td>              <i>// Src: (srl:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$shcnt) - Complexity = 6</i></td></tr>
<tr><th id="2431">2431</th><td><i>              // Dst: (SRLri:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$shcnt)</i></td></tr>
<tr><th id="2432">2432</th><td><i>/*  4469*/</i>   <i>/*SwitchType*/</i> <var>12</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;4483</i></td></tr>
<tr><th id="2433">2433</th><td><i>/*  4471*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2434">2434</th><td><i>/*  4473*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2435">2435</th><td><i>/*  4475*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SRLXri &amp; 255, unsigned(SP::SRLXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SRLXri" title='llvm::SP::SRLXri' data-ref="llvm::SP::SRLXri" data-ref-filename="llvm..SP..SRLXri">SRLXri</a>), <var>0</var>,</td></tr>
<tr><th id="2436">2436</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2437">2437</th><td>              <i>// Src: (srl:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i32] }):$shcnt) - Complexity = 6</i></td></tr>
<tr><th id="2438">2438</th><td><i>              // Dst: (SRLXri:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i32] }):$shcnt)</i></td></tr>
<tr><th id="2439">2439</th><td><i>/*  4483*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="2440">2440</th><td><i>/*  4484*/</i>  <i>/*Scope*/</i> <var>26</var>, <i>/*-&gt;4511*/</i></td></tr>
<tr><th id="2441">2441</th><td><i>/*  4485*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2442">2442</th><td><i>/*  4487*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;4498</i></td></tr>
<tr><th id="2443">2443</th><td><i>/*  4490*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SRLrr &amp; 255, unsigned(SP::SRLrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SRLrr" title='llvm::SP::SRLrr' data-ref="llvm::SP::SRLrr" data-ref-filename="llvm..SP..SRLrr">SRLrr</a>), <var>0</var>,</td></tr>
<tr><th id="2444">2444</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2445">2445</th><td>              <i>// Src: (srl:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2446">2446</th><td><i>              // Dst: (SRLrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2447">2447</th><td><i>/*  4498*/</i>   <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;4510</i></td></tr>
<tr><th id="2448">2448</th><td><i>/*  4500*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2449">2449</th><td><i>/*  4502*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SRLXrr &amp; 255, unsigned(SP::SRLXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SRLXrr" title='llvm::SP::SRLXrr' data-ref="llvm::SP::SRLXrr" data-ref-filename="llvm..SP..SRLXrr">SRLXrr</a>), <var>0</var>,</td></tr>
<tr><th id="2450">2450</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2451">2451</th><td>              <i>// Src: (srl:{ *:[i64] } i64:{ *:[i64] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2452">2452</th><td><i>              // Dst: (SRLXrr:{ *:[i64] } i64:{ *:[i64] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2453">2453</th><td><i>/*  4510*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="2454">2454</th><td><i>/*  4511*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2455">2455</th><td><i>/*  4512*/</i> <i>/*SwitchOpcode*/</i> <var>67</var>, <a class="macro" href="#55" title="ISD::SRA &amp; 255, unsigned(ISD::SRA) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SRA" title='llvm::ISD::SRA' data-ref="llvm::ISD::SRA" data-ref-filename="llvm..ISD..SRA">SRA</a>),<i>// -&gt;4582</i></td></tr>
<tr><th id="2456">2456</th><td><i>/*  4515*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2457">2457</th><td><i>/*  4516*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $shcnt</i></td></tr>
<tr><th id="2458">2458</th><td><i>/*  4517*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>35</var>, <i>/*-&gt;4554*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2459">2459</th><td><i>/*  4519*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2460">2460</th><td><i>/*  4520*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2461">2461</th><td><i>/*  4523*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2462">2462</th><td><i>/*  4525*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2463">2463</th><td><i>/*  4526*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;4539</i></td></tr>
<tr><th id="2464">2464</th><td><i>/*  4529*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2465">2465</th><td><i>/*  4531*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SRAri &amp; 255, unsigned(SP::SRAri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SRAri" title='llvm::SP::SRAri' data-ref="llvm::SP::SRAri" data-ref-filename="llvm..SP..SRAri">SRAri</a>), <var>0</var>,</td></tr>
<tr><th id="2466">2466</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2467">2467</th><td>              <i>// Src: (sra:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$shcnt) - Complexity = 6</i></td></tr>
<tr><th id="2468">2468</th><td><i>              // Dst: (SRAri:{ *:[i32] } i32:{ *:[i32] }:$rs1, (imm:{ *:[i32] }):$shcnt)</i></td></tr>
<tr><th id="2469">2469</th><td><i>/*  4539*/</i>   <i>/*SwitchType*/</i> <var>12</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;4553</i></td></tr>
<tr><th id="2470">2470</th><td><i>/*  4541*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2471">2471</th><td><i>/*  4543*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="2472">2472</th><td><i>/*  4545*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SRAXri &amp; 255, unsigned(SP::SRAXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SRAXri" title='llvm::SP::SRAXri' data-ref="llvm::SP::SRAXri" data-ref-filename="llvm..SP..SRAXri">SRAXri</a>), <var>0</var>,</td></tr>
<tr><th id="2473">2473</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="2474">2474</th><td>              <i>// Src: (sra:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i32] }):$shcnt) - Complexity = 6</i></td></tr>
<tr><th id="2475">2475</th><td><i>              // Dst: (SRAXri:{ *:[i64] } i64:{ *:[i64] }:$rs1, (imm:{ *:[i32] }):$shcnt)</i></td></tr>
<tr><th id="2476">2476</th><td><i>/*  4553*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="2477">2477</th><td><i>/*  4554*/</i>  <i>/*Scope*/</i> <var>26</var>, <i>/*-&gt;4581*/</i></td></tr>
<tr><th id="2478">2478</th><td><i>/*  4555*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2479">2479</th><td><i>/*  4557*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;4568</i></td></tr>
<tr><th id="2480">2480</th><td><i>/*  4560*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SRArr &amp; 255, unsigned(SP::SRArr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SRArr" title='llvm::SP::SRArr' data-ref="llvm::SP::SRArr" data-ref-filename="llvm..SP..SRArr">SRArr</a>), <var>0</var>,</td></tr>
<tr><th id="2481">2481</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2482">2482</th><td>              <i>// Src: (sra:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2483">2483</th><td><i>              // Dst: (SRArr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2484">2484</th><td><i>/*  4568*/</i>   <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;4580</i></td></tr>
<tr><th id="2485">2485</th><td><i>/*  4570*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2486">2486</th><td><i>/*  4572*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SRAXrr &amp; 255, unsigned(SP::SRAXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SRAXrr" title='llvm::SP::SRAXrr' data-ref="llvm::SP::SRAXrr" data-ref-filename="llvm..SP..SRAXrr">SRAXrr</a>), <var>0</var>,</td></tr>
<tr><th id="2487">2487</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2488">2488</th><td>              <i>// Src: (sra:{ *:[i64] } i64:{ *:[i64] }:$rs1, i32:{ *:[i32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2489">2489</th><td><i>              // Dst: (SRAXrr:{ *:[i64] } i64:{ *:[i64] }:$rs1, i32:{ *:[i32] }:$rs2)</i></td></tr>
<tr><th id="2490">2490</th><td><i>/*  4580*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="2491">2491</th><td><i>/*  4581*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2492">2492</th><td><i>/*  4582*/</i> <i>/*SwitchOpcode*/</i> <var>24</var>, <a class="macro" href="#55" title="SPISD::BRICC &amp; 255, unsigned(SPISD::BRICC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::BRICC" title='llvm::SPISD::BRICC' data-ref="llvm::SPISD::BRICC" data-ref-filename="llvm..SPISD..BRICC">BRICC</a>),<i>// -&gt;4609</i></td></tr>
<tr><th id="2493">2493</th><td><i>/*  4585*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'SPbricc' chained node</i></td></tr>
<tr><th id="2494">2494</th><td><i>/*  4586*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="2495">2495</th><td><i>/*  4587*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $imm22</i></td></tr>
<tr><th id="2496">2496</th><td><i>/*  4588*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2497">2497</th><td><i>/*  4589*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="2498">2498</th><td><i>/*  4592*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2499">2499</th><td><i>/*  4593*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $cond</i></td></tr>
<tr><th id="2500">2500</th><td><i>/*  4594*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="2501">2501</th><td><i>/*  4595*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2502">2502</th><td><i>/*  4598*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2503">2503</th><td><i>/*  4599*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2504">2504</th><td><i>/*  4600*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="2505">2505</th><td><i>/*  4602*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::BCOND &amp; 255, unsigned(SP::BCOND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::BCOND" title='llvm::SP::BCOND' data-ref="llvm::SP::BCOND" data-ref-filename="llvm..SP..BCOND">BCOND</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="2506">2506</th><td>                <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="2507">2507</th><td>            <i>// Src: (SPbricc (bb:{ *:[Other] }):$imm22, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="2508">2508</th><td><i>            // Dst: (BCOND (bb:{ *:[Other] }):$imm22, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="2509">2509</th><td><i>/*  4609*/</i> <i>/*SwitchOpcode*/</i> <var>35</var>, <a class="macro" href="#55" title="SPISD::BRFCC &amp; 255, unsigned(SPISD::BRFCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::BRFCC" title='llvm::SPISD::BRFCC' data-ref="llvm::SPISD::BRFCC" data-ref-filename="llvm..SPISD..BRFCC">BRFCC</a>),<i>// -&gt;4647</i></td></tr>
<tr><th id="2510">2510</th><td><i>/*  4612*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'SPbrfcc' chained node</i></td></tr>
<tr><th id="2511">2511</th><td><i>/*  4613*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="2512">2512</th><td><i>/*  4614*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $imm22</i></td></tr>
<tr><th id="2513">2513</th><td><i>/*  4615*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2514">2514</th><td><i>/*  4616*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="2515">2515</th><td><i>/*  4619*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2516">2516</th><td><i>/*  4620*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $cond</i></td></tr>
<tr><th id="2517">2517</th><td><i>/*  4621*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="2518">2518</th><td><i>/*  4622*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2519">2519</th><td><i>/*  4625*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2520">2520</th><td><i>/*  4626*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2521">2521</th><td><i>/*  4627*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="2522">2522</th><td><i>/*  4629*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>7</var>, <i>/*-&gt;4638*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2523">2523</th><td><i>/*  4631*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::FBCOND &amp; 255, unsigned(SP::FBCOND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FBCOND" title='llvm::SP::FBCOND' data-ref="llvm::SP::FBCOND" data-ref-filename="llvm..SP..FBCOND">FBCOND</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="2524">2524</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="2525">2525</th><td>             <i>// Src: (SPbrfcc (bb:{ *:[Other] }):$imm22, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="2526">2526</th><td><i>             // Dst: (FBCOND (bb:{ *:[Other] }):$imm22, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="2527">2527</th><td><i>/*  4638*/</i>  <i>/*Scope*/</i> <var>7</var>, <i>/*-&gt;4646*/</i></td></tr>
<tr><th id="2528">2528</th><td><i>/*  4639*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::CBCOND &amp; 255, unsigned(SP::CBCOND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::CBCOND" title='llvm::SP::CBCOND' data-ref="llvm::SP::CBCOND" data-ref-filename="llvm..SP..CBCOND">CBCOND</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="2529">2529</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="2530">2530</th><td>             <i>// Src: (SPbrfcc (bb:{ *:[Other] }):$imm22, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="2531">2531</th><td><i>             // Dst: (CBCOND (bb:{ *:[Other] }):$imm22, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="2532">2532</th><td><i>/*  4646*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2533">2533</th><td><i>/*  4647*/</i> <i>/*SwitchOpcode*/</i> <var>46</var>, <a class="macro" href="#55" title="SPISD::TLS_ADD &amp; 255, unsigned(SPISD::TLS_ADD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::TLS_ADD" title='llvm::SPISD::TLS_ADD' data-ref="llvm::SPISD::TLS_ADD" data-ref-filename="llvm..SPISD..TLS_ADD">TLS_ADD</a>),<i>// -&gt;4696</i></td></tr>
<tr><th id="2534">2534</th><td><i>/*  4650*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2535">2535</th><td><i>/*  4651*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="2536">2536</th><td><i>/*  4652*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>19</var>, <i>/*-&gt;4673*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2537">2537</th><td><i>/*  4654*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2538">2538</th><td><i>/*  4656*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $sym</i></td></tr>
<tr><th id="2539">2539</th><td><i>/*  4657*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="2540">2540</th><td><i>/*  4658*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),</td></tr>
<tr><th id="2541">2541</th><td><i>/*  4661*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2542">2542</th><td><i>/*  4662*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2543">2543</th><td><i>/*  4664*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::TLS_ADDrr &amp; 255, unsigned(SP::TLS_ADDrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::TLS_ADDrr" title='llvm::SP::TLS_ADDrr' data-ref="llvm::SP::TLS_ADDrr" data-ref-filename="llvm..SP..TLS_ADDrr">TLS_ADDrr</a>), <var>0</var>,</td></tr>
<tr><th id="2544">2544</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="2545">2545</th><td>             <i>// Src: (tlsadd:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2, (tglobaltlsaddr:{ *:[iPTR] }):$sym) - Complexity = 6</i></td></tr>
<tr><th id="2546">2546</th><td><i>             // Dst: (TLS_ADDrr:{ *:[i32] } i32:{ *:[i32] }:$rs1, i32:{ *:[i32] }:$rs2, (tglobaltlsaddr:{ *:[iPTR] }):$sym)</i></td></tr>
<tr><th id="2547">2547</th><td><i>/*  4673*/</i>  <i>/*Scope*/</i> <var>21</var>, <i>/*-&gt;4695*/</i></td></tr>
<tr><th id="2548">2548</th><td><i>/*  4674*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2549">2549</th><td><i>/*  4676*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $sym</i></td></tr>
<tr><th id="2550">2550</th><td><i>/*  4677*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="2551">2551</th><td><i>/*  4678*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),</td></tr>
<tr><th id="2552">2552</th><td><i>/*  4681*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2553">2553</th><td><i>/*  4682*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2554">2554</th><td><i>/*  4684*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2555">2555</th><td><i>/*  4686*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::TLS_ADDXrr &amp; 255, unsigned(SP::TLS_ADDXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::TLS_ADDXrr" title='llvm::SP::TLS_ADDXrr' data-ref="llvm::SP::TLS_ADDXrr" data-ref-filename="llvm..SP..TLS_ADDXrr">TLS_ADDXrr</a>), <var>0</var>,</td></tr>
<tr><th id="2556">2556</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="2557">2557</th><td>             <i>// Src: (tlsadd:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2, (tglobaltlsaddr:{ *:[iPTR] }):$sym) - Complexity = 6</i></td></tr>
<tr><th id="2558">2558</th><td><i>             // Dst: (TLS_ADDXrr:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2, (tglobaltlsaddr:{ *:[iPTR] }):$sym)</i></td></tr>
<tr><th id="2559">2559</th><td><i>/*  4695*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2560">2560</th><td><i>/*  4696*/</i> <i>/*SwitchOpcode*/</i> <var>108</var>, <a class="macro" href="#55" title="SPISD::Hi &amp; 255, unsigned(SPISD::Hi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::Hi" title='llvm::SPISD::Hi' data-ref="llvm::SPISD::Hi" data-ref-filename="llvm..SPISD..Hi">Hi</a>),<i>// -&gt;4807</i></td></tr>
<tr><th id="2561">2561</th><td><i>/*  4699*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $in</i></td></tr>
<tr><th id="2562">2562</th><td><i>/*  4700*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="2563">2563</th><td><i>/*  4701*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*4 cases */</i>, <var>23</var>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),<i>// -&gt;4728</i></td></tr>
<tr><th id="2564">2564</th><td><i>/*  4705*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2565">2565</th><td><i>/*  4706*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>9</var>, <i>/*-&gt;4717*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2566">2566</th><td><i>/*  4708*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2567">2567</th><td><i>/*  4710*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2568">2568</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2569">2569</th><td>              <i>// Src: (SPhi:{ *:[iPTR] } (tglobaladdr:{ *:[iPTR] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2570">2570</th><td><i>              // Dst: (SETHIi:{ *:[iPTR] } (tglobaladdr:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="2571">2571</th><td><i>/*  4717*/</i>   <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;4727*/</i></td></tr>
<tr><th id="2572">2572</th><td><i>/*  4718*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2573">2573</th><td><i>/*  4720*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2574">2574</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2575">2575</th><td>              <i>// Src: (SPhi:{ *:[iPTR] } (tglobaladdr:{ *:[iPTR] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2576">2576</th><td><i>              // Dst: (SETHIi:{ *:[iPTR] } (tglobaladdr:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="2577">2577</th><td><i>/*  4727*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2578">2578</th><td><i>/*  4728*/</i>  <i>/*SwitchOpcode*/</i> <var>23</var>, <a class="macro" href="#55" title="ISD::TargetConstantPool &amp; 255, unsigned(ISD::TargetConstantPool) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstantPool" title='llvm::ISD::TargetConstantPool' data-ref="llvm::ISD::TargetConstantPool" data-ref-filename="llvm..ISD..TargetConstantPool">TargetConstantPool</a>),<i>// -&gt;4754</i></td></tr>
<tr><th id="2579">2579</th><td><i>/*  4731*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2580">2580</th><td><i>/*  4732*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>9</var>, <i>/*-&gt;4743*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2581">2581</th><td><i>/*  4734*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2582">2582</th><td><i>/*  4736*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2583">2583</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2584">2584</th><td>              <i>// Src: (SPhi:{ *:[iPTR] } (tconstpool:{ *:[iPTR] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2585">2585</th><td><i>              // Dst: (SETHIi:{ *:[iPTR] } (tconstpool:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="2586">2586</th><td><i>/*  4743*/</i>   <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;4753*/</i></td></tr>
<tr><th id="2587">2587</th><td><i>/*  4744*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2588">2588</th><td><i>/*  4746*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2589">2589</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2590">2590</th><td>              <i>// Src: (SPhi:{ *:[iPTR] } (tconstpool:{ *:[iPTR] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2591">2591</th><td><i>              // Dst: (SETHIi:{ *:[iPTR] } (tconstpool:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="2592">2592</th><td><i>/*  4753*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2593">2593</th><td><i>/*  4754*/</i>  <i>/*SwitchOpcode*/</i> <var>23</var>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),<i>// -&gt;4780</i></td></tr>
<tr><th id="2594">2594</th><td><i>/*  4757*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2595">2595</th><td><i>/*  4758*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>9</var>, <i>/*-&gt;4769*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2596">2596</th><td><i>/*  4760*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2597">2597</th><td><i>/*  4762*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2598">2598</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2599">2599</th><td>              <i>// Src: (SPhi:{ *:[iPTR] } (tglobaltlsaddr:{ *:[iPTR] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2600">2600</th><td><i>              // Dst: (SETHIi:{ *:[iPTR] } (tglobaltlsaddr:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="2601">2601</th><td><i>/*  4769*/</i>   <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;4779*/</i></td></tr>
<tr><th id="2602">2602</th><td><i>/*  4770*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2603">2603</th><td><i>/*  4772*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2604">2604</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2605">2605</th><td>              <i>// Src: (SPhi:{ *:[iPTR] } (tglobaltlsaddr:{ *:[iPTR] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2606">2606</th><td><i>              // Dst: (SETHIi:{ *:[iPTR] } (tglobaltlsaddr:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="2607">2607</th><td><i>/*  4779*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2608">2608</th><td><i>/*  4780*/</i>  <i>/*SwitchOpcode*/</i> <var>23</var>, <a class="macro" href="#55" title="ISD::TargetBlockAddress &amp; 255, unsigned(ISD::TargetBlockAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetBlockAddress" title='llvm::ISD::TargetBlockAddress' data-ref="llvm::ISD::TargetBlockAddress" data-ref-filename="llvm..ISD..TargetBlockAddress">TargetBlockAddress</a>),<i>// -&gt;4806</i></td></tr>
<tr><th id="2609">2609</th><td><i>/*  4783*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2610">2610</th><td><i>/*  4784*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>9</var>, <i>/*-&gt;4795*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2611">2611</th><td><i>/*  4786*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2612">2612</th><td><i>/*  4788*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2613">2613</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2614">2614</th><td>              <i>// Src: (SPhi:{ *:[iPTR] } (tblockaddress:{ *:[iPTR] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2615">2615</th><td><i>              // Dst: (SETHIi:{ *:[iPTR] } (tblockaddress:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="2616">2616</th><td><i>/*  4795*/</i>   <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;4805*/</i></td></tr>
<tr><th id="2617">2617</th><td><i>/*  4796*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2618">2618</th><td><i>/*  4798*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2619">2619</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2620">2620</th><td>              <i>// Src: (SPhi:{ *:[iPTR] } (tblockaddress:{ *:[iPTR] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2621">2621</th><td><i>              // Dst: (SETHIi:{ *:[iPTR] } (tblockaddress:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="2622">2622</th><td><i>/*  4805*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2623">2623</th><td><i>/*  4806*/</i>  <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="2624">2624</th><td><i>/*  4807*/</i> <i>/*SwitchOpcode*/</i> <var>20</var>|<var>128</var>,<var>1</var><i>/*148*/</i>, <a class="macro" href="#55" title="SPISD::Lo &amp; 255, unsigned(SPISD::Lo) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::Lo" title='llvm::SPISD::Lo' data-ref="llvm::SPISD::Lo" data-ref-filename="llvm..SPISD..Lo">Lo</a>),<i>// -&gt;4959</i></td></tr>
<tr><th id="2625">2625</th><td><i>/*  4811*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $in</i></td></tr>
<tr><th id="2626">2626</th><td><i>/*  4812*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="2627">2627</th><td><i>/*  4813*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*4 cases */</i>, <var>33</var>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),<i>// -&gt;4850</i></td></tr>
<tr><th id="2628">2628</th><td><i>/*  4817*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2629">2629</th><td><i>/*  4818*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;4833*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2630">2630</th><td><i>/*  4820*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2631">2631</th><td><i>/*  4822*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="2632">2632</th><td><i>/*  4825*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORri &amp; 255, unsigned(SP::ORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORri" title='llvm::SP::ORri' data-ref="llvm::SP::ORri" data-ref-filename="llvm..SP..ORri">ORri</a>), <var>0</var>,</td></tr>
<tr><th id="2633">2633</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="2634">2634</th><td>              <i>// Src: (SPlo:{ *:[iPTR] } (tglobaladdr:{ *:[iPTR] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2635">2635</th><td><i>              // Dst: (ORri:{ *:[iPTR] } G0:{ *:[i32] }, (tglobaladdr:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="2636">2636</th><td><i>/*  4833*/</i>   <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;4849*/</i></td></tr>
<tr><th id="2637">2637</th><td><i>/*  4834*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2638">2638</th><td><i>/*  4836*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2639">2639</th><td><i>/*  4838*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="2640">2640</th><td><i>/*  4841*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORXri &amp; 255, unsigned(SP::ORXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORXri" title='llvm::SP::ORXri' data-ref="llvm::SP::ORXri" data-ref-filename="llvm..SP..ORXri">ORXri</a>), <var>0</var>,</td></tr>
<tr><th id="2641">2641</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="2642">2642</th><td>              <i>// Src: (SPlo:{ *:[i64] } (tglobaladdr:{ *:[i64] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2643">2643</th><td><i>              // Dst: (ORXri:{ *:[i64] } G0:{ *:[i64] }, (tglobaladdr:{ *:[i64] }):$in)</i></td></tr>
<tr><th id="2644">2644</th><td><i>/*  4849*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2645">2645</th><td><i>/*  4850*/</i>  <i>/*SwitchOpcode*/</i> <var>33</var>, <a class="macro" href="#55" title="ISD::TargetConstantPool &amp; 255, unsigned(ISD::TargetConstantPool) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstantPool" title='llvm::ISD::TargetConstantPool' data-ref="llvm::ISD::TargetConstantPool" data-ref-filename="llvm..ISD..TargetConstantPool">TargetConstantPool</a>),<i>// -&gt;4886</i></td></tr>
<tr><th id="2646">2646</th><td><i>/*  4853*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2647">2647</th><td><i>/*  4854*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;4869*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2648">2648</th><td><i>/*  4856*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2649">2649</th><td><i>/*  4858*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="2650">2650</th><td><i>/*  4861*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORri &amp; 255, unsigned(SP::ORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORri" title='llvm::SP::ORri' data-ref="llvm::SP::ORri" data-ref-filename="llvm..SP..ORri">ORri</a>), <var>0</var>,</td></tr>
<tr><th id="2651">2651</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="2652">2652</th><td>              <i>// Src: (SPlo:{ *:[iPTR] } (tconstpool:{ *:[iPTR] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2653">2653</th><td><i>              // Dst: (ORri:{ *:[iPTR] } G0:{ *:[i32] }, (tconstpool:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="2654">2654</th><td><i>/*  4869*/</i>   <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;4885*/</i></td></tr>
<tr><th id="2655">2655</th><td><i>/*  4870*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2656">2656</th><td><i>/*  4872*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2657">2657</th><td><i>/*  4874*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="2658">2658</th><td><i>/*  4877*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORXri &amp; 255, unsigned(SP::ORXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORXri" title='llvm::SP::ORXri' data-ref="llvm::SP::ORXri" data-ref-filename="llvm..SP..ORXri">ORXri</a>), <var>0</var>,</td></tr>
<tr><th id="2659">2659</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="2660">2660</th><td>              <i>// Src: (SPlo:{ *:[i64] } (tconstpool:{ *:[i64] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2661">2661</th><td><i>              // Dst: (ORXri:{ *:[i64] } G0:{ *:[i64] }, (tconstpool:{ *:[i64] }):$in)</i></td></tr>
<tr><th id="2662">2662</th><td><i>/*  4885*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2663">2663</th><td><i>/*  4886*/</i>  <i>/*SwitchOpcode*/</i> <var>33</var>, <a class="macro" href="#55" title="ISD::TargetGlobalTLSAddress &amp; 255, unsigned(ISD::TargetGlobalTLSAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalTLSAddress" title='llvm::ISD::TargetGlobalTLSAddress' data-ref="llvm::ISD::TargetGlobalTLSAddress" data-ref-filename="llvm..ISD..TargetGlobalTLSAddress">TargetGlobalTLSAddress</a>),<i>// -&gt;4922</i></td></tr>
<tr><th id="2664">2664</th><td><i>/*  4889*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2665">2665</th><td><i>/*  4890*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;4905*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2666">2666</th><td><i>/*  4892*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2667">2667</th><td><i>/*  4894*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="2668">2668</th><td><i>/*  4897*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORri &amp; 255, unsigned(SP::ORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORri" title='llvm::SP::ORri' data-ref="llvm::SP::ORri" data-ref-filename="llvm..SP..ORri">ORri</a>), <var>0</var>,</td></tr>
<tr><th id="2669">2669</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="2670">2670</th><td>              <i>// Src: (SPlo:{ *:[iPTR] } (tglobaltlsaddr:{ *:[iPTR] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2671">2671</th><td><i>              // Dst: (ORri:{ *:[iPTR] } G0:{ *:[i32] }, (tglobaltlsaddr:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="2672">2672</th><td><i>/*  4905*/</i>   <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;4921*/</i></td></tr>
<tr><th id="2673">2673</th><td><i>/*  4906*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2674">2674</th><td><i>/*  4908*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2675">2675</th><td><i>/*  4910*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="2676">2676</th><td><i>/*  4913*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORXri &amp; 255, unsigned(SP::ORXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORXri" title='llvm::SP::ORXri' data-ref="llvm::SP::ORXri" data-ref-filename="llvm..SP..ORXri">ORXri</a>), <var>0</var>,</td></tr>
<tr><th id="2677">2677</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="2678">2678</th><td>              <i>// Src: (SPlo:{ *:[i64] } (tglobaltlsaddr:{ *:[i64] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2679">2679</th><td><i>              // Dst: (ORXri:{ *:[i64] } G0:{ *:[i64] }, (tglobaltlsaddr:{ *:[i64] }):$in)</i></td></tr>
<tr><th id="2680">2680</th><td><i>/*  4921*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2681">2681</th><td><i>/*  4922*/</i>  <i>/*SwitchOpcode*/</i> <var>33</var>, <a class="macro" href="#55" title="ISD::TargetBlockAddress &amp; 255, unsigned(ISD::TargetBlockAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetBlockAddress" title='llvm::ISD::TargetBlockAddress' data-ref="llvm::ISD::TargetBlockAddress" data-ref-filename="llvm..ISD..TargetBlockAddress">TargetBlockAddress</a>),<i>// -&gt;4958</i></td></tr>
<tr><th id="2682">2682</th><td><i>/*  4925*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2683">2683</th><td><i>/*  4926*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>13</var>, <i>/*-&gt;4941*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2684">2684</th><td><i>/*  4928*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (!Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2685">2685</th><td><i>/*  4930*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="2686">2686</th><td><i>/*  4933*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORri &amp; 255, unsigned(SP::ORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORri" title='llvm::SP::ORri' data-ref="llvm::SP::ORri" data-ref-filename="llvm..SP..ORri">ORri</a>), <var>0</var>,</td></tr>
<tr><th id="2687">2687</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::iPTR" title='llvm::MVT::iPTR' data-ref="llvm::MVT::iPTR" data-ref-filename="llvm..MVT..iPTR">iPTR</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="2688">2688</th><td>              <i>// Src: (SPlo:{ *:[iPTR] } (tblockaddress:{ *:[iPTR] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2689">2689</th><td><i>              // Dst: (ORri:{ *:[iPTR] } G0:{ *:[i32] }, (tblockaddress:{ *:[i32] }):$in)</i></td></tr>
<tr><th id="2690">2690</th><td><i>/*  4941*/</i>   <i>/*Scope*/</i> <var>15</var>, <i>/*-&gt;4957*/</i></td></tr>
<tr><th id="2691">2691</th><td><i>/*  4942*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2692">2692</th><td><i>/*  4944*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2693">2693</th><td><i>/*  4946*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="2694">2694</th><td><i>/*  4949*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORXri &amp; 255, unsigned(SP::ORXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORXri" title='llvm::SP::ORXri' data-ref="llvm::SP::ORXri" data-ref-filename="llvm..SP..ORXri">ORXri</a>), <var>0</var>,</td></tr>
<tr><th id="2695">2695</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="2696">2696</th><td>              <i>// Src: (SPlo:{ *:[i64] } (tblockaddress:{ *:[i64] }):$in) - Complexity = 6</i></td></tr>
<tr><th id="2697">2697</th><td><i>              // Dst: (ORXri:{ *:[i64] } G0:{ *:[i64] }, (tblockaddress:{ *:[i64] }):$in)</i></td></tr>
<tr><th id="2698">2698</th><td><i>/*  4957*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2699">2699</th><td><i>/*  4958*/</i>  <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="2700">2700</th><td><i>/*  4959*/</i> <i>/*SwitchOpcode*/</i> <var>26</var>, <a class="macro" href="#55" title="SPISD::BRXCC &amp; 255, unsigned(SPISD::BRXCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::BRXCC" title='llvm::SPISD::BRXCC' data-ref="llvm::SPISD::BRXCC" data-ref-filename="llvm..SPISD..BRXCC">BRXCC</a>),<i>// -&gt;4988</i></td></tr>
<tr><th id="2701">2701</th><td><i>/*  4962*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'SPbrxcc' chained node</i></td></tr>
<tr><th id="2702">2702</th><td><i>/*  4963*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="2703">2703</th><td><i>/*  4964*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $imm19</i></td></tr>
<tr><th id="2704">2704</th><td><i>/*  4965*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2705">2705</th><td><i>/*  4966*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="2706">2706</th><td><i>/*  4969*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2707">2707</th><td><i>/*  4970*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $cond</i></td></tr>
<tr><th id="2708">2708</th><td><i>/*  4971*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="2709">2709</th><td><i>/*  4972*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="2710">2710</th><td><i>/*  4975*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2711">2711</th><td><i>/*  4976*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2712">2712</th><td><i>/*  4978*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2713">2713</th><td><i>/*  4979*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="2714">2714</th><td><i>/*  4981*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::BPXCC &amp; 255, unsigned(SP::BPXCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::BPXCC" title='llvm::SP::BPXCC' data-ref="llvm::SP::BPXCC" data-ref-filename="llvm..SP..BPXCC">BPXCC</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="2715">2715</th><td>                <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="2716">2716</th><td>            <i>// Src: (SPbrxcc (bb:{ *:[Other] }):$imm19, (imm:{ *:[i32] }):$cond) - Complexity = 6</i></td></tr>
<tr><th id="2717">2717</th><td><i>            // Dst: (BPXCC (bb:{ *:[Other] }):$imm19, (imm:{ *:[i32] }):$cond)</i></td></tr>
<tr><th id="2718">2718</th><td><i>/*  4988*/</i> <i>/*SwitchOpcode*/</i> <var>6</var>|<var>128</var>,<var>2</var><i>/*262*/</i>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),<i>// -&gt;5254</i></td></tr>
<tr><th id="2719">2719</th><td><i>/*  4992*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>18</var>, <i>/*-&gt;5012*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2720">2720</th><td><i>/*  4994*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckInteger" title='llvm::SelectionDAGISel::OPC_CheckInteger' data-ref="llvm::SelectionDAGISel::OPC_CheckInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckInteger">OPC_CheckInteger</a>, <var>0</var>, </td></tr>
<tr><th id="2721">2721</th><td><i>/*  4996*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2722">2722</th><td><i>/*  4998*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="2723">2723</th><td><i>/*  5001*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="2724">2724</th><td><i>/*  5004*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORrr &amp; 255, unsigned(SP::ORrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORrr" title='llvm::SP::ORrr' data-ref="llvm::SP::ORrr" data-ref-filename="llvm..SP..ORrr">ORrr</a>), <var>0</var>,</td></tr>
<tr><th id="2725">2725</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2726">2726</th><td>             <i>// Src: 0:{ *:[i32] } - Complexity = 5</i></td></tr>
<tr><th id="2727">2727</th><td><i>             // Dst: (ORrr:{ *:[i32] } G0:{ *:[i32] }, G0:{ *:[i32] })</i></td></tr>
<tr><th id="2728">2728</th><td><i>/*  5012*/</i>  <i>/*Scope*/</i> <var>111</var>|<var>128</var>,<var>1</var><i>/*239*/</i>, <i>/*-&gt;5253*/</i></td></tr>
<tr><th id="2729">2729</th><td><i>/*  5014*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = $imm22</i></td></tr>
<tr><th id="2730">2730</th><td><i>/*  5015*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>16</var>, <i>/*-&gt;5033*/</i> <i>// 7 children in Scope</i></td></tr>
<tr><th id="2731">2731</th><td><i>/*  5017*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>16</var>, <i>// Predicate_SETHIimm</i></td></tr>
<tr><th id="2732">2732</th><td><i>/*  5019*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2733">2733</th><td><i>/*  5021*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>0</var>,</td></tr>
<tr><th id="2734">2734</th><td><i>/*  5023*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>2</var>, <var>1</var>, <i>// HI22</i></td></tr>
<tr><th id="2735">2735</th><td><i>/*  5026*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2736">2736</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="2737">2737</th><td>              <i>// Src: (imm:{ *:[i32] })&lt;&lt;P:Predicate_SETHIimm&gt;&gt;&lt;&lt;X:HI22&gt;&gt;:$imm22 - Complexity = 4</i></td></tr>
<tr><th id="2738">2738</th><td><i>              // Dst: (SETHIi:{ *:[i32] } (HI22:{ *:[i32] } (imm:{ *:[i32] }):$imm22))</i></td></tr>
<tr><th id="2739">2739</th><td><i>/*  5033*/</i>   <i>/*Scope*/</i> <var>35</var>, <i>/*-&gt;5069*/</i></td></tr>
<tr><th id="2740">2740</th><td><i>/*  5034*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_simm13</i></td></tr>
<tr><th id="2741">2741</th><td><i>/*  5036*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>13</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;5052</i></td></tr>
<tr><th id="2742">2742</th><td><i>/*  5039*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="2743">2743</th><td><i>/*  5042*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>0</var>,</td></tr>
<tr><th id="2744">2744</th><td><i>/*  5044*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORri &amp; 255, unsigned(SP::ORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORri" title='llvm::SP::ORri' data-ref="llvm::SP::ORri" data-ref-filename="llvm..SP..ORri">ORri</a>), <var>0</var>,</td></tr>
<tr><th id="2745">2745</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="2746">2746</th><td>               <i>// Src: (imm:{ *:[i32] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$val - Complexity = 4</i></td></tr>
<tr><th id="2747">2747</th><td><i>               // Dst: (ORri:{ *:[i32] } G0:{ *:[i32] }, (imm:{ *:[i32] }):$val)</i></td></tr>
<tr><th id="2748">2748</th><td><i>/*  5052*/</i>    <i>/*SwitchType*/</i> <var>14</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;5068</i></td></tr>
<tr><th id="2749">2749</th><td><i>/*  5054*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitRegister" title='llvm::SelectionDAGISel::OPC_EmitRegister' data-ref="llvm::SelectionDAGISel::OPC_EmitRegister" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitRegister">OPC_EmitRegister</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::G0" title='llvm::SP::G0' data-ref="llvm::SP::G0" data-ref-filename="llvm..SP..G0">G0</a>,</td></tr>
<tr><th id="2750">2750</th><td><i>/*  5057*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>1</var>, <var>0</var>, <i>// as_i32imm</i></td></tr>
<tr><th id="2751">2751</th><td><i>/*  5060*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORri &amp; 255, unsigned(SP::ORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORri" title='llvm::SP::ORri' data-ref="llvm::SP::ORri" data-ref-filename="llvm..SP..ORri">ORri</a>), <var>0</var>,</td></tr>
<tr><th id="2752">2752</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="2753">2753</th><td>               <i>// Src: (imm:{ *:[i64] })&lt;&lt;P:Predicate_simm13&gt;&gt;:$val - Complexity = 4</i></td></tr>
<tr><th id="2754">2754</th><td><i>               // Dst: (ORri:{ *:[i64] } G0:{ *:[i64] }, (as_i32imm:{ *:[i32] } ?:{ *:[i64] }:$val))</i></td></tr>
<tr><th id="2755">2755</th><td><i>/*  5068*/</i>    <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="2756">2756</th><td><i>/*  5069*/</i>   <i>/*Scope*/</i> <var>32</var>, <i>/*-&gt;5102*/</i></td></tr>
<tr><th id="2757">2757</th><td><i>/*  5070*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>16</var>, <i>// Predicate_SETHIimm</i></td></tr>
<tr><th id="2758">2758</th><td><i>/*  5072*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2759">2759</th><td><i>/*  5074*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>10</var>, <i>/*-&gt;5086*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2760">2760</th><td><i>/*  5076*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>2</var>, <var>0</var>, <i>// HI22</i></td></tr>
<tr><th id="2761">2761</th><td><i>/*  5079*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2762">2762</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="2763">2763</th><td>               <i>// Src: (imm:{ *:[i64] })&lt;&lt;P:Predicate_SETHIimm&gt;&gt;&lt;&lt;X:HI22&gt;&gt;:$val - Complexity = 4</i></td></tr>
<tr><th id="2764">2764</th><td><i>               // Dst: (SETHIi:{ *:[i64] } (HI22:{ *:[i32] } ?:{ *:[i64] }:$val))</i></td></tr>
<tr><th id="2765">2765</th><td><i>/*  5086*/</i>    <i>/*Scope*/</i> <var>14</var>, <i>/*-&gt;5101*/</i></td></tr>
<tr><th id="2766">2766</th><td><i>/*  5087*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2767">2767</th><td><i>/*  5089*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>0</var>,</td></tr>
<tr><th id="2768">2768</th><td><i>/*  5091*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>2</var>, <var>1</var>, <i>// HI22</i></td></tr>
<tr><th id="2769">2769</th><td><i>/*  5094*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SETHIXi &amp; 255, unsigned(SP::SETHIXi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIXi" title='llvm::SP::SETHIXi' data-ref="llvm::SP::SETHIXi" data-ref-filename="llvm..SP..SETHIXi">SETHIXi</a>), <var>0</var>,</td></tr>
<tr><th id="2770">2770</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="2771">2771</th><td>               <i>// Src: (imm:{ *:[i64] })&lt;&lt;P:Predicate_SETHIimm&gt;&gt;&lt;&lt;X:HI22&gt;&gt;:$imm22 - Complexity = 4</i></td></tr>
<tr><th id="2772">2772</th><td><i>               // Dst: (SETHIXi:{ *:[i64] } (HI22:{ *:[i64] } (imm:{ *:[i64] }):$imm22))</i></td></tr>
<tr><th id="2773">2773</th><td><i>/*  5101*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2774">2774</th><td><i>/*  5102*/</i>   <i>/*Scope*/</i> <var>27</var>, <i>/*-&gt;5130*/</i></td></tr>
<tr><th id="2775">2775</th><td><i>/*  5103*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>17</var>, <i>// Predicate_uimm32</i></td></tr>
<tr><th id="2776">2776</th><td><i>/*  5105*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2777">2777</th><td><i>/*  5107*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2778">2778</th><td><i>/*  5109*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>2</var>, <var>0</var>, <i>// HI22</i></td></tr>
<tr><th id="2779">2779</th><td><i>/*  5112*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2780">2780</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="2781">2781</th><td><i>/*  5119*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>3</var>, <var>0</var>, <i>// LO10</i></td></tr>
<tr><th id="2782">2782</th><td><i>/*  5122*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORri &amp; 255, unsigned(SP::ORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORri" title='llvm::SP::ORri' data-ref="llvm::SP::ORri" data-ref-filename="llvm..SP..ORri">ORri</a>), <var>0</var>,</td></tr>
<tr><th id="2783">2783</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="2784">2784</th><td>              <i>// Src: (imm:{ *:[i64] })&lt;&lt;P:Predicate_uimm32&gt;&gt;:$val - Complexity = 4</i></td></tr>
<tr><th id="2785">2785</th><td><i>              // Dst: (ORri:{ *:[i64] } (SETHIi:{ *:[i32] } (HI22:{ *:[i32] } ?:{ *:[i64] }:$val)), (LO10:{ *:[i32] } ?:{ *:[i64] }:$val))</i></td></tr>
<tr><th id="2786">2786</th><td><i>/*  5130*/</i>   <i>/*Scope*/</i> <var>27</var>, <i>/*-&gt;5158*/</i></td></tr>
<tr><th id="2787">2787</th><td><i>/*  5131*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>18</var>, <i>// Predicate_nimm33</i></td></tr>
<tr><th id="2788">2788</th><td><i>/*  5133*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2789">2789</th><td><i>/*  5135*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2790">2790</th><td><i>/*  5137*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>4</var>, <var>0</var>, <i>// HIX22</i></td></tr>
<tr><th id="2791">2791</th><td><i>/*  5140*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2792">2792</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="2793">2793</th><td><i>/*  5147*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>5</var>, <var>0</var>, <i>// LOX10</i></td></tr>
<tr><th id="2794">2794</th><td><i>/*  5150*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::XORri &amp; 255, unsigned(SP::XORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::XORri" title='llvm::SP::XORri' data-ref="llvm::SP::XORri" data-ref-filename="llvm..SP..XORri">XORri</a>), <var>0</var>,</td></tr>
<tr><th id="2795">2795</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="2796">2796</th><td>              <i>// Src: (imm:{ *:[i64] })&lt;&lt;P:Predicate_nimm33&gt;&gt;:$val - Complexity = 4</i></td></tr>
<tr><th id="2797">2797</th><td><i>              // Dst: (XORri:{ *:[i64] } (SETHIi:{ *:[i32] } (HIX22:{ *:[i32] } ?:{ *:[i64] }:$val)), (LOX10:{ *:[i32] } ?:{ *:[i64] }:$val))</i></td></tr>
<tr><th id="2798">2798</th><td><i>/*  5158*/</i>   <i>/*Scope*/</i> <var>27</var>, <i>/*-&gt;5186*/</i></td></tr>
<tr><th id="2799">2799</th><td><i>/*  5159*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2800">2800</th><td><i>/*  5161*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>0</var>,</td></tr>
<tr><th id="2801">2801</th><td><i>/*  5163*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>2</var>, <var>1</var>, <i>// HI22</i></td></tr>
<tr><th id="2802">2802</th><td><i>/*  5166*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2803">2803</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>,  <i>// Results = #3</i></td></tr>
<tr><th id="2804">2804</th><td><i>/*  5173*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>0</var>,</td></tr>
<tr><th id="2805">2805</th><td><i>/*  5175*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>3</var>, <var>4</var>, <i>// LO10</i></td></tr>
<tr><th id="2806">2806</th><td><i>/*  5178*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORri &amp; 255, unsigned(SP::ORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORri" title='llvm::SP::ORri' data-ref="llvm::SP::ORri" data-ref-filename="llvm..SP..ORri">ORri</a>), <var>0</var>,</td></tr>
<tr><th id="2807">2807</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>3</var>, <var>5</var>, </td></tr>
<tr><th id="2808">2808</th><td>              <i>// Src: (imm:{ *:[i32] }):$val - Complexity = 3</i></td></tr>
<tr><th id="2809">2809</th><td><i>              // Dst: (ORri:{ *:[i32] } (SETHIi:{ *:[i32] } (HI22:{ *:[i32] } (imm:{ *:[i32] }):$val)), (LO10:{ *:[i32] } (imm:{ *:[i32] }):$val))</i></td></tr>
<tr><th id="2810">2810</th><td><i>/*  5186*/</i>   <i>/*Scope*/</i> <var>65</var>, <i>/*-&gt;5252*/</i></td></tr>
<tr><th id="2811">2811</th><td><i>/*  5187*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2812">2812</th><td><i>/*  5189*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2813">2813</th><td><i>/*  5191*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>6</var>, <var>0</var>, <i>// HH22</i></td></tr>
<tr><th id="2814">2814</th><td><i>/*  5194*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2815">2815</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="2816">2816</th><td><i>/*  5201*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>7</var>, <var>0</var>, <i>// HM10</i></td></tr>
<tr><th id="2817">2817</th><td><i>/*  5204*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::ORri &amp; 255, unsigned(SP::ORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORri" title='llvm::SP::ORri' data-ref="llvm::SP::ORri" data-ref-filename="llvm..SP..ORri">ORri</a>), <var>0</var>,</td></tr>
<tr><th id="2818">2818</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="2819">2819</th><td><i>/*  5212*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>32</var>, </td></tr>
<tr><th id="2820">2820</th><td><i>/*  5215*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SLLXri &amp; 255, unsigned(SP::SLLXri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SLLXri" title='llvm::SP::SLLXri' data-ref="llvm::SP::SLLXri" data-ref-filename="llvm..SP..SLLXri">SLLXri</a>), <var>0</var>,</td></tr>
<tr><th id="2821">2821</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>4</var>, <var>5</var>,  <i>// Results = #6</i></td></tr>
<tr><th id="2822">2822</th><td><i>/*  5223*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>2</var>, <var>0</var>, <i>// HI22</i></td></tr>
<tr><th id="2823">2823</th><td><i>/*  5226*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SETHIi &amp; 255, unsigned(SP::SETHIi) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SETHIi" title='llvm::SP::SETHIi' data-ref="llvm::SP::SETHIi" data-ref-filename="llvm..SP..SETHIi">SETHIi</a>), <var>0</var>,</td></tr>
<tr><th id="2824">2824</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>7</var>,  <i>// Results = #8</i></td></tr>
<tr><th id="2825">2825</th><td><i>/*  5233*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>3</var>, <var>0</var>, <i>// LO10</i></td></tr>
<tr><th id="2826">2826</th><td><i>/*  5236*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::ORri &amp; 255, unsigned(SP::ORri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORri" title='llvm::SP::ORri' data-ref="llvm::SP::ORri" data-ref-filename="llvm..SP..ORri">ORri</a>), <var>0</var>,</td></tr>
<tr><th id="2827">2827</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>8</var>, <var>9</var>,  <i>// Results = #10</i></td></tr>
<tr><th id="2828">2828</th><td><i>/*  5244*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::ORrr &amp; 255, unsigned(SP::ORrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::ORrr" title='llvm::SP::ORrr' data-ref="llvm::SP::ORrr" data-ref-filename="llvm..SP..ORrr">ORrr</a>), <var>0</var>,</td></tr>
<tr><th id="2829">2829</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>6</var>, <var>10</var>, </td></tr>
<tr><th id="2830">2830</th><td>              <i>// Src: (imm:{ *:[i64] }):$val - Complexity = 3</i></td></tr>
<tr><th id="2831">2831</th><td><i>              // Dst: (ORrr:{ *:[i64] } (SLLXri:{ *:[i64] } (ORri:{ *:[i64] } (SETHIi:{ *:[i32] } (HH22:{ *:[i32] } ?:{ *:[i64] }:$val)), (HM10:{ *:[i32] } ?:{ *:[i64] }:$val)), 32:{ *:[i32] }), (ORri:{ *:[i32] } (SETHIi:{ *:[i32] } (HI22:{ *:[i32] } ?:{ *:[i64] }:$val)), (LO10:{ *:[i32] } ?:{ *:[i64] }:$val)))</i></td></tr>
<tr><th id="2832">2832</th><td><i>/*  5252*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2833">2833</th><td><i>/*  5253*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2834">2834</th><td><i>/*  5254*/</i> <i>/*SwitchOpcode*/</i> <var>59</var>, <a class="macro" href="#55" title="ISD::ATOMIC_CMP_SWAP &amp; 255, unsigned(ISD::ATOMIC_CMP_SWAP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ATOMIC_CMP_SWAP" title='llvm::ISD::ATOMIC_CMP_SWAP' data-ref="llvm::ISD::ATOMIC_CMP_SWAP" data-ref-filename="llvm..ISD..ATOMIC_CMP_SWAP">ATOMIC_CMP_SWAP</a>),<i>// -&gt;5316</i></td></tr>
<tr><th id="2835">2835</th><td><i>/*  5257*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="2836">2836</th><td><i>/*  5258*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'atomic_cmp_swap' chained node</i></td></tr>
<tr><th id="2837">2837</th><td><i>/*  5259*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rs1</i></td></tr>
<tr><th id="2838">2838</th><td><i>/*  5260*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>32</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;5295</i></td></tr>
<tr><th id="2839">2839</th><td><i>/*  5263*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $rs2</i></td></tr>
<tr><th id="2840">2840</th><td><i>/*  5264*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #3 = $swap</i></td></tr>
<tr><th id="2841">2841</th><td><i>/*  5265*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_atomic_cmp_swap_32</i></td></tr>
<tr><th id="2842">2842</th><td><i>/*  5267*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;5281*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2843">2843</th><td><i>/*  5269*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="2844">2844</th><td><i>/*  5271*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2845">2845</th><td><i>/*  5272*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::CASrr &amp; 255, unsigned(SP::CASrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::CASrr" title='llvm::SP::CASrr' data-ref="llvm::SP::CASrr" data-ref-filename="llvm..SP..CASrr">CASrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="2846">2846</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="2847">2847</th><td>              <i>// Src: (atomic_cmp_swap:{ *:[i32] } iPTR:{ *:[iPTR] }:$rs1, i32:{ *:[i32] }:$rs2, i32:{ *:[i32] }:$swap)&lt;&lt;P:Predicate_atomic_cmp_swap_32&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="2848">2848</th><td><i>              // Dst: (CASrr:{ *:[i32] } iPTR:{ *:[iPTR] }:$rs1, i32:{ *:[i32] }:$rs2, i32:{ *:[i32] }:$swap)</i></td></tr>
<tr><th id="2849">2849</th><td><i>/*  5281*/</i>   <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;5294*/</i></td></tr>
<tr><th id="2850">2850</th><td><i>/*  5282*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>5</var>, <i>// (Subtarget-&gt;hasLeonCasa())</i></td></tr>
<tr><th id="2851">2851</th><td><i>/*  5284*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2852">2852</th><td><i>/*  5285*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::CASAasi10 &amp; 255, unsigned(SP::CASAasi10) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::CASAasi10" title='llvm::SP::CASAasi10' data-ref="llvm::SP::CASAasi10" data-ref-filename="llvm..SP..CASAasi10">CASAasi10</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="2853">2853</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="2854">2854</th><td>              <i>// Src: (atomic_cmp_swap:{ *:[i32] } iPTR:{ *:[iPTR] }:$rs1, i32:{ *:[i32] }:$rs2, i32:{ *:[i32] }:$swap)&lt;&lt;P:Predicate_atomic_cmp_swap_32&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="2855">2855</th><td><i>              // Dst: (CASAasi10:{ *:[i32] } iPTR:{ *:[iPTR] }:$rs1, i32:{ *:[i32] }:$rs2, i32:{ *:[i32] }:$swap)</i></td></tr>
<tr><th id="2856">2856</th><td><i>/*  5294*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2857">2857</th><td><i>/*  5295*/</i>  <i>/*SwitchType*/</i> <var>18</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;5315</i></td></tr>
<tr><th id="2858">2858</th><td><i>/*  5297*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2859">2859</th><td><i>/*  5299*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $rs2</i></td></tr>
<tr><th id="2860">2860</th><td><i>/*  5300*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #3 = $swap</i></td></tr>
<tr><th id="2861">2861</th><td><i>/*  5301*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_atomic_cmp_swap_64</i></td></tr>
<tr><th id="2862">2862</th><td><i>/*  5303*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2863">2863</th><td><i>/*  5305*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2864">2864</th><td><i>/*  5306*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::CASXrr &amp; 255, unsigned(SP::CASXrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::CASXrr" title='llvm::SP::CASXrr' data-ref="llvm::SP::CASXrr" data-ref-filename="llvm..SP..CASXrr">CASXrr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="2865">2865</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="2866">2866</th><td>             <i>// Src: (atomic_cmp_swap:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2, i64:{ *:[i64] }:$swap)&lt;&lt;P:Predicate_atomic_cmp_swap_64&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="2867">2867</th><td><i>             // Dst: (CASXrr:{ *:[i64] } i64:{ *:[i64] }:$rs1, i64:{ *:[i64] }:$rs2, i64:{ *:[i64] }:$swap)</i></td></tr>
<tr><th id="2868">2868</th><td><i>/*  5315*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="2869">2869</th><td><i>/*  5316*/</i> <i>/*SwitchOpcode*/</i> <var>19</var>, <a class="macro" href="#55" title="SPISD::FLUSHW &amp; 255, unsigned(SPISD::FLUSHW) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::FLUSHW" title='llvm::SPISD::FLUSHW' data-ref="llvm::SPISD::FLUSHW" data-ref-filename="llvm..SPISD..FLUSHW">FLUSHW</a>),<i>// -&gt;5338</i></td></tr>
<tr><th id="2870">2870</th><td><i>/*  5319*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'flushw' chained node</i></td></tr>
<tr><th id="2871">2871</th><td><i>/*  5320*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>8</var>, <i>/*-&gt;5330*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="2872">2872</th><td><i>/*  5322*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="2873">2873</th><td><i>/*  5324*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2874">2874</th><td><i>/*  5325*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::FLUSHW &amp; 255, unsigned(SP::FLUSHW) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FLUSHW" title='llvm::SP::FLUSHW' data-ref="llvm::SP::FLUSHW" data-ref-filename="llvm..SP..FLUSHW">FLUSHW</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="2875">2875</th><td>                 <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="2876">2876</th><td>             <i>// Src: (flushw) - Complexity = 3</i></td></tr>
<tr><th id="2877">2877</th><td><i>             // Dst: (FLUSHW)</i></td></tr>
<tr><th id="2878">2878</th><td><i>/*  5330*/</i>  <i>/*Scope*/</i> <var>6</var>, <i>/*-&gt;5337*/</i></td></tr>
<tr><th id="2879">2879</th><td><i>/*  5331*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2880">2880</th><td><i>/*  5332*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::TA3 &amp; 255, unsigned(SP::TA3) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::TA3" title='llvm::SP::TA3' data-ref="llvm::SP::TA3" data-ref-filename="llvm..SP..TA3">TA3</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="2881">2881</th><td>                 <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="2882">2882</th><td>             <i>// Src: (flushw) - Complexity = 3</i></td></tr>
<tr><th id="2883">2883</th><td><i>             // Dst: (TA3)</i></td></tr>
<tr><th id="2884">2884</th><td><i>/*  5337*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2885">2885</th><td><i>/*  5338*/</i> <i>/*SwitchOpcode*/</i> <var>14</var>, <a class="macro" href="#55" title="ISD::BR &amp; 255, unsigned(ISD::BR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BR" title='llvm::ISD::BR' data-ref="llvm::ISD::BR" data-ref-filename="llvm..ISD..BR">BR</a>),<i>// -&gt;5355</i></td></tr>
<tr><th id="2886">2886</th><td><i>/*  5341*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'br' chained node</i></td></tr>
<tr><th id="2887">2887</th><td><i>/*  5342*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $imm22</i></td></tr>
<tr><th id="2888">2888</th><td><i>/*  5343*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2889">2889</th><td><i>/*  5344*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="2890">2890</th><td><i>/*  5347*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2891">2891</th><td><i>/*  5348*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2892">2892</th><td><i>/*  5349*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::BA &amp; 255, unsigned(SP::BA) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::BA" title='llvm::SP::BA' data-ref="llvm::SP::BA" data-ref-filename="llvm..SP..BA">BA</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="2893">2893</th><td>                <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="2894">2894</th><td>            <i>// Src: (br (bb:{ *:[Other] }):$imm22) - Complexity = 3</i></td></tr>
<tr><th id="2895">2895</th><td><i>            // Dst: (BA (bb:{ *:[Other] }):$imm22)</i></td></tr>
<tr><th id="2896">2896</th><td><i>/*  5355*/</i> <i>/*SwitchOpcode*/</i> <var>7</var>, <a class="macro" href="#55" title="ISD::TRAP &amp; 255, unsigned(ISD::TRAP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TRAP" title='llvm::ISD::TRAP' data-ref="llvm::ISD::TRAP" data-ref-filename="llvm..ISD..TRAP">TRAP</a>),<i>// -&gt;5365</i></td></tr>
<tr><th id="2897">2897</th><td><i>/*  5358*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'trap' chained node</i></td></tr>
<tr><th id="2898">2898</th><td><i>/*  5359*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2899">2899</th><td><i>/*  5360*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::TA5 &amp; 255, unsigned(SP::TA5) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::TA5" title='llvm::SP::TA5' data-ref="llvm::SP::TA5" data-ref-filename="llvm..SP..TA5">TA5</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="2900">2900</th><td>                <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="2901">2901</th><td>            <i>// Src: (trap) - Complexity = 3</i></td></tr>
<tr><th id="2902">2902</th><td><i>            // Dst: (TA5)</i></td></tr>
<tr><th id="2903">2903</th><td><i>/*  5365*/</i> <i>/*SwitchOpcode*/</i> <var>7</var>, <a class="macro" href="#55" title="ISD::DEBUGTRAP &amp; 255, unsigned(ISD::DEBUGTRAP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::DEBUGTRAP" title='llvm::ISD::DEBUGTRAP' data-ref="llvm::ISD::DEBUGTRAP" data-ref-filename="llvm..ISD..DEBUGTRAP">DEBUGTRAP</a>),<i>// -&gt;5375</i></td></tr>
<tr><th id="2904">2904</th><td><i>/*  5368*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'debugtrap' chained node</i></td></tr>
<tr><th id="2905">2905</th><td><i>/*  5369*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="2906">2906</th><td><i>/*  5370*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="SP::TA1 &amp; 255, unsigned(SP::TA1) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::TA1" title='llvm::SP::TA1' data-ref="llvm::SP::TA1" data-ref-filename="llvm..SP..TA1">TA1</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="2907">2907</th><td>                <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="2908">2908</th><td>            <i>// Src: (debugtrap) - Complexity = 3</i></td></tr>
<tr><th id="2909">2909</th><td><i>            // Dst: (TA1)</i></td></tr>
<tr><th id="2910">2910</th><td><i>/*  5375*/</i> <i>/*SwitchOpcode*/</i> <var>41</var>, <a class="macro" href="#55" title="SPISD::CMPFCC &amp; 255, unsigned(SPISD::CMPFCC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::CMPFCC" title='llvm::SPISD::CMPFCC' data-ref="llvm::SPISD::CMPFCC" data-ref-filename="llvm..SPISD..CMPFCC">CMPFCC</a>),<i>// -&gt;5419</i></td></tr>
<tr><th id="2911">2911</th><td><i>/*  5378*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="2912">2912</th><td><i>/*  5379*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>11</var>, <i>/*-&gt;5392*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="2913">2913</th><td><i>/*  5381*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,</td></tr>
<tr><th id="2914">2914</th><td><i>/*  5383*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="2915">2915</th><td><i>/*  5384*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FCMPS &amp; 255, unsigned(SP::FCMPS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FCMPS" title='llvm::SP::FCMPS' data-ref="llvm::SP::FCMPS" data-ref-filename="llvm..SP..FCMPS">FCMPS</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2916">2916</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2917">2917</th><td>             <i>// Src: (SPcmpfcc f32:{ *:[f32] }:$rs1, f32:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2918">2918</th><td><i>             // Dst: (FCMPS:{ *:[i1] } f32:{ *:[f32] }:$rs1, f32:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="2919">2919</th><td><i>/*  5392*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;5404*/</i></td></tr>
<tr><th id="2920">2920</th><td><i>/*  5393*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,</td></tr>
<tr><th id="2921">2921</th><td><i>/*  5395*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="2922">2922</th><td><i>/*  5396*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FCMPD &amp; 255, unsigned(SP::FCMPD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FCMPD" title='llvm::SP::FCMPD' data-ref="llvm::SP::FCMPD" data-ref-filename="llvm..SP..FCMPD">FCMPD</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2923">2923</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2924">2924</th><td>             <i>// Src: (SPcmpfcc f64:{ *:[f64] }:$rs1, f64:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2925">2925</th><td><i>             // Dst: (FCMPD:{ *:[i1] } f64:{ *:[f64] }:$rs1, f64:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="2926">2926</th><td><i>/*  5404*/</i>  <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;5418*/</i></td></tr>
<tr><th id="2927">2927</th><td><i>/*  5405*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,</td></tr>
<tr><th id="2928">2928</th><td><i>/*  5407*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="2929">2929</th><td><i>/*  5408*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>6</var>, <i>// (Subtarget-&gt;hasHardQuad())</i></td></tr>
<tr><th id="2930">2930</th><td><i>/*  5410*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FCMPQ &amp; 255, unsigned(SP::FCMPQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FCMPQ" title='llvm::SP::FCMPQ' data-ref="llvm::SP::FCMPQ" data-ref-filename="llvm..SP..FCMPQ">FCMPQ</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="2931">2931</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2932">2932</th><td>             <i>// Src: (SPcmpfcc f128:{ *:[f128] }:$rs1, f128:{ *:[f128] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="2933">2933</th><td><i>             // Dst: (FCMPQ:{ *:[i1] } f128:{ *:[f128] }:$rs1, f128:{ *:[f128] }:$rs2)</i></td></tr>
<tr><th id="2934">2934</th><td><i>/*  5418*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="2935">2935</th><td><i>/*  5419*/</i> <i>/*SwitchOpcode*/</i> <var>18</var>, <a class="macro" href="#55" title="ISD::ANY_EXTEND &amp; 255, unsigned(ISD::ANY_EXTEND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ANY_EXTEND" title='llvm::ISD::ANY_EXTEND' data-ref="llvm::ISD::ANY_EXTEND" data-ref-filename="llvm..ISD..ANY_EXTEND">ANY_EXTEND</a>),<i>// -&gt;5440</i></td></tr>
<tr><th id="2936">2936</th><td><i>/*  5422*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $val</i></td></tr>
<tr><th id="2937">2937</th><td><i>/*  5423*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2938">2938</th><td><i>/*  5425*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2939">2939</th><td><i>/*  5427*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2940">2940</th><td><i>/*  5429*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::I64RegsRegClassID" title='llvm::SP::I64RegsRegClassID' data-ref="llvm::SP::I64RegsRegClassID" data-ref-filename="llvm..SP..I64RegsRegClassID">I64RegsRegClassID</a>,</td></tr>
<tr><th id="2941">2941</th><td><i>/*  5432*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="TargetOpcode::COPY_TO_REGCLASS &amp; 255, unsigned(TargetOpcode::COPY_TO_REGCLASS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(TargetOpcode::<a class="enum" href="../../../../llvm/include/llvm/Support/TargetOpcodes.def.html#75" title='llvm::TargetOpcode::COPY_TO_REGCLASS' data-ref="llvm::TargetOpcode::COPY_TO_REGCLASS" data-ref-filename="llvm..TargetOpcode..COPY_TO_REGCLASS">COPY_TO_REGCLASS</a>), <var>0</var>,</td></tr>
<tr><th id="2942">2942</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2943">2943</th><td>            <i>// Src: (anyext:{ *:[i64] } i32:{ *:[i32] }:$val) - Complexity = 3</i></td></tr>
<tr><th id="2944">2944</th><td><i>            // Dst: (COPY_TO_REGCLASS:{ *:[i64] } ?:{ *:[i32] }:$val, I64Regs:{ *:[i32] })</i></td></tr>
<tr><th id="2945">2945</th><td><i>/*  5440*/</i> <i>/*SwitchOpcode*/</i> <var>16</var>, <a class="macro" href="#55" title="ISD::TRUNCATE &amp; 255, unsigned(ISD::TRUNCATE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TRUNCATE" title='llvm::ISD::TRUNCATE' data-ref="llvm::ISD::TRUNCATE" data-ref-filename="llvm..ISD..TRUNCATE">TRUNCATE</a>),<i>// -&gt;5459</i></td></tr>
<tr><th id="2946">2946</th><td><i>/*  5443*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $val</i></td></tr>
<tr><th id="2947">2947</th><td><i>/*  5444*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2948">2948</th><td><i>/*  5446*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2949">2949</th><td><i>/*  5448*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::IntRegsRegClassID" title='llvm::SP::IntRegsRegClassID' data-ref="llvm::SP::IntRegsRegClassID" data-ref-filename="llvm..SP..IntRegsRegClassID">IntRegsRegClassID</a>,</td></tr>
<tr><th id="2950">2950</th><td><i>/*  5451*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="TargetOpcode::COPY_TO_REGCLASS &amp; 255, unsigned(TargetOpcode::COPY_TO_REGCLASS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(TargetOpcode::<a class="enum" href="../../../../llvm/include/llvm/Support/TargetOpcodes.def.html#75" title='llvm::TargetOpcode::COPY_TO_REGCLASS' data-ref="llvm::TargetOpcode::COPY_TO_REGCLASS" data-ref-filename="llvm..TargetOpcode..COPY_TO_REGCLASS">COPY_TO_REGCLASS</a>), <var>0</var>,</td></tr>
<tr><th id="2951">2951</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2952">2952</th><td>            <i>// Src: (trunc:{ *:[i32] } i64:{ *:[i64] }:$val) - Complexity = 3</i></td></tr>
<tr><th id="2953">2953</th><td><i>            // Dst: (COPY_TO_REGCLASS:{ *:[i32] } ?:{ *:[i64] }:$val, IntRegs:{ *:[i32] })</i></td></tr>
<tr><th id="2954">2954</th><td><i>/*  5459*/</i> <i>/*SwitchOpcode*/</i> <var>18</var>, <a class="macro" href="#55" title="ISD::ZERO_EXTEND &amp; 255, unsigned(ISD::ZERO_EXTEND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ZERO_EXTEND" title='llvm::ISD::ZERO_EXTEND' data-ref="llvm::ISD::ZERO_EXTEND" data-ref-filename="llvm..ISD..ZERO_EXTEND">ZERO_EXTEND</a>),<i>// -&gt;5480</i></td></tr>
<tr><th id="2955">2955</th><td><i>/*  5462*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $val</i></td></tr>
<tr><th id="2956">2956</th><td><i>/*  5463*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2957">2957</th><td><i>/*  5465*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2958">2958</th><td><i>/*  5467*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2959">2959</th><td><i>/*  5469*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="2960">2960</th><td><i>/*  5472*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SRLri &amp; 255, unsigned(SP::SRLri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SRLri" title='llvm::SP::SRLri' data-ref="llvm::SP::SRLri" data-ref-filename="llvm..SP..SRLri">SRLri</a>), <var>0</var>,</td></tr>
<tr><th id="2961">2961</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2962">2962</th><td>            <i>// Src: (zext:{ *:[i64] } i32:{ *:[i32] }:$val) - Complexity = 3</i></td></tr>
<tr><th id="2963">2963</th><td><i>            // Dst: (SRLri:{ *:[i64] } ?:{ *:[i32] }:$val, 0:{ *:[i32] })</i></td></tr>
<tr><th id="2964">2964</th><td><i>/*  5480*/</i> <i>/*SwitchOpcode*/</i> <var>18</var>, <a class="macro" href="#55" title="ISD::SIGN_EXTEND &amp; 255, unsigned(ISD::SIGN_EXTEND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SIGN_EXTEND" title='llvm::ISD::SIGN_EXTEND' data-ref="llvm::ISD::SIGN_EXTEND" data-ref-filename="llvm..ISD..SIGN_EXTEND">SIGN_EXTEND</a>),<i>// -&gt;5501</i></td></tr>
<tr><th id="2965">2965</th><td><i>/*  5483*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $val</i></td></tr>
<tr><th id="2966">2966</th><td><i>/*  5484*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2967">2967</th><td><i>/*  5486*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2968">2968</th><td><i>/*  5488*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2969">2969</th><td><i>/*  5490*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="2970">2970</th><td><i>/*  5493*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SRAri &amp; 255, unsigned(SP::SRAri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SRAri" title='llvm::SP::SRAri' data-ref="llvm::SP::SRAri" data-ref-filename="llvm..SP..SRAri">SRAri</a>), <var>0</var>,</td></tr>
<tr><th id="2971">2971</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2972">2972</th><td>            <i>// Src: (sext:{ *:[i64] } i32:{ *:[i32] }:$val) - Complexity = 3</i></td></tr>
<tr><th id="2973">2973</th><td><i>            // Dst: (SRAri:{ *:[i64] } ?:{ *:[i32] }:$val, 0:{ *:[i32] })</i></td></tr>
<tr><th id="2974">2974</th><td><i>/*  5501*/</i> <i>/*SwitchOpcode*/</i> <var>18</var>, <a class="macro" href="#55" title="ISD::SIGN_EXTEND_INREG &amp; 255, unsigned(ISD::SIGN_EXTEND_INREG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SIGN_EXTEND_INREG" title='llvm::ISD::SIGN_EXTEND_INREG' data-ref="llvm::ISD::SIGN_EXTEND_INREG" data-ref-filename="llvm..ISD..SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>),<i>// -&gt;5522</i></td></tr>
<tr><th id="2975">2975</th><td><i>/*  5504*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $val</i></td></tr>
<tr><th id="2976">2976</th><td><i>/*  5505*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="2977">2977</th><td><i>/*  5506*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckValueType" title='llvm::SelectionDAGISel::OPC_CheckValueType' data-ref="llvm::SelectionDAGISel::OPC_CheckValueType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckValueType">OPC_CheckValueType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2978">2978</th><td><i>/*  5508*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="2979">2979</th><td><i>/*  5509*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2980">2980</th><td><i>/*  5511*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="2981">2981</th><td><i>/*  5514*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::SRAri &amp; 255, unsigned(SP::SRAri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SRAri" title='llvm::SP::SRAri' data-ref="llvm::SP::SRAri" data-ref-filename="llvm..SP..SRAri">SRAri</a>), <var>0</var>,</td></tr>
<tr><th id="2982">2982</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="2983">2983</th><td>            <i>// Src: (sext_inreg:{ *:[i64] } i64:{ *:[i64] }:$val, i32:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="2984">2984</th><td><i>            // Dst: (SRAri:{ *:[i64] } ?:{ *:[i64] }:$val, 0:{ *:[i32] })</i></td></tr>
<tr><th id="2985">2985</th><td><i>/*  5522*/</i> <i>/*SwitchOpcode*/</i> <var>38</var>, <a class="macro" href="#55" title="ISD::CTPOP &amp; 255, unsigned(ISD::CTPOP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CTPOP" title='llvm::ISD::CTPOP' data-ref="llvm::ISD::CTPOP" data-ref-filename="llvm..ISD..CTPOP">CTPOP</a>),<i>// -&gt;5563</i></td></tr>
<tr><th id="2986">2986</th><td><i>/*  5525*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="2987">2987</th><td><i>/*  5526*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,<i>// -&gt;5540</i></td></tr>
<tr><th id="2988">2988</th><td><i>/*  5529*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>,</td></tr>
<tr><th id="2989">2989</th><td><i>/*  5531*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="2990">2990</th><td><i>/*  5533*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::POPCrr &amp; 255, unsigned(SP::POPCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::POPCrr" title='llvm::SP::POPCrr' data-ref="llvm::SP::POPCrr" data-ref-filename="llvm..SP..POPCrr">POPCrr</a>), <var>0</var>,</td></tr>
<tr><th id="2991">2991</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="2992">2992</th><td>             <i>// Src: (ctpop:{ *:[i64] } i64:{ *:[i64] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="2993">2993</th><td><i>             // Dst: (POPCrr:{ *:[i64] } ?:{ *:[i64] }:$src)</i></td></tr>
<tr><th id="2994">2994</th><td><i>/*  5540*/</i>  <i>/*SwitchType*/</i> <var>20</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,<i>// -&gt;5562</i></td></tr>
<tr><th id="2995">2995</th><td><i>/*  5542*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="2996">2996</th><td><i>/*  5544*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>0</var>, </td></tr>
<tr><th id="2997">2997</th><td><i>/*  5547*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="SP::SRLri &amp; 255, unsigned(SP::SRLri) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::SRLri" title='llvm::SP::SRLri' data-ref="llvm::SP::SRLri" data-ref-filename="llvm..SP..SRLri">SRLri</a>), <var>0</var>,</td></tr>
<tr><th id="2998">2998</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="2999">2999</th><td><i>/*  5555*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::POPCrr &amp; 255, unsigned(SP::POPCrr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::POPCrr" title='llvm::SP::POPCrr' data-ref="llvm::SP::POPCrr" data-ref-filename="llvm..SP..POPCrr">POPCrr</a>), <var>0</var>,</td></tr>
<tr><th id="3000">3000</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="3001">3001</th><td>             <i>// Src: (ctpop:{ *:[i32] } i32:{ *:[i32] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="3002">3002</th><td><i>             // Dst: (POPCrr:{ *:[i32] } (SRLri:{ *:[i32] } ?:{ *:[i32] }:$src, 0:{ *:[i32] }))</i></td></tr>
<tr><th id="3003">3003</th><td><i>/*  5562*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="3004">3004</th><td><i>/*  5563*/</i> <i>/*SwitchOpcode*/</i> <var>93</var>, <a class="macro" href="#55" title="ISD::FMUL &amp; 255, unsigned(ISD::FMUL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FMUL" title='llvm::ISD::FMUL' data-ref="llvm::ISD::FMUL" data-ref-filename="llvm..ISD..FMUL">FMUL</a>),<i>// -&gt;5659</i></td></tr>
<tr><th id="3005">3005</th><td><i>/*  5566*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>51</var>, <i>/*-&gt;5619*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="3006">3006</th><td><i>/*  5568*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="3007">3007</th><td><i>/*  5569*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::FP_EXTEND &amp; 255, unsigned(ISD::FP_EXTEND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FP_EXTEND" title='llvm::ISD::FP_EXTEND' data-ref="llvm::ISD::FP_EXTEND" data-ref-filename="llvm..ISD..FP_EXTEND">FP_EXTEND</a>),</td></tr>
<tr><th id="3008">3008</th><td><i>/*  5572*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="3009">3009</th><td><i>/*  5573*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>19</var>, <i>/*-&gt;5594*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="3010">3010</th><td><i>/*  5575*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="3011">3011</th><td><i>/*  5576*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="3012">3012</th><td><i>/*  5577*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::FP_EXTEND &amp; 255, unsigned(ISD::FP_EXTEND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FP_EXTEND" title='llvm::ISD::FP_EXTEND' data-ref="llvm::ISD::FP_EXTEND" data-ref-filename="llvm..ISD..FP_EXTEND">FP_EXTEND</a>),</td></tr>
<tr><th id="3013">3013</th><td><i>/*  5580*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="3014">3014</th><td><i>/*  5581*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="3015">3015</th><td><i>/*  5582*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,</td></tr>
<tr><th id="3016">3016</th><td><i>/*  5584*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>7</var>, <i>// (!Subtarget-&gt;hasNoFSMULD())</i></td></tr>
<tr><th id="3017">3017</th><td><i>/*  5586*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FSMULD &amp; 255, unsigned(SP::FSMULD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FSMULD" title='llvm::SP::FSMULD' data-ref="llvm::SP::FSMULD" data-ref-filename="llvm..SP..FSMULD">FSMULD</a>), <var>0</var>,</td></tr>
<tr><th id="3018">3018</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3019">3019</th><td>              <i>// Src: (fmul:{ *:[f64] } (fpextend:{ *:[f64] } f32:{ *:[f32] }:$rs1), (fpextend:{ *:[f64] } f32:{ *:[f32] }:$rs2)) - Complexity = 9</i></td></tr>
<tr><th id="3020">3020</th><td><i>              // Dst: (FSMULD:{ *:[f64] } f32:{ *:[f32] }:$rs1, f32:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3021">3021</th><td><i>/*  5594*/</i>   <i>/*Scope*/</i> <var>23</var>, <i>/*-&gt;5618*/</i></td></tr>
<tr><th id="3022">3022</th><td><i>/*  5595*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,</td></tr>
<tr><th id="3023">3023</th><td><i>/*  5597*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="3024">3024</th><td><i>/*  5598*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="3025">3025</th><td><i>/*  5599*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::FP_EXTEND &amp; 255, unsigned(ISD::FP_EXTEND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FP_EXTEND" title='llvm::ISD::FP_EXTEND' data-ref="llvm::ISD::FP_EXTEND" data-ref-filename="llvm..ISD..FP_EXTEND">FP_EXTEND</a>),</td></tr>
<tr><th id="3026">3026</th><td><i>/*  5602*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="3027">3027</th><td><i>/*  5603*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,</td></tr>
<tr><th id="3028">3028</th><td><i>/*  5605*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="3029">3029</th><td><i>/*  5606*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,</td></tr>
<tr><th id="3030">3030</th><td><i>/*  5608*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>6</var>, <i>// (Subtarget-&gt;hasHardQuad())</i></td></tr>
<tr><th id="3031">3031</th><td><i>/*  5610*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FDMULQ &amp; 255, unsigned(SP::FDMULQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FDMULQ" title='llvm::SP::FDMULQ' data-ref="llvm::SP::FDMULQ" data-ref-filename="llvm..SP..FDMULQ">FDMULQ</a>), <var>0</var>,</td></tr>
<tr><th id="3032">3032</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3033">3033</th><td>              <i>// Src: (fmul:{ *:[f128] } (fpextend:{ *:[f128] } f64:{ *:[f64] }:$rs1), (fpextend:{ *:[f128] } f64:{ *:[f64] }:$rs2)) - Complexity = 9</i></td></tr>
<tr><th id="3034">3034</th><td><i>              // Dst: (FDMULQ:{ *:[f128] } f64:{ *:[f64] }:$rs1, f64:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3035">3035</th><td><i>/*  5618*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="3036">3036</th><td><i>/*  5619*/</i>  <i>/*Scope*/</i> <var>38</var>, <i>/*-&gt;5658*/</i></td></tr>
<tr><th id="3037">3037</th><td><i>/*  5620*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="3038">3038</th><td><i>/*  5621*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="3039">3039</th><td><i>/*  5622*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*3 cases */</i>, <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;5635</i></td></tr>
<tr><th id="3040">3040</th><td><i>/*  5625*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>8</var>, <i>// (!Subtarget-&gt;hasNoFMULS())</i></td></tr>
<tr><th id="3041">3041</th><td><i>/*  5627*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FMULS &amp; 255, unsigned(SP::FMULS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FMULS" title='llvm::SP::FMULS' data-ref="llvm::SP::FMULS" data-ref-filename="llvm..SP..FMULS">FMULS</a>), <var>0</var>,</td></tr>
<tr><th id="3042">3042</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3043">3043</th><td>              <i>// Src: (fmul:{ *:[f32] } f32:{ *:[f32] }:$rs1, f32:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3044">3044</th><td><i>              // Dst: (FMULS:{ *:[f32] } f32:{ *:[f32] }:$rs1, f32:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3045">3045</th><td><i>/*  5635*/</i>   <i>/*SwitchType*/</i> <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;5645</i></td></tr>
<tr><th id="3046">3046</th><td><i>/*  5637*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FMULD &amp; 255, unsigned(SP::FMULD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FMULD" title='llvm::SP::FMULD' data-ref="llvm::SP::FMULD" data-ref-filename="llvm..SP..FMULD">FMULD</a>), <var>0</var>,</td></tr>
<tr><th id="3047">3047</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3048">3048</th><td>              <i>// Src: (fmul:{ *:[f64] } f64:{ *:[f64] }:$rs1, f64:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3049">3049</th><td><i>              // Dst: (FMULD:{ *:[f64] } f64:{ *:[f64] }:$rs1, f64:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3050">3050</th><td><i>/*  5645*/</i>   <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;5657</i></td></tr>
<tr><th id="3051">3051</th><td><i>/*  5647*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>6</var>, <i>// (Subtarget-&gt;hasHardQuad())</i></td></tr>
<tr><th id="3052">3052</th><td><i>/*  5649*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FMULQ &amp; 255, unsigned(SP::FMULQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FMULQ" title='llvm::SP::FMULQ' data-ref="llvm::SP::FMULQ" data-ref-filename="llvm..SP..FMULQ">FMULQ</a>), <var>0</var>,</td></tr>
<tr><th id="3053">3053</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3054">3054</th><td>              <i>// Src: (fmul:{ *:[f128] } f128:{ *:[f128] }:$rs1, f128:{ *:[f128] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3055">3055</th><td><i>              // Dst: (FMULQ:{ *:[f128] } f128:{ *:[f128] }:$rs1, f128:{ *:[f128] }:$rs2)</i></td></tr>
<tr><th id="3056">3056</th><td><i>/*  5657*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="3057">3057</th><td><i>/*  5658*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="3058">3058</th><td><i>/*  5659*/</i> <i>/*SwitchOpcode*/</i> <var>32</var>, <a class="macro" href="#55" title="SPISD::ITOF &amp; 255, unsigned(SPISD::ITOF) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::ITOF" title='llvm::SPISD::ITOF' data-ref="llvm::SPISD::ITOF" data-ref-filename="llvm..SPISD..ITOF">ITOF</a>),<i>// -&gt;5694</i></td></tr>
<tr><th id="3059">3059</th><td><i>/*  5662*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs2</i></td></tr>
<tr><th id="3060">3060</th><td><i>/*  5663*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*3 cases */</i>, <var>7</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;5673</i></td></tr>
<tr><th id="3061">3061</th><td><i>/*  5666*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FITOS &amp; 255, unsigned(SP::FITOS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FITOS" title='llvm::SP::FITOS' data-ref="llvm::SP::FITOS" data-ref-filename="llvm..SP..FITOS">FITOS</a>), <var>0</var>,</td></tr>
<tr><th id="3062">3062</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3063">3063</th><td>             <i>// Src: (SPitof:{ *:[f32] } FPRegs:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3064">3064</th><td><i>             // Dst: (FITOS:{ *:[f32] } FPRegs:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3065">3065</th><td><i>/*  5673*/</i>  <i>/*SwitchType*/</i> <var>7</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;5682</i></td></tr>
<tr><th id="3066">3066</th><td><i>/*  5675*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FITOD &amp; 255, unsigned(SP::FITOD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FITOD" title='llvm::SP::FITOD' data-ref="llvm::SP::FITOD" data-ref-filename="llvm..SP..FITOD">FITOD</a>), <var>0</var>,</td></tr>
<tr><th id="3067">3067</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3068">3068</th><td>             <i>// Src: (SPitof:{ *:[f64] } FPRegs:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3069">3069</th><td><i>             // Dst: (FITOD:{ *:[f64] } FPRegs:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3070">3070</th><td><i>/*  5682*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;5693</i></td></tr>
<tr><th id="3071">3071</th><td><i>/*  5684*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>6</var>, <i>// (Subtarget-&gt;hasHardQuad())</i></td></tr>
<tr><th id="3072">3072</th><td><i>/*  5686*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FITOQ &amp; 255, unsigned(SP::FITOQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FITOQ" title='llvm::SP::FITOQ' data-ref="llvm::SP::FITOQ" data-ref-filename="llvm..SP..FITOQ">FITOQ</a>), <var>0</var>,</td></tr>
<tr><th id="3073">3073</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3074">3074</th><td>             <i>// Src: (SPitof:{ *:[f128] } FPRegs:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3075">3075</th><td><i>             // Dst: (FITOQ:{ *:[f128] } FPRegs:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3076">3076</th><td><i>/*  5693*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="3077">3077</th><td><i>/*  5694*/</i> <i>/*SwitchOpcode*/</i> <var>35</var>, <a class="macro" href="#55" title="SPISD::FTOI &amp; 255, unsigned(SPISD::FTOI) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::FTOI" title='llvm::SPISD::FTOI' data-ref="llvm::SPISD::FTOI" data-ref-filename="llvm..SPISD..FTOI">FTOI</a>),<i>// -&gt;5732</i></td></tr>
<tr><th id="3078">3078</th><td><i>/*  5697*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs2</i></td></tr>
<tr><th id="3079">3079</th><td><i>/*  5698*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>9</var>, <i>/*-&gt;5709*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="3080">3080</th><td><i>/*  5700*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,</td></tr>
<tr><th id="3081">3081</th><td><i>/*  5702*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FSTOI &amp; 255, unsigned(SP::FSTOI) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FSTOI" title='llvm::SP::FSTOI' data-ref="llvm::SP::FSTOI" data-ref-filename="llvm..SP..FSTOI">FSTOI</a>), <var>0</var>,</td></tr>
<tr><th id="3082">3082</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3083">3083</th><td>             <i>// Src: (SPftoi:{ *:[f32] } FPRegs:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3084">3084</th><td><i>             // Dst: (FSTOI:{ *:[f32] } FPRegs:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3085">3085</th><td><i>/*  5709*/</i>  <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;5719*/</i></td></tr>
<tr><th id="3086">3086</th><td><i>/*  5710*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,</td></tr>
<tr><th id="3087">3087</th><td><i>/*  5712*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FDTOI &amp; 255, unsigned(SP::FDTOI) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FDTOI" title='llvm::SP::FDTOI' data-ref="llvm::SP::FDTOI" data-ref-filename="llvm..SP..FDTOI">FDTOI</a>), <var>0</var>,</td></tr>
<tr><th id="3088">3088</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3089">3089</th><td>             <i>// Src: (SPftoi:{ *:[f32] } DFPRegs:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3090">3090</th><td><i>             // Dst: (FDTOI:{ *:[f32] } DFPRegs:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3091">3091</th><td><i>/*  5719*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;5731*/</i></td></tr>
<tr><th id="3092">3092</th><td><i>/*  5720*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,</td></tr>
<tr><th id="3093">3093</th><td><i>/*  5722*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>6</var>, <i>// (Subtarget-&gt;hasHardQuad())</i></td></tr>
<tr><th id="3094">3094</th><td><i>/*  5724*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FQTOI &amp; 255, unsigned(SP::FQTOI) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FQTOI" title='llvm::SP::FQTOI' data-ref="llvm::SP::FQTOI" data-ref-filename="llvm..SP..FQTOI">FQTOI</a>), <var>0</var>,</td></tr>
<tr><th id="3095">3095</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3096">3096</th><td>             <i>// Src: (SPftoi:{ *:[f32] } QFPRegs:{ *:[f128] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3097">3097</th><td><i>             // Dst: (FQTOI:{ *:[f32] } QFPRegs:{ *:[f128] }:$rs2)</i></td></tr>
<tr><th id="3098">3098</th><td><i>/*  5731*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="3099">3099</th><td><i>/*  5732*/</i> <i>/*SwitchOpcode*/</i> <var>40</var>, <a class="macro" href="#55" title="ISD::FP_EXTEND &amp; 255, unsigned(ISD::FP_EXTEND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FP_EXTEND" title='llvm::ISD::FP_EXTEND' data-ref="llvm::ISD::FP_EXTEND" data-ref-filename="llvm..ISD..FP_EXTEND">FP_EXTEND</a>),<i>// -&gt;5775</i></td></tr>
<tr><th id="3100">3100</th><td><i>/*  5735*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs2</i></td></tr>
<tr><th id="3101">3101</th><td><i>/*  5736*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>7</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;5746</i></td></tr>
<tr><th id="3102">3102</th><td><i>/*  5739*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FSTOD &amp; 255, unsigned(SP::FSTOD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FSTOD" title='llvm::SP::FSTOD' data-ref="llvm::SP::FSTOD" data-ref-filename="llvm..SP..FSTOD">FSTOD</a>), <var>0</var>,</td></tr>
<tr><th id="3103">3103</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3104">3104</th><td>             <i>// Src: (fpextend:{ *:[f64] } f32:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3105">3105</th><td><i>             // Dst: (FSTOD:{ *:[f64] } f32:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3106">3106</th><td><i>/*  5746*/</i>  <i>/*SwitchType*/</i> <var>26</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;5774</i></td></tr>
<tr><th id="3107">3107</th><td><i>/*  5748*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>11</var>, <i>/*-&gt;5761*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="3108">3108</th><td><i>/*  5750*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,</td></tr>
<tr><th id="3109">3109</th><td><i>/*  5752*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>6</var>, <i>// (Subtarget-&gt;hasHardQuad())</i></td></tr>
<tr><th id="3110">3110</th><td><i>/*  5754*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FSTOQ &amp; 255, unsigned(SP::FSTOQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FSTOQ" title='llvm::SP::FSTOQ' data-ref="llvm::SP::FSTOQ" data-ref-filename="llvm..SP..FSTOQ">FSTOQ</a>), <var>0</var>,</td></tr>
<tr><th id="3111">3111</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3112">3112</th><td>              <i>// Src: (fpextend:{ *:[f128] } f32:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3113">3113</th><td><i>              // Dst: (FSTOQ:{ *:[f128] } f32:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3114">3114</th><td><i>/*  5761*/</i>   <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;5773*/</i></td></tr>
<tr><th id="3115">3115</th><td><i>/*  5762*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,</td></tr>
<tr><th id="3116">3116</th><td><i>/*  5764*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>6</var>, <i>// (Subtarget-&gt;hasHardQuad())</i></td></tr>
<tr><th id="3117">3117</th><td><i>/*  5766*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FDTOQ &amp; 255, unsigned(SP::FDTOQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FDTOQ" title='llvm::SP::FDTOQ' data-ref="llvm::SP::FDTOQ" data-ref-filename="llvm..SP..FDTOQ">FDTOQ</a>), <var>0</var>,</td></tr>
<tr><th id="3118">3118</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3119">3119</th><td>              <i>// Src: (fpextend:{ *:[f128] } f64:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3120">3120</th><td><i>              // Dst: (FDTOQ:{ *:[f128] } f64:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3121">3121</th><td><i>/*  5773*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="3122">3122</th><td><i>/*  5774*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="3123">3123</th><td><i>/*  5775*/</i> <i>/*SwitchOpcode*/</i> <var>40</var>, <a class="macro" href="#55" title="ISD::FP_ROUND &amp; 255, unsigned(ISD::FP_ROUND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FP_ROUND" title='llvm::ISD::FP_ROUND' data-ref="llvm::ISD::FP_ROUND" data-ref-filename="llvm..ISD..FP_ROUND">FP_ROUND</a>),<i>// -&gt;5818</i></td></tr>
<tr><th id="3124">3124</th><td><i>/*  5778*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs2</i></td></tr>
<tr><th id="3125">3125</th><td><i>/*  5779*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>24</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;5806</i></td></tr>
<tr><th id="3126">3126</th><td><i>/*  5782*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>9</var>, <i>/*-&gt;5793*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="3127">3127</th><td><i>/*  5784*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,</td></tr>
<tr><th id="3128">3128</th><td><i>/*  5786*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FDTOS &amp; 255, unsigned(SP::FDTOS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FDTOS" title='llvm::SP::FDTOS' data-ref="llvm::SP::FDTOS" data-ref-filename="llvm..SP..FDTOS">FDTOS</a>), <var>0</var>,</td></tr>
<tr><th id="3129">3129</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3130">3130</th><td>              <i>// Src: (fpround:{ *:[f32] } f64:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3131">3131</th><td><i>              // Dst: (FDTOS:{ *:[f32] } f64:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3132">3132</th><td><i>/*  5793*/</i>   <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;5805*/</i></td></tr>
<tr><th id="3133">3133</th><td><i>/*  5794*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,</td></tr>
<tr><th id="3134">3134</th><td><i>/*  5796*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>6</var>, <i>// (Subtarget-&gt;hasHardQuad())</i></td></tr>
<tr><th id="3135">3135</th><td><i>/*  5798*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FQTOS &amp; 255, unsigned(SP::FQTOS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FQTOS" title='llvm::SP::FQTOS' data-ref="llvm::SP::FQTOS" data-ref-filename="llvm..SP..FQTOS">FQTOS</a>), <var>0</var>,</td></tr>
<tr><th id="3136">3136</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3137">3137</th><td>              <i>// Src: (fpround:{ *:[f32] } f128:{ *:[f128] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3138">3138</th><td><i>              // Dst: (FQTOS:{ *:[f32] } f128:{ *:[f128] }:$rs2)</i></td></tr>
<tr><th id="3139">3139</th><td><i>/*  5805*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="3140">3140</th><td><i>/*  5806*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;5817</i></td></tr>
<tr><th id="3141">3141</th><td><i>/*  5808*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>6</var>, <i>// (Subtarget-&gt;hasHardQuad())</i></td></tr>
<tr><th id="3142">3142</th><td><i>/*  5810*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FQTOD &amp; 255, unsigned(SP::FQTOD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FQTOD" title='llvm::SP::FQTOD' data-ref="llvm::SP::FQTOD" data-ref-filename="llvm..SP..FQTOD">FQTOD</a>), <var>0</var>,</td></tr>
<tr><th id="3143">3143</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3144">3144</th><td>             <i>// Src: (fpround:{ *:[f64] } f128:{ *:[f128] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3145">3145</th><td><i>             // Dst: (FQTOD:{ *:[f64] } f128:{ *:[f128] }:$rs2)</i></td></tr>
<tr><th id="3146">3146</th><td><i>/*  5817*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="3147">3147</th><td><i>/*  5818*/</i> <i>/*SwitchOpcode*/</i> <var>34</var>, <a class="macro" href="#55" title="ISD::FNEG &amp; 255, unsigned(ISD::FNEG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FNEG" title='llvm::ISD::FNEG' data-ref="llvm::ISD::FNEG" data-ref-filename="llvm..ISD..FNEG">FNEG</a>),<i>// -&gt;5855</i></td></tr>
<tr><th id="3148">3148</th><td><i>/*  5821*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs2</i></td></tr>
<tr><th id="3149">3149</th><td><i>/*  5822*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*3 cases */</i>, <var>7</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;5832</i></td></tr>
<tr><th id="3150">3150</th><td><i>/*  5825*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FNEGS &amp; 255, unsigned(SP::FNEGS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FNEGS" title='llvm::SP::FNEGS' data-ref="llvm::SP::FNEGS" data-ref-filename="llvm..SP..FNEGS">FNEGS</a>), <var>0</var>,</td></tr>
<tr><th id="3151">3151</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3152">3152</th><td>             <i>// Src: (fneg:{ *:[f32] } f32:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3153">3153</th><td><i>             // Dst: (FNEGS:{ *:[f32] } f32:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3154">3154</th><td><i>/*  5832*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;5843</i></td></tr>
<tr><th id="3155">3155</th><td><i>/*  5834*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="3156">3156</th><td><i>/*  5836*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FNEGD &amp; 255, unsigned(SP::FNEGD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FNEGD" title='llvm::SP::FNEGD' data-ref="llvm::SP::FNEGD" data-ref-filename="llvm..SP..FNEGD">FNEGD</a>), <var>0</var>,</td></tr>
<tr><th id="3157">3157</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3158">3158</th><td>             <i>// Src: (fneg:{ *:[f64] } f64:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3159">3159</th><td><i>             // Dst: (FNEGD:{ *:[f64] } f64:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3160">3160</th><td><i>/*  5843*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;5854</i></td></tr>
<tr><th id="3161">3161</th><td><i>/*  5845*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="3162">3162</th><td><i>/*  5847*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FNEGQ &amp; 255, unsigned(SP::FNEGQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FNEGQ" title='llvm::SP::FNEGQ' data-ref="llvm::SP::FNEGQ" data-ref-filename="llvm..SP..FNEGQ">FNEGQ</a>), <var>0</var>,</td></tr>
<tr><th id="3163">3163</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3164">3164</th><td>             <i>// Src: (fneg:{ *:[f128] } f128:{ *:[f128] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3165">3165</th><td><i>             // Dst: (FNEGQ:{ *:[f128] } f128:{ *:[f128] }:$rs2)</i></td></tr>
<tr><th id="3166">3166</th><td><i>/*  5854*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="3167">3167</th><td><i>/*  5855*/</i> <i>/*SwitchOpcode*/</i> <var>34</var>, <a class="macro" href="#55" title="ISD::FABS &amp; 255, unsigned(ISD::FABS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FABS" title='llvm::ISD::FABS' data-ref="llvm::ISD::FABS" data-ref-filename="llvm..ISD..FABS">FABS</a>),<i>// -&gt;5892</i></td></tr>
<tr><th id="3168">3168</th><td><i>/*  5858*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs2</i></td></tr>
<tr><th id="3169">3169</th><td><i>/*  5859*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*3 cases */</i>, <var>7</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;5869</i></td></tr>
<tr><th id="3170">3170</th><td><i>/*  5862*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FABSS &amp; 255, unsigned(SP::FABSS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FABSS" title='llvm::SP::FABSS' data-ref="llvm::SP::FABSS" data-ref-filename="llvm..SP..FABSS">FABSS</a>), <var>0</var>,</td></tr>
<tr><th id="3171">3171</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3172">3172</th><td>             <i>// Src: (fabs:{ *:[f32] } f32:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3173">3173</th><td><i>             // Dst: (FABSS:{ *:[f32] } f32:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3174">3174</th><td><i>/*  5869*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;5880</i></td></tr>
<tr><th id="3175">3175</th><td><i>/*  5871*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="3176">3176</th><td><i>/*  5873*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FABSD &amp; 255, unsigned(SP::FABSD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FABSD" title='llvm::SP::FABSD' data-ref="llvm::SP::FABSD" data-ref-filename="llvm..SP..FABSD">FABSD</a>), <var>0</var>,</td></tr>
<tr><th id="3177">3177</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3178">3178</th><td>             <i>// Src: (fabs:{ *:[f64] } f64:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3179">3179</th><td><i>             // Dst: (FABSD:{ *:[f64] } f64:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3180">3180</th><td><i>/*  5880*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;5891</i></td></tr>
<tr><th id="3181">3181</th><td><i>/*  5882*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>3</var>, <i>// (Subtarget-&gt;isV9())</i></td></tr>
<tr><th id="3182">3182</th><td><i>/*  5884*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FABSQ &amp; 255, unsigned(SP::FABSQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FABSQ" title='llvm::SP::FABSQ' data-ref="llvm::SP::FABSQ" data-ref-filename="llvm..SP..FABSQ">FABSQ</a>), <var>0</var>,</td></tr>
<tr><th id="3183">3183</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3184">3184</th><td>             <i>// Src: (fabs:{ *:[f128] } f128:{ *:[f128] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3185">3185</th><td><i>             // Dst: (FABSQ:{ *:[f128] } f128:{ *:[f128] }:$rs2)</i></td></tr>
<tr><th id="3186">3186</th><td><i>/*  5891*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="3187">3187</th><td><i>/*  5892*/</i> <i>/*SwitchOpcode*/</i> <var>34</var>, <a class="macro" href="#55" title="ISD::FSQRT &amp; 255, unsigned(ISD::FSQRT) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FSQRT" title='llvm::ISD::FSQRT' data-ref="llvm::ISD::FSQRT" data-ref-filename="llvm..ISD..FSQRT">FSQRT</a>),<i>// -&gt;5929</i></td></tr>
<tr><th id="3188">3188</th><td><i>/*  5895*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs2</i></td></tr>
<tr><th id="3189">3189</th><td><i>/*  5896*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*3 cases */</i>, <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;5908</i></td></tr>
<tr><th id="3190">3190</th><td><i>/*  5899*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>9</var>, <i>// (!Subtarget-&gt;fixAllFDIVSQRT())</i></td></tr>
<tr><th id="3191">3191</th><td><i>/*  5901*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FSQRTS &amp; 255, unsigned(SP::FSQRTS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FSQRTS" title='llvm::SP::FSQRTS' data-ref="llvm::SP::FSQRTS" data-ref-filename="llvm..SP..FSQRTS">FSQRTS</a>), <var>0</var>,</td></tr>
<tr><th id="3192">3192</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3193">3193</th><td>             <i>// Src: (fsqrt:{ *:[f32] } f32:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3194">3194</th><td><i>             // Dst: (FSQRTS:{ *:[f32] } f32:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3195">3195</th><td><i>/*  5908*/</i>  <i>/*SwitchType*/</i> <var>7</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;5917</i></td></tr>
<tr><th id="3196">3196</th><td><i>/*  5910*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FSQRTD &amp; 255, unsigned(SP::FSQRTD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FSQRTD" title='llvm::SP::FSQRTD' data-ref="llvm::SP::FSQRTD" data-ref-filename="llvm..SP..FSQRTD">FSQRTD</a>), <var>0</var>,</td></tr>
<tr><th id="3197">3197</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3198">3198</th><td>             <i>// Src: (fsqrt:{ *:[f64] } f64:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3199">3199</th><td><i>             // Dst: (FSQRTD:{ *:[f64] } f64:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3200">3200</th><td><i>/*  5917*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;5928</i></td></tr>
<tr><th id="3201">3201</th><td><i>/*  5919*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>6</var>, <i>// (Subtarget-&gt;hasHardQuad())</i></td></tr>
<tr><th id="3202">3202</th><td><i>/*  5921*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FSQRTQ &amp; 255, unsigned(SP::FSQRTQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FSQRTQ" title='llvm::SP::FSQRTQ' data-ref="llvm::SP::FSQRTQ" data-ref-filename="llvm..SP..FSQRTQ">FSQRTQ</a>), <var>0</var>,</td></tr>
<tr><th id="3203">3203</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3204">3204</th><td>             <i>// Src: (fsqrt:{ *:[f128] } f128:{ *:[f128] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3205">3205</th><td><i>             // Dst: (FSQRTQ:{ *:[f128] } f128:{ *:[f128] }:$rs2)</i></td></tr>
<tr><th id="3206">3206</th><td><i>/*  5928*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="3207">3207</th><td><i>/*  5929*/</i> <i>/*SwitchOpcode*/</i> <var>36</var>, <a class="macro" href="#55" title="ISD::FADD &amp; 255, unsigned(ISD::FADD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FADD" title='llvm::ISD::FADD' data-ref="llvm::ISD::FADD" data-ref-filename="llvm..ISD..FADD">FADD</a>),<i>// -&gt;5968</i></td></tr>
<tr><th id="3208">3208</th><td><i>/*  5932*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="3209">3209</th><td><i>/*  5933*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="3210">3210</th><td><i>/*  5934*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*3 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;5945</i></td></tr>
<tr><th id="3211">3211</th><td><i>/*  5937*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FADDS &amp; 255, unsigned(SP::FADDS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FADDS" title='llvm::SP::FADDS' data-ref="llvm::SP::FADDS" data-ref-filename="llvm..SP..FADDS">FADDS</a>), <var>0</var>,</td></tr>
<tr><th id="3212">3212</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3213">3213</th><td>             <i>// Src: (fadd:{ *:[f32] } f32:{ *:[f32] }:$rs1, f32:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3214">3214</th><td><i>             // Dst: (FADDS:{ *:[f32] } f32:{ *:[f32] }:$rs1, f32:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3215">3215</th><td><i>/*  5945*/</i>  <i>/*SwitchType*/</i> <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;5955</i></td></tr>
<tr><th id="3216">3216</th><td><i>/*  5947*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FADDD &amp; 255, unsigned(SP::FADDD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FADDD" title='llvm::SP::FADDD' data-ref="llvm::SP::FADDD" data-ref-filename="llvm..SP..FADDD">FADDD</a>), <var>0</var>,</td></tr>
<tr><th id="3217">3217</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3218">3218</th><td>             <i>// Src: (fadd:{ *:[f64] } f64:{ *:[f64] }:$rs1, f64:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3219">3219</th><td><i>             // Dst: (FADDD:{ *:[f64] } f64:{ *:[f64] }:$rs1, f64:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3220">3220</th><td><i>/*  5955*/</i>  <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;5967</i></td></tr>
<tr><th id="3221">3221</th><td><i>/*  5957*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>6</var>, <i>// (Subtarget-&gt;hasHardQuad())</i></td></tr>
<tr><th id="3222">3222</th><td><i>/*  5959*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FADDQ &amp; 255, unsigned(SP::FADDQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FADDQ" title='llvm::SP::FADDQ' data-ref="llvm::SP::FADDQ" data-ref-filename="llvm..SP..FADDQ">FADDQ</a>), <var>0</var>,</td></tr>
<tr><th id="3223">3223</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3224">3224</th><td>             <i>// Src: (fadd:{ *:[f128] } f128:{ *:[f128] }:$rs1, f128:{ *:[f128] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3225">3225</th><td><i>             // Dst: (FADDQ:{ *:[f128] } f128:{ *:[f128] }:$rs1, f128:{ *:[f128] }:$rs2)</i></td></tr>
<tr><th id="3226">3226</th><td><i>/*  5967*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="3227">3227</th><td><i>/*  5968*/</i> <i>/*SwitchOpcode*/</i> <var>36</var>, <a class="macro" href="#55" title="ISD::FSUB &amp; 255, unsigned(ISD::FSUB) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FSUB" title='llvm::ISD::FSUB' data-ref="llvm::ISD::FSUB" data-ref-filename="llvm..ISD..FSUB">FSUB</a>),<i>// -&gt;6007</i></td></tr>
<tr><th id="3228">3228</th><td><i>/*  5971*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="3229">3229</th><td><i>/*  5972*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="3230">3230</th><td><i>/*  5973*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*3 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;5984</i></td></tr>
<tr><th id="3231">3231</th><td><i>/*  5976*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FSUBS &amp; 255, unsigned(SP::FSUBS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FSUBS" title='llvm::SP::FSUBS' data-ref="llvm::SP::FSUBS" data-ref-filename="llvm..SP..FSUBS">FSUBS</a>), <var>0</var>,</td></tr>
<tr><th id="3232">3232</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3233">3233</th><td>             <i>// Src: (fsub:{ *:[f32] } f32:{ *:[f32] }:$rs1, f32:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3234">3234</th><td><i>             // Dst: (FSUBS:{ *:[f32] } f32:{ *:[f32] }:$rs1, f32:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3235">3235</th><td><i>/*  5984*/</i>  <i>/*SwitchType*/</i> <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;5994</i></td></tr>
<tr><th id="3236">3236</th><td><i>/*  5986*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FSUBD &amp; 255, unsigned(SP::FSUBD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FSUBD" title='llvm::SP::FSUBD' data-ref="llvm::SP::FSUBD" data-ref-filename="llvm..SP..FSUBD">FSUBD</a>), <var>0</var>,</td></tr>
<tr><th id="3237">3237</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3238">3238</th><td>             <i>// Src: (fsub:{ *:[f64] } f64:{ *:[f64] }:$rs1, f64:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3239">3239</th><td><i>             // Dst: (FSUBD:{ *:[f64] } f64:{ *:[f64] }:$rs1, f64:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3240">3240</th><td><i>/*  5994*/</i>  <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;6006</i></td></tr>
<tr><th id="3241">3241</th><td><i>/*  5996*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>6</var>, <i>// (Subtarget-&gt;hasHardQuad())</i></td></tr>
<tr><th id="3242">3242</th><td><i>/*  5998*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FSUBQ &amp; 255, unsigned(SP::FSUBQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FSUBQ" title='llvm::SP::FSUBQ' data-ref="llvm::SP::FSUBQ" data-ref-filename="llvm..SP..FSUBQ">FSUBQ</a>), <var>0</var>,</td></tr>
<tr><th id="3243">3243</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3244">3244</th><td>             <i>// Src: (fsub:{ *:[f128] } f128:{ *:[f128] }:$rs1, f128:{ *:[f128] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3245">3245</th><td><i>             // Dst: (FSUBQ:{ *:[f128] } f128:{ *:[f128] }:$rs1, f128:{ *:[f128] }:$rs2)</i></td></tr>
<tr><th id="3246">3246</th><td><i>/*  6006*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="3247">3247</th><td><i>/*  6007*/</i> <i>/*SwitchOpcode*/</i> <var>36</var>, <a class="macro" href="#55" title="ISD::FDIV &amp; 255, unsigned(ISD::FDIV) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FDIV" title='llvm::ISD::FDIV' data-ref="llvm::ISD::FDIV" data-ref-filename="llvm..ISD..FDIV">FDIV</a>),<i>// -&gt;6046</i></td></tr>
<tr><th id="3248">3248</th><td><i>/*  6010*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs1</i></td></tr>
<tr><th id="3249">3249</th><td><i>/*  6011*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rs2</i></td></tr>
<tr><th id="3250">3250</th><td><i>/*  6012*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*3 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;6023</i></td></tr>
<tr><th id="3251">3251</th><td><i>/*  6015*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FDIVS &amp; 255, unsigned(SP::FDIVS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FDIVS" title='llvm::SP::FDIVS' data-ref="llvm::SP::FDIVS" data-ref-filename="llvm..SP..FDIVS">FDIVS</a>), <var>0</var>,</td></tr>
<tr><th id="3252">3252</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3253">3253</th><td>             <i>// Src: (fdiv:{ *:[f32] } f32:{ *:[f32] }:$rs1, f32:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3254">3254</th><td><i>             // Dst: (FDIVS:{ *:[f32] } f32:{ *:[f32] }:$rs1, f32:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3255">3255</th><td><i>/*  6023*/</i>  <i>/*SwitchType*/</i> <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;6033</i></td></tr>
<tr><th id="3256">3256</th><td><i>/*  6025*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FDIVD &amp; 255, unsigned(SP::FDIVD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FDIVD" title='llvm::SP::FDIVD' data-ref="llvm::SP::FDIVD" data-ref-filename="llvm..SP..FDIVD">FDIVD</a>), <var>0</var>,</td></tr>
<tr><th id="3257">3257</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3258">3258</th><td>             <i>// Src: (fdiv:{ *:[f64] } f64:{ *:[f64] }:$rs1, f64:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3259">3259</th><td><i>             // Dst: (FDIVD:{ *:[f64] } f64:{ *:[f64] }:$rs1, f64:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3260">3260</th><td><i>/*  6033*/</i>  <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;6045</i></td></tr>
<tr><th id="3261">3261</th><td><i>/*  6035*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>6</var>, <i>// (Subtarget-&gt;hasHardQuad())</i></td></tr>
<tr><th id="3262">3262</th><td><i>/*  6037*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FDIVQ &amp; 255, unsigned(SP::FDIVQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FDIVQ" title='llvm::SP::FDIVQ' data-ref="llvm::SP::FDIVQ" data-ref-filename="llvm..SP..FDIVQ">FDIVQ</a>), <var>0</var>,</td></tr>
<tr><th id="3263">3263</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="3264">3264</th><td>             <i>// Src: (fdiv:{ *:[f128] } f128:{ *:[f128] }:$rs1, f128:{ *:[f128] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3265">3265</th><td><i>             // Dst: (FDIVQ:{ *:[f128] } f128:{ *:[f128] }:$rs1, f128:{ *:[f128] }:$rs2)</i></td></tr>
<tr><th id="3266">3266</th><td><i>/*  6045*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="3267">3267</th><td><i>/*  6046*/</i> <i>/*SwitchOpcode*/</i> <var>36</var>, <a class="macro" href="#55" title="SPISD::XTOF &amp; 255, unsigned(SPISD::XTOF) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::XTOF" title='llvm::SPISD::XTOF' data-ref="llvm::SPISD::XTOF" data-ref-filename="llvm..SPISD..XTOF">XTOF</a>),<i>// -&gt;6085</i></td></tr>
<tr><th id="3268">3268</th><td><i>/*  6049*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs2</i></td></tr>
<tr><th id="3269">3269</th><td><i>/*  6050*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*3 cases */</i>, <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,<i>// -&gt;6062</i></td></tr>
<tr><th id="3270">3270</th><td><i>/*  6053*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="3271">3271</th><td><i>/*  6055*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FXTOS &amp; 255, unsigned(SP::FXTOS) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FXTOS" title='llvm::SP::FXTOS' data-ref="llvm::SP::FXTOS" data-ref-filename="llvm..SP..FXTOS">FXTOS</a>), <var>0</var>,</td></tr>
<tr><th id="3272">3272</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3273">3273</th><td>             <i>// Src: (SPxtof:{ *:[f32] } DFPRegs:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3274">3274</th><td><i>             // Dst: (FXTOS:{ *:[f32] } DFPRegs:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3275">3275</th><td><i>/*  6062*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,<i>// -&gt;6073</i></td></tr>
<tr><th id="3276">3276</th><td><i>/*  6064*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="3277">3277</th><td><i>/*  6066*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FXTOD &amp; 255, unsigned(SP::FXTOD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FXTOD" title='llvm::SP::FXTOD' data-ref="llvm::SP::FXTOD" data-ref-filename="llvm..SP..FXTOD">FXTOD</a>), <var>0</var>,</td></tr>
<tr><th id="3278">3278</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3279">3279</th><td>             <i>// Src: (SPxtof:{ *:[f64] } DFPRegs:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3280">3280</th><td><i>             // Dst: (FXTOD:{ *:[f64] } DFPRegs:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3281">3281</th><td><i>/*  6073*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,<i>// -&gt;6084</i></td></tr>
<tr><th id="3282">3282</th><td><i>/*  6075*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="3283">3283</th><td><i>/*  6077*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FXTOQ &amp; 255, unsigned(SP::FXTOQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FXTOQ" title='llvm::SP::FXTOQ' data-ref="llvm::SP::FXTOQ" data-ref-filename="llvm..SP..FXTOQ">FXTOQ</a>), <var>0</var>,</td></tr>
<tr><th id="3284">3284</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3285">3285</th><td>             <i>// Src: (SPxtof:{ *:[f128] } DFPRegs:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3286">3286</th><td><i>             // Dst: (FXTOQ:{ *:[f128] } DFPRegs:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3287">3287</th><td><i>/*  6084*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="3288">3288</th><td><i>/*  6085*/</i> <i>/*SwitchOpcode*/</i> <var>39</var>, <a class="macro" href="#55" title="SPISD::FTOX &amp; 255, unsigned(SPISD::FTOX) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SPISD::<a class="enum" href="../../../../llvm/lib/Target/Sparc/SparcISelLowering.h.html#llvm::SPISD::FTOX" title='llvm::SPISD::FTOX' data-ref="llvm::SPISD::FTOX" data-ref-filename="llvm..SPISD..FTOX">FTOX</a>),<i>// -&gt;6127</i></td></tr>
<tr><th id="3289">3289</th><td><i>/*  6088*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rs2</i></td></tr>
<tr><th id="3290">3290</th><td><i>/*  6089*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>11</var>, <i>/*-&gt;6102*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="3291">3291</th><td><i>/*  6091*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>,</td></tr>
<tr><th id="3292">3292</th><td><i>/*  6093*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="3293">3293</th><td><i>/*  6095*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FSTOX &amp; 255, unsigned(SP::FSTOX) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FSTOX" title='llvm::SP::FSTOX' data-ref="llvm::SP::FSTOX" data-ref-filename="llvm..SP..FSTOX">FSTOX</a>), <var>0</var>,</td></tr>
<tr><th id="3294">3294</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3295">3295</th><td>             <i>// Src: (SPftox:{ *:[f64] } FPRegs:{ *:[f32] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3296">3296</th><td><i>             // Dst: (FSTOX:{ *:[f64] } FPRegs:{ *:[f32] }:$rs2)</i></td></tr>
<tr><th id="3297">3297</th><td><i>/*  6102*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;6114*/</i></td></tr>
<tr><th id="3298">3298</th><td><i>/*  6103*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>,</td></tr>
<tr><th id="3299">3299</th><td><i>/*  6105*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="3300">3300</th><td><i>/*  6107*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FDTOX &amp; 255, unsigned(SP::FDTOX) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FDTOX" title='llvm::SP::FDTOX' data-ref="llvm::SP::FDTOX" data-ref-filename="llvm..SP..FDTOX">FDTOX</a>), <var>0</var>,</td></tr>
<tr><th id="3301">3301</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3302">3302</th><td>             <i>// Src: (SPftox:{ *:[f64] } DFPRegs:{ *:[f64] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3303">3303</th><td><i>             // Dst: (FDTOX:{ *:[f64] } DFPRegs:{ *:[f64] }:$rs2)</i></td></tr>
<tr><th id="3304">3304</th><td><i>/*  6114*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;6126*/</i></td></tr>
<tr><th id="3305">3305</th><td><i>/*  6115*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>,</td></tr>
<tr><th id="3306">3306</th><td><i>/*  6117*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;is64Bit())</i></td></tr>
<tr><th id="3307">3307</th><td><i>/*  6119*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="SP::FQTOX &amp; 255, unsigned(SP::FQTOX) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(SP::<a class="enum" href="SparcGenInstrInfo.inc.html#llvm::SP::FQTOX" title='llvm::SP::FQTOX' data-ref="llvm::SP::FQTOX" data-ref-filename="llvm..SP..FQTOX">FQTOX</a>), <var>0</var>,</td></tr>
<tr><th id="3308">3308</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="3309">3309</th><td>             <i>// Src: (SPftox:{ *:[f64] } QFPRegs:{ *:[f128] }:$rs2) - Complexity = 3</i></td></tr>
<tr><th id="3310">3310</th><td><i>             // Dst: (FQTOX:{ *:[f64] } QFPRegs:{ *:[f128] }:$rs2)</i></td></tr>
<tr><th id="3311">3311</th><td><i>/*  6126*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="3312">3312</th><td><i>/*  6127*/</i> <i>/*SwitchOpcode*/</i> <var>38</var>, <a class="macro" href="#55" title="ISD::BUILD_VECTOR &amp; 255, unsigned(ISD::BUILD_VECTOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BUILD_VECTOR" title='llvm::ISD::BUILD_VECTOR' data-ref="llvm::ISD::BUILD_VECTOR" data-ref-filename="llvm..ISD..BUILD_VECTOR">BUILD_VECTOR</a>),<i>// -&gt;6168</i></td></tr>
<tr><th id="3313">3313</th><td><i>/*  6130*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $a1</i></td></tr>
<tr><th id="3314">3314</th><td><i>/*  6131*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="3315">3315</th><td><i>/*  6133*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $a2</i></td></tr>
<tr><th id="3316">3316</th><td><i>/*  6134*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>,</td></tr>
<tr><th id="3317">3317</th><td><i>/*  6136*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2i32" title='llvm::MVT::v2i32' data-ref="llvm::MVT::v2i32" data-ref-filename="llvm..MVT..v2i32">v2i32</a>,</td></tr>
<tr><th id="3318">3318</th><td><i>/*  6138*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="TargetOpcode::IMPLICIT_DEF &amp; 255, unsigned(TargetOpcode::IMPLICIT_DEF) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(TargetOpcode::<a class="enum" href="../../../../llvm/include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..IMPLICIT_DEF">IMPLICIT_DEF</a>), <var>0</var>,</td></tr>
<tr><th id="3319">3319</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2i32" title='llvm::MVT::v2i32' data-ref="llvm::MVT::v2i32" data-ref-filename="llvm..MVT..v2i32">v2i32</a>, <var>0</var><i>/*#Ops*/</i>,  <i>// Results = #2</i></td></tr>
<tr><th id="3320">3320</th><td><i>/*  6144*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::sub_even" title='llvm::SP::sub_even' data-ref="llvm::SP::sub_even" data-ref-filename="llvm..SP..sub_even">sub_even</a>,</td></tr>
<tr><th id="3321">3321</th><td><i>/*  6147*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="TargetOpcode::INSERT_SUBREG &amp; 255, unsigned(TargetOpcode::INSERT_SUBREG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(TargetOpcode::<a class="enum" href="../../../../llvm/include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG" data-ref-filename="llvm..TargetOpcode..INSERT_SUBREG">INSERT_SUBREG</a>), <var>0</var>,</td></tr>
<tr><th id="3322">3322</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2i32" title='llvm::MVT::v2i32' data-ref="llvm::MVT::v2i32" data-ref-filename="llvm..MVT..v2i32">v2i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>2</var>, <var>0</var>, <var>3</var>,  <i>// Results = #4</i></td></tr>
<tr><th id="3323">3323</th><td><i>/*  6156*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">SP::</span><a class="enum" href="SparcGenRegisterInfo.inc.html#llvm::SP::sub_odd" title='llvm::SP::sub_odd' data-ref="llvm::SP::sub_odd" data-ref-filename="llvm..SP..sub_odd">sub_odd</a>,</td></tr>
<tr><th id="3324">3324</th><td><i>/*  6159*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="TargetOpcode::INSERT_SUBREG &amp; 255, unsigned(TargetOpcode::INSERT_SUBREG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(TargetOpcode::<a class="enum" href="../../../../llvm/include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG" data-ref-filename="llvm..TargetOpcode..INSERT_SUBREG">INSERT_SUBREG</a>), <var>0</var>,</td></tr>
<tr><th id="3325">3325</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2i32" title='llvm::MVT::v2i32' data-ref="llvm::MVT::v2i32" data-ref-filename="llvm..MVT..v2i32">v2i32</a>, <var>3</var><i>/*#Ops*/</i>, <var>4</var>, <var>1</var>, <var>5</var>, </td></tr>
<tr><th id="3326">3326</th><td>            <i>// Src: (build_vector:{ *:[v2i32] } IntRegs:{ *:[i32] }:$a1, IntRegs:{ *:[i32] }:$a2) - Complexity = 3</i></td></tr>
<tr><th id="3327">3327</th><td><i>            // Dst: (INSERT_SUBREG:{ *:[v2i32] } (INSERT_SUBREG:{ *:[v2i32] } (IMPLICIT_DEF:{ *:[v2i32] }), IntRegs:{ *:[i32] }:$a1, sub_even:{ *:[i32] }), IntRegs:{ *:[i32] }:$a2, sub_odd:{ *:[i32] })</i></td></tr>
<tr><th id="3328">3328</th><td><i>/*  6168*/</i> <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="3329">3329</th><td>    <var>0</var></td></tr>
<tr><th id="3330">3330</th><td>  }; <i>// Total Array size is 6170 bytes</i></td></tr>
<tr><th id="3331">3331</th><td></td></tr>
<tr><th id="3332">3332</th><td>  <i>// Opcode Histogram:</i></td></tr>
<tr><th id="3333">3333</th><td><i>  // #OPC_Scope                                = 137</i></td></tr>
<tr><th id="3334">3334</th><td><i>  // #OPC_RecordNode                           = 22</i></td></tr>
<tr><th id="3335">3335</th><td><i>  // #OPC_RecordChild                          = 160</i></td></tr>
<tr><th id="3336">3336</th><td><i>  // #OPC_RecordMemRef                         = 6</i></td></tr>
<tr><th id="3337">3337</th><td><i>  // #OPC_CaptureGlueInput                     = 12</i></td></tr>
<tr><th id="3338">3338</th><td><i>  // #OPC_MoveChild                            = 79</i></td></tr>
<tr><th id="3339">3339</th><td><i>  // #OPC_MoveParent                           = 101</i></td></tr>
<tr><th id="3340">3340</th><td><i>  // #OPC_CheckSame                            = 0</i></td></tr>
<tr><th id="3341">3341</th><td><i>  // #OPC_CheckChildSame                       = 0</i></td></tr>
<tr><th id="3342">3342</th><td><i>  // #OPC_CheckPatternPredicate                = 157</i></td></tr>
<tr><th id="3343">3343</th><td><i>  // #OPC_CheckPredicate                       = 99</i></td></tr>
<tr><th id="3344">3344</th><td><i>  // #OPC_CheckOpcode                          = 71</i></td></tr>
<tr><th id="3345">3345</th><td><i>  // #OPC_SwitchOpcode                         = 8</i></td></tr>
<tr><th id="3346">3346</th><td><i>  // #OPC_CheckType                            = 88</i></td></tr>
<tr><th id="3347">3347</th><td><i>  // #OPC_SwitchType                           = 39</i></td></tr>
<tr><th id="3348">3348</th><td><i>  // #OPC_CheckChildType                       = 40</i></td></tr>
<tr><th id="3349">3349</th><td><i>  // #OPC_CheckInteger                         = 1</i></td></tr>
<tr><th id="3350">3350</th><td><i>  // #OPC_CheckChildInteger                    = 12</i></td></tr>
<tr><th id="3351">3351</th><td><i>  // #OPC_CheckCondCode                        = 0</i></td></tr>
<tr><th id="3352">3352</th><td><i>  // #OPC_CheckChild2CondCode                  = 0</i></td></tr>
<tr><th id="3353">3353</th><td><i>  // #OPC_CheckValueType                       = 1</i></td></tr>
<tr><th id="3354">3354</th><td><i>  // #OPC_CheckComplexPat                      = 110</i></td></tr>
<tr><th id="3355">3355</th><td><i>  // #OPC_CheckAndImm                          = 1</i></td></tr>
<tr><th id="3356">3356</th><td><i>  // #OPC_CheckOrImm                           = 0</i></td></tr>
<tr><th id="3357">3357</th><td><i>  // #OPC_CheckImmAllOnesV                     = 0</i></td></tr>
<tr><th id="3358">3358</th><td><i>  // #OPC_CheckImmAllZerosV                    = 0</i></td></tr>
<tr><th id="3359">3359</th><td><i>  // #OPC_CheckFoldableChainNode               = 0</i></td></tr>
<tr><th id="3360">3360</th><td><i>  // #OPC_EmitInteger                          = 7</i></td></tr>
<tr><th id="3361">3361</th><td><i>  // #OPC_EmitStringInteger                    = 6</i></td></tr>
<tr><th id="3362">3362</th><td><i>  // #OPC_EmitRegister                         = 16</i></td></tr>
<tr><th id="3363">3363</th><td><i>  // #OPC_EmitConvertToTarget                  = 69</i></td></tr>
<tr><th id="3364">3364</th><td><i>  // #OPC_EmitMergeInputChains                 = 125</i></td></tr>
<tr><th id="3365">3365</th><td><i>  // #OPC_EmitCopyToReg                        = 0</i></td></tr>
<tr><th id="3366">3366</th><td><i>  // #OPC_EmitNode                             = 21</i></td></tr>
<tr><th id="3367">3367</th><td><i>  // #OPC_EmitNodeXForm                        = 20</i></td></tr>
<tr><th id="3368">3368</th><td><i>  // #OPC_CompleteMatch                        = 0</i></td></tr>
<tr><th id="3369">3369</th><td><i>  // #OPC_MorphNodeTo                          = 332</i></td></tr>
<tr><th id="3370">3370</th><td></td></tr>
<tr><th id="3371">3371</th><td>  <u>#undef <a class="macro" href="#55" data-ref="_M/TARGET_VAL">TARGET_VAL</a></u></td></tr>
<tr><th id="3372">3372</th><td>  <a class="member fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj" title='llvm::SelectionDAGISel::SelectCodeCommon' data-ref="_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj" data-ref-filename="_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj">SelectCodeCommon</a>(<a class="local col3 ref" href="#13N" title='N' data-ref="13N" data-ref-filename="13N">N</a>, <a class="local col4 ref" href="#14MatcherTable" title='MatcherTable' data-ref="14MatcherTable" data-ref-filename="14MatcherTable">MatcherTable</a>,<b>sizeof</b>(<a class="local col4 ref" href="#14MatcherTable" title='MatcherTable' data-ref="14MatcherTable" data-ref-filename="14MatcherTable">MatcherTable</a>));</td></tr>
<tr><th id="3373">3373</th><td>}</td></tr>
<tr><th id="3374">3374</th><td><u>#<span data-ppcond="50">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="3375">3375</th><td></td></tr>
<tr><th id="3376">3376</th><td><u>#<span data-ppcond="3376">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="3377">3377</th><td><em>bool</em> CheckPatternPredicate(<em>unsigned</em> PredNo) <em>const</em> override;</td></tr>
<tr><th id="3378">3378</th><td><u>#<span data-ppcond="3376">endif</span></u></td></tr>
<tr><th id="3379">3379</th><td><u>#<span data-ppcond="3379">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="3380">3380</th><td><em>bool</em> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="virtual decl def fn" id="_ZNK12_GLOBAL__N_117SparcDAGToDAGISel21CheckPatternPredicateEj" title='(anonymous namespace)::SparcDAGToDAGISel::CheckPatternPredicate' data-ref="_ZNK12_GLOBAL__N_117SparcDAGToDAGISel21CheckPatternPredicateEj" data-ref-filename="_ZNK12_GLOBAL__N_117SparcDAGToDAGISel21CheckPatternPredicateEj">CheckPatternPredicate</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="15PredNo" title='PredNo' data-type='unsigned int' data-ref="15PredNo" data-ref-filename="15PredNo">PredNo</dfn>) <em>const</em></td></tr>
<tr><th id="3381">3381</th><td><u>#<span data-ppcond="3381">if</span> <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="3382">3382</th><td>  override</td></tr>
<tr><th id="3383">3383</th><td><u>#<span data-ppcond="3381">endif</span></u></td></tr>
<tr><th id="3384">3384</th><td>{</td></tr>
<tr><th id="3385">3385</th><td>  <b>switch</b> (<a class="local col5 ref" href="#15PredNo" title='PredNo' data-ref="15PredNo" data-ref-filename="15PredNo">PredNo</a>) {</td></tr>
<tr><th id="3386">3386</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid predicate in table?"</q>);</td></tr>
<tr><th id="3387">3387</th><td>  <b>case</b> <var>0</var>: <b>return</b> (<a class="tu member field" href="../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html#(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" title='(anonymous namespace)::SparcDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" data-ref-filename="(anonymousnamespace)..SparcDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/Sparc/SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget7is64BitEv" title='llvm::SparcSubtarget::is64Bit' data-ref="_ZNK4llvm14SparcSubtarget7is64BitEv" data-ref-filename="_ZNK4llvm14SparcSubtarget7is64BitEv">is64Bit</a>());</td></tr>
<tr><th id="3388">3388</th><td>  <b>case</b> <var>1</var>: <b>return</b> (<a class="tu member field" href="../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html#(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" title='(anonymous namespace)::SparcDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" data-ref-filename="(anonymousnamespace)..SparcDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/Sparc/SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget11hasHardQuadEv" title='llvm::SparcSubtarget::hasHardQuad' data-ref="_ZNK4llvm14SparcSubtarget11hasHardQuadEv" data-ref-filename="_ZNK4llvm14SparcSubtarget11hasHardQuadEv">hasHardQuad</a>()) &amp;&amp; (<a class="tu member field" href="../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html#(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" title='(anonymous namespace)::SparcDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" data-ref-filename="(anonymousnamespace)..SparcDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/Sparc/SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget4isV9Ev" title='llvm::SparcSubtarget::isV9' data-ref="_ZNK4llvm14SparcSubtarget4isV9Ev" data-ref-filename="_ZNK4llvm14SparcSubtarget4isV9Ev">isV9</a>());</td></tr>
<tr><th id="3389">3389</th><td>  <b>case</b> <var>2</var>: <b>return</b> (!<a class="tu member field" href="../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html#(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" title='(anonymous namespace)::SparcDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" data-ref-filename="(anonymousnamespace)..SparcDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/Sparc/SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget7is64BitEv" title='llvm::SparcSubtarget::is64Bit' data-ref="_ZNK4llvm14SparcSubtarget7is64BitEv" data-ref-filename="_ZNK4llvm14SparcSubtarget7is64BitEv">is64Bit</a>());</td></tr>
<tr><th id="3390">3390</th><td>  <b>case</b> <var>3</var>: <b>return</b> (<a class="tu member field" href="../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html#(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" title='(anonymous namespace)::SparcDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" data-ref-filename="(anonymousnamespace)..SparcDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/Sparc/SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget4isV9Ev" title='llvm::SparcSubtarget::isV9' data-ref="_ZNK4llvm14SparcSubtarget4isV9Ev" data-ref-filename="_ZNK4llvm14SparcSubtarget4isV9Ev">isV9</a>());</td></tr>
<tr><th id="3391">3391</th><td>  <b>case</b> <var>4</var>: <b>return</b> (!<a class="tu member field" href="../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html#(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" title='(anonymous namespace)::SparcDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" data-ref-filename="(anonymousnamespace)..SparcDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/Sparc/SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget4isV9Ev" title='llvm::SparcSubtarget::isV9' data-ref="_ZNK4llvm14SparcSubtarget4isV9Ev" data-ref-filename="_ZNK4llvm14SparcSubtarget4isV9Ev">isV9</a>());</td></tr>
<tr><th id="3392">3392</th><td>  <b>case</b> <var>5</var>: <b>return</b> (<a class="tu member field" href="../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html#(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" title='(anonymous namespace)::SparcDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" data-ref-filename="(anonymousnamespace)..SparcDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/Sparc/SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget11hasLeonCasaEv" title='llvm::SparcSubtarget::hasLeonCasa' data-ref="_ZNK4llvm14SparcSubtarget11hasLeonCasaEv" data-ref-filename="_ZNK4llvm14SparcSubtarget11hasLeonCasaEv">hasLeonCasa</a>());</td></tr>
<tr><th id="3393">3393</th><td>  <b>case</b> <var>6</var>: <b>return</b> (<a class="tu member field" href="../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html#(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" title='(anonymous namespace)::SparcDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" data-ref-filename="(anonymousnamespace)..SparcDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/Sparc/SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget11hasHardQuadEv" title='llvm::SparcSubtarget::hasHardQuad' data-ref="_ZNK4llvm14SparcSubtarget11hasHardQuadEv" data-ref-filename="_ZNK4llvm14SparcSubtarget11hasHardQuadEv">hasHardQuad</a>());</td></tr>
<tr><th id="3394">3394</th><td>  <b>case</b> <var>7</var>: <b>return</b> (!<a class="tu member field" href="../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html#(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" title='(anonymous namespace)::SparcDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" data-ref-filename="(anonymousnamespace)..SparcDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/Sparc/SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget11hasNoFSMULDEv" title='llvm::SparcSubtarget::hasNoFSMULD' data-ref="_ZNK4llvm14SparcSubtarget11hasNoFSMULDEv" data-ref-filename="_ZNK4llvm14SparcSubtarget11hasNoFSMULDEv">hasNoFSMULD</a>());</td></tr>
<tr><th id="3395">3395</th><td>  <b>case</b> <var>8</var>: <b>return</b> (!<a class="tu member field" href="../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html#(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" title='(anonymous namespace)::SparcDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" data-ref-filename="(anonymousnamespace)..SparcDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/Sparc/SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget10hasNoFMULSEv" title='llvm::SparcSubtarget::hasNoFMULS' data-ref="_ZNK4llvm14SparcSubtarget10hasNoFMULSEv" data-ref-filename="_ZNK4llvm14SparcSubtarget10hasNoFMULSEv">hasNoFMULS</a>());</td></tr>
<tr><th id="3396">3396</th><td>  <b>case</b> <var>9</var>: <b>return</b> (!<a class="tu member field" href="../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html#(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" title='(anonymous namespace)::SparcDAGToDAGISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::SparcDAGToDAGISel::Subtarget" data-ref-filename="(anonymousnamespace)..SparcDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/Sparc/SparcSubtarget.h.html#_ZNK4llvm14SparcSubtarget14fixAllFDIVSQRTEv" title='llvm::SparcSubtarget::fixAllFDIVSQRT' data-ref="_ZNK4llvm14SparcSubtarget14fixAllFDIVSQRTEv" data-ref-filename="_ZNK4llvm14SparcSubtarget14fixAllFDIVSQRTEv">fixAllFDIVSQRT</a>());</td></tr>
<tr><th id="3397">3397</th><td>  }</td></tr>
<tr><th id="3398">3398</th><td>}</td></tr>
<tr><th id="3399">3399</th><td><u>#<span data-ppcond="3379">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="3400">3400</th><td></td></tr>
<tr><th id="3401">3401</th><td><u>#<span data-ppcond="3401">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="3402">3402</th><td><em>bool</em> CheckNodePredicate(SDNode *Node, <em>unsigned</em> PredNo) <em>const</em> override;</td></tr>
<tr><th id="3403">3403</th><td><u>#<span data-ppcond="3401">endif</span></u></td></tr>
<tr><th id="3404">3404</th><td><u>#<span data-ppcond="3404">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="3405">3405</th><td><em>bool</em> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="virtual decl def fn" id="_ZNK12_GLOBAL__N_117SparcDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj" title='(anonymous namespace)::SparcDAGToDAGISel::CheckNodePredicate' data-ref="_ZNK12_GLOBAL__N_117SparcDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj" data-ref-filename="_ZNK12_GLOBAL__N_117SparcDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj">CheckNodePredicate</dfn>(<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col6 decl" id="16Node" title='Node' data-type='llvm::SDNode *' data-ref="16Node" data-ref-filename="16Node">Node</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="17PredNo" title='PredNo' data-type='unsigned int' data-ref="17PredNo" data-ref-filename="17PredNo">PredNo</dfn>) <em>const</em></td></tr>
<tr><th id="3406">3406</th><td><u>#<span data-ppcond="3406">if</span> <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="3407">3407</th><td>  override</td></tr>
<tr><th id="3408">3408</th><td><u>#<span data-ppcond="3406">endif</span></u></td></tr>
<tr><th id="3409">3409</th><td>{</td></tr>
<tr><th id="3410">3410</th><td>  <b>switch</b> (<a class="local col7 ref" href="#17PredNo" title='PredNo' data-ref="17PredNo" data-ref-filename="17PredNo">PredNo</a>) {</td></tr>
<tr><th id="3411">3411</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid predicate in table?"</q>);</td></tr>
<tr><th id="3412">3412</th><td>  <b>case</b> <var>0</var>: {</td></tr>
<tr><th id="3413">3413</th><td>    <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="3414">3414</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col8 decl" id="18N" title='N' data-type='llvm::SDNode *' data-ref="18N" data-ref-filename="18N">N</dfn> = <a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>;</td></tr>
<tr><th id="3415">3415</th><td>    (<em>void</em>)<a class="local col8 ref" href="#18N" title='N' data-ref="18N" data-ref-filename="18N">N</a>;</td></tr>
<tr><th id="3416">3416</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode" data-ref-filename="llvm..StoreSDNode">StoreSDNode</a>&gt;(<a class="local col8 ref" href="#18N" title='N' data-ref="18N" data-ref-filename="18N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" data-ref-filename="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::UNINDEXED" title='llvm::ISD::UNINDEXED' data-ref="llvm::ISD::UNINDEXED" data-ref-filename="llvm..ISD..UNINDEXED">UNINDEXED</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3417">3417</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="3418">3418</th><td></td></tr>
<tr><th id="3419">3419</th><td>  }</td></tr>
<tr><th id="3420">3420</th><td>  <b>case</b> <var>1</var>: {</td></tr>
<tr><th id="3421">3421</th><td>    <i>// Predicate_store</i></td></tr>
<tr><th id="3422">3422</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col9 decl" id="19N" title='N' data-type='llvm::SDNode *' data-ref="19N" data-ref-filename="19N">N</dfn> = <a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>;</td></tr>
<tr><th id="3423">3423</th><td>    (<em>void</em>)<a class="local col9 ref" href="#19N" title='N' data-ref="19N" data-ref-filename="19N">N</a>;</td></tr>
<tr><th id="3424">3424</th><td> <b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode" data-ref-filename="llvm..StoreSDNode">StoreSDNode</a>&gt;(<a class="local col9 ref" href="#19N" title='N' data-ref="19N" data-ref-filename="19N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11StoreSDNode17isTruncatingStoreEv" title='llvm::StoreSDNode::isTruncatingStore' data-ref="_ZNK4llvm11StoreSDNode17isTruncatingStoreEv" data-ref-filename="_ZNK4llvm11StoreSDNode17isTruncatingStoreEv">isTruncatingStore</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3425">3425</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="3426">3426</th><td></td></tr>
<tr><th id="3427">3427</th><td>  }</td></tr>
<tr><th id="3428">3428</th><td>  <b>case</b> <var>2</var>: {</td></tr>
<tr><th id="3429">3429</th><td>    <i>// Predicate_truncstore</i></td></tr>
<tr><th id="3430">3430</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col0 decl" id="20N" title='N' data-type='llvm::SDNode *' data-ref="20N" data-ref-filename="20N">N</dfn> = <a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>;</td></tr>
<tr><th id="3431">3431</th><td>    (<em>void</em>)<a class="local col0 ref" href="#20N" title='N' data-ref="20N" data-ref-filename="20N">N</a>;</td></tr>
<tr><th id="3432">3432</th><td> <b>if</b> (!<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode" data-ref-filename="llvm..StoreSDNode">StoreSDNode</a>&gt;(<a class="local col0 ref" href="#20N" title='N' data-ref="20N" data-ref-filename="20N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11StoreSDNode17isTruncatingStoreEv" title='llvm::StoreSDNode::isTruncatingStore' data-ref="_ZNK4llvm11StoreSDNode17isTruncatingStoreEv" data-ref-filename="_ZNK4llvm11StoreSDNode17isTruncatingStoreEv">isTruncatingStore</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3433">3433</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="3434">3434</th><td></td></tr>
<tr><th id="3435">3435</th><td>  }</td></tr>
<tr><th id="3436">3436</th><td>  <b>case</b> <var>3</var>: {</td></tr>
<tr><th id="3437">3437</th><td>    <i>// Predicate_truncstorei8</i></td></tr>
<tr><th id="3438">3438</th><td><i>    // Predicate_sextloadi8</i></td></tr>
<tr><th id="3439">3439</th><td><i>    // Predicate_zextloadi8</i></td></tr>
<tr><th id="3440">3440</th><td><i>    // Predicate_extloadi8</i></td></tr>
<tr><th id="3441">3441</th><td><i>    // Predicate_atomic_load_8</i></td></tr>
<tr><th id="3442">3442</th><td><i>    // Predicate_atomic_store_8</i></td></tr>
<tr><th id="3443">3443</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col1 decl" id="21N" title='N' data-type='llvm::SDNode *' data-ref="21N" data-ref-filename="21N">N</dfn> = <a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>;</td></tr>
<tr><th id="3444">3444</th><td>    (<em>void</em>)<a class="local col1 ref" href="#21N" title='N' data-ref="21N" data-ref-filename="21N">N</a>;</td></tr>
<tr><th id="3445">3445</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode" data-ref-filename="llvm..MemSDNode">MemSDNode</a>&gt;(<a class="local col1 ref" href="#21N" title='N' data-ref="21N" data-ref-filename="21N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv" data-ref-filename="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>() <a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_" data-ref-filename="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3446">3446</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="3447">3447</th><td></td></tr>
<tr><th id="3448">3448</th><td>  }</td></tr>
<tr><th id="3449">3449</th><td>  <b>case</b> <var>4</var>: {</td></tr>
<tr><th id="3450">3450</th><td>    <i>// Predicate_truncstorei16</i></td></tr>
<tr><th id="3451">3451</th><td><i>    // Predicate_sextloadi16</i></td></tr>
<tr><th id="3452">3452</th><td><i>    // Predicate_zextloadi16</i></td></tr>
<tr><th id="3453">3453</th><td><i>    // Predicate_extloadi16</i></td></tr>
<tr><th id="3454">3454</th><td><i>    // Predicate_atomic_load_16</i></td></tr>
<tr><th id="3455">3455</th><td><i>    // Predicate_atomic_store_16</i></td></tr>
<tr><th id="3456">3456</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col2 decl" id="22N" title='N' data-type='llvm::SDNode *' data-ref="22N" data-ref-filename="22N">N</dfn> = <a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>;</td></tr>
<tr><th id="3457">3457</th><td>    (<em>void</em>)<a class="local col2 ref" href="#22N" title='N' data-ref="22N" data-ref-filename="22N">N</a>;</td></tr>
<tr><th id="3458">3458</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode" data-ref-filename="llvm..MemSDNode">MemSDNode</a>&gt;(<a class="local col2 ref" href="#22N" title='N' data-ref="22N" data-ref-filename="22N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv" data-ref-filename="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>() <a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_" data-ref-filename="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3459">3459</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="3460">3460</th><td></td></tr>
<tr><th id="3461">3461</th><td>  }</td></tr>
<tr><th id="3462">3462</th><td>  <b>case</b> <var>5</var>: {</td></tr>
<tr><th id="3463">3463</th><td>    <i>// Predicate_truncstorei32</i></td></tr>
<tr><th id="3464">3464</th><td><i>    // Predicate_zextloadi32</i></td></tr>
<tr><th id="3465">3465</th><td><i>    // Predicate_extloadi32</i></td></tr>
<tr><th id="3466">3466</th><td><i>    // Predicate_sextloadi32</i></td></tr>
<tr><th id="3467">3467</th><td><i>    // Predicate_atomic_swap_32</i></td></tr>
<tr><th id="3468">3468</th><td><i>    // Predicate_atomic_load_32</i></td></tr>
<tr><th id="3469">3469</th><td><i>    // Predicate_atomic_store_32</i></td></tr>
<tr><th id="3470">3470</th><td><i>    // Predicate_atomic_cmp_swap_32</i></td></tr>
<tr><th id="3471">3471</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="23N" title='N' data-type='llvm::SDNode *' data-ref="23N" data-ref-filename="23N">N</dfn> = <a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>;</td></tr>
<tr><th id="3472">3472</th><td>    (<em>void</em>)<a class="local col3 ref" href="#23N" title='N' data-ref="23N" data-ref-filename="23N">N</a>;</td></tr>
<tr><th id="3473">3473</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode" data-ref-filename="llvm..MemSDNode">MemSDNode</a>&gt;(<a class="local col3 ref" href="#23N" title='N' data-ref="23N" data-ref-filename="23N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv" data-ref-filename="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>() <a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_" data-ref-filename="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3474">3474</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="3475">3475</th><td></td></tr>
<tr><th id="3476">3476</th><td>  }</td></tr>
<tr><th id="3477">3477</th><td>  <b>case</b> <var>6</var>: {</td></tr>
<tr><th id="3478">3478</th><td>    <i>// Predicate_simm13</i></td></tr>
<tr><th id="3479">3479</th><td>    <em>auto</em> *<dfn class="local col4 decl" id="24N" title='N' data-type='llvm::ConstantSDNode *' data-ref="24N" data-ref-filename="24N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>);</td></tr>
<tr><th id="3480">3480</th><td>    (<em>void</em>)<a class="local col4 ref" href="#24N" title='N' data-ref="24N" data-ref-filename="24N">N</a>;</td></tr>
<tr><th id="3481">3481</th><td> <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>13</var>&gt;(<a class="local col4 ref" href="#24N" title='N' data-ref="24N" data-ref-filename="24N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>()); </td></tr>
<tr><th id="3482">3482</th><td>  }</td></tr>
<tr><th id="3483">3483</th><td>  <b>case</b> <var>7</var>: {</td></tr>
<tr><th id="3484">3484</th><td>    <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="3485">3485</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col5 decl" id="25N" title='N' data-type='llvm::SDNode *' data-ref="25N" data-ref-filename="25N">N</dfn> = <a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>;</td></tr>
<tr><th id="3486">3486</th><td>    (<em>void</em>)<a class="local col5 ref" href="#25N" title='N' data-ref="25N" data-ref-filename="25N">N</a>;</td></tr>
<tr><th id="3487">3487</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode" data-ref-filename="llvm..LoadSDNode">LoadSDNode</a>&gt;(<a class="local col5 ref" href="#25N" title='N' data-ref="25N" data-ref-filename="25N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" data-ref-filename="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::UNINDEXED" title='llvm::ISD::UNINDEXED' data-ref="llvm::ISD::UNINDEXED" data-ref-filename="llvm..ISD..UNINDEXED">UNINDEXED</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3488">3488</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="3489">3489</th><td></td></tr>
<tr><th id="3490">3490</th><td>  }</td></tr>
<tr><th id="3491">3491</th><td>  <b>case</b> <var>8</var>: {</td></tr>
<tr><th id="3492">3492</th><td>    <i>// Predicate_sextload</i></td></tr>
<tr><th id="3493">3493</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col6 decl" id="26N" title='N' data-type='llvm::SDNode *' data-ref="26N" data-ref-filename="26N">N</dfn> = <a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>;</td></tr>
<tr><th id="3494">3494</th><td>    (<em>void</em>)<a class="local col6 ref" href="#26N" title='N' data-ref="26N" data-ref-filename="26N">N</a>;</td></tr>
<tr><th id="3495">3495</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode" data-ref-filename="llvm..LoadSDNode">LoadSDNode</a>&gt;(<a class="local col6 ref" href="#26N" title='N' data-ref="26N" data-ref-filename="26N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv" data-ref-filename="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SEXTLOAD" title='llvm::ISD::SEXTLOAD' data-ref="llvm::ISD::SEXTLOAD" data-ref-filename="llvm..ISD..SEXTLOAD">SEXTLOAD</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3496">3496</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="3497">3497</th><td></td></tr>
<tr><th id="3498">3498</th><td>  }</td></tr>
<tr><th id="3499">3499</th><td>  <b>case</b> <var>9</var>: {</td></tr>
<tr><th id="3500">3500</th><td>    <i>// Predicate_zextload</i></td></tr>
<tr><th id="3501">3501</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col7 decl" id="27N" title='N' data-type='llvm::SDNode *' data-ref="27N" data-ref-filename="27N">N</dfn> = <a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>;</td></tr>
<tr><th id="3502">3502</th><td>    (<em>void</em>)<a class="local col7 ref" href="#27N" title='N' data-ref="27N" data-ref-filename="27N">N</a>;</td></tr>
<tr><th id="3503">3503</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode" data-ref-filename="llvm..LoadSDNode">LoadSDNode</a>&gt;(<a class="local col7 ref" href="#27N" title='N' data-ref="27N" data-ref-filename="27N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv" data-ref-filename="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ZEXTLOAD" title='llvm::ISD::ZEXTLOAD' data-ref="llvm::ISD::ZEXTLOAD" data-ref-filename="llvm..ISD..ZEXTLOAD">ZEXTLOAD</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3504">3504</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="3505">3505</th><td></td></tr>
<tr><th id="3506">3506</th><td>  }</td></tr>
<tr><th id="3507">3507</th><td>  <b>case</b> <var>10</var>: {</td></tr>
<tr><th id="3508">3508</th><td>    <i>// Predicate_load</i></td></tr>
<tr><th id="3509">3509</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col8 decl" id="28N" title='N' data-type='llvm::SDNode *' data-ref="28N" data-ref-filename="28N">N</dfn> = <a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>;</td></tr>
<tr><th id="3510">3510</th><td>    (<em>void</em>)<a class="local col8 ref" href="#28N" title='N' data-ref="28N" data-ref-filename="28N">N</a>;</td></tr>
<tr><th id="3511">3511</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode" data-ref-filename="llvm..LoadSDNode">LoadSDNode</a>&gt;(<a class="local col8 ref" href="#28N" title='N' data-ref="28N" data-ref-filename="28N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv" data-ref-filename="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NON_EXTLOAD" title='llvm::ISD::NON_EXTLOAD' data-ref="llvm::ISD::NON_EXTLOAD" data-ref-filename="llvm..ISD..NON_EXTLOAD">NON_EXTLOAD</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3512">3512</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="3513">3513</th><td></td></tr>
<tr><th id="3514">3514</th><td>  }</td></tr>
<tr><th id="3515">3515</th><td>  <b>case</b> <var>11</var>: {</td></tr>
<tr><th id="3516">3516</th><td>    <i>// Predicate_extload</i></td></tr>
<tr><th id="3517">3517</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col9 decl" id="29N" title='N' data-type='llvm::SDNode *' data-ref="29N" data-ref-filename="29N">N</dfn> = <a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>;</td></tr>
<tr><th id="3518">3518</th><td>    (<em>void</em>)<a class="local col9 ref" href="#29N" title='N' data-ref="29N" data-ref-filename="29N">N</a>;</td></tr>
<tr><th id="3519">3519</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode" data-ref-filename="llvm..LoadSDNode">LoadSDNode</a>&gt;(<a class="local col9 ref" href="#29N" title='N' data-ref="29N" data-ref-filename="29N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv" data-ref-filename="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::EXTLOAD" title='llvm::ISD::EXTLOAD' data-ref="llvm::ISD::EXTLOAD" data-ref-filename="llvm..ISD..EXTLOAD">EXTLOAD</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3520">3520</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="3521">3521</th><td></td></tr>
<tr><th id="3522">3522</th><td>  }</td></tr>
<tr><th id="3523">3523</th><td>  <b>case</b> <var>12</var>: {</td></tr>
<tr><th id="3524">3524</th><td>    <i>// Predicate_extloadi1</i></td></tr>
<tr><th id="3525">3525</th><td><i>    // Predicate_zextloadi1</i></td></tr>
<tr><th id="3526">3526</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col0 decl" id="30N" title='N' data-type='llvm::SDNode *' data-ref="30N" data-ref-filename="30N">N</dfn> = <a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>;</td></tr>
<tr><th id="3527">3527</th><td>    (<em>void</em>)<a class="local col0 ref" href="#30N" title='N' data-ref="30N" data-ref-filename="30N">N</a>;</td></tr>
<tr><th id="3528">3528</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode" data-ref-filename="llvm..MemSDNode">MemSDNode</a>&gt;(<a class="local col0 ref" href="#30N" title='N' data-ref="30N" data-ref-filename="30N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv" data-ref-filename="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>() <a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_" data-ref-filename="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3529">3529</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="3530">3530</th><td></td></tr>
<tr><th id="3531">3531</th><td>  }</td></tr>
<tr><th id="3532">3532</th><td>  <b>case</b> <var>13</var>: {</td></tr>
<tr><th id="3533">3533</th><td>    <i>// Predicate_atomic_load_64</i></td></tr>
<tr><th id="3534">3534</th><td><i>    // Predicate_atomic_store_64</i></td></tr>
<tr><th id="3535">3535</th><td><i>    // Predicate_atomic_cmp_swap_64</i></td></tr>
<tr><th id="3536">3536</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col1 decl" id="31N" title='N' data-type='llvm::SDNode *' data-ref="31N" data-ref-filename="31N">N</dfn> = <a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>;</td></tr>
<tr><th id="3537">3537</th><td>    (<em>void</em>)<a class="local col1 ref" href="#31N" title='N' data-ref="31N" data-ref-filename="31N">N</a>;</td></tr>
<tr><th id="3538">3538</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode" data-ref-filename="llvm..MemSDNode">MemSDNode</a>&gt;(<a class="local col1 ref" href="#31N" title='N' data-ref="31N" data-ref-filename="31N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv" data-ref-filename="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>() <a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_" data-ref-filename="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3539">3539</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="3540">3540</th><td></td></tr>
<tr><th id="3541">3541</th><td>  }</td></tr>
<tr><th id="3542">3542</th><td>  <b>case</b> <var>14</var>: {</td></tr>
<tr><th id="3543">3543</th><td>    <i>// Predicate_SETHIimm_not</i></td></tr>
<tr><th id="3544">3544</th><td>    <em>auto</em> *<dfn class="local col2 decl" id="32N" title='N' data-type='llvm::ConstantSDNode *' data-ref="32N" data-ref-filename="32N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>);</td></tr>
<tr><th id="3545">3545</th><td>    (<em>void</em>)<a class="local col2 ref" href="#32N" title='N' data-ref="32N" data-ref-filename="32N">N</a>;</td></tr>
<tr><th id="3546">3546</th><td></td></tr>
<tr><th id="3547">3547</th><td>  <b>return</b> <a class="local col2 ref" href="#32N" title='N' data-ref="32N" data-ref-filename="32N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9hasOneUseEv" title='llvm::SDNode::hasOneUse' data-ref="_ZNK4llvm6SDNode9hasOneUseEv" data-ref-filename="_ZNK4llvm6SDNode9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm13isShiftedUIntEm" title='llvm::isShiftedUInt' data-ref="_ZN4llvm13isShiftedUIntEm" data-ref-filename="_ZN4llvm13isShiftedUIntEm">isShiftedUInt</a>&lt;<var>22</var>, <var>10</var>&gt;(~(<em>unsigned</em>)<a class="local col2 ref" href="#32N" title='N' data-ref="32N" data-ref-filename="32N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="3548">3548</th><td></td></tr>
<tr><th id="3549">3549</th><td>  }</td></tr>
<tr><th id="3550">3550</th><td>  <b>case</b> <var>15</var>: {</td></tr>
<tr><th id="3551">3551</th><td>    <i>// Predicate_simm11</i></td></tr>
<tr><th id="3552">3552</th><td>    <em>auto</em> *<dfn class="local col3 decl" id="33N" title='N' data-type='llvm::ConstantSDNode *' data-ref="33N" data-ref-filename="33N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>);</td></tr>
<tr><th id="3553">3553</th><td>    (<em>void</em>)<a class="local col3 ref" href="#33N" title='N' data-ref="33N" data-ref-filename="33N">N</a>;</td></tr>
<tr><th id="3554">3554</th><td> <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>11</var>&gt;(<a class="local col3 ref" href="#33N" title='N' data-ref="33N" data-ref-filename="33N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>()); </td></tr>
<tr><th id="3555">3555</th><td>  }</td></tr>
<tr><th id="3556">3556</th><td>  <b>case</b> <var>16</var>: {</td></tr>
<tr><th id="3557">3557</th><td>    <i>// Predicate_SETHIimm</i></td></tr>
<tr><th id="3558">3558</th><td>    <em>auto</em> *<dfn class="local col4 decl" id="34N" title='N' data-type='llvm::ConstantSDNode *' data-ref="34N" data-ref-filename="34N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>);</td></tr>
<tr><th id="3559">3559</th><td>    (<em>void</em>)<a class="local col4 ref" href="#34N" title='N' data-ref="34N" data-ref-filename="34N">N</a>;</td></tr>
<tr><th id="3560">3560</th><td></td></tr>
<tr><th id="3561">3561</th><td>  <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm13isShiftedUIntEm" title='llvm::isShiftedUInt' data-ref="_ZN4llvm13isShiftedUIntEm" data-ref-filename="_ZN4llvm13isShiftedUIntEm">isShiftedUInt</a>&lt;<var>22</var>, <var>10</var>&gt;(<a class="local col4 ref" href="#34N" title='N' data-ref="34N" data-ref-filename="34N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="3562">3562</th><td></td></tr>
<tr><th id="3563">3563</th><td>  }</td></tr>
<tr><th id="3564">3564</th><td>  <b>case</b> <var>17</var>: {</td></tr>
<tr><th id="3565">3565</th><td>    <i>// Predicate_uimm32</i></td></tr>
<tr><th id="3566">3566</th><td>    <em>auto</em> *<dfn class="local col5 decl" id="35N" title='N' data-type='llvm::ConstantSDNode *' data-ref="35N" data-ref-filename="35N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>);</td></tr>
<tr><th id="3567">3567</th><td>    (<em>void</em>)<a class="local col5 ref" href="#35N" title='N' data-ref="35N" data-ref-filename="35N">N</a>;</td></tr>
<tr><th id="3568">3568</th><td> <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>32</var>&gt;(<a class="local col5 ref" href="#35N" title='N' data-ref="35N" data-ref-filename="35N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()); </td></tr>
<tr><th id="3569">3569</th><td>  }</td></tr>
<tr><th id="3570">3570</th><td>  <b>case</b> <var>18</var>: {</td></tr>
<tr><th id="3571">3571</th><td>    <i>// Predicate_nimm33</i></td></tr>
<tr><th id="3572">3572</th><td>    <em>auto</em> *<dfn class="local col6 decl" id="36N" title='N' data-type='llvm::ConstantSDNode *' data-ref="36N" data-ref-filename="36N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col6 ref" href="#16Node" title='Node' data-ref="16Node" data-ref-filename="16Node">Node</a>);</td></tr>
<tr><th id="3573">3573</th><td>    (<em>void</em>)<a class="local col6 ref" href="#36N" title='N' data-ref="36N" data-ref-filename="36N">N</a>;</td></tr>
<tr><th id="3574">3574</th><td></td></tr>
<tr><th id="3575">3575</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="37Imm" title='Imm' data-type='int64_t' data-ref="37Imm" data-ref-filename="37Imm">Imm</dfn> = <a class="local col6 ref" href="#36N" title='N' data-ref="36N" data-ref-filename="36N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="3576">3576</th><td>  <b>return</b> <a class="local col7 ref" href="#37Imm" title='Imm' data-ref="37Imm" data-ref-filename="37Imm">Imm</a> &lt; <var>0</var> &amp;&amp; <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>33</var>&gt;(<a class="local col7 ref" href="#37Imm" title='Imm' data-ref="37Imm" data-ref-filename="37Imm">Imm</a>);</td></tr>
<tr><th id="3577">3577</th><td></td></tr>
<tr><th id="3578">3578</th><td>  }</td></tr>
<tr><th id="3579">3579</th><td>  }</td></tr>
<tr><th id="3580">3580</th><td>}</td></tr>
<tr><th id="3581">3581</th><td><u>#<span data-ppcond="3404">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="3582">3582</th><td></td></tr>
<tr><th id="3583">3583</th><td><u>#<span data-ppcond="3583">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="3584">3584</th><td><em>bool</em> CheckComplexPattern(SDNode *Root, SDNode *Parent,</td></tr>
<tr><th id="3585">3585</th><td>      SDValue N, <em>unsigned</em> PatternNo,</td></tr>
<tr><th id="3586">3586</th><td>      SmallVectorImpl&lt;std::pair&lt;SDValue, SDNode *&gt;&gt; &amp;Result) override;</td></tr>
<tr><th id="3587">3587</th><td><u>#<span data-ppcond="3583">endif</span></u></td></tr>
<tr><th id="3588">3588</th><td><u>#<span data-ppcond="3588">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="3589">3589</th><td><em>bool</em> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="virtual decl def fn" id="_ZN12_GLOBAL__N_117SparcDAGToDAGISel19CheckComplexPatternEPN4llvm6SDNodeES3_NS1_7SDValueEjRNS1_15SmallVectorImplISt4pairIS4_S3_EEE" title='(anonymous namespace)::SparcDAGToDAGISel::CheckComplexPattern' data-ref="_ZN12_GLOBAL__N_117SparcDAGToDAGISel19CheckComplexPatternEPN4llvm6SDNodeES3_NS1_7SDValueEjRNS1_15SmallVectorImplISt4pairIS4_S3_EEE" data-ref-filename="_ZN12_GLOBAL__N_117SparcDAGToDAGISel19CheckComplexPatternEPN4llvm6SDNodeES3_NS1_7SDValueEjRNS1_15SmallVectorImplISt4pairIS4_S3_EEE">CheckComplexPattern</dfn>(<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col8 decl" id="38Root" title='Root' data-type='llvm::SDNode *' data-ref="38Root" data-ref-filename="38Root">Root</dfn>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col9 decl" id="39Parent" title='Parent' data-type='llvm::SDNode *' data-ref="39Parent" data-ref-filename="39Parent">Parent</dfn>,</td></tr>
<tr><th id="3590">3590</th><td>      <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col0 decl" id="40N" title='N' data-type='llvm::SDValue' data-ref="40N" data-ref-filename="40N">N</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41PatternNo" title='PatternNo' data-type='unsigned int' data-ref="41PatternNo" data-ref-filename="41PatternNo">PatternNo</dfn>,</td></tr>
<tr><th id="3591">3591</th><td>      <a class="type" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *&gt;&gt; &amp;<dfn class="local col2 decl" id="42Result" title='Result' data-type='SmallVectorImpl&lt;std::pair&lt;SDValue, SDNode *&gt; &gt; &amp;' data-ref="42Result" data-ref-filename="42Result">Result</dfn>)</td></tr>
<tr><th id="3592">3592</th><td><u>#<span data-ppcond="3592">if</span> <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="3593">3593</th><td>  override</td></tr>
<tr><th id="3594">3594</th><td><u>#<span data-ppcond="3592">endif</span></u></td></tr>
<tr><th id="3595">3595</th><td>{</td></tr>
<tr><th id="3596">3596</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="43NextRes" title='NextRes' data-type='unsigned int' data-ref="43NextRes" data-ref-filename="43NextRes">NextRes</dfn> = <a class="local col2 ref" href="#42Result" title='Result' data-ref="42Result" data-ref-filename="42Result">Result</a>.<a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="3597">3597</th><td>  <b>switch</b> (<a class="local col1 ref" href="#41PatternNo" title='PatternNo' data-ref="41PatternNo" data-ref-filename="41PatternNo">PatternNo</a>) {</td></tr>
<tr><th id="3598">3598</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid pattern # in table?"</q>);</td></tr>
<tr><th id="3599">3599</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="3600">3600</th><td>    <a class="local col2 ref" href="#42Result" title='Result' data-ref="42Result" data-ref-filename="42Result">Result</a>.<a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113" data-ref-filename="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113">resize</a>(<a class="local col3 ref" href="#43NextRes" title='NextRes' data-ref="43NextRes" data-ref-filename="43NextRes">NextRes</a>+<var>2</var>);</td></tr>
<tr><th id="3601">3601</th><td>  <b>return</b> <a class="tu member fn" href="../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html#_ZN12_GLOBAL__N_117SparcDAGToDAGISel12SelectADDRrrEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::SparcDAGToDAGISel::SelectADDRrr' data-use='c' data-ref="_ZN12_GLOBAL__N_117SparcDAGToDAGISel12SelectADDRrrEN4llvm7SDValueERS2_S3_" data-ref-filename="_ZN12_GLOBAL__N_117SparcDAGToDAGISel12SelectADDRrrEN4llvm7SDValueERS2_S3_">SelectADDRrr</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#138" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_" data-ref-filename="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#40N" title='N' data-ref="40N" data-ref-filename="40N">N</a>, <span class='refarg'><a class="local col2 ref" href="#42Result" title='Result' data-ref="42Result" data-ref-filename="42Result">Result</a><a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#43NextRes" title='NextRes' data-ref="43NextRes" data-ref-filename="43NextRes">NextRes</a>+<var>0</var>]</a>.<span class='ref field' title='std::pair&lt;llvm::SDValue, llvm::SDNode *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span></span>, <span class='refarg'><a class="local col2 ref" href="#42Result" title='Result' data-ref="42Result" data-ref-filename="42Result">Result</a><a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#43NextRes" title='NextRes' data-ref="43NextRes" data-ref-filename="43NextRes">NextRes</a>+<var>1</var>]</a>.<span class='ref field' title='std::pair&lt;llvm::SDValue, llvm::SDNode *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span></span>);</td></tr>
<tr><th id="3602">3602</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="3603">3603</th><td>    <a class="local col2 ref" href="#42Result" title='Result' data-ref="42Result" data-ref-filename="42Result">Result</a>.<a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113" data-ref-filename="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113">resize</a>(<a class="local col3 ref" href="#43NextRes" title='NextRes' data-ref="43NextRes" data-ref-filename="43NextRes">NextRes</a>+<var>2</var>);</td></tr>
<tr><th id="3604">3604</th><td>  <b>return</b> <a class="tu member fn" href="../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html#_ZN12_GLOBAL__N_117SparcDAGToDAGISel12SelectADDRriEN4llvm7SDValueERS2_S3_" title='(anonymous namespace)::SparcDAGToDAGISel::SelectADDRri' data-use='c' data-ref="_ZN12_GLOBAL__N_117SparcDAGToDAGISel12SelectADDRriEN4llvm7SDValueERS2_S3_" data-ref-filename="_ZN12_GLOBAL__N_117SparcDAGToDAGISel12SelectADDRriEN4llvm7SDValueERS2_S3_">SelectADDRri</a>(<a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#138" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_" data-ref-filename="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#40N" title='N' data-ref="40N" data-ref-filename="40N">N</a>, <span class='refarg'><a class="local col2 ref" href="#42Result" title='Result' data-ref="42Result" data-ref-filename="42Result">Result</a><a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#43NextRes" title='NextRes' data-ref="43NextRes" data-ref-filename="43NextRes">NextRes</a>+<var>0</var>]</a>.<span class='ref field' title='std::pair&lt;llvm::SDValue, llvm::SDNode *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span></span>, <span class='refarg'><a class="local col2 ref" href="#42Result" title='Result' data-ref="42Result" data-ref-filename="42Result">Result</a><a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#43NextRes" title='NextRes' data-ref="43NextRes" data-ref-filename="43NextRes">NextRes</a>+<var>1</var>]</a>.<span class='ref field' title='std::pair&lt;llvm::SDValue, llvm::SDNode *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span></span>);</td></tr>
<tr><th id="3605">3605</th><td>  }</td></tr>
<tr><th id="3606">3606</th><td>}</td></tr>
<tr><th id="3607">3607</th><td><u>#<span data-ppcond="3588">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="3608">3608</th><td></td></tr>
<tr><th id="3609">3609</th><td><u>#<span data-ppcond="3609">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="3610">3610</th><td>SDValue RunSDNodeXForm(SDValue V, <em>unsigned</em> XFormNo) override;</td></tr>
<tr><th id="3611">3611</th><td><u>#<span data-ppcond="3609">endif</span></u></td></tr>
<tr><th id="3612">3612</th><td><u>#<span data-ppcond="3612">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="3613">3613</th><td><a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="virtual decl def fn" id="_ZN12_GLOBAL__N_117SparcDAGToDAGISel14RunSDNodeXFormEN4llvm7SDValueEj" title='(anonymous namespace)::SparcDAGToDAGISel::RunSDNodeXForm' data-ref="_ZN12_GLOBAL__N_117SparcDAGToDAGISel14RunSDNodeXFormEN4llvm7SDValueEj" data-ref-filename="_ZN12_GLOBAL__N_117SparcDAGToDAGISel14RunSDNodeXFormEN4llvm7SDValueEj">RunSDNodeXForm</dfn>(<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col4 decl" id="44V" title='V' data-type='llvm::SDValue' data-ref="44V" data-ref-filename="44V">V</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="45XFormNo" title='XFormNo' data-type='unsigned int' data-ref="45XFormNo" data-ref-filename="45XFormNo">XFormNo</dfn>)</td></tr>
<tr><th id="3614">3614</th><td><u>#<span data-ppcond="3614">if</span> <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="3615">3615</th><td>  override</td></tr>
<tr><th id="3616">3616</th><td><u>#<span data-ppcond="3614">endif</span></u></td></tr>
<tr><th id="3617">3617</th><td>{</td></tr>
<tr><th id="3618">3618</th><td>  <b>switch</b> (<a class="local col5 ref" href="#45XFormNo" title='XFormNo' data-ref="45XFormNo" data-ref-filename="45XFormNo">XFormNo</a>) {</td></tr>
<tr><th id="3619">3619</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid xform # in table?"</q>);</td></tr>
<tr><th id="3620">3620</th><td>  <b>case</b> <var>0</var>: {  <i>// HI22_not</i></td></tr>
<tr><th id="3621">3621</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col6 decl" id="46N" title='N' data-type='llvm::ConstantSDNode *' data-ref="46N" data-ref-filename="46N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#44V" title='V' data-ref="44V" data-ref-filename="44V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="3622">3622</th><td></td></tr>
<tr><th id="3623">3623</th><td>  <b>return</b> <a class="member field" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG" data-ref-filename="llvm..SelectionDAGISel..CurDAG">CurDAG</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" data-ref-filename="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(~(<em>unsigned</em>)<a class="local col6 ref" href="#46N" title='N' data-ref="46N" data-ref-filename="46N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &gt;&gt; <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col6 ref" href="#46N" title='N' data-ref="46N" data-ref-filename="46N">N</a>),</td></tr>
<tr><th id="3624">3624</th><td>                                   <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>);</td></tr>
<tr><th id="3625">3625</th><td></td></tr>
<tr><th id="3626">3626</th><td>  }</td></tr>
<tr><th id="3627">3627</th><td>  <b>case</b> <var>1</var>: {  <i>// as_i32imm</i></td></tr>
<tr><th id="3628">3628</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col7 decl" id="47N" title='N' data-type='llvm::ConstantSDNode *' data-ref="47N" data-ref-filename="47N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#44V" title='V' data-ref="44V" data-ref-filename="44V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="3629">3629</th><td></td></tr>
<tr><th id="3630">3630</th><td>  <b>return</b> <a class="member field" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG" data-ref-filename="llvm..SelectionDAGISel..CurDAG">CurDAG</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" data-ref-filename="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col7 ref" href="#47N" title='N' data-ref="47N" data-ref-filename="47N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>(), <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col7 ref" href="#47N" title='N' data-ref="47N" data-ref-filename="47N">N</a>), <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>);</td></tr>
<tr><th id="3631">3631</th><td></td></tr>
<tr><th id="3632">3632</th><td>  }</td></tr>
<tr><th id="3633">3633</th><td>  <b>case</b> <var>2</var>: {  <i>// HI22</i></td></tr>
<tr><th id="3634">3634</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col8 decl" id="48N" title='N' data-type='llvm::ConstantSDNode *' data-ref="48N" data-ref-filename="48N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#44V" title='V' data-ref="44V" data-ref-filename="44V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="3635">3635</th><td></td></tr>
<tr><th id="3636">3636</th><td>  <i>// Transformation function: shift the immediate value down into the low bits.</i></td></tr>
<tr><th id="3637">3637</th><td>  <b>return</b> <a class="member field" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG" data-ref-filename="llvm..SelectionDAGISel..CurDAG">CurDAG</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" data-ref-filename="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>((<em>unsigned</em>)<a class="local col8 ref" href="#48N" title='N' data-ref="48N" data-ref-filename="48N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &gt;&gt; <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col8 ref" href="#48N" title='N' data-ref="48N" data-ref-filename="48N">N</a>),</td></tr>
<tr><th id="3638">3638</th><td>                                   <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>);</td></tr>
<tr><th id="3639">3639</th><td></td></tr>
<tr><th id="3640">3640</th><td>  }</td></tr>
<tr><th id="3641">3641</th><td>  <b>case</b> <var>3</var>: {  <i>// LO10</i></td></tr>
<tr><th id="3642">3642</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col9 decl" id="49N" title='N' data-type='llvm::ConstantSDNode *' data-ref="49N" data-ref-filename="49N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#44V" title='V' data-ref="44V" data-ref-filename="44V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="3643">3643</th><td></td></tr>
<tr><th id="3644">3644</th><td>  <b>return</b> <a class="member field" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG" data-ref-filename="llvm..SelectionDAGISel..CurDAG">CurDAG</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" data-ref-filename="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>((<em>unsigned</em>)<a class="local col9 ref" href="#49N" title='N' data-ref="49N" data-ref-filename="49N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &amp; <var>1023</var>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col9 ref" href="#49N" title='N' data-ref="49N" data-ref-filename="49N">N</a>),</td></tr>
<tr><th id="3645">3645</th><td>                                   <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>);</td></tr>
<tr><th id="3646">3646</th><td></td></tr>
<tr><th id="3647">3647</th><td>  }</td></tr>
<tr><th id="3648">3648</th><td>  <b>case</b> <var>4</var>: {  <i>// HIX22</i></td></tr>
<tr><th id="3649">3649</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col0 decl" id="50N" title='N' data-type='llvm::ConstantSDNode *' data-ref="50N" data-ref-filename="50N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#44V" title='V' data-ref="44V" data-ref-filename="44V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="3650">3650</th><td></td></tr>
<tr><th id="3651">3651</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="51Val" title='Val' data-type='uint64_t' data-ref="51Val" data-ref-filename="51Val">Val</dfn> = (~<a class="local col0 ref" href="#50N" title='N' data-ref="50N" data-ref-filename="50N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &gt;&gt; <var>10</var>) &amp; ((<var>1u</var> &lt;&lt; <var>22</var>) - <var>1</var>);</td></tr>
<tr><th id="3652">3652</th><td>  <b>return</b> <a class="member field" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG" data-ref-filename="llvm..SelectionDAGISel..CurDAG">CurDAG</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" data-ref-filename="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#51Val" title='Val' data-ref="51Val" data-ref-filename="51Val">Val</a>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col0 ref" href="#50N" title='N' data-ref="50N" data-ref-filename="50N">N</a>), <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>);</td></tr>
<tr><th id="3653">3653</th><td></td></tr>
<tr><th id="3654">3654</th><td>  }</td></tr>
<tr><th id="3655">3655</th><td>  <b>case</b> <var>5</var>: {  <i>// LOX10</i></td></tr>
<tr><th id="3656">3656</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col2 decl" id="52N" title='N' data-type='llvm::ConstantSDNode *' data-ref="52N" data-ref-filename="52N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#44V" title='V' data-ref="44V" data-ref-filename="44V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="3657">3657</th><td></td></tr>
<tr><th id="3658">3658</th><td>  <b>return</b> <a class="member field" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG" data-ref-filename="llvm..SelectionDAGISel..CurDAG">CurDAG</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" data-ref-filename="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(~(~<a class="local col2 ref" href="#52N" title='N' data-ref="52N" data-ref-filename="52N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &amp; <var>0x3ff</var>), <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col2 ref" href="#52N" title='N' data-ref="52N" data-ref-filename="52N">N</a>),</td></tr>
<tr><th id="3659">3659</th><td>                                   <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>);</td></tr>
<tr><th id="3660">3660</th><td></td></tr>
<tr><th id="3661">3661</th><td>  }</td></tr>
<tr><th id="3662">3662</th><td>  <b>case</b> <var>6</var>: {  <i>// HH22</i></td></tr>
<tr><th id="3663">3663</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col3 decl" id="53N" title='N' data-type='llvm::ConstantSDNode *' data-ref="53N" data-ref-filename="53N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#44V" title='V' data-ref="44V" data-ref-filename="44V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="3664">3664</th><td></td></tr>
<tr><th id="3665">3665</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="54Val" title='Val' data-type='uint64_t' data-ref="54Val" data-ref-filename="54Val">Val</dfn> = (<a class="local col3 ref" href="#53N" title='N' data-ref="53N" data-ref-filename="53N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &gt;&gt; <var>42</var>) &amp; ((<var>1u</var> &lt;&lt; <var>22</var>) - <var>1</var>);</td></tr>
<tr><th id="3666">3666</th><td>  <b>return</b> <a class="member field" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG" data-ref-filename="llvm..SelectionDAGISel..CurDAG">CurDAG</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" data-ref-filename="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col4 ref" href="#54Val" title='Val' data-ref="54Val" data-ref-filename="54Val">Val</a>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col3 ref" href="#53N" title='N' data-ref="53N" data-ref-filename="53N">N</a>), <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>);</td></tr>
<tr><th id="3667">3667</th><td></td></tr>
<tr><th id="3668">3668</th><td>  }</td></tr>
<tr><th id="3669">3669</th><td>  <b>case</b> <var>7</var>: {  <i>// HM10</i></td></tr>
<tr><th id="3670">3670</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col5 decl" id="55N" title='N' data-type='llvm::ConstantSDNode *' data-ref="55N" data-ref-filename="55N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col4 ref" href="#44V" title='V' data-ref="44V" data-ref-filename="44V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="3671">3671</th><td></td></tr>
<tr><th id="3672">3672</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="56Val" title='Val' data-type='uint64_t' data-ref="56Val" data-ref-filename="56Val">Val</dfn> = (<a class="local col5 ref" href="#55N" title='N' data-ref="55N" data-ref-filename="55N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() &gt;&gt; <var>32</var>) &amp; ((<var>1u</var> &lt;&lt; <var>10</var>) - <var>1</var>);</td></tr>
<tr><th id="3673">3673</th><td>  <b>return</b> <a class="member field" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG" data-ref-filename="llvm..SelectionDAGISel..CurDAG">CurDAG</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" data-ref-filename="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col6 ref" href="#56Val" title='Val' data-ref="56Val" data-ref-filename="56Val">Val</a>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#55N" title='N' data-ref="55N" data-ref-filename="55N">N</a>), <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>);</td></tr>
<tr><th id="3674">3674</th><td></td></tr>
<tr><th id="3675">3675</th><td>  }</td></tr>
<tr><th id="3676">3676</th><td>  }</td></tr>
<tr><th id="3677">3677</th><td>}</td></tr>
<tr><th id="3678">3678</th><td><u>#<span data-ppcond="3612">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="3679">3679</th><td></td></tr>
<tr><th id="3680">3680</th><td></td></tr>
<tr><th id="3681">3681</th><td><u>#<span data-ppcond="3681">ifdef</span> <a class="macro" href="#36" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="3682">3682</th><td><u>#undef <a class="macro" href="#36" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="3683">3683</th><td><u>#<span data-ppcond="3681">endif</span></u></td></tr>
<tr><th id="3684">3684</th><td><u>#<span data-ppcond="3684">ifdef</span> <a class="macro" href="#44" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a></u></td></tr>
<tr><th id="3685">3685</th><td><u>#undef <a class="macro" href="#44" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a></u></td></tr>
<tr><th id="3686">3686</th><td><u>#<span data-ppcond="3684">endif</span></u></td></tr>
<tr><th id="3687">3687</th><td><u>#<span data-ppcond="3687">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="3688">3688</th><td><u>#undef GET_DAGISEL_DECL</u></td></tr>
<tr><th id="3689">3689</th><td><u>#<span data-ppcond="3687">endif</span></u></td></tr>
<tr><th id="3690">3690</th><td><u>#<span data-ppcond="3690">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span></u></td></tr>
<tr><th id="3691">3691</th><td><u>#undef GET_DAGISEL_BODY</u></td></tr>
<tr><th id="3692">3692</th><td><u>#<span data-ppcond="3690">endif</span></u></td></tr>
<tr><th id="3693">3693</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp.html'>llvm/llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>