[
  {
    "start": "0",
    "end": "0"
  },
  {
    "text": "SRAMs are organized as an array of memory\nlocations, where a memory access is either",
    "start": "190",
    "end": "5440"
  },
  {
    "text": "reading or writing all the bits in a single\nlocation.",
    "start": "5440",
    "end": "9360"
  },
  {
    "text": "Here we see the component layout for a 8-location\nSRAM array where each location hold 6 bits",
    "start": "9360",
    "end": "15480"
  },
  {
    "text": "of data.",
    "start": "15480",
    "end": "16810"
  },
  {
    "text": "You can see that the individual bit cells\nare organized as 8 rows (one row per location)",
    "start": "16810",
    "end": "22259"
  },
  {
    "text": "by 6 columns (one column per bit in each memory\nword).",
    "start": "22260",
    "end": "27260"
  },
  {
    "text": "The circuitry around the periphery is used\nto decode addresses and support read and write",
    "start": "27260",
    "end": "31780"
  },
  {
    "text": "operations.",
    "start": "31780",
    "end": "33900"
  },
  {
    "text": "To access the SRAM, we need provide enough\naddress bits to uniquely specify the location.",
    "start": "33900",
    "end": "39780"
  },
  {
    "text": "In this case we need 3 address bits to select\none of the 8 memory locations.",
    "start": "39780",
    "end": "45070"
  },
  {
    "text": "The address decoder logic sets one of the\n8 wordlines (the horizontal wires in the array)",
    "start": "45070",
    "end": "50820"
  },
  {
    "text": "high to enable a particular row (location)\nfor the upcoming access.",
    "start": "50820",
    "end": "56420"
  },
  {
    "text": "The remaining wordlines are set low, disabling\nthe cells they control.",
    "start": "56420",
    "end": "61248"
  },
  {
    "text": "The active wordline enables each of the SRAM\nbit cells on the selected row, connecting",
    "start": "61249",
    "end": "66610"
  },
  {
    "text": "each cell to a pair of bit lines (the vertical\nwires in the array).",
    "start": "66610",
    "end": "71620"
  },
  {
    "text": "During read operations the bit lines carry\nthe analog signals from the enabled bit cells",
    "start": "71620",
    "end": "76480"
  },
  {
    "text": "to the sense amplifiers, which convert the\nanalog signals to digital data.",
    "start": "76480",
    "end": "82310"
  },
  {
    "text": "During write operations incoming data is driven\nonto the bit lines to be stored into the enabled",
    "start": "82310",
    "end": "87920"
  },
  {
    "text": "bit cells.",
    "start": "87920",
    "end": "89979"
  },
  {
    "text": "Larger SRAMs will have a more complex organization\nin order to minimize the length, and hence",
    "start": "89980",
    "end": "94780"
  },
  {
    "text": "the capacitance, of the bit lines.",
    "start": "94780",
    "end": "97850"
  },
  {
    "text": "The heart of the SRAM are the bit cells.",
    "start": "97850",
    "end": "100350"
  },
  {
    "start": "98000",
    "end": "98000"
  },
  {
    "text": "The typical cell has two CMOS inverters wired\nin a positive feedback loop to create a bistable",
    "start": "100350",
    "end": "105979"
  },
  {
    "text": "storage element.",
    "start": "105980",
    "end": "107380"
  },
  {
    "text": "The diagram on the right shows the two stable\nconfigurations.",
    "start": "107380",
    "end": "110549"
  },
  {
    "text": "In the top configuration, the cell is storing\na \"1\" bit.",
    "start": "110550",
    "end": "114550"
  },
  {
    "text": "In the bottom configuration, it's storing\na 0 bit.",
    "start": "114550",
    "end": "117950"
  },
  {
    "text": "The cell provides stable storage in the sense\nthat as long as there's power, the noise immunity",
    "start": "117950",
    "end": "122990"
  },
  {
    "text": "of the inverters will ensure that the logic\nvalues will be maintained even if there's",
    "start": "122990",
    "end": "127200"
  },
  {
    "text": "electrical noise on either inverter input.",
    "start": "127200",
    "end": "131420"
  },
  {
    "text": "Both sides of the feedback loop are connected\nvia access FETs to the two vertical bit lines.",
    "start": "131420",
    "end": "137569"
  },
  {
    "text": "When the wordline connected to the gates of\nthe access FETs is high, the FETs are \"on\",",
    "start": "137569",
    "end": "142880"
  },
  {
    "text": "i.e., they will make an electrical connection\nbetween the cell's internal circuity and the",
    "start": "142880",
    "end": "147550"
  },
  {
    "text": "bitlines.",
    "start": "147550",
    "end": "148710"
  },
  {
    "text": "When the wordline is low, the access FETs\nare \"off\" and the bistable feedback loop is",
    "start": "148710",
    "end": "153800"
  },
  {
    "text": "isolated from the bitlines and will happily\nmaintain the stored value as long as there's",
    "start": "153800",
    "end": "159200"
  },
  {
    "text": "power.",
    "start": "159200",
    "end": "160200"
  },
  {
    "text": "During a read operation, the drivers first\nrecharge all the bitlines to Vdd (i.e., a",
    "start": "160200",
    "end": "166709"
  },
  {
    "text": "logical \"1\" value) and then disconnect, leaving\nthe bitlines floating at 1.",
    "start": "166709",
    "end": "172140"
  },
  {
    "text": "Then the address decoder sets one of the wordlines\nhigh, connecting a row of bit cells to their",
    "start": "172140",
    "end": "178500"
  },
  {
    "text": "bitlines.",
    "start": "178500",
    "end": "179500"
  },
  {
    "text": "Each cell in the selected row then pulls one\nof its two bitlines to GND.",
    "start": "179500",
    "end": "184209"
  },
  {
    "text": "In this example, it's the right bitline that's\npulled low.",
    "start": "184209",
    "end": "187880"
  },
  {
    "text": "Transitions on the bitlines are slow since\nthe bitline has a large total capacitance",
    "start": "187880",
    "end": "192840"
  },
  {
    "text": "and the MOSFETs in the two inverters are small\nto keep the cell has small as possible.",
    "start": "192840",
    "end": "197940"
  },
  {
    "text": "The large capacitance comes partly from the\nbitline's length and partly from the diffusion",
    "start": "197940",
    "end": "202510"
  },
  {
    "text": "capacitance of the access FETs in other cells\nin the same column.",
    "start": "202510",
    "end": "207750"
  },
  {
    "text": "Rather than wait for the bitline to reach\na valid logic level, sense amplifiers are",
    "start": "207750",
    "end": "211930"
  },
  {
    "text": "used to quickly detect the small voltage difference\ndeveloping between the two bitlines and generate",
    "start": "211930",
    "end": "217129"
  },
  {
    "text": "the appropriate digital output.",
    "start": "217130",
    "end": "220200"
  },
  {
    "text": "Since detecting small changes in a voltage\nis very sensitive to electrical noise, the",
    "start": "220200",
    "end": "225430"
  },
  {
    "text": "SRAM uses a pair of bitlines for each bit\nand a differential sense amplifier to provide",
    "start": "225430",
    "end": "230439"
  },
  {
    "text": "greater noise immunity.",
    "start": "230440",
    "end": "233120"
  },
  {
    "text": "As you can see, designing a low-latency SRAM\ninvolves a lot of expertise with the analog",
    "start": "233120",
    "end": "238030"
  },
  {
    "text": "behavior of MOSFETs and some cleverness to\nensure electrical noise will not interfere",
    "start": "238030",
    "end": "243209"
  },
  {
    "text": "with the correct operation of the circuitry.",
    "start": "243209",
    "end": "246330"
  },
  {
    "start": "246000",
    "end": "246000"
  },
  {
    "text": "Write operations start by driving the bitlines\nto the appropriate values.",
    "start": "246330",
    "end": "250970"
  },
  {
    "text": "In the example shown here, we want to write\na 0-bit into the cell, so the left bitline",
    "start": "250970",
    "end": "256440"
  },
  {
    "text": "is set to GND and the right bitline is set\nto VDD.",
    "start": "256440",
    "end": "261250"
  },
  {
    "text": "As before, the address decoder then sets one\nof the wordlines high, selecting all the cells",
    "start": "261250",
    "end": "266550"
  },
  {
    "text": "in a particular row for the write operation.",
    "start": "266550",
    "end": "270379"
  },
  {
    "text": "The drivers have much larger MOSFETs than\nthose in the cell's inverters, so the internal",
    "start": "270380",
    "end": "275860"
  },
  {
    "text": "signals in the enabled cells are forced to\nthe values on the bitlines and the bistable",
    "start": "275860",
    "end": "281330"
  },
  {
    "text": "circuits \"flip\" into the new stable configuration.",
    "start": "281330",
    "end": "284860"
  },
  {
    "text": "We're basically shorting together the outputs\nof the driver and the internal inverter, so",
    "start": "284860",
    "end": "289909"
  },
  {
    "text": "this is another analog operation!",
    "start": "289910",
    "end": "292169"
  },
  {
    "text": "This would be a no-no in a strictly digital\ncircuit.",
    "start": "292169",
    "end": "295949"
  },
  {
    "text": "Since n-fets usually carry much higher source-drain\ncurrents than p-fets of the same width and",
    "start": "295949",
    "end": "301110"
  },
  {
    "text": "given the threshold-drop of the n-fet access\ntransistor,",
    "start": "301110",
    "end": "304810"
  },
  {
    "text": "almost all the work of the write is performed\nby the large n-fet pulldown transistor connected",
    "start": "304810",
    "end": "310130"
  },
  {
    "text": "to the bitline with the 0 value, which easily\noverpowers the small p-fet pullup of the inverters",
    "start": "310130",
    "end": "316310"
  },
  {
    "text": "in the cell.",
    "start": "316310",
    "end": "318100"
  },
  {
    "text": "Again, SRAM designers need a lot of expertise\nto correctly balance the sizes of MOSFETs",
    "start": "318100",
    "end": "324030"
  },
  {
    "text": "to ensure fast and reliable write operations.",
    "start": "324030",
    "end": "327990"
  },
  {
    "text": "It's not hard to augment the SRAM to support\nmultiple read/write ports, a handy addition",
    "start": "327990",
    "end": "332979"
  },
  {
    "text": "for register file circuits.",
    "start": "332980",
    "end": "334699"
  },
  {
    "text": "We'll do this by adding additional sets of\nwordlines, bitlines, drivers, and sense amps.",
    "start": "334699",
    "end": "340919"
  },
  {
    "text": "This will give us multiple paths to independently\naccess the bistable storage elements in the",
    "start": "340919",
    "end": "345860"
  },
  {
    "text": "various rows of the memory array.",
    "start": "345860",
    "end": "349659"
  },
  {
    "text": "With an N-port SRAM, for each bit we'll need\nN wordlines, 2N bitlines and 2N access FETs.",
    "start": "349660",
    "end": "358330"
  },
  {
    "text": "The additional wordlines increase the effective\nheight of the cell and the additional bitlines",
    "start": "358330",
    "end": "363060"
  },
  {
    "text": "increase the effective width of the cell and\nso the area required by all these wires quickly",
    "start": "363060",
    "end": "368200"
  },
  {
    "text": "dominates the size of the SRAM.",
    "start": "368200",
    "end": "371000"
  },
  {
    "text": "Since both the height and width of a cell\nincrease when adding ports, the overall area",
    "start": "371000",
    "end": "375540"
  },
  {
    "text": "grows as the square of the number of read/write\nports.",
    "start": "375540",
    "end": "379540"
  },
  {
    "text": "So one has to take care not to gratuitously\nadd ports lest the cost of the SRAM get out",
    "start": "379540",
    "end": "385120"
  },
  {
    "text": "of hand.",
    "start": "385120",
    "end": "386150"
  },
  {
    "text": "In summary, the circuitry for the SRAM is\norganized as an array of bit cells, with one",
    "start": "386150",
    "end": "392440"
  },
  {
    "start": "387000",
    "end": "387000"
  },
  {
    "text": "row for each memory location and one column\nfor each bit in a location.",
    "start": "392440",
    "end": "397060"
  },
  {
    "text": "Each bit is stored by two inverters connected\nto form a bistable storage element.",
    "start": "397060",
    "end": "402139"
  },
  {
    "text": "Reads and writes are essentially analog operations\nperformed via the bitlines and access FETs.",
    "start": "402139",
    "end": "408800"
  },
  {
    "text": "The SRAM uses 6 MOSFETs for each bit cell.",
    "start": "408800",
    "end": "412539"
  },
  {
    "text": "Can we do better?",
    "start": "412539",
    "end": "413539"
  },
  {
    "text": "What's the minimum number of MOSFETs needed\nto store a single bit of information?",
    "start": "413539",
    "end": "418000"
  }
]