Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon May 21 18:43:05 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-381797706.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.350        0.000                      0                10774        0.024        0.000                      0                10772        0.264        0.000                       0                  3396  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           2.902        0.000                      0                   13        0.229        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.350        0.000                      0                10759        0.024        0.000                      0                10759        3.750        0.000                       0                  3300  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.742        0.000                      0                    1                                                                        
              sys_clk             2.426        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.419ns (31.988%)  route 0.891ns (68.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.891     7.824    clk200_rst
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.315    11.479    
                         clock uncertainty           -0.053    11.426    
    SLICE_X162Y174       FDSE (Setup_fdse_C_S)       -0.699    10.727    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.419ns (31.988%)  route 0.891ns (68.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.891     7.824    clk200_rst
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.315    11.479    
                         clock uncertainty           -0.053    11.426    
    SLICE_X162Y174       FDSE (Setup_fdse_C_S)       -0.699    10.727    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.419ns (31.988%)  route 0.891ns (68.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.891     7.824    clk200_rst
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.315    11.479    
                         clock uncertainty           -0.053    11.426    
    SLICE_X162Y174       FDSE (Setup_fdse_C_S)       -0.699    10.727    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.419ns (31.988%)  route 0.891ns (68.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.891     7.824    clk200_rst
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.315    11.479    
                         clock uncertainty           -0.053    11.426    
    SLICE_X162Y174       FDSE (Setup_fdse_C_S)       -0.699    10.727    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.642ns (30.368%)  route 1.472ns (69.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.472     8.505    reset_counter[0]
    SLICE_X162Y174       LUT1 (Prop_lut1_I0_O)        0.124     8.629 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.629    reset_counter0[0]
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_D)        0.077    11.539    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.642ns (30.397%)  route 1.470ns (69.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.470     8.503    reset_counter[0]
    SLICE_X162Y174       LUT3 (Prop_lut3_I1_O)        0.124     8.627 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.627    reset_counter[2]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_D)        0.081    11.543    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.668ns (31.243%)  route 1.470ns (68.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.470     8.503    reset_counter[0]
    SLICE_X162Y174       LUT4 (Prop_lut4_I1_O)        0.150     8.653 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.653    reset_counter[3]_i_2_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_D)        0.118    11.580    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.666ns (31.149%)  route 1.472ns (68.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.472     8.505    reset_counter[0]
    SLICE_X162Y174       LUT2 (Prop_lut2_I0_O)        0.148     8.653 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.653    reset_counter[1]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_D)        0.118    11.580    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.718ns (38.244%)  route 1.159ns (61.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           1.159     8.093    clk200_rst
    SLICE_X163Y174       LUT6 (Prop_lut6_I5_O)        0.299     8.392 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.392    ic_reset_i_1_n_0
    SLICE_X163Y174       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X163Y174       FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.315    11.479    
                         clock uncertainty           -0.053    11.426    
    SLICE_X163Y174       FDRE (Setup_fdre_C_D)        0.029    11.455    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.915    reset_counter[2]
    SLICE_X162Y174       LUT4 (Prop_lut4_I2_O)        0.124     8.039 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.228    reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_CE)      -0.169    11.293    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  3.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.737%)  route 0.124ns (37.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.164     2.102 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.226    reset_counter[0]
    SLICE_X163Y174       LUT6 (Prop_lut6_I1_O)        0.045     2.271 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.271    ic_reset_i_1_n_0
    SLICE_X163Y174       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X163Y174       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.540     1.951    
    SLICE_X163Y174       FDRE (Hold_fdre_C_D)         0.091     2.042    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.164     2.102 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.276    reset_counter[2]
    SLICE_X162Y174       LUT4 (Prop_lut4_I0_O)        0.048     2.324 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.324    reset_counter[3]_i_2_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_D)         0.131     2.069    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.164     2.102 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.276    reset_counter[2]
    SLICE_X162Y174       LUT3 (Prop_lut3_I2_O)        0.045     2.321 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.321    reset_counter[2]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_D)         0.121     2.059    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.209    reset_counter[3]
    SLICE_X162Y174       LUT4 (Prop_lut4_I3_O)        0.099     2.308 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.364    reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_CE)       -0.016     1.922    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.209    reset_counter[3]
    SLICE_X162Y174       LUT4 (Prop_lut4_I3_O)        0.099     2.308 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.364    reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_CE)       -0.016     1.922    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.209    reset_counter[3]
    SLICE_X162Y174       LUT4 (Prop_lut4_I3_O)        0.099     2.308 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.364    reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_CE)       -0.016     1.922    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.209    reset_counter[3]
    SLICE_X162Y174       LUT4 (Prop_lut4_I3_O)        0.099     2.308 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.364    reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_CE)       -0.016     1.922    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.245ns (36.409%)  route 0.428ns (63.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.428     2.514    reset_counter[1]
    SLICE_X162Y174       LUT2 (Prop_lut2_I1_O)        0.097     2.611 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.611    reset_counter[1]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_D)         0.131     2.069    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.128ns (22.945%)  route 0.430ns (77.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.430     2.496    clk200_rst
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.517     1.974    
    SLICE_X162Y174       FDSE (Hold_fdse_C_S)        -0.045     1.929    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.128ns (22.945%)  route 0.430ns (77.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.430     2.496    clk200_rst
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.517     1.974    
    SLICE_X162Y174       FDSE (Hold_fdse_C_S)        -0.045     1.929    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.567    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y175   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y175   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X163Y174   ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_dfi_p0_cas_n_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 3.385ns (35.401%)  route 6.177ns (64.599%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        1.758     1.758    sys_clk
    SLICE_X155Y149       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y149       FDRE (Prop_fdre_C_Q)         0.419     2.177 r  sdram_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.369    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X154Y151       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.694 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.029     4.722    p_0_in6_in[4]
    SLICE_X156Y150       LUT6 (Prop_lut6_I0_O)        0.328     5.050 r  bankmachine0_state[1]_i_12/O
                         net (fo=1, routed)           0.000     5.050    bankmachine0_state[1]_i_12_n_0
    SLICE_X156Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.600 r  bankmachine0_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.600    bankmachine0_state_reg[1]_i_8_n_0
    SLICE_X156Y151       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.871 f  bankmachine0_state_reg[1]_i_6/CO[0]
                         net (fo=3, routed)           0.511     6.382    sdram_bankmachine0_hit
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.373     6.755 r  sdram_choose_req_grant[2]_i_33/O
                         net (fo=1, routed)           0.495     7.250    sdram_choose_req_grant[2]_i_33_n_0
    SLICE_X156Y149       LUT6 (Prop_lut6_I4_O)        0.124     7.374 f  sdram_choose_req_grant[2]_i_27/O
                         net (fo=11, routed)          0.914     8.288    sdram_choose_req_grant[2]_i_27_n_0
    SLICE_X155Y152       LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  new_master_rdata_valid0_i_5/O
                         net (fo=1, routed)           0.000     8.412    new_master_rdata_valid0_i_5_n_0
    SLICE_X155Y152       MUXF7 (Prop_muxf7_I0_O)      0.212     8.624 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=18, routed)          0.942     9.567    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X153Y149       LUT5 (Prop_lut5_I0_O)        0.327     9.894 f  new_master_rdata_valid0_i_1/O
                         net (fo=2, routed)           1.095    10.988    new_master_rdata_valid00
    SLICE_X156Y163       LUT6 (Prop_lut6_I0_O)        0.332    11.320 r  sdram_dfi_p0_cas_n_i_1/O
                         net (fo=1, routed)           0.000    11.320    sdram_dfi_p0_cas_n_i_1_n_0
    SLICE_X156Y163       FDSE                                         r  sdram_dfi_p0_cas_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3301, routed)        1.696    11.696    sys_clk
    SLICE_X156Y163       FDSE                                         r  sdram_dfi_p0_cas_n_reg/C
                         clock pessimism              0.000    11.696    
                         clock uncertainty           -0.057    11.639    
    SLICE_X156Y163       FDSE (Setup_fdse_C_D)        0.031    11.670    sdram_dfi_p0_cas_n_reg
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_rdata_valid0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 3.053ns (32.947%)  route 6.213ns (67.053%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        1.758     1.758    sys_clk
    SLICE_X155Y149       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y149       FDRE (Prop_fdre_C_Q)         0.419     2.177 r  sdram_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.369    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X154Y151       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.694 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.029     4.722    p_0_in6_in[4]
    SLICE_X156Y150       LUT6 (Prop_lut6_I0_O)        0.328     5.050 r  bankmachine0_state[1]_i_12/O
                         net (fo=1, routed)           0.000     5.050    bankmachine0_state[1]_i_12_n_0
    SLICE_X156Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.600 r  bankmachine0_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.600    bankmachine0_state_reg[1]_i_8_n_0
    SLICE_X156Y151       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.871 r  bankmachine0_state_reg[1]_i_6/CO[0]
                         net (fo=3, routed)           0.511     6.382    sdram_bankmachine0_hit
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.373     6.755 f  sdram_choose_req_grant[2]_i_33/O
                         net (fo=1, routed)           0.495     7.250    sdram_choose_req_grant[2]_i_33_n_0
    SLICE_X156Y149       LUT6 (Prop_lut6_I4_O)        0.124     7.374 r  sdram_choose_req_grant[2]_i_27/O
                         net (fo=11, routed)          0.914     8.288    sdram_choose_req_grant[2]_i_27_n_0
    SLICE_X155Y152       LUT6 (Prop_lut6_I0_O)        0.124     8.412 f  new_master_rdata_valid0_i_5/O
                         net (fo=1, routed)           0.000     8.412    new_master_rdata_valid0_i_5_n_0
    SLICE_X155Y152       MUXF7 (Prop_muxf7_I0_O)      0.212     8.624 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=18, routed)          0.942     9.567    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X153Y149       LUT5 (Prop_lut5_I0_O)        0.327     9.894 r  new_master_rdata_valid0_i_1/O
                         net (fo=2, routed)           1.131    11.025    new_master_rdata_valid00
    SLICE_X156Y163       FDRE                                         r  new_master_rdata_valid0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3301, routed)        1.696    11.696    sys_clk
    SLICE_X156Y163       FDRE                                         r  new_master_rdata_valid0_reg/C
                         clock pessimism              0.000    11.696    
                         clock uncertainty           -0.057    11.639    
    SLICE_X156Y163       FDRE (Setup_fdre_C_D)       -0.255    11.384    new_master_rdata_valid0_reg
  -------------------------------------------------------------------
                         required time                         11.384    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 3.149ns (34.496%)  route 5.980ns (65.504%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 11.626 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        1.758     1.758    sys_clk
    SLICE_X155Y149       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y149       FDRE (Prop_fdre_C_Q)         0.419     2.177 r  sdram_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.369    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X154Y151       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.694 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.029     4.722    p_0_in6_in[4]
    SLICE_X156Y150       LUT6 (Prop_lut6_I0_O)        0.328     5.050 r  bankmachine0_state[1]_i_12/O
                         net (fo=1, routed)           0.000     5.050    bankmachine0_state[1]_i_12_n_0
    SLICE_X156Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.600 r  bankmachine0_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.600    bankmachine0_state_reg[1]_i_8_n_0
    SLICE_X156Y151       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.871 r  bankmachine0_state_reg[1]_i_6/CO[0]
                         net (fo=3, routed)           0.511     6.382    sdram_bankmachine0_hit
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.373     6.755 f  sdram_choose_req_grant[2]_i_33/O
                         net (fo=1, routed)           0.495     7.250    sdram_choose_req_grant[2]_i_33_n_0
    SLICE_X156Y149       LUT6 (Prop_lut6_I4_O)        0.124     7.374 r  sdram_choose_req_grant[2]_i_27/O
                         net (fo=11, routed)          0.914     8.288    sdram_choose_req_grant[2]_i_27_n_0
    SLICE_X155Y152       LUT6 (Prop_lut6_I0_O)        0.124     8.412 f  new_master_rdata_valid0_i_5/O
                         net (fo=1, routed)           0.000     8.412    new_master_rdata_valid0_i_5_n_0
    SLICE_X155Y152       MUXF7 (Prop_muxf7_I0_O)      0.212     8.624 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=18, routed)          0.524     9.148    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X155Y152       LUT5 (Prop_lut5_I4_O)        0.299     9.447 r  sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=38, routed)          0.747    10.194    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X154Y157       LUT5 (Prop_lut5_I4_O)        0.124    10.318 r  lm32_cpu/load_store_unit/sdram_bankmachine7_level[3]_i_1/O
                         net (fo=4, routed)           0.569    10.887    lm32_cpu_n_127
    SLICE_X155Y157       FDRE                                         r  sdram_bankmachine7_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3301, routed)        1.626    11.626    sys_clk
    SLICE_X155Y157       FDRE                                         r  sdram_bankmachine7_level_reg[2]/C
                         clock pessimism              0.000    11.626    
                         clock uncertainty           -0.057    11.569    
    SLICE_X155Y157       FDRE (Setup_fdre_C_CE)      -0.205    11.364    sdram_bankmachine7_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 3.149ns (34.496%)  route 5.980ns (65.504%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 11.626 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        1.758     1.758    sys_clk
    SLICE_X155Y149       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y149       FDRE (Prop_fdre_C_Q)         0.419     2.177 r  sdram_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.369    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X154Y151       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.694 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.029     4.722    p_0_in6_in[4]
    SLICE_X156Y150       LUT6 (Prop_lut6_I0_O)        0.328     5.050 r  bankmachine0_state[1]_i_12/O
                         net (fo=1, routed)           0.000     5.050    bankmachine0_state[1]_i_12_n_0
    SLICE_X156Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.600 r  bankmachine0_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.600    bankmachine0_state_reg[1]_i_8_n_0
    SLICE_X156Y151       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.871 r  bankmachine0_state_reg[1]_i_6/CO[0]
                         net (fo=3, routed)           0.511     6.382    sdram_bankmachine0_hit
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.373     6.755 f  sdram_choose_req_grant[2]_i_33/O
                         net (fo=1, routed)           0.495     7.250    sdram_choose_req_grant[2]_i_33_n_0
    SLICE_X156Y149       LUT6 (Prop_lut6_I4_O)        0.124     7.374 r  sdram_choose_req_grant[2]_i_27/O
                         net (fo=11, routed)          0.914     8.288    sdram_choose_req_grant[2]_i_27_n_0
    SLICE_X155Y152       LUT6 (Prop_lut6_I0_O)        0.124     8.412 f  new_master_rdata_valid0_i_5/O
                         net (fo=1, routed)           0.000     8.412    new_master_rdata_valid0_i_5_n_0
    SLICE_X155Y152       MUXF7 (Prop_muxf7_I0_O)      0.212     8.624 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=18, routed)          0.524     9.148    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X155Y152       LUT5 (Prop_lut5_I4_O)        0.299     9.447 r  sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=38, routed)          0.747    10.194    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X154Y157       LUT5 (Prop_lut5_I4_O)        0.124    10.318 r  lm32_cpu/load_store_unit/sdram_bankmachine7_level[3]_i_1/O
                         net (fo=4, routed)           0.569    10.887    lm32_cpu_n_127
    SLICE_X155Y157       FDRE                                         r  sdram_bankmachine7_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3301, routed)        1.626    11.626    sys_clk
    SLICE_X155Y157       FDRE                                         r  sdram_bankmachine7_level_reg[3]/C
                         clock pessimism              0.000    11.626    
                         clock uncertainty           -0.057    11.569    
    SLICE_X155Y157       FDRE (Setup_fdre_C_CE)      -0.205    11.364    sdram_bankmachine7_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine6_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 3.149ns (33.997%)  route 6.114ns (66.003%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.625 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        1.758     1.758    sys_clk
    SLICE_X155Y149       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y149       FDRE (Prop_fdre_C_Q)         0.419     2.177 r  sdram_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.369    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X154Y151       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.694 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.029     4.722    p_0_in6_in[4]
    SLICE_X156Y150       LUT6 (Prop_lut6_I0_O)        0.328     5.050 r  bankmachine0_state[1]_i_12/O
                         net (fo=1, routed)           0.000     5.050    bankmachine0_state[1]_i_12_n_0
    SLICE_X156Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.600 r  bankmachine0_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.600    bankmachine0_state_reg[1]_i_8_n_0
    SLICE_X156Y151       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.871 r  bankmachine0_state_reg[1]_i_6/CO[0]
                         net (fo=3, routed)           0.511     6.382    sdram_bankmachine0_hit
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.373     6.755 f  sdram_choose_req_grant[2]_i_33/O
                         net (fo=1, routed)           0.495     7.250    sdram_choose_req_grant[2]_i_33_n_0
    SLICE_X156Y149       LUT6 (Prop_lut6_I4_O)        0.124     7.374 r  sdram_choose_req_grant[2]_i_27/O
                         net (fo=11, routed)          0.914     8.288    sdram_choose_req_grant[2]_i_27_n_0
    SLICE_X155Y152       LUT6 (Prop_lut6_I0_O)        0.124     8.412 f  new_master_rdata_valid0_i_5/O
                         net (fo=1, routed)           0.000     8.412    new_master_rdata_valid0_i_5_n_0
    SLICE_X155Y152       MUXF7 (Prop_muxf7_I0_O)      0.212     8.624 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=18, routed)          0.524     9.148    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X155Y152       LUT5 (Prop_lut5_I4_O)        0.299     9.447 r  sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=38, routed)          0.979    10.426    sdram_bankmachine7_consume[2]_i_2_n_0
    SLICE_X147Y154       LUT5 (Prop_lut5_I3_O)        0.124    10.550 r  sdram_bankmachine6_consume[0]_i_1/O
                         net (fo=1, routed)           0.471    11.021    sdram_bankmachine6_consume[0]_i_1_n_0
    SLICE_X147Y155       FDRE                                         r  sdram_bankmachine6_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3301, routed)        1.625    11.625    sys_clk
    SLICE_X147Y155       FDRE                                         r  sdram_bankmachine6_consume_reg[0]/C
                         clock pessimism              0.000    11.625    
                         clock uncertainty           -0.057    11.568    
    SLICE_X147Y155       FDRE (Setup_fdre_C_D)       -0.062    11.506    sdram_bankmachine6_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine3_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 3.149ns (34.786%)  route 5.904ns (65.214%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 11.627 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        1.758     1.758    sys_clk
    SLICE_X155Y149       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y149       FDRE (Prop_fdre_C_Q)         0.419     2.177 r  sdram_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.369    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X154Y151       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.694 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.029     4.722    p_0_in6_in[4]
    SLICE_X156Y150       LUT6 (Prop_lut6_I0_O)        0.328     5.050 r  bankmachine0_state[1]_i_12/O
                         net (fo=1, routed)           0.000     5.050    bankmachine0_state[1]_i_12_n_0
    SLICE_X156Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.600 r  bankmachine0_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.600    bankmachine0_state_reg[1]_i_8_n_0
    SLICE_X156Y151       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.871 r  bankmachine0_state_reg[1]_i_6/CO[0]
                         net (fo=3, routed)           0.511     6.382    sdram_bankmachine0_hit
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.373     6.755 f  sdram_choose_req_grant[2]_i_33/O
                         net (fo=1, routed)           0.495     7.250    sdram_choose_req_grant[2]_i_33_n_0
    SLICE_X156Y149       LUT6 (Prop_lut6_I4_O)        0.124     7.374 r  sdram_choose_req_grant[2]_i_27/O
                         net (fo=11, routed)          0.914     8.288    sdram_choose_req_grant[2]_i_27_n_0
    SLICE_X155Y152       LUT6 (Prop_lut6_I0_O)        0.124     8.412 f  new_master_rdata_valid0_i_5/O
                         net (fo=1, routed)           0.000     8.412    new_master_rdata_valid0_i_5_n_0
    SLICE_X155Y152       MUXF7 (Prop_muxf7_I0_O)      0.212     8.624 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=18, routed)          0.524     9.148    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X155Y152       LUT5 (Prop_lut5_I4_O)        0.299     9.447 r  sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=38, routed)          0.613    10.060    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X152Y154       LUT5 (Prop_lut5_I4_O)        0.124    10.184 r  lm32_cpu/load_store_unit/sdram_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.627    10.811    lm32_cpu_n_123
    SLICE_X153Y152       FDRE                                         r  sdram_bankmachine3_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3301, routed)        1.627    11.627    sys_clk
    SLICE_X153Y152       FDRE                                         r  sdram_bankmachine3_level_reg[0]/C
                         clock pessimism              0.000    11.627    
                         clock uncertainty           -0.057    11.570    
    SLICE_X153Y152       FDRE (Setup_fdre_C_CE)      -0.205    11.365    sdram_bankmachine3_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine3_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 3.149ns (34.786%)  route 5.904ns (65.214%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 11.627 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        1.758     1.758    sys_clk
    SLICE_X155Y149       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y149       FDRE (Prop_fdre_C_Q)         0.419     2.177 r  sdram_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.369    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X154Y151       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.694 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.029     4.722    p_0_in6_in[4]
    SLICE_X156Y150       LUT6 (Prop_lut6_I0_O)        0.328     5.050 r  bankmachine0_state[1]_i_12/O
                         net (fo=1, routed)           0.000     5.050    bankmachine0_state[1]_i_12_n_0
    SLICE_X156Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.600 r  bankmachine0_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.600    bankmachine0_state_reg[1]_i_8_n_0
    SLICE_X156Y151       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.871 r  bankmachine0_state_reg[1]_i_6/CO[0]
                         net (fo=3, routed)           0.511     6.382    sdram_bankmachine0_hit
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.373     6.755 f  sdram_choose_req_grant[2]_i_33/O
                         net (fo=1, routed)           0.495     7.250    sdram_choose_req_grant[2]_i_33_n_0
    SLICE_X156Y149       LUT6 (Prop_lut6_I4_O)        0.124     7.374 r  sdram_choose_req_grant[2]_i_27/O
                         net (fo=11, routed)          0.914     8.288    sdram_choose_req_grant[2]_i_27_n_0
    SLICE_X155Y152       LUT6 (Prop_lut6_I0_O)        0.124     8.412 f  new_master_rdata_valid0_i_5/O
                         net (fo=1, routed)           0.000     8.412    new_master_rdata_valid0_i_5_n_0
    SLICE_X155Y152       MUXF7 (Prop_muxf7_I0_O)      0.212     8.624 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=18, routed)          0.524     9.148    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X155Y152       LUT5 (Prop_lut5_I4_O)        0.299     9.447 r  sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=38, routed)          0.613    10.060    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X152Y154       LUT5 (Prop_lut5_I4_O)        0.124    10.184 r  lm32_cpu/load_store_unit/sdram_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.627    10.811    lm32_cpu_n_123
    SLICE_X153Y152       FDRE                                         r  sdram_bankmachine3_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3301, routed)        1.627    11.627    sys_clk
    SLICE_X153Y152       FDRE                                         r  sdram_bankmachine3_level_reg[2]/C
                         clock pessimism              0.000    11.627    
                         clock uncertainty           -0.057    11.570    
    SLICE_X153Y152       FDRE (Setup_fdre_C_CE)      -0.205    11.365    sdram_bankmachine3_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 3.149ns (33.922%)  route 6.134ns (66.078%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 11.703 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        1.758     1.758    sys_clk
    SLICE_X155Y149       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y149       FDRE (Prop_fdre_C_Q)         0.419     2.177 r  sdram_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.369    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X154Y151       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.694 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.029     4.722    p_0_in6_in[4]
    SLICE_X156Y150       LUT6 (Prop_lut6_I0_O)        0.328     5.050 r  bankmachine0_state[1]_i_12/O
                         net (fo=1, routed)           0.000     5.050    bankmachine0_state[1]_i_12_n_0
    SLICE_X156Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.600 r  bankmachine0_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.600    bankmachine0_state_reg[1]_i_8_n_0
    SLICE_X156Y151       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.871 r  bankmachine0_state_reg[1]_i_6/CO[0]
                         net (fo=3, routed)           0.511     6.382    sdram_bankmachine0_hit
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.373     6.755 f  sdram_choose_req_grant[2]_i_33/O
                         net (fo=1, routed)           0.495     7.250    sdram_choose_req_grant[2]_i_33_n_0
    SLICE_X156Y149       LUT6 (Prop_lut6_I4_O)        0.124     7.374 r  sdram_choose_req_grant[2]_i_27/O
                         net (fo=11, routed)          0.914     8.288    sdram_choose_req_grant[2]_i_27_n_0
    SLICE_X155Y152       LUT6 (Prop_lut6_I0_O)        0.124     8.412 f  new_master_rdata_valid0_i_5/O
                         net (fo=1, routed)           0.000     8.412    new_master_rdata_valid0_i_5_n_0
    SLICE_X155Y152       MUXF7 (Prop_muxf7_I0_O)      0.212     8.624 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=18, routed)          0.524     9.148    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X155Y152       LUT5 (Prop_lut5_I4_O)        0.299     9.447 r  sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=38, routed)          0.951    10.398    sdram_bankmachine7_consume[2]_i_2_n_0
    SLICE_X160Y154       LUT5 (Prop_lut5_I3_O)        0.124    10.522 r  sdram_bankmachine7_consume[0]_i_1/O
                         net (fo=1, routed)           0.519    11.041    sdram_bankmachine7_consume[0]_i_1_n_0
    SLICE_X161Y155       FDRE                                         r  sdram_bankmachine7_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3301, routed)        1.703    11.703    sys_clk
    SLICE_X161Y155       FDRE                                         r  sdram_bankmachine7_consume_reg[0]/C
                         clock pessimism              0.000    11.703    
                         clock uncertainty           -0.057    11.646    
    SLICE_X161Y155       FDRE (Setup_fdre_C_D)       -0.047    11.599    sdram_bankmachine7_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine3_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 3.149ns (34.465%)  route 5.988ns (65.535%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 11.628 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        1.758     1.758    sys_clk
    SLICE_X155Y149       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y149       FDRE (Prop_fdre_C_Q)         0.419     2.177 r  sdram_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.369    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X154Y151       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.694 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.029     4.722    p_0_in6_in[4]
    SLICE_X156Y150       LUT6 (Prop_lut6_I0_O)        0.328     5.050 r  bankmachine0_state[1]_i_12/O
                         net (fo=1, routed)           0.000     5.050    bankmachine0_state[1]_i_12_n_0
    SLICE_X156Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.600 r  bankmachine0_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.600    bankmachine0_state_reg[1]_i_8_n_0
    SLICE_X156Y151       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.871 r  bankmachine0_state_reg[1]_i_6/CO[0]
                         net (fo=3, routed)           0.511     6.382    sdram_bankmachine0_hit
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.373     6.755 f  sdram_choose_req_grant[2]_i_33/O
                         net (fo=1, routed)           0.495     7.250    sdram_choose_req_grant[2]_i_33_n_0
    SLICE_X156Y149       LUT6 (Prop_lut6_I4_O)        0.124     7.374 r  sdram_choose_req_grant[2]_i_27/O
                         net (fo=11, routed)          0.914     8.288    sdram_choose_req_grant[2]_i_27_n_0
    SLICE_X155Y152       LUT6 (Prop_lut6_I0_O)        0.124     8.412 f  new_master_rdata_valid0_i_5/O
                         net (fo=1, routed)           0.000     8.412    new_master_rdata_valid0_i_5_n_0
    SLICE_X155Y152       MUXF7 (Prop_muxf7_I0_O)      0.212     8.624 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=18, routed)          0.524     9.148    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X155Y152       LUT5 (Prop_lut5_I4_O)        0.299     9.447 r  sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=38, routed)          0.692    10.139    sdram_bankmachine7_consume[2]_i_2_n_0
    SLICE_X155Y149       LUT5 (Prop_lut5_I3_O)        0.124    10.263 r  sdram_bankmachine3_consume[0]_i_1/O
                         net (fo=1, routed)           0.632    10.895    sdram_bankmachine3_consume[0]_i_1_n_0
    SLICE_X155Y152       FDRE                                         r  sdram_bankmachine3_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3301, routed)        1.628    11.628    sys_clk
    SLICE_X155Y152       FDRE                                         r  sdram_bankmachine3_consume_reg[0]/C
                         clock pessimism              0.000    11.628    
                         clock uncertainty           -0.057    11.571    
    SLICE_X155Y152       FDRE (Setup_fdre_C_D)       -0.081    11.490    sdram_bankmachine3_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.490    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine5_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 3.149ns (34.229%)  route 6.051ns (65.771%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 11.637 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        1.758     1.758    sys_clk
    SLICE_X155Y149       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y149       FDRE (Prop_fdre_C_Q)         0.419     2.177 r  sdram_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.369    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X154Y151       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.694 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.029     4.722    p_0_in6_in[4]
    SLICE_X156Y150       LUT6 (Prop_lut6_I0_O)        0.328     5.050 r  bankmachine0_state[1]_i_12/O
                         net (fo=1, routed)           0.000     5.050    bankmachine0_state[1]_i_12_n_0
    SLICE_X156Y150       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.600 r  bankmachine0_state_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.600    bankmachine0_state_reg[1]_i_8_n_0
    SLICE_X156Y151       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.871 r  bankmachine0_state_reg[1]_i_6/CO[0]
                         net (fo=3, routed)           0.511     6.382    sdram_bankmachine0_hit
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.373     6.755 f  sdram_choose_req_grant[2]_i_33/O
                         net (fo=1, routed)           0.495     7.250    sdram_choose_req_grant[2]_i_33_n_0
    SLICE_X156Y149       LUT6 (Prop_lut6_I4_O)        0.124     7.374 r  sdram_choose_req_grant[2]_i_27/O
                         net (fo=11, routed)          0.914     8.288    sdram_choose_req_grant[2]_i_27_n_0
    SLICE_X155Y152       LUT6 (Prop_lut6_I0_O)        0.124     8.412 f  new_master_rdata_valid0_i_5/O
                         net (fo=1, routed)           0.000     8.412    new_master_rdata_valid0_i_5_n_0
    SLICE_X155Y152       MUXF7 (Prop_muxf7_I0_O)      0.212     8.624 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=18, routed)          0.524     9.148    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X155Y152       LUT5 (Prop_lut5_I4_O)        0.299     9.447 r  sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=38, routed)          0.866    10.314    sdram_bankmachine7_consume[2]_i_2_n_0
    SLICE_X152Y149       LUT5 (Prop_lut5_I3_O)        0.124    10.438 r  sdram_bankmachine5_consume[0]_i_1/O
                         net (fo=1, routed)           0.521    10.958    sdram_bankmachine5_consume[0]_i_1_n_0
    SLICE_X153Y149       FDRE                                         r  sdram_bankmachine5_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3301, routed)        1.637    11.637    sys_clk
    SLICE_X153Y149       FDRE                                         r  sdram_bankmachine5_consume_reg[0]/C
                         clock pessimism              0.080    11.717    
                         clock uncertainty           -0.057    11.661    
    SLICE_X153Y149       FDRE (Setup_fdre_C_D)       -0.081    11.580    sdram_bankmachine5_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  0.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.608     0.608    sys_clk
    SLICE_X147Y171       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y171       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.955    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y171       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y171       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.621    
    SLICE_X146Y171       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.608     0.608    sys_clk
    SLICE_X147Y171       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y171       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.955    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y171       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y171       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.621    
    SLICE_X146Y171       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.608     0.608    sys_clk
    SLICE_X147Y171       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y171       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.955    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y171       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y171       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.621    
    SLICE_X146Y171       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.608     0.608    sys_clk
    SLICE_X147Y171       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y171       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.955    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y171       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y171       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.621    
    SLICE_X146Y171       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.608     0.608    sys_clk
    SLICE_X147Y171       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y171       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.955    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y171       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y171       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.621    
    SLICE_X146Y171       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.608     0.608    sys_clk
    SLICE_X147Y171       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y171       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.955    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y171       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y171       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.621    
    SLICE_X146Y171       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.931    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.608     0.608    sys_clk
    SLICE_X147Y171       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y171       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.955    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y171       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y171       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.621    
    SLICE_X146Y171       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.931    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.608     0.608    sys_clk
    SLICE_X147Y171       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y171       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.955    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y171       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y171       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.621    
    SLICE_X146Y171       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.931    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r2_0_31_30_31/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.581     0.581    lm32_cpu/out
    SLICE_X121Y177       FDRE                                         r  lm32_cpu/write_idx_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y177       FDRE (Prop_fdre_C_Q)         0.141     0.722 r  lm32_cpu/write_idx_w_reg[3]/Q
                         net (fo=98, routed)          0.146     0.868    lm32_cpu/registers_reg_r2_0_31_30_31/ADDRD3
    SLICE_X120Y177       RAMD32                                       r  lm32_cpu/registers_reg_r2_0_31_30_31/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.849     0.849    lm32_cpu/registers_reg_r2_0_31_30_31/WCLK
    SLICE_X120Y177       RAMD32                                       r  lm32_cpu/registers_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X120Y177       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.834    lm32_cpu/registers_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r2_0_31_30_31/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.581     0.581    lm32_cpu/out
    SLICE_X121Y177       FDRE                                         r  lm32_cpu/write_idx_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y177       FDRE (Prop_fdre_C_Q)         0.141     0.722 r  lm32_cpu/write_idx_w_reg[3]/Q
                         net (fo=98, routed)          0.146     0.868    lm32_cpu/registers_reg_r2_0_31_30_31/ADDRD3
    SLICE_X120Y177       RAMD32                                       r  lm32_cpu/registers_reg_r2_0_31_30_31/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3301, routed)        0.849     0.849    lm32_cpu/registers_reg_r2_0_31_30_31/WCLK
    SLICE_X120Y177       RAMD32                                       r  lm32_cpu/registers_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X120Y177       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.834    lm32_cpu/registers_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y70     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y68     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y32    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y27    memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y28    memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y38    memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y36    memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y39    memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y30    memadr_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y171  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y171  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y171  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y171  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y171  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y171  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y171  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y171  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y175  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y175  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y176  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y176  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y176  lm32_cpu/registers_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y176  lm32_cpu/registers_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y176  lm32_cpu/registers_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y176  lm32_cpu/registers_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y176  lm32_cpu/registers_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y176  lm32_cpu/registers_reg_r1_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.742ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y175       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     3.938    clk200_clk
    SLICE_X163Y175       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.938    
                         clock uncertainty           -0.125     3.813    
    SLICE_X163Y175       FDPE (Setup_fdpe_C_D)       -0.005     3.808    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.808    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.742    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.426ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y177       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X160Y177       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3301, routed)        0.636     2.636    sys_clk
    SLICE_X160Y177       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.636    
                         clock uncertainty           -0.129     2.506    
    SLICE_X160Y177       FDPE (Setup_fdpe_C_D)       -0.005     2.501    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.426    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.806 (r) | FAST    |     4.217 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.424 (r) | SLOW    |     0.031 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     6.558 (r) | SLOW    |    -2.483 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     7.306 (r) | SLOW    |    -2.438 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    11.032 (r) | SLOW    |    -2.809 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.221 (r) | SLOW    |      1.852 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.465 (r) | SLOW    |      1.510 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.759 (r) | SLOW    |      1.628 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.363 (r) | SLOW    |      1.927 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.386 (r) | SLOW    |      1.954 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.745 (r) | SLOW    |      1.621 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.223 (r) | SLOW    |      1.857 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.909 (r) | SLOW    |      1.691 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.526 (r) | SLOW    |      1.996 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.294 (r) | SLOW    |      2.358 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.538 (r) | SLOW    |      1.999 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.831 (r) | SLOW    |      2.144 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.286 (r) | SLOW    |      2.343 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.446 (r) | SLOW    |      2.434 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.981 (r) | SLOW    |      2.202 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.586 (r) | SLOW    |      2.480 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.070 (r) | SLOW    |      1.766 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      8.143 (r) | SLOW    |      2.256 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.071 (r) | SLOW    |      1.768 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      8.144 (r) | SLOW    |      2.254 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     14.139 (r) | SLOW    |      5.453 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     14.129 (r) | SLOW    |      5.452 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     11.163 (r) | SLOW    |      3.825 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     14.242 (r) | SLOW    |      5.486 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     12.063 (r) | SLOW    |      4.356 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     11.294 (r) | SLOW    |      3.988 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     13.690 (r) | SLOW    |      5.260 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     14.663 (r) | SLOW    |      5.179 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     12.213 (r) | SLOW    |      3.974 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.098 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.650 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.121 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.221 (r) | SLOW    |   1.852 (r) | FAST    |    0.756 |
ddram_dq[1]        |   6.465 (r) | SLOW    |   1.510 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.759 (r) | SLOW    |   1.628 (r) | FAST    |    0.293 |
ddram_dq[3]        |   7.363 (r) | SLOW    |   1.927 (r) | FAST    |    0.898 |
ddram_dq[4]        |   7.386 (r) | SLOW    |   1.954 (r) | FAST    |    0.920 |
ddram_dq[5]        |   6.745 (r) | SLOW    |   1.621 (r) | FAST    |    0.280 |
ddram_dq[6]        |   7.223 (r) | SLOW    |   1.857 (r) | FAST    |    0.758 |
ddram_dq[7]        |   6.909 (r) | SLOW    |   1.691 (r) | FAST    |    0.443 |
ddram_dq[8]        |   7.526 (r) | SLOW    |   1.996 (r) | FAST    |    1.060 |
ddram_dq[9]        |   8.294 (r) | SLOW    |   2.358 (r) | FAST    |    1.828 |
ddram_dq[10]       |   7.538 (r) | SLOW    |   1.999 (r) | FAST    |    1.073 |
ddram_dq[11]       |   7.831 (r) | SLOW    |   2.144 (r) | FAST    |    1.366 |
ddram_dq[12]       |   8.286 (r) | SLOW    |   2.343 (r) | FAST    |    1.820 |
ddram_dq[13]       |   8.446 (r) | SLOW    |   2.434 (r) | FAST    |    1.980 |
ddram_dq[14]       |   7.981 (r) | SLOW    |   2.202 (r) | FAST    |    1.516 |
ddram_dq[15]       |   8.586 (r) | SLOW    |   2.480 (r) | FAST    |    2.121 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.586 (r) | SLOW    |   1.510 (r) | FAST    |    2.121 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.074 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.070 (r) | SLOW    |   1.766 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.143 (r) | SLOW    |   2.256 (r) | FAST    |    1.073 |
ddram_dqs_p[0]     |   7.071 (r) | SLOW    |   1.768 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.144 (r) | SLOW    |   2.254 (r) | FAST    |    1.074 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.144 (r) | SLOW    |   1.766 (r) | FAST    |    1.074 |
-------------------+-------------+---------+-------------+---------+----------+




