#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr  3 18:52:22 2023
# Process ID: 1868
# Current directory: D:/FHH/code/DigitalCircuits/project_4_FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24300 D:\FHH\code\DigitalCircuits\project_4_FIFO\project_4_FIFO.xpr
# Log file: D:/FHH/code/DigitalCircuits/project_4_FIFO/vivado.log
# Journal file: D:/FHH/code/DigitalCircuits/project_4_FIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.xpr
INFO: [Project 1-313] Project file moved from 'D:/FHH/prj/project/project_4_FIFO' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Mon Apr  3 18:53:31 2023] Launched synth_1...
Run output will be captured here: D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1583.496 ; gain = 613.844
launch_runs impl_1 -jobs 8
[Mon Apr  3 18:54:30 2023] Launched impl_1...
Run output will be captured here: D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: FIFO
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2206.352 ; gain = 111.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIFO' [D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.srcs/sources_1/new/FIFO.v:23]
WARNING: [Synth 8-6014] Unused sequential element read_addr_reg was removed.  [D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.srcs/sources_1/new/FIFO.v:60]
WARNING: [Synth 8-5788] Register mem_reg in module FIFO is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-5788] Register data_out_reg in module FIFO is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.srcs/sources_1/new/FIFO.v:61]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.srcs/sources_1/new/FIFO.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.316 ; gain = 149.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.316 ; gain = 149.090
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2428.070 ; gain = 332.844
5 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2428.070 ; gain = 332.844
open_run impl_1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2478.133 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2478.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_design rtl_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_FIFO' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.srcs/sim_1/new/test_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 51eb2e4e604f4d9bae3167f20fb3568c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_FIFO_behav xil_defaultlib.test_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.test_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_FIFO_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.sim/sim_1/behav/xsim/xsim.dir/test_FIFO_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  3 19:05:04 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_FIFO_behav -key {Behavioral:sim_1:Functional:test_FIFO} -tclbatch {test_FIFO.tcl} -view {D:/FHH/code/DigitalCircuits/project_4_FIFO/test_FIFO_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/FHH/code/DigitalCircuits/project_4_FIFO/test_FIFO_behav.wcfg
source test_FIFO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.srcs/sim_1/new/test_FIFO.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_FIFO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.191 ; gain = 13.820
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project RF C:/Users/Flynn/Desktop/RF -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2017.4/data/ip'.
add_files -norecurse D:/FHH/code/UCAS-COD-2023/prj1/reg_file.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: reg_file
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2635.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/FHH/code/UCAS-COD-2023/prj1/reg_file.v:6]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (1#1) [D:/FHH/code/UCAS-COD-2023/prj1/reg_file.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2635.367 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2635.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2635.367 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2635.367 ; gain = 0.000
write_schematic -format pdf -orientation portrait D:/FHH/code/UCAS-COD-2023/prj1/RF_schematic.pdf
D:/FHH/code/UCAS-COD-2023/prj1/RF_schematic.pdf
write_schematic -format pdf -orientation portrait -scope visible D:/FHH/code/UCAS-COD-2023/prj1/RF_schematic_V2.pdf
D:/FHH/code/UCAS-COD-2023/prj1/RF_schematic_V2.pdf
close_project
create_project ALU C:/Users/Flynn/Desktop/ALU -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2017.4/data/ip'.
add_files -norecurse D:/FHH/code/UCAS-COD-2023/prj1/alu.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: alu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2635.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu' [D:/FHH/code/UCAS-COD-2023/prj1/alu.v:5]
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [D:/FHH/code/UCAS-COD-2023/prj1/alu.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2635.367 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2635.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2635.367 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2635.367 ; gain = 0.000
write_schematic -format pdf -orientation portrait D:/FHH/code/UCAS-COD-2023/prj1/ALU_schematic.pdf
D:/FHH/code/UCAS-COD-2023/prj1/ALU_schematic.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  3 19:21:36 2023...
