

================================================================
== Vivado HLS Report for 'trames_separ'
================================================================
* Date:           Thu Mar 25 13:23:33 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FLOAT
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.816 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |        0|     2310|   0 ns   | 23.100 us |    0|  2310|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                               |                     |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-------------------------------+---------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_trames_separ_do_gen_fu_60  |trames_separ_do_gen  |        3|     2309| 30.000 ns | 23.090 us |    3|  2309|   none  |
        +-------------------------------+---------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      34|    179|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      34|    179|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+----+-----+-----+
    |            Instance           |        Module       | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------------+---------------------+---------+-------+----+-----+-----+
    |grp_trames_separ_do_gen_fu_60  |trames_separ_do_gen  |        0|      0|  34|  179|    0|
    +-------------------------------+---------------------+---------+-------+----+-----+-----+
    |Total                          |                     |        0|      0|  34|  179|    0|
    +-------------------------------+---------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------+-----+-----+------------+------------------------------+--------------+
|clock           |  in |    1| ap_ctrl_hs | trames_separ::trames_separ.1 | return value |
|reset           |  in |    1| ap_ctrl_hs | trames_separ::trames_separ.1 | return value |
|e_dout          |  in |    8|   ap_fifo  |               e              |    pointer   |
|e_empty_n       |  in |    1|   ap_fifo  |               e              |    pointer   |
|e_read          | out |    1|   ap_fifo  |               e              |    pointer   |
|detect_dout     |  in |    1|   ap_fifo  |            detect            |    pointer   |
|detect_empty_n  |  in |    1|   ap_fifo  |            detect            |    pointer   |
|detect_read     | out |    1|   ap_fifo  |            detect            |    pointer   |
|s_din           | out |    8|   ap_fifo  |               s              |    pointer   |
|s_full_n        |  in |    1|   ap_fifo  |               s              |    pointer   |
|s_write         | out |    1|   ap_fifo  |               s              |    pointer   |
+----------------+-----+-----+------------+------------------------------+--------------+

