// Seed: 1094794995
module module_0 (
    output wire id_0,
    input wire id_1,
    output supply1 id_2,
    output wire id_3,
    input wand id_4,
    output tri0 id_5,
    output wor id_6,
    output supply1 id_7,
    output tri id_8,
    output supply1 id_9,
    input supply1 id_10,
    output wire id_11
);
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri id_6
);
  assign id_2 = id_0 ^ 1 ? 1 == id_0 : 1'h0;
  module_0(
      id_5, id_4, id_5, id_2, id_3, id_2, id_1, id_1, id_2, id_5, id_3, id_2
  );
  assign id_2 = id_4;
endmodule
