{"version":"1.1.0","info":[["/home/puneeth/Documents/codes/verilog/projects/parity_calc/parity_calc_tb.sv",[[[[[["parity_calc_tb",[[1,0],[1,22]],[[1,7],[1,21]],[],["module"]],[23,8]],[[["WIDTH",[[2,0],[2,19]],[[2,10],[2,15]],["parity_calc_tb"],["parameter"]],["clk",[[4,0],[4,9]],[[4,6],[4,9]],["parity_calc_tb"],["variable","logic"]],["stream",[[5,0],[5,23]],[[5,17],[5,23]],["parity_calc_tb"],["variable","logic"]],["out",[[6,0],[6,8]],[[6,5],[6,8]],["parity_calc_tb"],["variable","wire"]],["p1",[[10,0],[10,30]],[[10,12],[10,14]],["parity_calc_tb"],["instance","parity_calc"]]]]]]],null,0]],["/home/puneeth/Documents/codes/verilog/projects/parity_calc/parity_calc.sv",[[[[[["parity_calc",[[0,0],[0,58]],[[0,7],[0,18]],[],["module"]],[18,0]],[[["WIDTH",[[0,21],[0,39]],[[0,31],[0,36]],["parity_calc"],["parameter-port","parameter"]],["stream",[[1,10],[1,28]],[[1,22],[1,28]],["parity_calc"],["port"]],["clk",[[0,49],[0,52]],[[0,49],[0,52]],["parity_calc"],["port","stream"]],["out",[[0,53],[0,56]],[[0,53],[0,56]],["parity_calc"],["port","clk"]],["clk",[[2,10],[2,13]],[[2,10],[2,13]],["parity_calc"],["port"]],["out",[[3,11],[3,20]],[[3,17],[3,20]],["parity_calc"],["port","logic"]],["tmp",[[4,4],[4,15]],[[4,10],[4,13]],["parity_calc"],["variable","logic"]]]]]]],null,0]]]}