
pc817.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000296c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08002a78  08002a78  00003a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b90  08002b90  00004018  2**0
                  CONTENTS
  4 .ARM          00000000  08002b90  08002b90  00004018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b90  08002b90  00004018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b90  08002b90  00003b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002b94  08002b94  00003b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08002b98  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000018  08002bb0  00004018  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200000e8  08002bb0  000040e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000961d  00000000  00000000  00004041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d93  00000000  00000000  0000d65e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b78  00000000  00000000  0000f3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008d8  00000000  00000000  0000ff70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017038  00000000  00000000  00010848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c67d  00000000  00000000  00027880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000887aa  00000000  00000000  00033efd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bc6a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002eb4  00000000  00000000  000bc6ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000bf5a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08002a60 	.word	0x08002a60

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08002a60 	.word	0x08002a60

0800014c <delay>:

/****************** define the timer handler below  **************/
#define timer htim1
extern TIM_HandleTypeDef timer;
void delay (uint16_t us)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&timer, 0);
 8000156:	4b08      	ldr	r3, [pc, #32]	@ (8000178 <delay+0x2c>)
 8000158:	681b      	ldr	r3, [r3, #0]
 800015a:	2200      	movs	r2, #0
 800015c:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us);
 800015e:	bf00      	nop
 8000160:	4b05      	ldr	r3, [pc, #20]	@ (8000178 <delay+0x2c>)
 8000162:	681b      	ldr	r3, [r3, #0]
 8000164:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000166:	88fb      	ldrh	r3, [r7, #6]
 8000168:	429a      	cmp	r2, r3
 800016a:	d3f9      	bcc.n	8000160 <delay+0x14>
}
 800016c:	bf00      	nop
 800016e:	bf00      	nop
 8000170:	370c      	adds	r7, #12
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000034 	.word	0x20000034

0800017c <send_to_lcd>:

/****************************************************************************************************************************************************************/

void send_to_lcd (char data, int rs)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	b082      	sub	sp, #8
 8000180:	af00      	add	r7, sp, #0
 8000182:	4603      	mov	r3, r0
 8000184:	6039      	str	r1, [r7, #0]
 8000186:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs);  // rs = 1 for data, rs=0 for command
 8000188:	683b      	ldr	r3, [r7, #0]
 800018a:	b2db      	uxtb	r3, r3
 800018c:	461a      	mov	r2, r3
 800018e:	2101      	movs	r1, #1
 8000190:	4820      	ldr	r0, [pc, #128]	@ (8000214 <send_to_lcd+0x98>)
 8000192:	f001 fd40 	bl	8001c16 <HAL_GPIO_WritePin>

	/* write the data to the respective pin */
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data>>3)&0x01));
 8000196:	79fb      	ldrb	r3, [r7, #7]
 8000198:	08db      	lsrs	r3, r3, #3
 800019a:	b2db      	uxtb	r3, r3
 800019c:	f003 0301 	and.w	r3, r3, #1
 80001a0:	b2db      	uxtb	r3, r3
 80001a2:	461a      	mov	r2, r3
 80001a4:	2120      	movs	r1, #32
 80001a6:	481b      	ldr	r0, [pc, #108]	@ (8000214 <send_to_lcd+0x98>)
 80001a8:	f001 fd35 	bl	8001c16 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data>>2)&0x01));
 80001ac:	79fb      	ldrb	r3, [r7, #7]
 80001ae:	089b      	lsrs	r3, r3, #2
 80001b0:	b2db      	uxtb	r3, r3
 80001b2:	f003 0301 	and.w	r3, r3, #1
 80001b6:	b2db      	uxtb	r3, r3
 80001b8:	461a      	mov	r2, r3
 80001ba:	2110      	movs	r1, #16
 80001bc:	4815      	ldr	r0, [pc, #84]	@ (8000214 <send_to_lcd+0x98>)
 80001be:	f001 fd2a 	bl	8001c16 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data>>1)&0x01));
 80001c2:	79fb      	ldrb	r3, [r7, #7]
 80001c4:	085b      	lsrs	r3, r3, #1
 80001c6:	b2db      	uxtb	r3, r3
 80001c8:	f003 0301 	and.w	r3, r3, #1
 80001cc:	b2db      	uxtb	r3, r3
 80001ce:	461a      	mov	r2, r3
 80001d0:	2108      	movs	r1, #8
 80001d2:	4810      	ldr	r0, [pc, #64]	@ (8000214 <send_to_lcd+0x98>)
 80001d4:	f001 fd1f 	bl	8001c16 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data>>0)&0x01));
 80001d8:	79fb      	ldrb	r3, [r7, #7]
 80001da:	f003 0301 	and.w	r3, r3, #1
 80001de:	b2db      	uxtb	r3, r3
 80001e0:	461a      	mov	r2, r3
 80001e2:	2104      	movs	r1, #4
 80001e4:	480b      	ldr	r0, [pc, #44]	@ (8000214 <send_to_lcd+0x98>)
 80001e6:	f001 fd16 	bl	8001c16 <HAL_GPIO_WritePin>

	/* Toggle EN PIN to send the data
	 * if the HCLK > 100 MHz, use the  20 us delay
	 * if the LCD still doesn't work, increase the delay to 50, 80 or 100..
	 */
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_SET);
 80001ea:	2201      	movs	r2, #1
 80001ec:	2102      	movs	r1, #2
 80001ee:	4809      	ldr	r0, [pc, #36]	@ (8000214 <send_to_lcd+0x98>)
 80001f0:	f001 fd11 	bl	8001c16 <HAL_GPIO_WritePin>
	delay (200);
 80001f4:	20c8      	movs	r0, #200	@ 0xc8
 80001f6:	f7ff ffa9 	bl	800014c <delay>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 80001fa:	2200      	movs	r2, #0
 80001fc:	2102      	movs	r1, #2
 80001fe:	4805      	ldr	r0, [pc, #20]	@ (8000214 <send_to_lcd+0x98>)
 8000200:	f001 fd09 	bl	8001c16 <HAL_GPIO_WritePin>
	delay (200);
 8000204:	20c8      	movs	r0, #200	@ 0xc8
 8000206:	f7ff ffa1 	bl	800014c <delay>
}
 800020a:	bf00      	nop
 800020c:	3708      	adds	r7, #8
 800020e:	46bd      	mov	sp, r7
 8000210:	bd80      	pop	{r7, pc}
 8000212:	bf00      	nop
 8000214:	40010800 	.word	0x40010800

08000218 <lcd_send_cmd>:

void lcd_send_cmd (char cmd)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b084      	sub	sp, #16
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	71fb      	strb	r3, [r7, #7]
    char datatosend;

    /* send upper nibble first */
    datatosend = ((cmd>>4)&0x0f);
 8000222:	79fb      	ldrb	r3, [r7, #7]
 8000224:	091b      	lsrs	r3, r3, #4
 8000226:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend,GPIO_PIN_RESET);  // RS must be 0 while sending command
 8000228:	7bfb      	ldrb	r3, [r7, #15]
 800022a:	2100      	movs	r1, #0
 800022c:	4618      	mov	r0, r3
 800022e:	f7ff ffa5 	bl	800017c <send_to_lcd>

    /* send Lower Nibble */
    datatosend = ((cmd)&0x0f);
 8000232:	79fb      	ldrb	r3, [r7, #7]
 8000234:	f003 030f 	and.w	r3, r3, #15
 8000238:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend,GPIO_PIN_RESET);
 800023a:	7bfb      	ldrb	r3, [r7, #15]
 800023c:	2100      	movs	r1, #0
 800023e:	4618      	mov	r0, r3
 8000240:	f7ff ff9c 	bl	800017c <send_to_lcd>
}
 8000244:	bf00      	nop
 8000246:	3710      	adds	r7, #16
 8000248:	46bd      	mov	sp, r7
 800024a:	bd80      	pop	{r7, pc}

0800024c <lcd_send_data>:

void lcd_send_data (char data)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b084      	sub	sp, #16
 8000250:	af00      	add	r7, sp, #0
 8000252:	4603      	mov	r3, r0
 8000254:	71fb      	strb	r3, [r7, #7]
	char datatosend;

	/* send higher nibble */
	datatosend = ((data>>4)&0x0f);
 8000256:	79fb      	ldrb	r3, [r7, #7]
 8000258:	091b      	lsrs	r3, r3, #4
 800025a:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, GPIO_PIN_SET);  // rs =1 for sending data
 800025c:	7bfb      	ldrb	r3, [r7, #15]
 800025e:	2101      	movs	r1, #1
 8000260:	4618      	mov	r0, r3
 8000262:	f7ff ff8b 	bl	800017c <send_to_lcd>

	/* send Lower nibble */
	datatosend = ((data)&0x0f);
 8000266:	79fb      	ldrb	r3, [r7, #7]
 8000268:	f003 030f 	and.w	r3, r3, #15
 800026c:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, GPIO_PIN_SET);
 800026e:	7bfb      	ldrb	r3, [r7, #15]
 8000270:	2101      	movs	r1, #1
 8000272:	4618      	mov	r0, r3
 8000274:	f7ff ff82 	bl	800017c <send_to_lcd>
}
 8000278:	bf00      	nop
 800027a:	3710      	adds	r7, #16
 800027c:	46bd      	mov	sp, r7
 800027e:	bd80      	pop	{r7, pc}

08000280 <lcd_clear>:

void lcd_clear (void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8000284:	2001      	movs	r0, #1
 8000286:	f7ff ffc7 	bl	8000218 <lcd_send_cmd>
	HAL_Delay(2);
 800028a:	2002      	movs	r0, #2
 800028c:	f000 fff6 	bl	800127c <HAL_Delay>
}
 8000290:	bf00      	nop
 8000292:	bd80      	pop	{r7, pc}

08000294 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b082      	sub	sp, #8
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
 800029c:	6039      	str	r1, [r7, #0]
    switch (row)
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d003      	beq.n	80002ac <lcd_put_cur+0x18>
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	2b01      	cmp	r3, #1
 80002a8:	d005      	beq.n	80002b6 <lcd_put_cur+0x22>
 80002aa:	e009      	b.n	80002c0 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 80002ac:	683b      	ldr	r3, [r7, #0]
 80002ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80002b2:	603b      	str	r3, [r7, #0]
            break;
 80002b4:	e004      	b.n	80002c0 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 80002b6:	683b      	ldr	r3, [r7, #0]
 80002b8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80002bc:	603b      	str	r3, [r7, #0]
            break;
 80002be:	bf00      	nop
    }

    lcd_send_cmd (col);
 80002c0:	683b      	ldr	r3, [r7, #0]
 80002c2:	b2db      	uxtb	r3, r3
 80002c4:	4618      	mov	r0, r3
 80002c6:	f7ff ffa7 	bl	8000218 <lcd_send_cmd>
}
 80002ca:	bf00      	nop
 80002cc:	3708      	adds	r7, #8
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}

080002d2 <lcd_init>:


void lcd_init (void)
{
 80002d2:	b580      	push	{r7, lr}
 80002d4:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80002d6:	2032      	movs	r0, #50	@ 0x32
 80002d8:	f000 ffd0 	bl	800127c <HAL_Delay>
	lcd_send_cmd (0x30);
 80002dc:	2030      	movs	r0, #48	@ 0x30
 80002de:	f7ff ff9b 	bl	8000218 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80002e2:	2005      	movs	r0, #5
 80002e4:	f000 ffca 	bl	800127c <HAL_Delay>
	lcd_send_cmd (0x30);
 80002e8:	2030      	movs	r0, #48	@ 0x30
 80002ea:	f7ff ff95 	bl	8000218 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80002ee:	2001      	movs	r0, #1
 80002f0:	f000 ffc4 	bl	800127c <HAL_Delay>
	lcd_send_cmd (0x30);
 80002f4:	2030      	movs	r0, #48	@ 0x30
 80002f6:	f7ff ff8f 	bl	8000218 <lcd_send_cmd>
	HAL_Delay(10);
 80002fa:	200a      	movs	r0, #10
 80002fc:	f000 ffbe 	bl	800127c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000300:	2020      	movs	r0, #32
 8000302:	f7ff ff89 	bl	8000218 <lcd_send_cmd>
	HAL_Delay(10);
 8000306:	200a      	movs	r0, #10
 8000308:	f000 ffb8 	bl	800127c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800030c:	2028      	movs	r0, #40	@ 0x28
 800030e:	f7ff ff83 	bl	8000218 <lcd_send_cmd>
	HAL_Delay(1);
 8000312:	2001      	movs	r0, #1
 8000314:	f000 ffb2 	bl	800127c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000318:	2008      	movs	r0, #8
 800031a:	f7ff ff7d 	bl	8000218 <lcd_send_cmd>
	HAL_Delay(1);
 800031e:	2001      	movs	r0, #1
 8000320:	f000 ffac 	bl	800127c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000324:	2001      	movs	r0, #1
 8000326:	f7ff ff77 	bl	8000218 <lcd_send_cmd>
	HAL_Delay(1);
 800032a:	2001      	movs	r0, #1
 800032c:	f000 ffa6 	bl	800127c <HAL_Delay>
	HAL_Delay(1);
 8000330:	2001      	movs	r0, #1
 8000332:	f000 ffa3 	bl	800127c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000336:	2006      	movs	r0, #6
 8000338:	f7ff ff6e 	bl	8000218 <lcd_send_cmd>
	HAL_Delay(1);
 800033c:	2001      	movs	r0, #1
 800033e:	f000 ff9d 	bl	800127c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000342:	200c      	movs	r0, #12
 8000344:	f7ff ff68 	bl	8000218 <lcd_send_cmd>
}
 8000348:	bf00      	nop
 800034a:	bd80      	pop	{r7, pc}

0800034c <lcd_send_string>:

void lcd_send_string (char *str)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000354:	e006      	b.n	8000364 <lcd_send_string+0x18>
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	1c5a      	adds	r2, r3, #1
 800035a:	607a      	str	r2, [r7, #4]
 800035c:	781b      	ldrb	r3, [r3, #0]
 800035e:	4618      	mov	r0, r3
 8000360:	f7ff ff74 	bl	800024c <lcd_send_data>
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	781b      	ldrb	r3, [r3, #0]
 8000368:	2b00      	cmp	r3, #0
 800036a:	d1f4      	bne.n	8000356 <lcd_send_string+0xa>
}
 800036c:	bf00      	nop
 800036e:	bf00      	nop
 8000370:	3708      	adds	r7, #8
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}
	...

08000378 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800037e:	f000 ff1b 	bl	80011b8 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000382:	f000 f925 	bl	80005d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000386:	f000 f9b9 	bl	80006fc <MX_GPIO_Init>
  MX_TIM1_Init();
 800038a:	f000 f967 	bl	800065c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  // Khởi tạo mật khẩu từ flash
   Load_Password_From_Flash();
 800038e:	f000 fc59 	bl	8000c44 <Load_Password_From_Flash>

   HAL_TIM_Base_Start(&htim1);
 8000392:	4882      	ldr	r0, [pc, #520]	@ (800059c <main+0x224>)
 8000394:	f002 f8b6 	bl	8002504 <HAL_TIM_Base_Start>
   lcd_init();
 8000398:	f7ff ff9b 	bl	80002d2 <lcd_init>

   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,   1);
 800039c:	2201      	movs	r2, #1
 800039e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003a2:	487f      	ldr	r0, [pc, #508]	@ (80005a0 <main+0x228>)
 80003a4:	f001 fc37 	bl	8001c16 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,   1);
 80003a8:	2201      	movs	r2, #1
 80003aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003ae:	487c      	ldr	r0, [pc, #496]	@ (80005a0 <main+0x228>)
 80003b0:	f001 fc31 	bl	8001c16 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,  1);
 80003b4:	2201      	movs	r2, #1
 80003b6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003ba:	4879      	ldr	r0, [pc, #484]	@ (80005a0 <main+0x228>)
 80003bc:	f001 fc2b 	bl	8001c16 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11,  1);
 80003c0:	2201      	movs	r2, #1
 80003c2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80003c6:	4876      	ldr	r0, [pc, #472]	@ (80005a0 <main+0x228>)
 80003c8:	f001 fc25 	bl	8001c16 <HAL_GPIO_WritePin>

   lcd_clear();
 80003cc:	f7ff ff58 	bl	8000280 <lcd_clear>
   lcd_put_cur(0, 0);
 80003d0:	2100      	movs	r1, #0
 80003d2:	2000      	movs	r0, #0
 80003d4:	f7ff ff5e 	bl	8000294 <lcd_put_cur>
   lcd_send_string("Password System");
 80003d8:	4872      	ldr	r0, [pc, #456]	@ (80005a4 <main+0x22c>)
 80003da:	f7ff ffb7 	bl	800034c <lcd_send_string>
   lcd_put_cur(1, 0);
 80003de:	2100      	movs	r1, #0
 80003e0:	2001      	movs	r0, #1
 80003e2:	f7ff ff57 	bl	8000294 <lcd_put_cur>
   lcd_send_string("Press * to start");
 80003e6:	4870      	ldr	r0, [pc, #448]	@ (80005a8 <main+0x230>)
 80003e8:	f7ff ffb0 	bl	800034c <lcd_send_string>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	        if (keyPressed != -1)
 80003ec:	4b6f      	ldr	r3, [pc, #444]	@ (80005ac <main+0x234>)
 80003ee:	f993 3000 	ldrsb.w	r3, [r3]
 80003f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80003f6:	d0f9      	beq.n	80003ec <main+0x74>
	        {
	            // Nếu nhấn * để bắt đầu nhập mật khẩu
	            if (keyPressed == 42)
 80003f8:	4b6c      	ldr	r3, [pc, #432]	@ (80005ac <main+0x234>)
 80003fa:	f993 3000 	ldrsb.w	r3, [r3]
 80003fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8000400:	d1f4      	bne.n	80003ec <main+0x74>
	            {

	                lcd_clear();
 8000402:	f7ff ff3d 	bl	8000280 <lcd_clear>
	                lcd_send_string("Enter Password:");
 8000406:	486a      	ldr	r0, [pc, #424]	@ (80005b0 <main+0x238>)
 8000408:	f7ff ffa0 	bl	800034c <lcd_send_string>
	                lcd_put_cur(1, 0);
 800040c:	2100      	movs	r1, #0
 800040e:	2001      	movs	r0, #1
 8000410:	f7ff ff40 	bl	8000294 <lcd_put_cur>
	                input_length = 0;
 8000414:	4b67      	ldr	r3, [pc, #412]	@ (80005b4 <main+0x23c>)
 8000416:	2200      	movs	r2, #0
 8000418:	701a      	strb	r2, [r3, #0]
	                memset(input_password, 0, sizeof(input_password));
 800041a:	220a      	movs	r2, #10
 800041c:	2100      	movs	r1, #0
 800041e:	4866      	ldr	r0, [pc, #408]	@ (80005b8 <main+0x240>)
 8000420:	f002 fae4 	bl	80029ec <memset>

	                while (1)
	                {
	                    if (keyPressed != -1)
 8000424:	4b61      	ldr	r3, [pc, #388]	@ (80005ac <main+0x234>)
 8000426:	f993 3000 	ldrsb.w	r3, [r3]
 800042a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800042e:	f000 80af 	beq.w	8000590 <main+0x218>
	                    {
	                    	uint8_t tempKey = keyPressed;
 8000432:	4b5e      	ldr	r3, [pc, #376]	@ (80005ac <main+0x234>)
 8000434:	f993 3000 	ldrsb.w	r3, [r3]
 8000438:	70fb      	strb	r3, [r7, #3]
	                    	keyPressed = -1; // Xóa sau khi xử lý để tránh lặp lại
 800043a:	4b5c      	ldr	r3, [pc, #368]	@ (80005ac <main+0x234>)
 800043c:	22ff      	movs	r2, #255	@ 0xff
 800043e:	701a      	strb	r2, [r3, #0]

	                    	//  Nếu nhấn # để xác nhận
	                    	 if (tempKey == 35){
 8000440:	78fb      	ldrb	r3, [r7, #3]
 8000442:	2b23      	cmp	r3, #35	@ 0x23
 8000444:	d15a      	bne.n	80004fc <main+0x184>
	                    		 if (Verify_Password())
 8000446:	f000 fc41 	bl	8000ccc <Verify_Password>
 800044a:	4603      	mov	r3, r0
 800044c:	2b00      	cmp	r3, #0
 800044e:	d03d      	beq.n	80004cc <main+0x154>
	                    		                           {
	                    		                               lcd_clear();
 8000450:	f7ff ff16 	bl	8000280 <lcd_clear>
	                    		                               lcd_send_string("Password OK!");
 8000454:	4859      	ldr	r0, [pc, #356]	@ (80005bc <main+0x244>)
 8000456:	f7ff ff79 	bl	800034c <lcd_send_string>
	                    		                               HAL_Delay(1000);
 800045a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800045e:	f000 ff0d 	bl	800127c <HAL_Delay>

	                    		                               // Menu sau khi đăng nhập
	                    		                               lcd_clear();
 8000462:	f7ff ff0d 	bl	8000280 <lcd_clear>
	                    		                               lcd_send_string("B: Change Pass");
 8000466:	4856      	ldr	r0, [pc, #344]	@ (80005c0 <main+0x248>)
 8000468:	f7ff ff70 	bl	800034c <lcd_send_string>
	                    		                               lcd_put_cur(1, 0);
 800046c:	2100      	movs	r1, #0
 800046e:	2001      	movs	r0, #1
 8000470:	f7ff ff10 	bl	8000294 <lcd_put_cur>
	                    		                               lcd_send_string("C: Exit");
 8000474:	4853      	ldr	r0, [pc, #332]	@ (80005c4 <main+0x24c>)
 8000476:	f7ff ff69 	bl	800034c <lcd_send_string>

	                    		                               while (1)
	                    		                               {


	                    		                                   if (keyPressed == 66 )     //B Change_Password
 800047a:	4b4c      	ldr	r3, [pc, #304]	@ (80005ac <main+0x234>)
 800047c:	f993 3000 	ldrsb.w	r3, [r3]
 8000480:	2b42      	cmp	r3, #66	@ 0x42
 8000482:	d105      	bne.n	8000490 <main+0x118>
	                    		                                   {
	                    		                                	   keyPressed = -1;
 8000484:	4b49      	ldr	r3, [pc, #292]	@ (80005ac <main+0x234>)
 8000486:	22ff      	movs	r2, #255	@ 0xff
 8000488:	701a      	strb	r2, [r3, #0]
	                    		                                       Change_Password();
 800048a:	f000 fc51 	bl	8000d30 <Change_Password>
	                    		                                       break;
 800048e:	e00c      	b.n	80004aa <main+0x132>
	                    		                                   }
	                    		                                   else if (keyPressed == 67) //C exit
 8000490:	4b46      	ldr	r3, [pc, #280]	@ (80005ac <main+0x234>)
 8000492:	f993 3000 	ldrsb.w	r3, [r3]
 8000496:	2b43      	cmp	r3, #67	@ 0x43
 8000498:	d103      	bne.n	80004a2 <main+0x12a>
	                    		                                   {
	                    		                                	   keyPressed = -1;
 800049a:	4b44      	ldr	r3, [pc, #272]	@ (80005ac <main+0x234>)
 800049c:	22ff      	movs	r2, #255	@ 0xff
 800049e:	701a      	strb	r2, [r3, #0]
	                    		                                       break;
 80004a0:	e003      	b.n	80004aa <main+0x132>
	                    		                                   }
	                    		                                   HAL_Delay(100);
 80004a2:	2064      	movs	r0, #100	@ 0x64
 80004a4:	f000 feea 	bl	800127c <HAL_Delay>
	                    		                                   if (keyPressed == 66 )     //B Change_Password
 80004a8:	e7e7      	b.n	800047a <main+0x102>
	                    		                               }
	                    		                               lcd_clear();
 80004aa:	f7ff fee9 	bl	8000280 <lcd_clear>
	                    		                               lcd_put_cur(0, 0);
 80004ae:	2100      	movs	r1, #0
 80004b0:	2000      	movs	r0, #0
 80004b2:	f7ff feef 	bl	8000294 <lcd_put_cur>
	                    		                               lcd_send_string("Password System");
 80004b6:	483b      	ldr	r0, [pc, #236]	@ (80005a4 <main+0x22c>)
 80004b8:	f7ff ff48 	bl	800034c <lcd_send_string>
	                    		                               lcd_put_cur(1, 0);
 80004bc:	2100      	movs	r1, #0
 80004be:	2001      	movs	r0, #1
 80004c0:	f7ff fee8 	bl	8000294 <lcd_put_cur>
	                    		                               lcd_send_string("Press * to start");
 80004c4:	4838      	ldr	r0, [pc, #224]	@ (80005a8 <main+0x230>)
 80004c6:	f7ff ff41 	bl	800034c <lcd_send_string>
	                    		                               break;
 80004ca:	e065      	b.n	8000598 <main+0x220>
	                    		                          }
	                    	      else
	                    	                              {
	                    	                    	           lcd_clear();
 80004cc:	f7ff fed8 	bl	8000280 <lcd_clear>
	                    	                    	           lcd_send_string("Wrong Password!");
 80004d0:	483d      	ldr	r0, [pc, #244]	@ (80005c8 <main+0x250>)
 80004d2:	f7ff ff3b 	bl	800034c <lcd_send_string>
	                    	                                   HAL_Delay(1000);
 80004d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80004da:	f000 fecf 	bl	800127c <HAL_Delay>
	                    	                                   lcd_put_cur(0, 0);
 80004de:	2100      	movs	r1, #0
 80004e0:	2000      	movs	r0, #0
 80004e2:	f7ff fed7 	bl	8000294 <lcd_put_cur>
	                    	                                   lcd_send_string("Password System");
 80004e6:	482f      	ldr	r0, [pc, #188]	@ (80005a4 <main+0x22c>)
 80004e8:	f7ff ff30 	bl	800034c <lcd_send_string>
	                    	                                   lcd_put_cur(1, 0);
 80004ec:	2100      	movs	r1, #0
 80004ee:	2001      	movs	r0, #1
 80004f0:	f7ff fed0 	bl	8000294 <lcd_put_cur>
	                    	                                   lcd_send_string("Press * to start");
 80004f4:	482c      	ldr	r0, [pc, #176]	@ (80005a8 <main+0x230>)
 80004f6:	f7ff ff29 	bl	800034c <lcd_send_string>
	                    	                                   break;
 80004fa:	e04d      	b.n	8000598 <main+0x220>
	                    	                              }
	                    	                      }
	                    	else  if (tempKey == 68)
 80004fc:	78fb      	ldrb	r3, [r7, #3]
 80004fe:	2b44      	cmp	r3, #68	@ 0x44
 8000500:	d12e      	bne.n	8000560 <main+0x1e8>
	                        {
	                                                   if (input_length > 0)
 8000502:	4b2c      	ldr	r3, [pc, #176]	@ (80005b4 <main+0x23c>)
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d042      	beq.n	8000590 <main+0x218>
	                                                   {
	                                                      input_length--;
 800050a:	4b2a      	ldr	r3, [pc, #168]	@ (80005b4 <main+0x23c>)
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	3b01      	subs	r3, #1
 8000510:	b2da      	uxtb	r2, r3
 8000512:	4b28      	ldr	r3, [pc, #160]	@ (80005b4 <main+0x23c>)
 8000514:	701a      	strb	r2, [r3, #0]
	                                                      input_password[input_length] = 0;
 8000516:	4b27      	ldr	r3, [pc, #156]	@ (80005b4 <main+0x23c>)
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	461a      	mov	r2, r3
 800051c:	4b26      	ldr	r3, [pc, #152]	@ (80005b8 <main+0x240>)
 800051e:	2100      	movs	r1, #0
 8000520:	5499      	strb	r1, [r3, r2]

	                                                      lcd_put_cur(1, 0);
 8000522:	2100      	movs	r1, #0
 8000524:	2001      	movs	r0, #1
 8000526:	f7ff feb5 	bl	8000294 <lcd_put_cur>
	                                                      lcd_send_string("          ");
 800052a:	4828      	ldr	r0, [pc, #160]	@ (80005cc <main+0x254>)
 800052c:	f7ff ff0e 	bl	800034c <lcd_send_string>
	                                                      lcd_put_cur(1, 0);
 8000530:	2100      	movs	r1, #0
 8000532:	2001      	movs	r0, #1
 8000534:	f7ff feae 	bl	8000294 <lcd_put_cur>

	                                                    for (int i = 0; i < input_length; i++)
 8000538:	2300      	movs	r3, #0
 800053a:	607b      	str	r3, [r7, #4]
 800053c:	e009      	b.n	8000552 <main+0x1da>
	                                                     {
	                                                      lcd_send_data( input_password[i]);
 800053e:	4a1e      	ldr	r2, [pc, #120]	@ (80005b8 <main+0x240>)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	4413      	add	r3, r2
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	4618      	mov	r0, r3
 8000548:	f7ff fe80 	bl	800024c <lcd_send_data>
	                                                    for (int i = 0; i < input_length; i++)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	3301      	adds	r3, #1
 8000550:	607b      	str	r3, [r7, #4]
 8000552:	4b18      	ldr	r3, [pc, #96]	@ (80005b4 <main+0x23c>)
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	461a      	mov	r2, r3
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	4293      	cmp	r3, r2
 800055c:	dbef      	blt.n	800053e <main+0x1c6>
 800055e:	e017      	b.n	8000590 <main+0x218>
	                                                     }
	                                                    }
	                         }
	                         else if (input_length < 10 && tempKey != '#' && tempKey != '*'  )
 8000560:	4b14      	ldr	r3, [pc, #80]	@ (80005b4 <main+0x23c>)
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	2b09      	cmp	r3, #9
 8000566:	d813      	bhi.n	8000590 <main+0x218>
 8000568:	78fb      	ldrb	r3, [r7, #3]
 800056a:	2b23      	cmp	r3, #35	@ 0x23
 800056c:	d010      	beq.n	8000590 <main+0x218>
 800056e:	78fb      	ldrb	r3, [r7, #3]
 8000570:	2b2a      	cmp	r3, #42	@ 0x2a
 8000572:	d00d      	beq.n	8000590 <main+0x218>
		                     {
		                             input_password[input_length++] = tempKey;
 8000574:	4b0f      	ldr	r3, [pc, #60]	@ (80005b4 <main+0x23c>)
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	1c5a      	adds	r2, r3, #1
 800057a:	b2d1      	uxtb	r1, r2
 800057c:	4a0d      	ldr	r2, [pc, #52]	@ (80005b4 <main+0x23c>)
 800057e:	7011      	strb	r1, [r2, #0]
 8000580:	4619      	mov	r1, r3
 8000582:	4a0d      	ldr	r2, [pc, #52]	@ (80005b8 <main+0x240>)
 8000584:	78fb      	ldrb	r3, [r7, #3]
 8000586:	5453      	strb	r3, [r2, r1]
		                        	 lcd_send_data(tempKey);
 8000588:	78fb      	ldrb	r3, [r7, #3]
 800058a:	4618      	mov	r0, r3
 800058c:	f7ff fe5e 	bl	800024c <lcd_send_data>
		                     }
	                    }	 HAL_Delay(100);
 8000590:	2064      	movs	r0, #100	@ 0x64
 8000592:	f000 fe73 	bl	800127c <HAL_Delay>
	                    if (keyPressed != -1)
 8000596:	e745      	b.n	8000424 <main+0xac>
	        if (keyPressed != -1)
 8000598:	e728      	b.n	80003ec <main+0x74>
 800059a:	bf00      	nop
 800059c:	20000034 	.word	0x20000034
 80005a0:	40010800 	.word	0x40010800
 80005a4:	08002a78 	.word	0x08002a78
 80005a8:	08002a88 	.word	0x08002a88
 80005ac:	20000000 	.word	0x20000000
 80005b0:	08002a9c 	.word	0x08002a9c
 80005b4:	200000be 	.word	0x200000be
 80005b8:	2000009c 	.word	0x2000009c
 80005bc:	08002aac 	.word	0x08002aac
 80005c0:	08002abc 	.word	0x08002abc
 80005c4:	08002acc 	.word	0x08002acc
 80005c8:	08002ad4 	.word	0x08002ad4
 80005cc:	08002ae4 	.word	0x08002ae4

080005d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b090      	sub	sp, #64	@ 0x40
 80005d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005d6:	f107 0318 	add.w	r3, r7, #24
 80005da:	2228      	movs	r2, #40	@ 0x28
 80005dc:	2100      	movs	r1, #0
 80005de:	4618      	mov	r0, r3
 80005e0:	f002 fa04 	bl	80029ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e4:	1d3b      	adds	r3, r7, #4
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
 80005ea:	605a      	str	r2, [r3, #4]
 80005ec:	609a      	str	r2, [r3, #8]
 80005ee:	60da      	str	r2, [r3, #12]
 80005f0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005f2:	2301      	movs	r3, #1
 80005f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80005fc:	2300      	movs	r3, #0
 80005fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000600:	2301      	movs	r3, #1
 8000602:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000604:	2302      	movs	r3, #2
 8000606:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000608:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800060c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800060e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000612:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000614:	f107 0318 	add.w	r3, r7, #24
 8000618:	4618      	mov	r0, r3
 800061a:	f001 fb45 	bl	8001ca8 <HAL_RCC_OscConfig>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000624:	f000 fcf8 	bl	8001018 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000628:	230f      	movs	r3, #15
 800062a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800062c:	2302      	movs	r3, #2
 800062e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000630:	2300      	movs	r3, #0
 8000632:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000634:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000638:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800063a:	2300      	movs	r3, #0
 800063c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800063e:	1d3b      	adds	r3, r7, #4
 8000640:	2102      	movs	r1, #2
 8000642:	4618      	mov	r0, r3
 8000644:	f001 fdb2 	bl	80021ac <HAL_RCC_ClockConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800064e:	f000 fce3 	bl	8001018 <Error_Handler>
  }
}
 8000652:	bf00      	nop
 8000654:	3740      	adds	r7, #64	@ 0x40
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
	...

0800065c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000662:	f107 0308 	add.w	r3, r7, #8
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	605a      	str	r2, [r3, #4]
 800066c:	609a      	str	r2, [r3, #8]
 800066e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000670:	463b      	mov	r3, r7
 8000672:	2200      	movs	r2, #0
 8000674:	601a      	str	r2, [r3, #0]
 8000676:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000678:	4b1e      	ldr	r3, [pc, #120]	@ (80006f4 <MX_TIM1_Init+0x98>)
 800067a:	4a1f      	ldr	r2, [pc, #124]	@ (80006f8 <MX_TIM1_Init+0x9c>)
 800067c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800067e:	4b1d      	ldr	r3, [pc, #116]	@ (80006f4 <MX_TIM1_Init+0x98>)
 8000680:	2247      	movs	r2, #71	@ 0x47
 8000682:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000684:	4b1b      	ldr	r3, [pc, #108]	@ (80006f4 <MX_TIM1_Init+0x98>)
 8000686:	2200      	movs	r2, #0
 8000688:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff - 1;
 800068a:	4b1a      	ldr	r3, [pc, #104]	@ (80006f4 <MX_TIM1_Init+0x98>)
 800068c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000690:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000692:	4b18      	ldr	r3, [pc, #96]	@ (80006f4 <MX_TIM1_Init+0x98>)
 8000694:	2200      	movs	r2, #0
 8000696:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000698:	4b16      	ldr	r3, [pc, #88]	@ (80006f4 <MX_TIM1_Init+0x98>)
 800069a:	2200      	movs	r2, #0
 800069c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800069e:	4b15      	ldr	r3, [pc, #84]	@ (80006f4 <MX_TIM1_Init+0x98>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80006a4:	4813      	ldr	r0, [pc, #76]	@ (80006f4 <MX_TIM1_Init+0x98>)
 80006a6:	f001 fedd 	bl	8002464 <HAL_TIM_Base_Init>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80006b0:	f000 fcb2 	bl	8001018 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80006ba:	f107 0308 	add.w	r3, r7, #8
 80006be:	4619      	mov	r1, r3
 80006c0:	480c      	ldr	r0, [pc, #48]	@ (80006f4 <MX_TIM1_Init+0x98>)
 80006c2:	f001 ff69 	bl	8002598 <HAL_TIM_ConfigClockSource>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80006cc:	f000 fca4 	bl	8001018 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006d0:	2300      	movs	r3, #0
 80006d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006d4:	2300      	movs	r3, #0
 80006d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80006d8:	463b      	mov	r3, r7
 80006da:	4619      	mov	r1, r3
 80006dc:	4805      	ldr	r0, [pc, #20]	@ (80006f4 <MX_TIM1_Init+0x98>)
 80006de:	f002 f927 	bl	8002930 <HAL_TIMEx_MasterConfigSynchronization>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80006e8:	f000 fc96 	bl	8001018 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80006ec:	bf00      	nop
 80006ee:	3718      	adds	r7, #24
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	20000034 	.word	0x20000034
 80006f8:	40012c00 	.word	0x40012c00

080006fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b088      	sub	sp, #32
 8000700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000702:	f107 0310 	add.w	r3, r7, #16
 8000706:	2200      	movs	r2, #0
 8000708:	601a      	str	r2, [r3, #0]
 800070a:	605a      	str	r2, [r3, #4]
 800070c:	609a      	str	r2, [r3, #8]
 800070e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000710:	4b39      	ldr	r3, [pc, #228]	@ (80007f8 <MX_GPIO_Init+0xfc>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	4a38      	ldr	r2, [pc, #224]	@ (80007f8 <MX_GPIO_Init+0xfc>)
 8000716:	f043 0310 	orr.w	r3, r3, #16
 800071a:	6193      	str	r3, [r2, #24]
 800071c:	4b36      	ldr	r3, [pc, #216]	@ (80007f8 <MX_GPIO_Init+0xfc>)
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	f003 0310 	and.w	r3, r3, #16
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000728:	4b33      	ldr	r3, [pc, #204]	@ (80007f8 <MX_GPIO_Init+0xfc>)
 800072a:	699b      	ldr	r3, [r3, #24]
 800072c:	4a32      	ldr	r2, [pc, #200]	@ (80007f8 <MX_GPIO_Init+0xfc>)
 800072e:	f043 0320 	orr.w	r3, r3, #32
 8000732:	6193      	str	r3, [r2, #24]
 8000734:	4b30      	ldr	r3, [pc, #192]	@ (80007f8 <MX_GPIO_Init+0xfc>)
 8000736:	699b      	ldr	r3, [r3, #24]
 8000738:	f003 0320 	and.w	r3, r3, #32
 800073c:	60bb      	str	r3, [r7, #8]
 800073e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000740:	4b2d      	ldr	r3, [pc, #180]	@ (80007f8 <MX_GPIO_Init+0xfc>)
 8000742:	699b      	ldr	r3, [r3, #24]
 8000744:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <MX_GPIO_Init+0xfc>)
 8000746:	f043 0304 	orr.w	r3, r3, #4
 800074a:	6193      	str	r3, [r2, #24]
 800074c:	4b2a      	ldr	r3, [pc, #168]	@ (80007f8 <MX_GPIO_Init+0xfc>)
 800074e:	699b      	ldr	r3, [r3, #24]
 8000750:	f003 0304 	and.w	r3, r3, #4
 8000754:	607b      	str	r3, [r7, #4]
 8000756:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000758:	4b27      	ldr	r3, [pc, #156]	@ (80007f8 <MX_GPIO_Init+0xfc>)
 800075a:	699b      	ldr	r3, [r3, #24]
 800075c:	4a26      	ldr	r2, [pc, #152]	@ (80007f8 <MX_GPIO_Init+0xfc>)
 800075e:	f043 0308 	orr.w	r3, r3, #8
 8000762:	6193      	str	r3, [r2, #24]
 8000764:	4b24      	ldr	r3, [pc, #144]	@ (80007f8 <MX_GPIO_Init+0xfc>)
 8000766:	699b      	ldr	r3, [r3, #24]
 8000768:	f003 0308 	and.w	r3, r3, #8
 800076c:	603b      	str	r3, [r7, #0]
 800076e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000770:	2201      	movs	r2, #1
 8000772:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000776:	4821      	ldr	r0, [pc, #132]	@ (80007fc <MX_GPIO_Init+0x100>)
 8000778:	f001 fa4d 	bl	8001c16 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800077c:	2200      	movs	r2, #0
 800077e:	f640 717f 	movw	r1, #3967	@ 0xf7f
 8000782:	481f      	ldr	r0, [pc, #124]	@ (8000800 <MX_GPIO_Init+0x104>)
 8000784:	f001 fa47 	bl	8001c16 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000788:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800078c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078e:	2301      	movs	r3, #1
 8000790:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	2300      	movs	r3, #0
 8000794:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000796:	2302      	movs	r3, #2
 8000798:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800079a:	f107 0310 	add.w	r3, r7, #16
 800079e:	4619      	mov	r1, r3
 80007a0:	4816      	ldr	r0, [pc, #88]	@ (80007fc <MX_GPIO_Init+0x100>)
 80007a2:	f001 f89d 	bl	80018e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA8
                           PA9 PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80007a6:	f640 737f 	movw	r3, #3967	@ 0xf7f
 80007aa:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ac:	2301      	movs	r3, #1
 80007ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b4:	2302      	movs	r3, #2
 80007b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b8:	f107 0310 	add.w	r3, r7, #16
 80007bc:	4619      	mov	r1, r3
 80007be:	4810      	ldr	r0, [pc, #64]	@ (8000800 <MX_GPIO_Init+0x104>)
 80007c0:	f001 f88e 	bl	80018e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80007c4:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80007c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000804 <MX_GPIO_Init+0x108>)
 80007cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007ce:	2302      	movs	r3, #2
 80007d0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d2:	f107 0310 	add.w	r3, r7, #16
 80007d6:	4619      	mov	r1, r3
 80007d8:	480b      	ldr	r0, [pc, #44]	@ (8000808 <MX_GPIO_Init+0x10c>)
 80007da:	f001 f881 	bl	80018e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80007de:	2200      	movs	r2, #0
 80007e0:	2100      	movs	r1, #0
 80007e2:	2028      	movs	r0, #40	@ 0x28
 80007e4:	f000 fe45 	bl	8001472 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007e8:	2028      	movs	r0, #40	@ 0x28
 80007ea:	f000 fe5e 	bl	80014aa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007ee:	bf00      	nop
 80007f0:	3720      	adds	r7, #32
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40021000 	.word	0x40021000
 80007fc:	40011000 	.word	0x40011000
 8000800:	40010800 	.word	0x40010800
 8000804:	10110000 	.word	0x10110000
 8000808:	40010c00 	.word	0x40010c00

0800080c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	80fb      	strh	r3, [r7, #6]
  currentMillis = HAL_GetTick();
 8000816:	f000 fd27 	bl	8001268 <HAL_GetTick>
 800081a:	4603      	mov	r3, r0
 800081c:	4aab      	ldr	r2, [pc, #684]	@ (8000acc <HAL_GPIO_EXTI_Callback+0x2c0>)
 800081e:	6013      	str	r3, [r2, #0]
  if (currentMillis - previousMillis > 10) {
 8000820:	4baa      	ldr	r3, [pc, #680]	@ (8000acc <HAL_GPIO_EXTI_Callback+0x2c0>)
 8000822:	681a      	ldr	r2, [r3, #0]
 8000824:	4baa      	ldr	r3, [pc, #680]	@ (8000ad0 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	1ad3      	subs	r3, r2, r3
 800082a:	2b0a      	cmp	r3, #10
 800082c:	f240 819f 	bls.w	8000b6e <HAL_GPIO_EXTI_Callback+0x362>
    /*Configure GPIO pins : PB to GPIO_INPUT*/
    GPIO_InitStructPrivate.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000830:	4ba8      	ldr	r3, [pc, #672]	@ (8000ad4 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8000832:	f44f 4270 	mov.w	r2, #61440	@ 0xf000
 8000836:	601a      	str	r2, [r3, #0]
    GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8000838:	4ba6      	ldr	r3, [pc, #664]	@ (8000ad4 <HAL_GPIO_EXTI_Callback+0x2c8>)
 800083a:	2200      	movs	r2, #0
 800083c:	605a      	str	r2, [r3, #4]
    GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 800083e:	4ba5      	ldr	r3, [pc, #660]	@ (8000ad4 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8000840:	2200      	movs	r2, #0
 8000842:	609a      	str	r2, [r3, #8]
    GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8000844:	4ba3      	ldr	r3, [pc, #652]	@ (8000ad4 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8000846:	2202      	movs	r2, #2
 8000848:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructPrivate);
 800084a:	49a2      	ldr	r1, [pc, #648]	@ (8000ad4 <HAL_GPIO_EXTI_Callback+0x2c8>)
 800084c:	48a2      	ldr	r0, [pc, #648]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 800084e:	f001 f847 	bl	80018e0 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,  1);
 8000852:	2201      	movs	r2, #1
 8000854:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000858:	48a0      	ldr	r0, [pc, #640]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 800085a:	f001 f9dc 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,  0);
 800085e:	2200      	movs	r2, #0
 8000860:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000864:	489d      	ldr	r0, [pc, #628]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 8000866:	f001 f9d6 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 0);
 800086a:	2200      	movs	r2, #0
 800086c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000870:	489a      	ldr	r0, [pc, #616]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 8000872:	f001 f9d0 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8000876:	2200      	movs	r2, #0
 8000878:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800087c:	4897      	ldr	r0, [pc, #604]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 800087e:	f001 f9ca 	bl	8001c16 <HAL_GPIO_WritePin>
    if(GPIO_Pin == GPIO_PIN_12 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))
 8000882:	88fb      	ldrh	r3, [r7, #6]
 8000884:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000888:	d10b      	bne.n	80008a2 <HAL_GPIO_EXTI_Callback+0x96>
 800088a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800088e:	4892      	ldr	r0, [pc, #584]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 8000890:	f001 f9aa 	bl	8001be8 <HAL_GPIO_ReadPin>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d003      	beq.n	80008a2 <HAL_GPIO_EXTI_Callback+0x96>
    {
      keyPressed = 68; //ASCII value of D
 800089a:	4b91      	ldr	r3, [pc, #580]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 800089c:	2244      	movs	r2, #68	@ 0x44
 800089e:	701a      	strb	r2, [r3, #0]
 80008a0:	e02e      	b.n	8000900 <HAL_GPIO_EXTI_Callback+0xf4>
    }
    else if(GPIO_Pin == GPIO_PIN_13 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13))
 80008a2:	88fb      	ldrh	r3, [r7, #6]
 80008a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008a8:	d10b      	bne.n	80008c2 <HAL_GPIO_EXTI_Callback+0xb6>
 80008aa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008ae:	488a      	ldr	r0, [pc, #552]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 80008b0:	f001 f99a 	bl	8001be8 <HAL_GPIO_ReadPin>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d003      	beq.n	80008c2 <HAL_GPIO_EXTI_Callback+0xb6>
    {
      keyPressed = 67; //ASCII value of C
 80008ba:	4b89      	ldr	r3, [pc, #548]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 80008bc:	2243      	movs	r2, #67	@ 0x43
 80008be:	701a      	strb	r2, [r3, #0]
 80008c0:	e01e      	b.n	8000900 <HAL_GPIO_EXTI_Callback+0xf4>
    }
    else if(GPIO_Pin == GPIO_PIN_14 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))
 80008c2:	88fb      	ldrh	r3, [r7, #6]
 80008c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80008c8:	d10b      	bne.n	80008e2 <HAL_GPIO_EXTI_Callback+0xd6>
 80008ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008ce:	4882      	ldr	r0, [pc, #520]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 80008d0:	f001 f98a 	bl	8001be8 <HAL_GPIO_ReadPin>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d003      	beq.n	80008e2 <HAL_GPIO_EXTI_Callback+0xd6>
    {
      keyPressed = 66; //ASCII value of B
 80008da:	4b81      	ldr	r3, [pc, #516]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 80008dc:	2242      	movs	r2, #66	@ 0x42
 80008de:	701a      	strb	r2, [r3, #0]
 80008e0:	e00e      	b.n	8000900 <HAL_GPIO_EXTI_Callback+0xf4>
    }
    else if(GPIO_Pin == GPIO_PIN_15 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15))
 80008e2:	88fb      	ldrh	r3, [r7, #6]
 80008e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80008e8:	d10a      	bne.n	8000900 <HAL_GPIO_EXTI_Callback+0xf4>
 80008ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008ee:	487a      	ldr	r0, [pc, #488]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 80008f0:	f001 f97a 	bl	8001be8 <HAL_GPIO_ReadPin>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d002      	beq.n	8000900 <HAL_GPIO_EXTI_Callback+0xf4>
    {
      keyPressed = 65; //ASCII value of A
 80008fa:	4b79      	ldr	r3, [pc, #484]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 80008fc:	2241      	movs	r2, #65	@ 0x41
 80008fe:	701a      	strb	r2, [r3, #0]
    }

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,  0);
 8000900:	2200      	movs	r2, #0
 8000902:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000906:	4875      	ldr	r0, [pc, #468]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 8000908:	f001 f985 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,  1);
 800090c:	2201      	movs	r2, #1
 800090e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000912:	4872      	ldr	r0, [pc, #456]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 8000914:	f001 f97f 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 0);
 8000918:	2200      	movs	r2, #0
 800091a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800091e:	486f      	ldr	r0, [pc, #444]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 8000920:	f001 f979 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8000924:	2200      	movs	r2, #0
 8000926:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800092a:	486c      	ldr	r0, [pc, #432]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 800092c:	f001 f973 	bl	8001c16 <HAL_GPIO_WritePin>
    if(GPIO_Pin == GPIO_PIN_12 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))
 8000930:	88fb      	ldrh	r3, [r7, #6]
 8000932:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000936:	d10b      	bne.n	8000950 <HAL_GPIO_EXTI_Callback+0x144>
 8000938:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800093c:	4866      	ldr	r0, [pc, #408]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 800093e:	f001 f953 	bl	8001be8 <HAL_GPIO_ReadPin>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d003      	beq.n	8000950 <HAL_GPIO_EXTI_Callback+0x144>
    {
      keyPressed = 35; //ASCII value of #
 8000948:	4b65      	ldr	r3, [pc, #404]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 800094a:	2223      	movs	r2, #35	@ 0x23
 800094c:	701a      	strb	r2, [r3, #0]
 800094e:	e02e      	b.n	80009ae <HAL_GPIO_EXTI_Callback+0x1a2>
    }
    else if(GPIO_Pin == GPIO_PIN_13 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13))
 8000950:	88fb      	ldrh	r3, [r7, #6]
 8000952:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000956:	d10b      	bne.n	8000970 <HAL_GPIO_EXTI_Callback+0x164>
 8000958:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800095c:	485e      	ldr	r0, [pc, #376]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 800095e:	f001 f943 	bl	8001be8 <HAL_GPIO_ReadPin>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d003      	beq.n	8000970 <HAL_GPIO_EXTI_Callback+0x164>
    {
      keyPressed = 57; //ASCII value of 9
 8000968:	4b5d      	ldr	r3, [pc, #372]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 800096a:	2239      	movs	r2, #57	@ 0x39
 800096c:	701a      	strb	r2, [r3, #0]
 800096e:	e01e      	b.n	80009ae <HAL_GPIO_EXTI_Callback+0x1a2>
    }
    else if(GPIO_Pin == GPIO_PIN_14 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))
 8000970:	88fb      	ldrh	r3, [r7, #6]
 8000972:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000976:	d10b      	bne.n	8000990 <HAL_GPIO_EXTI_Callback+0x184>
 8000978:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800097c:	4856      	ldr	r0, [pc, #344]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 800097e:	f001 f933 	bl	8001be8 <HAL_GPIO_ReadPin>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d003      	beq.n	8000990 <HAL_GPIO_EXTI_Callback+0x184>
    {
      keyPressed = 54; //ASCII value of 6
 8000988:	4b55      	ldr	r3, [pc, #340]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 800098a:	2236      	movs	r2, #54	@ 0x36
 800098c:	701a      	strb	r2, [r3, #0]
 800098e:	e00e      	b.n	80009ae <HAL_GPIO_EXTI_Callback+0x1a2>
    }
    else if(GPIO_Pin == GPIO_PIN_15 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15))
 8000990:	88fb      	ldrh	r3, [r7, #6]
 8000992:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000996:	d10a      	bne.n	80009ae <HAL_GPIO_EXTI_Callback+0x1a2>
 8000998:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800099c:	484e      	ldr	r0, [pc, #312]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 800099e:	f001 f923 	bl	8001be8 <HAL_GPIO_ReadPin>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d002      	beq.n	80009ae <HAL_GPIO_EXTI_Callback+0x1a2>
    {
      keyPressed = 51; //ASCII value of 3
 80009a8:	4b4d      	ldr	r3, [pc, #308]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 80009aa:	2233      	movs	r2, #51	@ 0x33
 80009ac:	701a      	strb	r2, [r3, #0]
    }

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,  0);
 80009ae:	2200      	movs	r2, #0
 80009b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009b4:	4849      	ldr	r0, [pc, #292]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 80009b6:	f001 f92e 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,  0);
 80009ba:	2200      	movs	r2, #0
 80009bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009c0:	4846      	ldr	r0, [pc, #280]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 80009c2:	f001 f928 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
 80009c6:	2201      	movs	r2, #1
 80009c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80009cc:	4843      	ldr	r0, [pc, #268]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 80009ce:	f001 f922 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 80009d2:	2200      	movs	r2, #0
 80009d4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009d8:	4840      	ldr	r0, [pc, #256]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 80009da:	f001 f91c 	bl	8001c16 <HAL_GPIO_WritePin>
    if(GPIO_Pin == GPIO_PIN_12 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))
 80009de:	88fb      	ldrh	r3, [r7, #6]
 80009e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80009e4:	d10b      	bne.n	80009fe <HAL_GPIO_EXTI_Callback+0x1f2>
 80009e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009ea:	483b      	ldr	r0, [pc, #236]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 80009ec:	f001 f8fc 	bl	8001be8 <HAL_GPIO_ReadPin>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d003      	beq.n	80009fe <HAL_GPIO_EXTI_Callback+0x1f2>
    {
      keyPressed = 48; //ASCII value of 0
 80009f6:	4b3a      	ldr	r3, [pc, #232]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 80009f8:	2230      	movs	r2, #48	@ 0x30
 80009fa:	701a      	strb	r2, [r3, #0]
 80009fc:	e02e      	b.n	8000a5c <HAL_GPIO_EXTI_Callback+0x250>
    }
    else if(GPIO_Pin == GPIO_PIN_13 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13))
 80009fe:	88fb      	ldrh	r3, [r7, #6]
 8000a00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a04:	d10b      	bne.n	8000a1e <HAL_GPIO_EXTI_Callback+0x212>
 8000a06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a0a:	4833      	ldr	r0, [pc, #204]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 8000a0c:	f001 f8ec 	bl	8001be8 <HAL_GPIO_ReadPin>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d003      	beq.n	8000a1e <HAL_GPIO_EXTI_Callback+0x212>
    {
      keyPressed = 56; //ASCII value of 8
 8000a16:	4b32      	ldr	r3, [pc, #200]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000a18:	2238      	movs	r2, #56	@ 0x38
 8000a1a:	701a      	strb	r2, [r3, #0]
 8000a1c:	e01e      	b.n	8000a5c <HAL_GPIO_EXTI_Callback+0x250>
    }
    else if(GPIO_Pin == GPIO_PIN_14 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))
 8000a1e:	88fb      	ldrh	r3, [r7, #6]
 8000a20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000a24:	d10b      	bne.n	8000a3e <HAL_GPIO_EXTI_Callback+0x232>
 8000a26:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a2a:	482b      	ldr	r0, [pc, #172]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 8000a2c:	f001 f8dc 	bl	8001be8 <HAL_GPIO_ReadPin>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d003      	beq.n	8000a3e <HAL_GPIO_EXTI_Callback+0x232>
    {
      keyPressed = 53; //ASCII value of 5
 8000a36:	4b2a      	ldr	r3, [pc, #168]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000a38:	2235      	movs	r2, #53	@ 0x35
 8000a3a:	701a      	strb	r2, [r3, #0]
 8000a3c:	e00e      	b.n	8000a5c <HAL_GPIO_EXTI_Callback+0x250>
    }
    else if(GPIO_Pin == GPIO_PIN_15 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15))
 8000a3e:	88fb      	ldrh	r3, [r7, #6]
 8000a40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000a44:	d10a      	bne.n	8000a5c <HAL_GPIO_EXTI_Callback+0x250>
 8000a46:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a4a:	4823      	ldr	r0, [pc, #140]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 8000a4c:	f001 f8cc 	bl	8001be8 <HAL_GPIO_ReadPin>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d002      	beq.n	8000a5c <HAL_GPIO_EXTI_Callback+0x250>
    {
      keyPressed = 50; //ASCII value of 2
 8000a56:	4b22      	ldr	r3, [pc, #136]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000a58:	2232      	movs	r2, #50	@ 0x32
 8000a5a:	701a      	strb	r2, [r3, #0]
    }

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,  0);
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a62:	481e      	ldr	r0, [pc, #120]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 8000a64:	f001 f8d7 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,  0);
 8000a68:	2200      	movs	r2, #0
 8000a6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a6e:	481b      	ldr	r0, [pc, #108]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 8000a70:	f001 f8d1 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 0);
 8000a74:	2200      	movs	r2, #0
 8000a76:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a7a:	4818      	ldr	r0, [pc, #96]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 8000a7c:	f001 f8cb 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8000a80:	2201      	movs	r2, #1
 8000a82:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a86:	4815      	ldr	r0, [pc, #84]	@ (8000adc <HAL_GPIO_EXTI_Callback+0x2d0>)
 8000a88:	f001 f8c5 	bl	8001c16 <HAL_GPIO_WritePin>
    if(GPIO_Pin == GPIO_PIN_12 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))
 8000a8c:	88fb      	ldrh	r3, [r7, #6]
 8000a8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000a92:	d10b      	bne.n	8000aac <HAL_GPIO_EXTI_Callback+0x2a0>
 8000a94:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a98:	480f      	ldr	r0, [pc, #60]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 8000a9a:	f001 f8a5 	bl	8001be8 <HAL_GPIO_ReadPin>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d003      	beq.n	8000aac <HAL_GPIO_EXTI_Callback+0x2a0>
    {
      keyPressed = 42; //ASCII value of *
 8000aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000aa6:	222a      	movs	r2, #42	@ 0x2a
 8000aa8:	701a      	strb	r2, [r3, #0]
 8000aaa:	e03a      	b.n	8000b22 <HAL_GPIO_EXTI_Callback+0x316>
    }
    else if(GPIO_Pin == GPIO_PIN_13 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13))
 8000aac:	88fb      	ldrh	r3, [r7, #6]
 8000aae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ab2:	d117      	bne.n	8000ae4 <HAL_GPIO_EXTI_Callback+0x2d8>
 8000ab4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ab8:	4807      	ldr	r0, [pc, #28]	@ (8000ad8 <HAL_GPIO_EXTI_Callback+0x2cc>)
 8000aba:	f001 f895 	bl	8001be8 <HAL_GPIO_ReadPin>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d00f      	beq.n	8000ae4 <HAL_GPIO_EXTI_Callback+0x2d8>
    {
      keyPressed = 55; //ASCII value of 7
 8000ac4:	4b06      	ldr	r3, [pc, #24]	@ (8000ae0 <HAL_GPIO_EXTI_Callback+0x2d4>)
 8000ac6:	2237      	movs	r2, #55	@ 0x37
 8000ac8:	701a      	strb	r2, [r3, #0]
 8000aca:	e02a      	b.n	8000b22 <HAL_GPIO_EXTI_Callback+0x316>
 8000acc:	20000090 	.word	0x20000090
 8000ad0:	2000008c 	.word	0x2000008c
 8000ad4:	2000007c 	.word	0x2000007c
 8000ad8:	40010c00 	.word	0x40010c00
 8000adc:	40010800 	.word	0x40010800
 8000ae0:	20000000 	.word	0x20000000
    }
    else if(GPIO_Pin == GPIO_PIN_14 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))
 8000ae4:	88fb      	ldrh	r3, [r7, #6]
 8000ae6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000aea:	d10b      	bne.n	8000b04 <HAL_GPIO_EXTI_Callback+0x2f8>
 8000aec:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000af0:	4821      	ldr	r0, [pc, #132]	@ (8000b78 <HAL_GPIO_EXTI_Callback+0x36c>)
 8000af2:	f001 f879 	bl	8001be8 <HAL_GPIO_ReadPin>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d003      	beq.n	8000b04 <HAL_GPIO_EXTI_Callback+0x2f8>
    {
      keyPressed = 52; //ASCII value of 4
 8000afc:	4b1f      	ldr	r3, [pc, #124]	@ (8000b7c <HAL_GPIO_EXTI_Callback+0x370>)
 8000afe:	2234      	movs	r2, #52	@ 0x34
 8000b00:	701a      	strb	r2, [r3, #0]
 8000b02:	e00e      	b.n	8000b22 <HAL_GPIO_EXTI_Callback+0x316>
    }
    else if(GPIO_Pin == GPIO_PIN_15 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15))
 8000b04:	88fb      	ldrh	r3, [r7, #6]
 8000b06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000b0a:	d10a      	bne.n	8000b22 <HAL_GPIO_EXTI_Callback+0x316>
 8000b0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b10:	4819      	ldr	r0, [pc, #100]	@ (8000b78 <HAL_GPIO_EXTI_Callback+0x36c>)
 8000b12:	f001 f869 	bl	8001be8 <HAL_GPIO_ReadPin>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d002      	beq.n	8000b22 <HAL_GPIO_EXTI_Callback+0x316>
    {
      keyPressed = 49; //ASCII value of 1
 8000b1c:	4b17      	ldr	r3, [pc, #92]	@ (8000b7c <HAL_GPIO_EXTI_Callback+0x370>)
 8000b1e:	2231      	movs	r2, #49	@ 0x31
 8000b20:	701a      	strb	r2, [r3, #0]
    }

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,  1);
 8000b22:	2201      	movs	r2, #1
 8000b24:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b28:	4815      	ldr	r0, [pc, #84]	@ (8000b80 <HAL_GPIO_EXTI_Callback+0x374>)
 8000b2a:	f001 f874 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,  1);
 8000b2e:	2201      	movs	r2, #1
 8000b30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b34:	4812      	ldr	r0, [pc, #72]	@ (8000b80 <HAL_GPIO_EXTI_Callback+0x374>)
 8000b36:	f001 f86e 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b40:	480f      	ldr	r0, [pc, #60]	@ (8000b80 <HAL_GPIO_EXTI_Callback+0x374>)
 8000b42:	f001 f868 	bl	8001c16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8000b46:	2201      	movs	r2, #1
 8000b48:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b4c:	480c      	ldr	r0, [pc, #48]	@ (8000b80 <HAL_GPIO_EXTI_Callback+0x374>)
 8000b4e:	f001 f862 	bl	8001c16 <HAL_GPIO_WritePin>
    /*Configure GPIO pins : PB back to EXTI*/

    GPIO_InitStructPrivate.Mode = GPIO_MODE_IT_RISING;
 8000b52:	4b0c      	ldr	r3, [pc, #48]	@ (8000b84 <HAL_GPIO_EXTI_Callback+0x378>)
 8000b54:	4a0c      	ldr	r2, [pc, #48]	@ (8000b88 <HAL_GPIO_EXTI_Callback+0x37c>)
 8000b56:	605a      	str	r2, [r3, #4]
    GPIO_InitStructPrivate.Pull = GPIO_PULLDOWN;
 8000b58:	4b0a      	ldr	r3, [pc, #40]	@ (8000b84 <HAL_GPIO_EXTI_Callback+0x378>)
 8000b5a:	2202      	movs	r2, #2
 8000b5c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructPrivate);
 8000b5e:	4909      	ldr	r1, [pc, #36]	@ (8000b84 <HAL_GPIO_EXTI_Callback+0x378>)
 8000b60:	4805      	ldr	r0, [pc, #20]	@ (8000b78 <HAL_GPIO_EXTI_Callback+0x36c>)
 8000b62:	f000 febd 	bl	80018e0 <HAL_GPIO_Init>
    previousMillis = currentMillis;
 8000b66:	4b09      	ldr	r3, [pc, #36]	@ (8000b8c <HAL_GPIO_EXTI_Callback+0x380>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a09      	ldr	r2, [pc, #36]	@ (8000b90 <HAL_GPIO_EXTI_Callback+0x384>)
 8000b6c:	6013      	str	r3, [r2, #0]
  }
}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40010c00 	.word	0x40010c00
 8000b7c:	20000000 	.word	0x20000000
 8000b80:	40010800 	.word	0x40010800
 8000b84:	2000007c 	.word	0x2000007c
 8000b88:	10110000 	.word	0x10110000
 8000b8c:	20000090 	.word	0x20000090
 8000b90:	2000008c 	.word	0x2000008c

08000b94 <Save_Password_To_Flash>:
// Lưu mật khẩu vào Flash
void Save_Password_To_Flash(void)
{
 8000b94:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000b98:	b086      	sub	sp, #24
 8000b9a:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 8000b9c:	f000 fd10 	bl	80015c0 <HAL_FLASH_Unlock>

    // Xóa trang Flash
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PAGEError = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	603b      	str	r3, [r7, #0]

    EraseInitStruct.Banks = 1;   //stm32f103c8t6 has only 1 bank
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.NbPages = 1; // Number page by 1 delete
 8000ba8:	2301      	movs	r3, #1
 8000baa:	613b      	str	r3, [r7, #16]
    EraseInitStruct.PageAddress = FLASH_USER_START_ADDR; //Address page where you wwant to delete
 8000bac:	4b20      	ldr	r3, [pc, #128]	@ (8000c30 <Save_Password_To_Flash+0x9c>)
 8000bae:	60fb      	str	r3, [r7, #12]
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES; // Type of erase
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	607b      	str	r3, [r7, #4]



    if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 8000bb4:	463a      	mov	r2, r7
 8000bb6:	1d3b      	adds	r3, r7, #4
 8000bb8:	4611      	mov	r1, r2
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f000 fde8 	bl	8001790 <HAL_FLASHEx_Erase>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d003      	beq.n	8000bce <Save_Password_To_Flash+0x3a>
    {
        // Xử lý lỗi
    	lcd_send_string("Error Flash Erase");
 8000bc6:	481b      	ldr	r0, [pc, #108]	@ (8000c34 <Save_Password_To_Flash+0xa0>)
 8000bc8:	f7ff fbc0 	bl	800034c <lcd_send_string>
 8000bcc:	e02b      	b.n	8000c26 <Save_Password_To_Flash+0x92>
        return;
    }

    // Lưu độ dài mật khẩu
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, FLASH_USER_START_ADDR, password_length);
 8000bce:	4b1a      	ldr	r3, [pc, #104]	@ (8000c38 <Save_Password_To_Flash+0xa4>)
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	4698      	mov	r8, r3
 8000bd8:	4691      	mov	r9, r2
 8000bda:	4642      	mov	r2, r8
 8000bdc:	464b      	mov	r3, r9
 8000bde:	4914      	ldr	r1, [pc, #80]	@ (8000c30 <Save_Password_To_Flash+0x9c>)
 8000be0:	2001      	movs	r0, #1
 8000be2:	f000 fc7d 	bl	80014e0 <HAL_FLASH_Program>

    // Lưu từng ký tự của mật khẩu
    for (int i = 0; i < password_length; i++)
 8000be6:	2300      	movs	r3, #0
 8000be8:	617b      	str	r3, [r7, #20]
 8000bea:	e014      	b.n	8000c16 <Save_Password_To_Flash+0x82>
    {
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, FLASH_USER_START_ADDR + 2 + i * 2, current_password[i]);
 8000bec:	697a      	ldr	r2, [r7, #20]
 8000bee:	4b13      	ldr	r3, [pc, #76]	@ (8000c3c <Save_Password_To_Flash+0xa8>)
 8000bf0:	4413      	add	r3, r2
 8000bf2:	005b      	lsls	r3, r3, #1
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4a12      	ldr	r2, [pc, #72]	@ (8000c40 <Save_Password_To_Flash+0xac>)
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	4413      	add	r3, r2
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	2200      	movs	r2, #0
 8000c02:	461c      	mov	r4, r3
 8000c04:	4615      	mov	r5, r2
 8000c06:	4622      	mov	r2, r4
 8000c08:	462b      	mov	r3, r5
 8000c0a:	2001      	movs	r0, #1
 8000c0c:	f000 fc68 	bl	80014e0 <HAL_FLASH_Program>
    for (int i = 0; i < password_length; i++)
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	3301      	adds	r3, #1
 8000c14:	617b      	str	r3, [r7, #20]
 8000c16:	4b08      	ldr	r3, [pc, #32]	@ (8000c38 <Save_Password_To_Flash+0xa4>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	dbe4      	blt.n	8000bec <Save_Password_To_Flash+0x58>
    }

    HAL_FLASH_Lock();
 8000c22:	f000 fcf3 	bl	800160c <HAL_FLASH_Lock>
}
 8000c26:	3718      	adds	r7, #24
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000c2e:	bf00      	nop
 8000c30:	0800f800 	.word	0x0800f800
 8000c34:	08002af0 	.word	0x08002af0
 8000c38:	2000000a 	.word	0x2000000a
 8000c3c:	04007c01 	.word	0x04007c01
 8000c40:	20000094 	.word	0x20000094

08000c44 <Load_Password_From_Flash>:

// Đọc mật khẩu từ Flash
void Load_Password_From_Flash(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
    // Đọc độ dài mật khẩu
    uint8_t len = *(__IO uint16_t*)FLASH_USER_START_ADDR;
 8000c4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000cb8 <Load_Password_From_Flash+0x74>)
 8000c4c:	881b      	ldrh	r3, [r3, #0]
 8000c4e:	b29b      	uxth	r3, r3
 8000c50:	70fb      	strb	r3, [r7, #3]

    // Nếu độ dài hợp lệ, đọc mật khẩu
    if (len > 0 && len < 20)
 8000c52:	78fb      	ldrb	r3, [r7, #3]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d01e      	beq.n	8000c96 <Load_Password_From_Flash+0x52>
 8000c58:	78fb      	ldrb	r3, [r7, #3]
 8000c5a:	2b13      	cmp	r3, #19
 8000c5c:	d81b      	bhi.n	8000c96 <Load_Password_From_Flash+0x52>
    {
        password_length = len;
 8000c5e:	4a17      	ldr	r2, [pc, #92]	@ (8000cbc <Load_Password_From_Flash+0x78>)
 8000c60:	78fb      	ldrb	r3, [r7, #3]
 8000c62:	7013      	strb	r3, [r2, #0]

        for (int i = 0; i < password_length; i++)
 8000c64:	2300      	movs	r3, #0
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	e00e      	b.n	8000c88 <Load_Password_From_Flash+0x44>
        {
            current_password[i] = *(__IO uint16_t*)(FLASH_USER_START_ADDR + 2 + i * 2);
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	4b14      	ldr	r3, [pc, #80]	@ (8000cc0 <Load_Password_From_Flash+0x7c>)
 8000c6e:	4413      	add	r3, r2
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	881b      	ldrh	r3, [r3, #0]
 8000c74:	b29b      	uxth	r3, r3
 8000c76:	b2d9      	uxtb	r1, r3
 8000c78:	4a12      	ldr	r2, [pc, #72]	@ (8000cc4 <Load_Password_From_Flash+0x80>)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	460a      	mov	r2, r1
 8000c80:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < password_length; i++)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	3301      	adds	r3, #1
 8000c86:	607b      	str	r3, [r7, #4]
 8000c88:	4b0c      	ldr	r3, [pc, #48]	@ (8000cbc <Load_Password_From_Flash+0x78>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4293      	cmp	r3, r2
 8000c92:	dbea      	blt.n	8000c6a <Load_Password_From_Flash+0x26>
 8000c94:	e00a      	b.n	8000cac <Load_Password_From_Flash+0x68>
        }
    }
    else
    {
        // Sử dụng mật khẩu mặc định
        memcpy(current_password, default_password, 6);
 8000c96:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc4 <Load_Password_From_Flash+0x80>)
 8000c98:	4a0b      	ldr	r2, [pc, #44]	@ (8000cc8 <Load_Password_From_Flash+0x84>)
 8000c9a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c9e:	6018      	str	r0, [r3, #0]
 8000ca0:	3304      	adds	r3, #4
 8000ca2:	8019      	strh	r1, [r3, #0]
        password_length = 6;
 8000ca4:	4b05      	ldr	r3, [pc, #20]	@ (8000cbc <Load_Password_From_Flash+0x78>)
 8000ca6:	2206      	movs	r2, #6
 8000ca8:	701a      	strb	r2, [r3, #0]
    }
}
 8000caa:	bf00      	nop
 8000cac:	bf00      	nop
 8000cae:	370c      	adds	r7, #12
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bc80      	pop	{r7}
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	0800f800 	.word	0x0800f800
 8000cbc:	2000000a 	.word	0x2000000a
 8000cc0:	04007c01 	.word	0x04007c01
 8000cc4:	20000094 	.word	0x20000094
 8000cc8:	20000004 	.word	0x20000004

08000ccc <Verify_Password>:
// Kiểm tra mật khẩu
bool Verify_Password(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
    if (input_length != password_length)
 8000cd2:	4b13      	ldr	r3, [pc, #76]	@ (8000d20 <Verify_Password+0x54>)
 8000cd4:	781a      	ldrb	r2, [r3, #0]
 8000cd6:	4b13      	ldr	r3, [pc, #76]	@ (8000d24 <Verify_Password+0x58>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d001      	beq.n	8000ce2 <Verify_Password+0x16>
        return false;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	e018      	b.n	8000d14 <Verify_Password+0x48>

    for (int i = 0; i < password_length; i++)
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	607b      	str	r3, [r7, #4]
 8000ce6:	e00e      	b.n	8000d06 <Verify_Password+0x3a>
    {
        if (input_password[i] != current_password[i])
 8000ce8:	4a0f      	ldr	r2, [pc, #60]	@ (8000d28 <Verify_Password+0x5c>)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	4413      	add	r3, r2
 8000cee:	781a      	ldrb	r2, [r3, #0]
 8000cf0:	490e      	ldr	r1, [pc, #56]	@ (8000d2c <Verify_Password+0x60>)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	440b      	add	r3, r1
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d001      	beq.n	8000d00 <Verify_Password+0x34>
            return false;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	e009      	b.n	8000d14 <Verify_Password+0x48>
    for (int i = 0; i < password_length; i++)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	3301      	adds	r3, #1
 8000d04:	607b      	str	r3, [r7, #4]
 8000d06:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <Verify_Password+0x58>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	dbea      	blt.n	8000ce8 <Verify_Password+0x1c>
    }

    return true;
 8000d12:	2301      	movs	r3, #1
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	370c      	adds	r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bc80      	pop	{r7}
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	200000be 	.word	0x200000be
 8000d24:	2000000a 	.word	0x2000000a
 8000d28:	2000009c 	.word	0x2000009c
 8000d2c:	20000094 	.word	0x20000094

08000d30 <Change_Password>:
void Change_Password(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af00      	add	r7, sp, #0
    lcd_clear();
 8000d36:	f7ff faa3 	bl	8000280 <lcd_clear>
    lcd_send_string("New Password:");
 8000d3a:	48a9      	ldr	r0, [pc, #676]	@ (8000fe0 <Change_Password+0x2b0>)
 8000d3c:	f7ff fb06 	bl	800034c <lcd_send_string>
    lcd_put_cur(1, 0);
 8000d40:	2100      	movs	r1, #0
 8000d42:	2001      	movs	r0, #1
 8000d44:	f7ff faa6 	bl	8000294 <lcd_put_cur>

    input_length = 0;
 8000d48:	4ba6      	ldr	r3, [pc, #664]	@ (8000fe4 <Change_Password+0x2b4>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	701a      	strb	r2, [r3, #0]
    memset(new_password, 0, sizeof(new_password));
 8000d4e:	220a      	movs	r2, #10
 8000d50:	2100      	movs	r1, #0
 8000d52:	48a5      	ldr	r0, [pc, #660]	@ (8000fe8 <Change_Password+0x2b8>)
 8000d54:	f001 fe4a 	bl	80029ec <memset>

    while (1)
    {

       if (keyPressed != -1)
 8000d58:	4ba4      	ldr	r3, [pc, #656]	@ (8000fec <Change_Password+0x2bc>)
 8000d5a:	f993 3000 	ldrsb.w	r3, [r3]
 8000d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d62:	d064      	beq.n	8000e2e <Change_Password+0xfe>
        {
    	   uint8_t tempkey = keyPressed;
 8000d64:	4ba1      	ldr	r3, [pc, #644]	@ (8000fec <Change_Password+0x2bc>)
 8000d66:	f993 3000 	ldrsb.w	r3, [r3]
 8000d6a:	71fb      	strb	r3, [r7, #7]
    	   keyPressed = -1; // Xóa sau khi xử lý để tránh lặp lại
 8000d6c:	4b9f      	ldr	r3, [pc, #636]	@ (8000fec <Change_Password+0x2bc>)
 8000d6e:	22ff      	movs	r2, #255	@ 0xff
 8000d70:	701a      	strb	r2, [r3, #0]
            // Nếu nhấn # để xác nhận
            if (tempkey == 35)
 8000d72:	79fb      	ldrb	r3, [r7, #7]
 8000d74:	2b23      	cmp	r3, #35	@ 0x23
 8000d76:	d10a      	bne.n	8000d8e <Change_Password+0x5e>
            {
                if (input_length > 0 && input_length == password_length)
 8000d78:	4b9a      	ldr	r3, [pc, #616]	@ (8000fe4 <Change_Password+0x2b4>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d056      	beq.n	8000e2e <Change_Password+0xfe>
 8000d80:	4b98      	ldr	r3, [pc, #608]	@ (8000fe4 <Change_Password+0x2b4>)
 8000d82:	781a      	ldrb	r2, [r3, #0]
 8000d84:	4b9a      	ldr	r3, [pc, #616]	@ (8000ff0 <Change_Password+0x2c0>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d150      	bne.n	8000e2e <Change_Password+0xfe>
                {
                    break;
 8000d8c:	e053      	b.n	8000e36 <Change_Password+0x106>
                }
            }
            // Nếu nhấn D để xóa ký tự cuối
            else if (tempkey == 68)
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	2b44      	cmp	r3, #68	@ 0x44
 8000d92:	d12e      	bne.n	8000df2 <Change_Password+0xc2>
            {

                if (input_length > 0)
 8000d94:	4b93      	ldr	r3, [pc, #588]	@ (8000fe4 <Change_Password+0x2b4>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d048      	beq.n	8000e2e <Change_Password+0xfe>
                {
                   input_length--;
 8000d9c:	4b91      	ldr	r3, [pc, #580]	@ (8000fe4 <Change_Password+0x2b4>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	3b01      	subs	r3, #1
 8000da2:	b2da      	uxtb	r2, r3
 8000da4:	4b8f      	ldr	r3, [pc, #572]	@ (8000fe4 <Change_Password+0x2b4>)
 8000da6:	701a      	strb	r2, [r3, #0]
                   new_password[input_length] = 0;
 8000da8:	4b8e      	ldr	r3, [pc, #568]	@ (8000fe4 <Change_Password+0x2b4>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	461a      	mov	r2, r3
 8000dae:	4b8e      	ldr	r3, [pc, #568]	@ (8000fe8 <Change_Password+0x2b8>)
 8000db0:	2100      	movs	r1, #0
 8000db2:	5499      	strb	r1, [r3, r2]

                   lcd_put_cur(1, 0);
 8000db4:	2100      	movs	r1, #0
 8000db6:	2001      	movs	r0, #1
 8000db8:	f7ff fa6c 	bl	8000294 <lcd_put_cur>
                   lcd_send_string("          ");
 8000dbc:	488d      	ldr	r0, [pc, #564]	@ (8000ff4 <Change_Password+0x2c4>)
 8000dbe:	f7ff fac5 	bl	800034c <lcd_send_string>
                   lcd_put_cur(1, 0);
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	f7ff fa65 	bl	8000294 <lcd_put_cur>

                 for (int i = 0; i < input_length; i++)
 8000dca:	2300      	movs	r3, #0
 8000dcc:	617b      	str	r3, [r7, #20]
 8000dce:	e009      	b.n	8000de4 <Change_Password+0xb4>
                 {
                   lcd_send_data( new_password[i]);
 8000dd0:	4a85      	ldr	r2, [pc, #532]	@ (8000fe8 <Change_Password+0x2b8>)
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff fa37 	bl	800024c <lcd_send_data>
                 for (int i = 0; i < input_length; i++)
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	3301      	adds	r3, #1
 8000de2:	617b      	str	r3, [r7, #20]
 8000de4:	4b7f      	ldr	r3, [pc, #508]	@ (8000fe4 <Change_Password+0x2b4>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	461a      	mov	r2, r3
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	4293      	cmp	r3, r2
 8000dee:	dbef      	blt.n	8000dd0 <Change_Password+0xa0>
 8000df0:	e01d      	b.n	8000e2e <Change_Password+0xfe>
                 }
                }

            }
            // Nếu nhấn các phím khác
            else if (tempkey != '*' && tempkey != 'A' && tempkey != 'B' && tempkey != 'C' && input_length < 10)
 8000df2:	79fb      	ldrb	r3, [r7, #7]
 8000df4:	2b2a      	cmp	r3, #42	@ 0x2a
 8000df6:	d01a      	beq.n	8000e2e <Change_Password+0xfe>
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	2b41      	cmp	r3, #65	@ 0x41
 8000dfc:	d017      	beq.n	8000e2e <Change_Password+0xfe>
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	2b42      	cmp	r3, #66	@ 0x42
 8000e02:	d014      	beq.n	8000e2e <Change_Password+0xfe>
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	2b43      	cmp	r3, #67	@ 0x43
 8000e08:	d011      	beq.n	8000e2e <Change_Password+0xfe>
 8000e0a:	4b76      	ldr	r3, [pc, #472]	@ (8000fe4 <Change_Password+0x2b4>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	2b09      	cmp	r3, #9
 8000e10:	d80d      	bhi.n	8000e2e <Change_Password+0xfe>
            {
                new_password[input_length++] = tempkey;
 8000e12:	4b74      	ldr	r3, [pc, #464]	@ (8000fe4 <Change_Password+0x2b4>)
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	1c5a      	adds	r2, r3, #1
 8000e18:	b2d1      	uxtb	r1, r2
 8000e1a:	4a72      	ldr	r2, [pc, #456]	@ (8000fe4 <Change_Password+0x2b4>)
 8000e1c:	7011      	strb	r1, [r2, #0]
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4a71      	ldr	r2, [pc, #452]	@ (8000fe8 <Change_Password+0x2b8>)
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	5453      	strb	r3, [r2, r1]
                lcd_send_data(tempkey);
 8000e26:	79fb      	ldrb	r3, [r7, #7]
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff fa0f 	bl	800024c <lcd_send_data>
            }
        }

        HAL_Delay(100);
 8000e2e:	2064      	movs	r0, #100	@ 0x64
 8000e30:	f000 fa24 	bl	800127c <HAL_Delay>
       if (keyPressed != -1)
 8000e34:	e790      	b.n	8000d58 <Change_Password+0x28>
    }

    // Xác nhận mật khẩu mới
    lcd_clear();
 8000e36:	f7ff fa23 	bl	8000280 <lcd_clear>
    lcd_send_string("Confirm Pass:");
 8000e3a:	486f      	ldr	r0, [pc, #444]	@ (8000ff8 <Change_Password+0x2c8>)
 8000e3c:	f7ff fa86 	bl	800034c <lcd_send_string>
    lcd_put_cur(1, 0);
 8000e40:	2100      	movs	r1, #0
 8000e42:	2001      	movs	r0, #1
 8000e44:	f7ff fa26 	bl	8000294 <lcd_put_cur>

    uint8_t confirm_length = 0;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	74fb      	strb	r3, [r7, #19]
    memset(confirm_password, 0, sizeof(confirm_password));
 8000e4c:	220a      	movs	r2, #10
 8000e4e:	2100      	movs	r1, #0
 8000e50:	486a      	ldr	r0, [pc, #424]	@ (8000ffc <Change_Password+0x2cc>)
 8000e52:	f001 fdcb 	bl	80029ec <memset>

    while (1)
    {


        if (keyPressed != -1)
 8000e56:	4b65      	ldr	r3, [pc, #404]	@ (8000fec <Change_Password+0x2bc>)
 8000e58:	f993 3000 	ldrsb.w	r3, [r3]
 8000e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e60:	f000 80b5 	beq.w	8000fce <Change_Password+0x29e>
        {
        	uint8_t tempkey = keyPressed;
 8000e64:	4b61      	ldr	r3, [pc, #388]	@ (8000fec <Change_Password+0x2bc>)
 8000e66:	f993 3000 	ldrsb.w	r3, [r3]
 8000e6a:	71bb      	strb	r3, [r7, #6]
        	keyPressed = -1; // Xóa sau khi xử lý để tránh lặp lại
 8000e6c:	4b5f      	ldr	r3, [pc, #380]	@ (8000fec <Change_Password+0x2bc>)
 8000e6e:	22ff      	movs	r2, #255	@ 0xff
 8000e70:	701a      	strb	r2, [r3, #0]
            // Nếu nhấn # để xác nhận
            if (tempkey == '#')
 8000e72:	79bb      	ldrb	r3, [r7, #6]
 8000e74:	2b23      	cmp	r3, #35	@ 0x23
 8000e76:	d166      	bne.n	8000f46 <Change_Password+0x216>
            {
                if (confirm_length > 0)
 8000e78:	7cfb      	ldrb	r3, [r7, #19]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	f000 80a7 	beq.w	8000fce <Change_Password+0x29e>
                {
                    // Kiểm tra mật khẩu xác nhận
                    if (confirm_length == input_length)
 8000e80:	4b58      	ldr	r3, [pc, #352]	@ (8000fe4 <Change_Password+0x2b4>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	7cfa      	ldrb	r2, [r7, #19]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d14c      	bne.n	8000f24 <Change_Password+0x1f4>
                    {
                        bool match = true;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	74bb      	strb	r3, [r7, #18]
                        for (int i = 0; i < input_length; i++)
 8000e8e:	2300      	movs	r3, #0
 8000e90:	60fb      	str	r3, [r7, #12]
 8000e92:	e00f      	b.n	8000eb4 <Change_Password+0x184>
                        {
                            if (new_password[i] != confirm_password[i])
 8000e94:	4a54      	ldr	r2, [pc, #336]	@ (8000fe8 <Change_Password+0x2b8>)
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	4413      	add	r3, r2
 8000e9a:	781a      	ldrb	r2, [r3, #0]
 8000e9c:	4957      	ldr	r1, [pc, #348]	@ (8000ffc <Change_Password+0x2cc>)
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	440b      	add	r3, r1
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d002      	beq.n	8000eae <Change_Password+0x17e>
                            {
                                match = false;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	74bb      	strb	r3, [r7, #18]
                                break;
 8000eac:	e008      	b.n	8000ec0 <Change_Password+0x190>
                        for (int i = 0; i < input_length; i++)
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	4b4b      	ldr	r3, [pc, #300]	@ (8000fe4 <Change_Password+0x2b4>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	461a      	mov	r2, r3
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	dbe9      	blt.n	8000e94 <Change_Password+0x164>
                            }
                        }

                        if (match)
 8000ec0:	7cbb      	ldrb	r3, [r7, #18]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d01d      	beq.n	8000f02 <Change_Password+0x1d2>
                        {
                            // Lưu mật khẩu mới
                            memcpy(current_password, new_password, input_length);
 8000ec6:	4b47      	ldr	r3, [pc, #284]	@ (8000fe4 <Change_Password+0x2b4>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	461a      	mov	r2, r3
 8000ecc:	4946      	ldr	r1, [pc, #280]	@ (8000fe8 <Change_Password+0x2b8>)
 8000ece:	484c      	ldr	r0, [pc, #304]	@ (8001000 <Change_Password+0x2d0>)
 8000ed0:	f001 fdb8 	bl	8002a44 <memcpy>
                            password_length = input_length;
 8000ed4:	4b43      	ldr	r3, [pc, #268]	@ (8000fe4 <Change_Password+0x2b4>)
 8000ed6:	781a      	ldrb	r2, [r3, #0]
 8000ed8:	4b45      	ldr	r3, [pc, #276]	@ (8000ff0 <Change_Password+0x2c0>)
 8000eda:	701a      	strb	r2, [r3, #0]
                            Save_Password_To_Flash();
 8000edc:	f7ff fe5a 	bl	8000b94 <Save_Password_To_Flash>

                            lcd_clear();
 8000ee0:	f7ff f9ce 	bl	8000280 <lcd_clear>
                            lcd_send_string("Password");
 8000ee4:	4847      	ldr	r0, [pc, #284]	@ (8001004 <Change_Password+0x2d4>)
 8000ee6:	f7ff fa31 	bl	800034c <lcd_send_string>
                            lcd_put_cur(1, 0);
 8000eea:	2100      	movs	r1, #0
 8000eec:	2001      	movs	r0, #1
 8000eee:	f7ff f9d1 	bl	8000294 <lcd_put_cur>
                            lcd_send_string("Changed!");
 8000ef2:	4845      	ldr	r0, [pc, #276]	@ (8001008 <Change_Password+0x2d8>)
 8000ef4:	f7ff fa2a 	bl	800034c <lcd_send_string>
                            HAL_Delay(1000);
 8000ef8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000efc:	f000 f9be 	bl	800127c <HAL_Delay>
                        lcd_send_string("Passwords");
                        lcd_put_cur(1, 0);
                        lcd_send_string("Don't Match!");
                        HAL_Delay(1000);
                    }
                    break;
 8000f00:	e069      	b.n	8000fd6 <Change_Password+0x2a6>
                            lcd_clear();
 8000f02:	f7ff f9bd 	bl	8000280 <lcd_clear>
                            lcd_send_string("Passwords");
 8000f06:	4841      	ldr	r0, [pc, #260]	@ (800100c <Change_Password+0x2dc>)
 8000f08:	f7ff fa20 	bl	800034c <lcd_send_string>
                            lcd_put_cur(1, 0);
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	2001      	movs	r0, #1
 8000f10:	f7ff f9c0 	bl	8000294 <lcd_put_cur>
                            lcd_send_string("Don't Match!");
 8000f14:	483e      	ldr	r0, [pc, #248]	@ (8001010 <Change_Password+0x2e0>)
 8000f16:	f7ff fa19 	bl	800034c <lcd_send_string>
                            HAL_Delay(1000);
 8000f1a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f1e:	f000 f9ad 	bl	800127c <HAL_Delay>
                    break;
 8000f22:	e058      	b.n	8000fd6 <Change_Password+0x2a6>
                        lcd_clear();
 8000f24:	f7ff f9ac 	bl	8000280 <lcd_clear>
                        lcd_send_string("Passwords");
 8000f28:	4838      	ldr	r0, [pc, #224]	@ (800100c <Change_Password+0x2dc>)
 8000f2a:	f7ff fa0f 	bl	800034c <lcd_send_string>
                        lcd_put_cur(1, 0);
 8000f2e:	2100      	movs	r1, #0
 8000f30:	2001      	movs	r0, #1
 8000f32:	f7ff f9af 	bl	8000294 <lcd_put_cur>
                        lcd_send_string("Don't Match!");
 8000f36:	4836      	ldr	r0, [pc, #216]	@ (8001010 <Change_Password+0x2e0>)
 8000f38:	f7ff fa08 	bl	800034c <lcd_send_string>
                        HAL_Delay(1000);
 8000f3c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f40:	f000 f99c 	bl	800127c <HAL_Delay>
                    break;
 8000f44:	e047      	b.n	8000fd6 <Change_Password+0x2a6>
                }
            }
            // Nếu nhấn D để xóa ký tự cuối
            else if (tempkey == 68)
 8000f46:	79bb      	ldrb	r3, [r7, #6]
 8000f48:	2b44      	cmp	r3, #68	@ 0x44
 8000f4a:	d126      	bne.n	8000f9a <Change_Password+0x26a>
            {
                if (confirm_length > 0)
 8000f4c:	7cfb      	ldrb	r3, [r7, #19]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d03d      	beq.n	8000fce <Change_Password+0x29e>
                {
                    confirm_length--;
 8000f52:	7cfb      	ldrb	r3, [r7, #19]
 8000f54:	3b01      	subs	r3, #1
 8000f56:	74fb      	strb	r3, [r7, #19]
                    confirm_password[confirm_length] = 0;
 8000f58:	7cfb      	ldrb	r3, [r7, #19]
 8000f5a:	4a28      	ldr	r2, [pc, #160]	@ (8000ffc <Change_Password+0x2cc>)
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	54d1      	strb	r1, [r2, r3]

                    lcd_put_cur(1, 0);
 8000f60:	2100      	movs	r1, #0
 8000f62:	2001      	movs	r0, #1
 8000f64:	f7ff f996 	bl	8000294 <lcd_put_cur>
                    lcd_send_string("                ");
 8000f68:	482a      	ldr	r0, [pc, #168]	@ (8001014 <Change_Password+0x2e4>)
 8000f6a:	f7ff f9ef 	bl	800034c <lcd_send_string>
                    lcd_put_cur(1, 0);
 8000f6e:	2100      	movs	r1, #0
 8000f70:	2001      	movs	r0, #1
 8000f72:	f7ff f98f 	bl	8000294 <lcd_put_cur>

                    for (int i = 0; i < confirm_length; i++)
 8000f76:	2300      	movs	r3, #0
 8000f78:	60bb      	str	r3, [r7, #8]
 8000f7a:	e009      	b.n	8000f90 <Change_Password+0x260>
                    {
                    	lcd_send_data( confirm_password[i]);
 8000f7c:	4a1f      	ldr	r2, [pc, #124]	@ (8000ffc <Change_Password+0x2cc>)
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	4413      	add	r3, r2
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff f961 	bl	800024c <lcd_send_data>
                    for (int i = 0; i < confirm_length; i++)
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	60bb      	str	r3, [r7, #8]
 8000f90:	7cfb      	ldrb	r3, [r7, #19]
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	dbf1      	blt.n	8000f7c <Change_Password+0x24c>
 8000f98:	e019      	b.n	8000fce <Change_Password+0x29e>
                    }
                }
            }
            // Nếu nhấn các phím khác
            else if (tempkey != '*' && tempkey != 'A' && tempkey != 'B' && tempkey != 'C' && confirm_length < 10)
 8000f9a:	79bb      	ldrb	r3, [r7, #6]
 8000f9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8000f9e:	d016      	beq.n	8000fce <Change_Password+0x29e>
 8000fa0:	79bb      	ldrb	r3, [r7, #6]
 8000fa2:	2b41      	cmp	r3, #65	@ 0x41
 8000fa4:	d013      	beq.n	8000fce <Change_Password+0x29e>
 8000fa6:	79bb      	ldrb	r3, [r7, #6]
 8000fa8:	2b42      	cmp	r3, #66	@ 0x42
 8000faa:	d010      	beq.n	8000fce <Change_Password+0x29e>
 8000fac:	79bb      	ldrb	r3, [r7, #6]
 8000fae:	2b43      	cmp	r3, #67	@ 0x43
 8000fb0:	d00d      	beq.n	8000fce <Change_Password+0x29e>
 8000fb2:	7cfb      	ldrb	r3, [r7, #19]
 8000fb4:	2b09      	cmp	r3, #9
 8000fb6:	d80a      	bhi.n	8000fce <Change_Password+0x29e>
            {
                confirm_password[confirm_length++] = tempkey;
 8000fb8:	7cfb      	ldrb	r3, [r7, #19]
 8000fba:	1c5a      	adds	r2, r3, #1
 8000fbc:	74fa      	strb	r2, [r7, #19]
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4a0e      	ldr	r2, [pc, #56]	@ (8000ffc <Change_Password+0x2cc>)
 8000fc2:	79bb      	ldrb	r3, [r7, #6]
 8000fc4:	5453      	strb	r3, [r2, r1]
                lcd_send_data(tempkey);
 8000fc6:	79bb      	ldrb	r3, [r7, #6]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff f93f 	bl	800024c <lcd_send_data>
            }
        }

        HAL_Delay(100);
 8000fce:	2064      	movs	r0, #100	@ 0x64
 8000fd0:	f000 f954 	bl	800127c <HAL_Delay>
        if (keyPressed != -1)
 8000fd4:	e73f      	b.n	8000e56 <Change_Password+0x126>
    }
}
 8000fd6:	bf00      	nop
 8000fd8:	3718      	adds	r7, #24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	08002b04 	.word	0x08002b04
 8000fe4:	200000be 	.word	0x200000be
 8000fe8:	200000a8 	.word	0x200000a8
 8000fec:	20000000 	.word	0x20000000
 8000ff0:	2000000a 	.word	0x2000000a
 8000ff4:	08002ae4 	.word	0x08002ae4
 8000ff8:	08002b14 	.word	0x08002b14
 8000ffc:	200000b4 	.word	0x200000b4
 8001000:	20000094 	.word	0x20000094
 8001004:	08002b24 	.word	0x08002b24
 8001008:	08002b30 	.word	0x08002b30
 800100c:	08002b3c 	.word	0x08002b3c
 8001010:	08002b48 	.word	0x08002b48
 8001014:	08002b58 	.word	0x08002b58

08001018 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800101c:	b672      	cpsid	i
}
 800101e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <Error_Handler+0x8>

08001024 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800102a:	4b19      	ldr	r3, [pc, #100]	@ (8001090 <HAL_MspInit+0x6c>)
 800102c:	699b      	ldr	r3, [r3, #24]
 800102e:	4a18      	ldr	r2, [pc, #96]	@ (8001090 <HAL_MspInit+0x6c>)
 8001030:	f043 0301 	orr.w	r3, r3, #1
 8001034:	6193      	str	r3, [r2, #24]
 8001036:	4b16      	ldr	r3, [pc, #88]	@ (8001090 <HAL_MspInit+0x6c>)
 8001038:	699b      	ldr	r3, [r3, #24]
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	60bb      	str	r3, [r7, #8]
 8001040:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001042:	4b13      	ldr	r3, [pc, #76]	@ (8001090 <HAL_MspInit+0x6c>)
 8001044:	69db      	ldr	r3, [r3, #28]
 8001046:	4a12      	ldr	r2, [pc, #72]	@ (8001090 <HAL_MspInit+0x6c>)
 8001048:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800104c:	61d3      	str	r3, [r2, #28]
 800104e:	4b10      	ldr	r3, [pc, #64]	@ (8001090 <HAL_MspInit+0x6c>)
 8001050:	69db      	ldr	r3, [r3, #28]
 8001052:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001056:	607b      	str	r3, [r7, #4]
 8001058:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 800105a:	2200      	movs	r2, #0
 800105c:	2100      	movs	r1, #0
 800105e:	2001      	movs	r0, #1
 8001060:	f000 fa07 	bl	8001472 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8001064:	2001      	movs	r0, #1
 8001066:	f000 fa20 	bl	80014aa <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800106a:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <HAL_MspInit+0x70>)
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	4a04      	ldr	r2, [pc, #16]	@ (8001094 <HAL_MspInit+0x70>)
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001086:	bf00      	nop
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40021000 	.word	0x40021000
 8001094:	40010000 	.word	0x40010000

08001098 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a09      	ldr	r2, [pc, #36]	@ (80010cc <HAL_TIM_Base_MspInit+0x34>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d10b      	bne.n	80010c2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010aa:	4b09      	ldr	r3, [pc, #36]	@ (80010d0 <HAL_TIM_Base_MspInit+0x38>)
 80010ac:	699b      	ldr	r3, [r3, #24]
 80010ae:	4a08      	ldr	r2, [pc, #32]	@ (80010d0 <HAL_TIM_Base_MspInit+0x38>)
 80010b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010b4:	6193      	str	r3, [r2, #24]
 80010b6:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <HAL_TIM_Base_MspInit+0x38>)
 80010b8:	699b      	ldr	r3, [r3, #24]
 80010ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80010c2:	bf00      	nop
 80010c4:	3714      	adds	r7, #20
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bc80      	pop	{r7}
 80010ca:	4770      	bx	lr
 80010cc:	40012c00 	.word	0x40012c00
 80010d0:	40021000 	.word	0x40021000

080010d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010d8:	bf00      	nop
 80010da:	e7fd      	b.n	80010d8 <NMI_Handler+0x4>

080010dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <HardFault_Handler+0x4>

080010e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <MemManage_Handler+0x4>

080010ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010f0:	bf00      	nop
 80010f2:	e7fd      	b.n	80010f0 <BusFault_Handler+0x4>

080010f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010f8:	bf00      	nop
 80010fa:	e7fd      	b.n	80010f8 <UsageFault_Handler+0x4>

080010fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001100:	bf00      	nop
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr

08001108 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr

08001114 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	bc80      	pop	{r7}
 800111e:	4770      	bx	lr

08001120 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001124:	f000 f88e 	bl	8001244 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}

0800112c <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8001130:	f000 fda2 	bl	8001c78 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}

08001138 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800113c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001140:	f000 fd82 	bl	8001c48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001144:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001148:	f000 fd7e 	bl	8001c48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800114c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001150:	f000 fd7a 	bl	8001c48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001154:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001158:	f000 fd76 	bl	8001c48 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}

08001160 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	bc80      	pop	{r7}
 800116a:	4770      	bx	lr

0800116c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800116c:	f7ff fff8 	bl	8001160 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001170:	480b      	ldr	r0, [pc, #44]	@ (80011a0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001172:	490c      	ldr	r1, [pc, #48]	@ (80011a4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001174:	4a0c      	ldr	r2, [pc, #48]	@ (80011a8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001176:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001178:	e002      	b.n	8001180 <LoopCopyDataInit>

0800117a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800117a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800117c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800117e:	3304      	adds	r3, #4

08001180 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001180:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001182:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001184:	d3f9      	bcc.n	800117a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001186:	4a09      	ldr	r2, [pc, #36]	@ (80011ac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001188:	4c09      	ldr	r4, [pc, #36]	@ (80011b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800118a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800118c:	e001      	b.n	8001192 <LoopFillZerobss>

0800118e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800118e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001190:	3204      	adds	r2, #4

08001192 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001192:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001194:	d3fb      	bcc.n	800118e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001196:	f001 fc31 	bl	80029fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800119a:	f7ff f8ed 	bl	8000378 <main>
  bx lr
 800119e:	4770      	bx	lr
  ldr r0, =_sdata
 80011a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011a4:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 80011a8:	08002b98 	.word	0x08002b98
  ldr r2, =_sbss
 80011ac:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 80011b0:	200000e8 	.word	0x200000e8

080011b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011b4:	e7fe      	b.n	80011b4 <ADC1_2_IRQHandler>
	...

080011b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011bc:	4b08      	ldr	r3, [pc, #32]	@ (80011e0 <HAL_Init+0x28>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a07      	ldr	r2, [pc, #28]	@ (80011e0 <HAL_Init+0x28>)
 80011c2:	f043 0310 	orr.w	r3, r3, #16
 80011c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011c8:	2003      	movs	r0, #3
 80011ca:	f000 f947 	bl	800145c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011ce:	200f      	movs	r0, #15
 80011d0:	f000 f808 	bl	80011e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011d4:	f7ff ff26 	bl	8001024 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40022000 	.word	0x40022000

080011e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011ec:	4b12      	ldr	r3, [pc, #72]	@ (8001238 <HAL_InitTick+0x54>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4b12      	ldr	r3, [pc, #72]	@ (800123c <HAL_InitTick+0x58>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	4619      	mov	r1, r3
 80011f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80011fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001202:	4618      	mov	r0, r3
 8001204:	f000 f95f 	bl	80014c6 <HAL_SYSTICK_Config>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e00e      	b.n	8001230 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2b0f      	cmp	r3, #15
 8001216:	d80a      	bhi.n	800122e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001218:	2200      	movs	r2, #0
 800121a:	6879      	ldr	r1, [r7, #4]
 800121c:	f04f 30ff 	mov.w	r0, #4294967295
 8001220:	f000 f927 	bl	8001472 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001224:	4a06      	ldr	r2, [pc, #24]	@ (8001240 <HAL_InitTick+0x5c>)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800122a:	2300      	movs	r3, #0
 800122c:	e000      	b.n	8001230 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
}
 8001230:	4618      	mov	r0, r3
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	2000000c 	.word	0x2000000c
 800123c:	20000014 	.word	0x20000014
 8001240:	20000010 	.word	0x20000010

08001244 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001248:	4b05      	ldr	r3, [pc, #20]	@ (8001260 <HAL_IncTick+0x1c>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	461a      	mov	r2, r3
 800124e:	4b05      	ldr	r3, [pc, #20]	@ (8001264 <HAL_IncTick+0x20>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4413      	add	r3, r2
 8001254:	4a03      	ldr	r2, [pc, #12]	@ (8001264 <HAL_IncTick+0x20>)
 8001256:	6013      	str	r3, [r2, #0]
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr
 8001260:	20000014 	.word	0x20000014
 8001264:	200000c0 	.word	0x200000c0

08001268 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  return uwTick;
 800126c:	4b02      	ldr	r3, [pc, #8]	@ (8001278 <HAL_GetTick+0x10>)
 800126e:	681b      	ldr	r3, [r3, #0]
}
 8001270:	4618      	mov	r0, r3
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr
 8001278:	200000c0 	.word	0x200000c0

0800127c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001284:	f7ff fff0 	bl	8001268 <HAL_GetTick>
 8001288:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001294:	d005      	beq.n	80012a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001296:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <HAL_Delay+0x44>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	461a      	mov	r2, r3
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	4413      	add	r3, r2
 80012a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012a2:	bf00      	nop
 80012a4:	f7ff ffe0 	bl	8001268 <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	68fa      	ldr	r2, [r7, #12]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d8f7      	bhi.n	80012a4 <HAL_Delay+0x28>
  {
  }
}
 80012b4:	bf00      	nop
 80012b6:	bf00      	nop
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000014 	.word	0x20000014

080012c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f003 0307 	and.w	r3, r3, #7
 80012d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001308 <__NVIC_SetPriorityGrouping+0x44>)
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012da:	68ba      	ldr	r2, [r7, #8]
 80012dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012e0:	4013      	ands	r3, r2
 80012e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012f6:	4a04      	ldr	r2, [pc, #16]	@ (8001308 <__NVIC_SetPriorityGrouping+0x44>)
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	60d3      	str	r3, [r2, #12]
}
 80012fc:	bf00      	nop
 80012fe:	3714      	adds	r7, #20
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	e000ed00 	.word	0xe000ed00

0800130c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001310:	4b04      	ldr	r3, [pc, #16]	@ (8001324 <__NVIC_GetPriorityGrouping+0x18>)
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	0a1b      	lsrs	r3, r3, #8
 8001316:	f003 0307 	and.w	r3, r3, #7
}
 800131a:	4618      	mov	r0, r3
 800131c:	46bd      	mov	sp, r7
 800131e:	bc80      	pop	{r7}
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	e000ed00 	.word	0xe000ed00

08001328 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001336:	2b00      	cmp	r3, #0
 8001338:	db0b      	blt.n	8001352 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	f003 021f 	and.w	r2, r3, #31
 8001340:	4906      	ldr	r1, [pc, #24]	@ (800135c <__NVIC_EnableIRQ+0x34>)
 8001342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001346:	095b      	lsrs	r3, r3, #5
 8001348:	2001      	movs	r0, #1
 800134a:	fa00 f202 	lsl.w	r2, r0, r2
 800134e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001352:	bf00      	nop
 8001354:	370c      	adds	r7, #12
 8001356:	46bd      	mov	sp, r7
 8001358:	bc80      	pop	{r7}
 800135a:	4770      	bx	lr
 800135c:	e000e100 	.word	0xe000e100

08001360 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	6039      	str	r1, [r7, #0]
 800136a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800136c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001370:	2b00      	cmp	r3, #0
 8001372:	db0a      	blt.n	800138a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	b2da      	uxtb	r2, r3
 8001378:	490c      	ldr	r1, [pc, #48]	@ (80013ac <__NVIC_SetPriority+0x4c>)
 800137a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137e:	0112      	lsls	r2, r2, #4
 8001380:	b2d2      	uxtb	r2, r2
 8001382:	440b      	add	r3, r1
 8001384:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001388:	e00a      	b.n	80013a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	b2da      	uxtb	r2, r3
 800138e:	4908      	ldr	r1, [pc, #32]	@ (80013b0 <__NVIC_SetPriority+0x50>)
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	f003 030f 	and.w	r3, r3, #15
 8001396:	3b04      	subs	r3, #4
 8001398:	0112      	lsls	r2, r2, #4
 800139a:	b2d2      	uxtb	r2, r2
 800139c:	440b      	add	r3, r1
 800139e:	761a      	strb	r2, [r3, #24]
}
 80013a0:	bf00      	nop
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bc80      	pop	{r7}
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	e000e100 	.word	0xe000e100
 80013b0:	e000ed00 	.word	0xe000ed00

080013b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b089      	sub	sp, #36	@ 0x24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f003 0307 	and.w	r3, r3, #7
 80013c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	f1c3 0307 	rsb	r3, r3, #7
 80013ce:	2b04      	cmp	r3, #4
 80013d0:	bf28      	it	cs
 80013d2:	2304      	movcs	r3, #4
 80013d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	3304      	adds	r3, #4
 80013da:	2b06      	cmp	r3, #6
 80013dc:	d902      	bls.n	80013e4 <NVIC_EncodePriority+0x30>
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	3b03      	subs	r3, #3
 80013e2:	e000      	b.n	80013e6 <NVIC_EncodePriority+0x32>
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e8:	f04f 32ff 	mov.w	r2, #4294967295
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	fa02 f303 	lsl.w	r3, r2, r3
 80013f2:	43da      	mvns	r2, r3
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	401a      	ands	r2, r3
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	fa01 f303 	lsl.w	r3, r1, r3
 8001406:	43d9      	mvns	r1, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800140c:	4313      	orrs	r3, r2
         );
}
 800140e:	4618      	mov	r0, r3
 8001410:	3724      	adds	r7, #36	@ 0x24
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr

08001418 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	3b01      	subs	r3, #1
 8001424:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001428:	d301      	bcc.n	800142e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800142a:	2301      	movs	r3, #1
 800142c:	e00f      	b.n	800144e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800142e:	4a0a      	ldr	r2, [pc, #40]	@ (8001458 <SysTick_Config+0x40>)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	3b01      	subs	r3, #1
 8001434:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001436:	210f      	movs	r1, #15
 8001438:	f04f 30ff 	mov.w	r0, #4294967295
 800143c:	f7ff ff90 	bl	8001360 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001440:	4b05      	ldr	r3, [pc, #20]	@ (8001458 <SysTick_Config+0x40>)
 8001442:	2200      	movs	r2, #0
 8001444:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001446:	4b04      	ldr	r3, [pc, #16]	@ (8001458 <SysTick_Config+0x40>)
 8001448:	2207      	movs	r2, #7
 800144a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800144c:	2300      	movs	r3, #0
}
 800144e:	4618      	mov	r0, r3
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	e000e010 	.word	0xe000e010

0800145c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f7ff ff2d 	bl	80012c4 <__NVIC_SetPriorityGrouping>
}
 800146a:	bf00      	nop
 800146c:	3708      	adds	r7, #8
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}

08001472 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001472:	b580      	push	{r7, lr}
 8001474:	b086      	sub	sp, #24
 8001476:	af00      	add	r7, sp, #0
 8001478:	4603      	mov	r3, r0
 800147a:	60b9      	str	r1, [r7, #8]
 800147c:	607a      	str	r2, [r7, #4]
 800147e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001480:	2300      	movs	r3, #0
 8001482:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001484:	f7ff ff42 	bl	800130c <__NVIC_GetPriorityGrouping>
 8001488:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	68b9      	ldr	r1, [r7, #8]
 800148e:	6978      	ldr	r0, [r7, #20]
 8001490:	f7ff ff90 	bl	80013b4 <NVIC_EncodePriority>
 8001494:	4602      	mov	r2, r0
 8001496:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800149a:	4611      	mov	r1, r2
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff ff5f 	bl	8001360 <__NVIC_SetPriority>
}
 80014a2:	bf00      	nop
 80014a4:	3718      	adds	r7, #24
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b082      	sub	sp, #8
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	4603      	mov	r3, r0
 80014b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff ff35 	bl	8001328 <__NVIC_EnableIRQ>
}
 80014be:	bf00      	nop
 80014c0:	3708      	adds	r7, #8
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014c6:	b580      	push	{r7, lr}
 80014c8:	b082      	sub	sp, #8
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f7ff ffa2 	bl	8001418 <SysTick_Config>
 80014d4:	4603      	mov	r3, r0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
	...

080014e0 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80014e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014e2:	b087      	sub	sp, #28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	60b9      	str	r1, [r7, #8]
 80014ea:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80014f6:	2300      	movs	r3, #0
 80014f8:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80014fa:	4b2f      	ldr	r3, [pc, #188]	@ (80015b8 <HAL_FLASH_Program+0xd8>)
 80014fc:	7e1b      	ldrb	r3, [r3, #24]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d101      	bne.n	8001506 <HAL_FLASH_Program+0x26>
 8001502:	2302      	movs	r3, #2
 8001504:	e054      	b.n	80015b0 <HAL_FLASH_Program+0xd0>
 8001506:	4b2c      	ldr	r3, [pc, #176]	@ (80015b8 <HAL_FLASH_Program+0xd8>)
 8001508:	2201      	movs	r2, #1
 800150a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800150c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001510:	f000 f8a8 	bl	8001664 <FLASH_WaitForLastOperation>
 8001514:	4603      	mov	r3, r0
 8001516:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001518:	7dfb      	ldrb	r3, [r7, #23]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d144      	bne.n	80015a8 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d102      	bne.n	800152a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001524:	2301      	movs	r3, #1
 8001526:	757b      	strb	r3, [r7, #21]
 8001528:	e007      	b.n	800153a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2b02      	cmp	r3, #2
 800152e:	d102      	bne.n	8001536 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001530:	2302      	movs	r3, #2
 8001532:	757b      	strb	r3, [r7, #21]
 8001534:	e001      	b.n	800153a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001536:	2304      	movs	r3, #4
 8001538:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800153a:	2300      	movs	r3, #0
 800153c:	75bb      	strb	r3, [r7, #22]
 800153e:	e02d      	b.n	800159c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001540:	7dbb      	ldrb	r3, [r7, #22]
 8001542:	005a      	lsls	r2, r3, #1
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	eb02 0c03 	add.w	ip, r2, r3
 800154a:	7dbb      	ldrb	r3, [r7, #22]
 800154c:	0119      	lsls	r1, r3, #4
 800154e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001552:	f1c1 0620 	rsb	r6, r1, #32
 8001556:	f1a1 0020 	sub.w	r0, r1, #32
 800155a:	fa22 f401 	lsr.w	r4, r2, r1
 800155e:	fa03 f606 	lsl.w	r6, r3, r6
 8001562:	4334      	orrs	r4, r6
 8001564:	fa23 f000 	lsr.w	r0, r3, r0
 8001568:	4304      	orrs	r4, r0
 800156a:	fa23 f501 	lsr.w	r5, r3, r1
 800156e:	b2a3      	uxth	r3, r4
 8001570:	4619      	mov	r1, r3
 8001572:	4660      	mov	r0, ip
 8001574:	f000 f85a 	bl	800162c <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001578:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800157c:	f000 f872 	bl	8001664 <FLASH_WaitForLastOperation>
 8001580:	4603      	mov	r3, r0
 8001582:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001584:	4b0d      	ldr	r3, [pc, #52]	@ (80015bc <HAL_FLASH_Program+0xdc>)
 8001586:	691b      	ldr	r3, [r3, #16]
 8001588:	4a0c      	ldr	r2, [pc, #48]	@ (80015bc <HAL_FLASH_Program+0xdc>)
 800158a:	f023 0301 	bic.w	r3, r3, #1
 800158e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001590:	7dfb      	ldrb	r3, [r7, #23]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d107      	bne.n	80015a6 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001596:	7dbb      	ldrb	r3, [r7, #22]
 8001598:	3301      	adds	r3, #1
 800159a:	75bb      	strb	r3, [r7, #22]
 800159c:	7dba      	ldrb	r2, [r7, #22]
 800159e:	7d7b      	ldrb	r3, [r7, #21]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d3cd      	bcc.n	8001540 <HAL_FLASH_Program+0x60>
 80015a4:	e000      	b.n	80015a8 <HAL_FLASH_Program+0xc8>
      {
        break;
 80015a6:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80015a8:	4b03      	ldr	r3, [pc, #12]	@ (80015b8 <HAL_FLASH_Program+0xd8>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	761a      	strb	r2, [r3, #24]

  return status;
 80015ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	371c      	adds	r7, #28
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015b8:	200000c8 	.word	0x200000c8
 80015bc:	40022000 	.word	0x40022000

080015c0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80015c6:	2300      	movs	r3, #0
 80015c8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80015ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001600 <HAL_FLASH_Unlock+0x40>)
 80015cc:	691b      	ldr	r3, [r3, #16]
 80015ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d00d      	beq.n	80015f2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80015d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001600 <HAL_FLASH_Unlock+0x40>)
 80015d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001604 <HAL_FLASH_Unlock+0x44>)
 80015da:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80015dc:	4b08      	ldr	r3, [pc, #32]	@ (8001600 <HAL_FLASH_Unlock+0x40>)
 80015de:	4a0a      	ldr	r2, [pc, #40]	@ (8001608 <HAL_FLASH_Unlock+0x48>)
 80015e0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80015e2:	4b07      	ldr	r3, [pc, #28]	@ (8001600 <HAL_FLASH_Unlock+0x40>)
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80015f2:	79fb      	ldrb	r3, [r7, #7]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bc80      	pop	{r7}
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	40022000 	.word	0x40022000
 8001604:	45670123 	.word	0x45670123
 8001608:	cdef89ab 	.word	0xcdef89ab

0800160c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001610:	4b05      	ldr	r3, [pc, #20]	@ (8001628 <HAL_FLASH_Lock+0x1c>)
 8001612:	691b      	ldr	r3, [r3, #16]
 8001614:	4a04      	ldr	r2, [pc, #16]	@ (8001628 <HAL_FLASH_Lock+0x1c>)
 8001616:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800161a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	40022000 	.word	0x40022000

0800162c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	460b      	mov	r3, r1
 8001636:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001638:	4b08      	ldr	r3, [pc, #32]	@ (800165c <FLASH_Program_HalfWord+0x30>)
 800163a:	2200      	movs	r2, #0
 800163c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800163e:	4b08      	ldr	r3, [pc, #32]	@ (8001660 <FLASH_Program_HalfWord+0x34>)
 8001640:	691b      	ldr	r3, [r3, #16]
 8001642:	4a07      	ldr	r2, [pc, #28]	@ (8001660 <FLASH_Program_HalfWord+0x34>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	887a      	ldrh	r2, [r7, #2]
 800164e:	801a      	strh	r2, [r3, #0]
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	bc80      	pop	{r7}
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	200000c8 	.word	0x200000c8
 8001660:	40022000 	.word	0x40022000

08001664 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800166c:	f7ff fdfc 	bl	8001268 <HAL_GetTick>
 8001670:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001672:	e010      	b.n	8001696 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800167a:	d00c      	beq.n	8001696 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d007      	beq.n	8001692 <FLASH_WaitForLastOperation+0x2e>
 8001682:	f7ff fdf1 	bl	8001268 <HAL_GetTick>
 8001686:	4602      	mov	r2, r0
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	429a      	cmp	r2, r3
 8001690:	d201      	bcs.n	8001696 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e025      	b.n	80016e2 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001696:	4b15      	ldr	r3, [pc, #84]	@ (80016ec <FLASH_WaitForLastOperation+0x88>)
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1e8      	bne.n	8001674 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80016a2:	4b12      	ldr	r3, [pc, #72]	@ (80016ec <FLASH_WaitForLastOperation+0x88>)
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	f003 0320 	and.w	r3, r3, #32
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d002      	beq.n	80016b4 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80016ae:	4b0f      	ldr	r3, [pc, #60]	@ (80016ec <FLASH_WaitForLastOperation+0x88>)
 80016b0:	2220      	movs	r2, #32
 80016b2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80016b4:	4b0d      	ldr	r3, [pc, #52]	@ (80016ec <FLASH_WaitForLastOperation+0x88>)
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	f003 0310 	and.w	r3, r3, #16
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d10b      	bne.n	80016d8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80016c0:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <FLASH_WaitForLastOperation+0x88>)
 80016c2:	69db      	ldr	r3, [r3, #28]
 80016c4:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d105      	bne.n	80016d8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80016cc:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <FLASH_WaitForLastOperation+0x88>)
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d003      	beq.n	80016e0 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80016d8:	f000 f80a 	bl	80016f0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e000      	b.n	80016e2 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80016e0:	2300      	movs	r3, #0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40022000 	.word	0x40022000

080016f0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80016f6:	2300      	movs	r3, #0
 80016f8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80016fa:	4b23      	ldr	r3, [pc, #140]	@ (8001788 <FLASH_SetErrorCode+0x98>)
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	f003 0310 	and.w	r3, r3, #16
 8001702:	2b00      	cmp	r3, #0
 8001704:	d009      	beq.n	800171a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001706:	4b21      	ldr	r3, [pc, #132]	@ (800178c <FLASH_SetErrorCode+0x9c>)
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	f043 0302 	orr.w	r3, r3, #2
 800170e:	4a1f      	ldr	r2, [pc, #124]	@ (800178c <FLASH_SetErrorCode+0x9c>)
 8001710:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	f043 0310 	orr.w	r3, r3, #16
 8001718:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800171a:	4b1b      	ldr	r3, [pc, #108]	@ (8001788 <FLASH_SetErrorCode+0x98>)
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	f003 0304 	and.w	r3, r3, #4
 8001722:	2b00      	cmp	r3, #0
 8001724:	d009      	beq.n	800173a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001726:	4b19      	ldr	r3, [pc, #100]	@ (800178c <FLASH_SetErrorCode+0x9c>)
 8001728:	69db      	ldr	r3, [r3, #28]
 800172a:	f043 0301 	orr.w	r3, r3, #1
 800172e:	4a17      	ldr	r2, [pc, #92]	@ (800178c <FLASH_SetErrorCode+0x9c>)
 8001730:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f043 0304 	orr.w	r3, r3, #4
 8001738:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800173a:	4b13      	ldr	r3, [pc, #76]	@ (8001788 <FLASH_SetErrorCode+0x98>)
 800173c:	69db      	ldr	r3, [r3, #28]
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	2b00      	cmp	r3, #0
 8001744:	d00b      	beq.n	800175e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001746:	4b11      	ldr	r3, [pc, #68]	@ (800178c <FLASH_SetErrorCode+0x9c>)
 8001748:	69db      	ldr	r3, [r3, #28]
 800174a:	f043 0304 	orr.w	r3, r3, #4
 800174e:	4a0f      	ldr	r2, [pc, #60]	@ (800178c <FLASH_SetErrorCode+0x9c>)
 8001750:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001752:	4b0d      	ldr	r3, [pc, #52]	@ (8001788 <FLASH_SetErrorCode+0x98>)
 8001754:	69db      	ldr	r3, [r3, #28]
 8001756:	4a0c      	ldr	r2, [pc, #48]	@ (8001788 <FLASH_SetErrorCode+0x98>)
 8001758:	f023 0301 	bic.w	r3, r3, #1
 800175c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f240 1201 	movw	r2, #257	@ 0x101
 8001764:	4293      	cmp	r3, r2
 8001766:	d106      	bne.n	8001776 <FLASH_SetErrorCode+0x86>
 8001768:	4b07      	ldr	r3, [pc, #28]	@ (8001788 <FLASH_SetErrorCode+0x98>)
 800176a:	69db      	ldr	r3, [r3, #28]
 800176c:	4a06      	ldr	r2, [pc, #24]	@ (8001788 <FLASH_SetErrorCode+0x98>)
 800176e:	f023 0301 	bic.w	r3, r3, #1
 8001772:	61d3      	str	r3, [r2, #28]
}  
 8001774:	e002      	b.n	800177c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001776:	4a04      	ldr	r2, [pc, #16]	@ (8001788 <FLASH_SetErrorCode+0x98>)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	60d3      	str	r3, [r2, #12]
}  
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	bc80      	pop	{r7}
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	40022000 	.word	0x40022000
 800178c:	200000c8 	.word	0x200000c8

08001790 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800179e:	2300      	movs	r3, #0
 80017a0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80017a2:	4b2f      	ldr	r3, [pc, #188]	@ (8001860 <HAL_FLASHEx_Erase+0xd0>)
 80017a4:	7e1b      	ldrb	r3, [r3, #24]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d101      	bne.n	80017ae <HAL_FLASHEx_Erase+0x1e>
 80017aa:	2302      	movs	r3, #2
 80017ac:	e053      	b.n	8001856 <HAL_FLASHEx_Erase+0xc6>
 80017ae:	4b2c      	ldr	r3, [pc, #176]	@ (8001860 <HAL_FLASHEx_Erase+0xd0>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d116      	bne.n	80017ea <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80017bc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80017c0:	f7ff ff50 	bl	8001664 <FLASH_WaitForLastOperation>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d141      	bne.n	800184e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80017ca:	2001      	movs	r0, #1
 80017cc:	f000 f84c 	bl	8001868 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017d0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80017d4:	f7ff ff46 	bl	8001664 <FLASH_WaitForLastOperation>
 80017d8:	4603      	mov	r3, r0
 80017da:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80017dc:	4b21      	ldr	r3, [pc, #132]	@ (8001864 <HAL_FLASHEx_Erase+0xd4>)
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	4a20      	ldr	r2, [pc, #128]	@ (8001864 <HAL_FLASHEx_Erase+0xd4>)
 80017e2:	f023 0304 	bic.w	r3, r3, #4
 80017e6:	6113      	str	r3, [r2, #16]
 80017e8:	e031      	b.n	800184e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80017ea:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80017ee:	f7ff ff39 	bl	8001664 <FLASH_WaitForLastOperation>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d12a      	bne.n	800184e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	f04f 32ff 	mov.w	r2, #4294967295
 80017fe:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	60bb      	str	r3, [r7, #8]
 8001806:	e019      	b.n	800183c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001808:	68b8      	ldr	r0, [r7, #8]
 800180a:	f000 f849 	bl	80018a0 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800180e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001812:	f7ff ff27 	bl	8001664 <FLASH_WaitForLastOperation>
 8001816:	4603      	mov	r3, r0
 8001818:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800181a:	4b12      	ldr	r3, [pc, #72]	@ (8001864 <HAL_FLASHEx_Erase+0xd4>)
 800181c:	691b      	ldr	r3, [r3, #16]
 800181e:	4a11      	ldr	r2, [pc, #68]	@ (8001864 <HAL_FLASHEx_Erase+0xd4>)
 8001820:	f023 0302 	bic.w	r3, r3, #2
 8001824:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8001826:	7bfb      	ldrb	r3, [r7, #15]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d003      	beq.n	8001834 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	68ba      	ldr	r2, [r7, #8]
 8001830:	601a      	str	r2, [r3, #0]
            break;
 8001832:	e00c      	b.n	800184e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800183a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	029a      	lsls	r2, r3, #10
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	4413      	add	r3, r2
 8001848:	68ba      	ldr	r2, [r7, #8]
 800184a:	429a      	cmp	r2, r3
 800184c:	d3dc      	bcc.n	8001808 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800184e:	4b04      	ldr	r3, [pc, #16]	@ (8001860 <HAL_FLASHEx_Erase+0xd0>)
 8001850:	2200      	movs	r2, #0
 8001852:	761a      	strb	r2, [r3, #24]

  return status;
 8001854:	7bfb      	ldrb	r3, [r7, #15]
}
 8001856:	4618      	mov	r0, r3
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	200000c8 	.word	0x200000c8
 8001864:	40022000 	.word	0x40022000

08001868 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001870:	4b09      	ldr	r3, [pc, #36]	@ (8001898 <FLASH_MassErase+0x30>)
 8001872:	2200      	movs	r2, #0
 8001874:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001876:	4b09      	ldr	r3, [pc, #36]	@ (800189c <FLASH_MassErase+0x34>)
 8001878:	691b      	ldr	r3, [r3, #16]
 800187a:	4a08      	ldr	r2, [pc, #32]	@ (800189c <FLASH_MassErase+0x34>)
 800187c:	f043 0304 	orr.w	r3, r3, #4
 8001880:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001882:	4b06      	ldr	r3, [pc, #24]	@ (800189c <FLASH_MassErase+0x34>)
 8001884:	691b      	ldr	r3, [r3, #16]
 8001886:	4a05      	ldr	r2, [pc, #20]	@ (800189c <FLASH_MassErase+0x34>)
 8001888:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800188c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800188e:	bf00      	nop
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	bc80      	pop	{r7}
 8001896:	4770      	bx	lr
 8001898:	200000c8 	.word	0x200000c8
 800189c:	40022000 	.word	0x40022000

080018a0 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80018a8:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <FLASH_PageErase+0x38>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80018ae:	4b0b      	ldr	r3, [pc, #44]	@ (80018dc <FLASH_PageErase+0x3c>)
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	4a0a      	ldr	r2, [pc, #40]	@ (80018dc <FLASH_PageErase+0x3c>)
 80018b4:	f043 0302 	orr.w	r3, r3, #2
 80018b8:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80018ba:	4a08      	ldr	r2, [pc, #32]	@ (80018dc <FLASH_PageErase+0x3c>)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80018c0:	4b06      	ldr	r3, [pc, #24]	@ (80018dc <FLASH_PageErase+0x3c>)
 80018c2:	691b      	ldr	r3, [r3, #16]
 80018c4:	4a05      	ldr	r2, [pc, #20]	@ (80018dc <FLASH_PageErase+0x3c>)
 80018c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018ca:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	200000c8 	.word	0x200000c8
 80018dc:	40022000 	.word	0x40022000

080018e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b08b      	sub	sp, #44	@ 0x2c
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018ea:	2300      	movs	r3, #0
 80018ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80018ee:	2300      	movs	r3, #0
 80018f0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018f2:	e169      	b.n	8001bc8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80018f4:	2201      	movs	r2, #1
 80018f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	69fa      	ldr	r2, [r7, #28]
 8001904:	4013      	ands	r3, r2
 8001906:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	429a      	cmp	r2, r3
 800190e:	f040 8158 	bne.w	8001bc2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	4a9a      	ldr	r2, [pc, #616]	@ (8001b80 <HAL_GPIO_Init+0x2a0>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d05e      	beq.n	80019da <HAL_GPIO_Init+0xfa>
 800191c:	4a98      	ldr	r2, [pc, #608]	@ (8001b80 <HAL_GPIO_Init+0x2a0>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d875      	bhi.n	8001a0e <HAL_GPIO_Init+0x12e>
 8001922:	4a98      	ldr	r2, [pc, #608]	@ (8001b84 <HAL_GPIO_Init+0x2a4>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d058      	beq.n	80019da <HAL_GPIO_Init+0xfa>
 8001928:	4a96      	ldr	r2, [pc, #600]	@ (8001b84 <HAL_GPIO_Init+0x2a4>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d86f      	bhi.n	8001a0e <HAL_GPIO_Init+0x12e>
 800192e:	4a96      	ldr	r2, [pc, #600]	@ (8001b88 <HAL_GPIO_Init+0x2a8>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d052      	beq.n	80019da <HAL_GPIO_Init+0xfa>
 8001934:	4a94      	ldr	r2, [pc, #592]	@ (8001b88 <HAL_GPIO_Init+0x2a8>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d869      	bhi.n	8001a0e <HAL_GPIO_Init+0x12e>
 800193a:	4a94      	ldr	r2, [pc, #592]	@ (8001b8c <HAL_GPIO_Init+0x2ac>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d04c      	beq.n	80019da <HAL_GPIO_Init+0xfa>
 8001940:	4a92      	ldr	r2, [pc, #584]	@ (8001b8c <HAL_GPIO_Init+0x2ac>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d863      	bhi.n	8001a0e <HAL_GPIO_Init+0x12e>
 8001946:	4a92      	ldr	r2, [pc, #584]	@ (8001b90 <HAL_GPIO_Init+0x2b0>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d046      	beq.n	80019da <HAL_GPIO_Init+0xfa>
 800194c:	4a90      	ldr	r2, [pc, #576]	@ (8001b90 <HAL_GPIO_Init+0x2b0>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d85d      	bhi.n	8001a0e <HAL_GPIO_Init+0x12e>
 8001952:	2b12      	cmp	r3, #18
 8001954:	d82a      	bhi.n	80019ac <HAL_GPIO_Init+0xcc>
 8001956:	2b12      	cmp	r3, #18
 8001958:	d859      	bhi.n	8001a0e <HAL_GPIO_Init+0x12e>
 800195a:	a201      	add	r2, pc, #4	@ (adr r2, 8001960 <HAL_GPIO_Init+0x80>)
 800195c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001960:	080019db 	.word	0x080019db
 8001964:	080019b5 	.word	0x080019b5
 8001968:	080019c7 	.word	0x080019c7
 800196c:	08001a09 	.word	0x08001a09
 8001970:	08001a0f 	.word	0x08001a0f
 8001974:	08001a0f 	.word	0x08001a0f
 8001978:	08001a0f 	.word	0x08001a0f
 800197c:	08001a0f 	.word	0x08001a0f
 8001980:	08001a0f 	.word	0x08001a0f
 8001984:	08001a0f 	.word	0x08001a0f
 8001988:	08001a0f 	.word	0x08001a0f
 800198c:	08001a0f 	.word	0x08001a0f
 8001990:	08001a0f 	.word	0x08001a0f
 8001994:	08001a0f 	.word	0x08001a0f
 8001998:	08001a0f 	.word	0x08001a0f
 800199c:	08001a0f 	.word	0x08001a0f
 80019a0:	08001a0f 	.word	0x08001a0f
 80019a4:	080019bd 	.word	0x080019bd
 80019a8:	080019d1 	.word	0x080019d1
 80019ac:	4a79      	ldr	r2, [pc, #484]	@ (8001b94 <HAL_GPIO_Init+0x2b4>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d013      	beq.n	80019da <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019b2:	e02c      	b.n	8001a0e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	623b      	str	r3, [r7, #32]
          break;
 80019ba:	e029      	b.n	8001a10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	3304      	adds	r3, #4
 80019c2:	623b      	str	r3, [r7, #32]
          break;
 80019c4:	e024      	b.n	8001a10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	3308      	adds	r3, #8
 80019cc:	623b      	str	r3, [r7, #32]
          break;
 80019ce:	e01f      	b.n	8001a10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	330c      	adds	r3, #12
 80019d6:	623b      	str	r3, [r7, #32]
          break;
 80019d8:	e01a      	b.n	8001a10 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d102      	bne.n	80019e8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80019e2:	2304      	movs	r3, #4
 80019e4:	623b      	str	r3, [r7, #32]
          break;
 80019e6:	e013      	b.n	8001a10 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d105      	bne.n	80019fc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019f0:	2308      	movs	r3, #8
 80019f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	69fa      	ldr	r2, [r7, #28]
 80019f8:	611a      	str	r2, [r3, #16]
          break;
 80019fa:	e009      	b.n	8001a10 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019fc:	2308      	movs	r3, #8
 80019fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	69fa      	ldr	r2, [r7, #28]
 8001a04:	615a      	str	r2, [r3, #20]
          break;
 8001a06:	e003      	b.n	8001a10 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	623b      	str	r3, [r7, #32]
          break;
 8001a0c:	e000      	b.n	8001a10 <HAL_GPIO_Init+0x130>
          break;
 8001a0e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	2bff      	cmp	r3, #255	@ 0xff
 8001a14:	d801      	bhi.n	8001a1a <HAL_GPIO_Init+0x13a>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	e001      	b.n	8001a1e <HAL_GPIO_Init+0x13e>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	2bff      	cmp	r3, #255	@ 0xff
 8001a24:	d802      	bhi.n	8001a2c <HAL_GPIO_Init+0x14c>
 8001a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	e002      	b.n	8001a32 <HAL_GPIO_Init+0x152>
 8001a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a2e:	3b08      	subs	r3, #8
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	210f      	movs	r1, #15
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a40:	43db      	mvns	r3, r3
 8001a42:	401a      	ands	r2, r3
 8001a44:	6a39      	ldr	r1, [r7, #32]
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	fa01 f303 	lsl.w	r3, r1, r3
 8001a4c:	431a      	orrs	r2, r3
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	f000 80b1 	beq.w	8001bc2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a60:	4b4d      	ldr	r3, [pc, #308]	@ (8001b98 <HAL_GPIO_Init+0x2b8>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	4a4c      	ldr	r2, [pc, #304]	@ (8001b98 <HAL_GPIO_Init+0x2b8>)
 8001a66:	f043 0301 	orr.w	r3, r3, #1
 8001a6a:	6193      	str	r3, [r2, #24]
 8001a6c:	4b4a      	ldr	r3, [pc, #296]	@ (8001b98 <HAL_GPIO_Init+0x2b8>)
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	f003 0301 	and.w	r3, r3, #1
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a78:	4a48      	ldr	r2, [pc, #288]	@ (8001b9c <HAL_GPIO_Init+0x2bc>)
 8001a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a7c:	089b      	lsrs	r3, r3, #2
 8001a7e:	3302      	adds	r3, #2
 8001a80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a84:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a88:	f003 0303 	and.w	r3, r3, #3
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	220f      	movs	r2, #15
 8001a90:	fa02 f303 	lsl.w	r3, r2, r3
 8001a94:	43db      	mvns	r3, r3
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	4a40      	ldr	r2, [pc, #256]	@ (8001ba0 <HAL_GPIO_Init+0x2c0>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d013      	beq.n	8001acc <HAL_GPIO_Init+0x1ec>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	4a3f      	ldr	r2, [pc, #252]	@ (8001ba4 <HAL_GPIO_Init+0x2c4>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d00d      	beq.n	8001ac8 <HAL_GPIO_Init+0x1e8>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4a3e      	ldr	r2, [pc, #248]	@ (8001ba8 <HAL_GPIO_Init+0x2c8>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d007      	beq.n	8001ac4 <HAL_GPIO_Init+0x1e4>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	4a3d      	ldr	r2, [pc, #244]	@ (8001bac <HAL_GPIO_Init+0x2cc>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d101      	bne.n	8001ac0 <HAL_GPIO_Init+0x1e0>
 8001abc:	2303      	movs	r3, #3
 8001abe:	e006      	b.n	8001ace <HAL_GPIO_Init+0x1ee>
 8001ac0:	2304      	movs	r3, #4
 8001ac2:	e004      	b.n	8001ace <HAL_GPIO_Init+0x1ee>
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	e002      	b.n	8001ace <HAL_GPIO_Init+0x1ee>
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e000      	b.n	8001ace <HAL_GPIO_Init+0x1ee>
 8001acc:	2300      	movs	r3, #0
 8001ace:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ad0:	f002 0203 	and.w	r2, r2, #3
 8001ad4:	0092      	lsls	r2, r2, #2
 8001ad6:	4093      	lsls	r3, r2
 8001ad8:	68fa      	ldr	r2, [r7, #12]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ade:	492f      	ldr	r1, [pc, #188]	@ (8001b9c <HAL_GPIO_Init+0x2bc>)
 8001ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae2:	089b      	lsrs	r3, r3, #2
 8001ae4:	3302      	adds	r3, #2
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d006      	beq.n	8001b06 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001af8:	4b2d      	ldr	r3, [pc, #180]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001afa:	689a      	ldr	r2, [r3, #8]
 8001afc:	492c      	ldr	r1, [pc, #176]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	608b      	str	r3, [r1, #8]
 8001b04:	e006      	b.n	8001b14 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b06:	4b2a      	ldr	r3, [pc, #168]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001b08:	689a      	ldr	r2, [r3, #8]
 8001b0a:	69bb      	ldr	r3, [r7, #24]
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	4928      	ldr	r1, [pc, #160]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001b10:	4013      	ands	r3, r2
 8001b12:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d006      	beq.n	8001b2e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b20:	4b23      	ldr	r3, [pc, #140]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001b22:	68da      	ldr	r2, [r3, #12]
 8001b24:	4922      	ldr	r1, [pc, #136]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001b26:	69bb      	ldr	r3, [r7, #24]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	60cb      	str	r3, [r1, #12]
 8001b2c:	e006      	b.n	8001b3c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b2e:	4b20      	ldr	r3, [pc, #128]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001b30:	68da      	ldr	r2, [r3, #12]
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	43db      	mvns	r3, r3
 8001b36:	491e      	ldr	r1, [pc, #120]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001b38:	4013      	ands	r3, r2
 8001b3a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d006      	beq.n	8001b56 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b48:	4b19      	ldr	r3, [pc, #100]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001b4a:	685a      	ldr	r2, [r3, #4]
 8001b4c:	4918      	ldr	r1, [pc, #96]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	604b      	str	r3, [r1, #4]
 8001b54:	e006      	b.n	8001b64 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b56:	4b16      	ldr	r3, [pc, #88]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001b58:	685a      	ldr	r2, [r3, #4]
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	43db      	mvns	r3, r3
 8001b5e:	4914      	ldr	r1, [pc, #80]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001b60:	4013      	ands	r3, r2
 8001b62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d021      	beq.n	8001bb4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b70:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	490e      	ldr	r1, [pc, #56]	@ (8001bb0 <HAL_GPIO_Init+0x2d0>)
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	600b      	str	r3, [r1, #0]
 8001b7c:	e021      	b.n	8001bc2 <HAL_GPIO_Init+0x2e2>
 8001b7e:	bf00      	nop
 8001b80:	10320000 	.word	0x10320000
 8001b84:	10310000 	.word	0x10310000
 8001b88:	10220000 	.word	0x10220000
 8001b8c:	10210000 	.word	0x10210000
 8001b90:	10120000 	.word	0x10120000
 8001b94:	10110000 	.word	0x10110000
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	40010000 	.word	0x40010000
 8001ba0:	40010800 	.word	0x40010800
 8001ba4:	40010c00 	.word	0x40010c00
 8001ba8:	40011000 	.word	0x40011000
 8001bac:	40011400 	.word	0x40011400
 8001bb0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001be4 <HAL_GPIO_Init+0x304>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	69bb      	ldr	r3, [r7, #24]
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	4909      	ldr	r1, [pc, #36]	@ (8001be4 <HAL_GPIO_Init+0x304>)
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bce:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	f47f ae8e 	bne.w	80018f4 <HAL_GPIO_Init+0x14>
  }
}
 8001bd8:	bf00      	nop
 8001bda:	bf00      	nop
 8001bdc:	372c      	adds	r7, #44	@ 0x2c
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr
 8001be4:	40010400 	.word	0x40010400

08001be8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689a      	ldr	r2, [r3, #8]
 8001bf8:	887b      	ldrh	r3, [r7, #2]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d002      	beq.n	8001c06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c00:	2301      	movs	r3, #1
 8001c02:	73fb      	strb	r3, [r7, #15]
 8001c04:	e001      	b.n	8001c0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c06:	2300      	movs	r3, #0
 8001c08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3714      	adds	r7, #20
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr

08001c16 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c16:	b480      	push	{r7}
 8001c18:	b083      	sub	sp, #12
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
 8001c1e:	460b      	mov	r3, r1
 8001c20:	807b      	strh	r3, [r7, #2]
 8001c22:	4613      	mov	r3, r2
 8001c24:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c26:	787b      	ldrb	r3, [r7, #1]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d003      	beq.n	8001c34 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c2c:	887a      	ldrh	r2, [r7, #2]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c32:	e003      	b.n	8001c3c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c34:	887b      	ldrh	r3, [r7, #2]
 8001c36:	041a      	lsls	r2, r3, #16
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	611a      	str	r2, [r3, #16]
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr
	...

08001c48 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c52:	4b08      	ldr	r3, [pc, #32]	@ (8001c74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c54:	695a      	ldr	r2, [r3, #20]
 8001c56:	88fb      	ldrh	r3, [r7, #6]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d006      	beq.n	8001c6c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c5e:	4a05      	ldr	r2, [pc, #20]	@ (8001c74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c60:	88fb      	ldrh	r3, [r7, #6]
 8001c62:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c64:	88fb      	ldrh	r3, [r7, #6]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7fe fdd0 	bl	800080c <HAL_GPIO_EXTI_Callback>
  }
}
 8001c6c:	bf00      	nop
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40010400 	.word	0x40010400

08001c78 <HAL_PWR_PVD_IRQHandler>:
  * @brief  This function handles the PWR PVD interrupt request.
  * @note   This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8001c7c:	4b06      	ldr	r3, [pc, #24]	@ (8001c98 <HAL_PWR_PVD_IRQHandler+0x20>)
 8001c7e:	695b      	ldr	r3, [r3, #20]
 8001c80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d005      	beq.n	8001c94 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8001c88:	f000 f808 	bl	8001c9c <HAL_PWR_PVDCallback>

    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8001c8c:	4b02      	ldr	r3, [pc, #8]	@ (8001c98 <HAL_PWR_PVD_IRQHandler+0x20>)
 8001c8e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001c92:	615a      	str	r2, [r3, #20]
  }
}
 8001c94:	bf00      	nop
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40010400 	.word	0x40010400

08001c9c <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bc80      	pop	{r7}
 8001ca6:	4770      	bx	lr

08001ca8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b086      	sub	sp, #24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e272      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	f000 8087 	beq.w	8001dd6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cc8:	4b92      	ldr	r3, [pc, #584]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f003 030c 	and.w	r3, r3, #12
 8001cd0:	2b04      	cmp	r3, #4
 8001cd2:	d00c      	beq.n	8001cee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001cd4:	4b8f      	ldr	r3, [pc, #572]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f003 030c 	and.w	r3, r3, #12
 8001cdc:	2b08      	cmp	r3, #8
 8001cde:	d112      	bne.n	8001d06 <HAL_RCC_OscConfig+0x5e>
 8001ce0:	4b8c      	ldr	r3, [pc, #560]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ce8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cec:	d10b      	bne.n	8001d06 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cee:	4b89      	ldr	r3, [pc, #548]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d06c      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x12c>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d168      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e24c      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d0e:	d106      	bne.n	8001d1e <HAL_RCC_OscConfig+0x76>
 8001d10:	4b80      	ldr	r3, [pc, #512]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a7f      	ldr	r2, [pc, #508]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d1a:	6013      	str	r3, [r2, #0]
 8001d1c:	e02e      	b.n	8001d7c <HAL_RCC_OscConfig+0xd4>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10c      	bne.n	8001d40 <HAL_RCC_OscConfig+0x98>
 8001d26:	4b7b      	ldr	r3, [pc, #492]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a7a      	ldr	r2, [pc, #488]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d30:	6013      	str	r3, [r2, #0]
 8001d32:	4b78      	ldr	r3, [pc, #480]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a77      	ldr	r2, [pc, #476]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d38:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d3c:	6013      	str	r3, [r2, #0]
 8001d3e:	e01d      	b.n	8001d7c <HAL_RCC_OscConfig+0xd4>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d48:	d10c      	bne.n	8001d64 <HAL_RCC_OscConfig+0xbc>
 8001d4a:	4b72      	ldr	r3, [pc, #456]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a71      	ldr	r2, [pc, #452]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d54:	6013      	str	r3, [r2, #0]
 8001d56:	4b6f      	ldr	r3, [pc, #444]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a6e      	ldr	r2, [pc, #440]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d60:	6013      	str	r3, [r2, #0]
 8001d62:	e00b      	b.n	8001d7c <HAL_RCC_OscConfig+0xd4>
 8001d64:	4b6b      	ldr	r3, [pc, #428]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a6a      	ldr	r2, [pc, #424]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d6e:	6013      	str	r3, [r2, #0]
 8001d70:	4b68      	ldr	r3, [pc, #416]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a67      	ldr	r2, [pc, #412]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001d76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d7a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d013      	beq.n	8001dac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d84:	f7ff fa70 	bl	8001268 <HAL_GetTick>
 8001d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d8a:	e008      	b.n	8001d9e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d8c:	f7ff fa6c 	bl	8001268 <HAL_GetTick>
 8001d90:	4602      	mov	r2, r0
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	2b64      	cmp	r3, #100	@ 0x64
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e200      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d9e:	4b5d      	ldr	r3, [pc, #372]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d0f0      	beq.n	8001d8c <HAL_RCC_OscConfig+0xe4>
 8001daa:	e014      	b.n	8001dd6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dac:	f7ff fa5c 	bl	8001268 <HAL_GetTick>
 8001db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001db2:	e008      	b.n	8001dc6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001db4:	f7ff fa58 	bl	8001268 <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	2b64      	cmp	r3, #100	@ 0x64
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e1ec      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dc6:	4b53      	ldr	r3, [pc, #332]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1f0      	bne.n	8001db4 <HAL_RCC_OscConfig+0x10c>
 8001dd2:	e000      	b.n	8001dd6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d063      	beq.n	8001eaa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001de2:	4b4c      	ldr	r3, [pc, #304]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f003 030c 	and.w	r3, r3, #12
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d00b      	beq.n	8001e06 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001dee:	4b49      	ldr	r3, [pc, #292]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f003 030c 	and.w	r3, r3, #12
 8001df6:	2b08      	cmp	r3, #8
 8001df8:	d11c      	bne.n	8001e34 <HAL_RCC_OscConfig+0x18c>
 8001dfa:	4b46      	ldr	r3, [pc, #280]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d116      	bne.n	8001e34 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e06:	4b43      	ldr	r3, [pc, #268]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d005      	beq.n	8001e1e <HAL_RCC_OscConfig+0x176>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	691b      	ldr	r3, [r3, #16]
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d001      	beq.n	8001e1e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e1c0      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e1e:	4b3d      	ldr	r3, [pc, #244]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	4939      	ldr	r1, [pc, #228]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e32:	e03a      	b.n	8001eaa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	691b      	ldr	r3, [r3, #16]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d020      	beq.n	8001e7e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e3c:	4b36      	ldr	r3, [pc, #216]	@ (8001f18 <HAL_RCC_OscConfig+0x270>)
 8001e3e:	2201      	movs	r2, #1
 8001e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e42:	f7ff fa11 	bl	8001268 <HAL_GetTick>
 8001e46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e48:	e008      	b.n	8001e5c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e4a:	f7ff fa0d 	bl	8001268 <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d901      	bls.n	8001e5c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e1a1      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e5c:	4b2d      	ldr	r3, [pc, #180]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d0f0      	beq.n	8001e4a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e68:	4b2a      	ldr	r3, [pc, #168]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	695b      	ldr	r3, [r3, #20]
 8001e74:	00db      	lsls	r3, r3, #3
 8001e76:	4927      	ldr	r1, [pc, #156]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	600b      	str	r3, [r1, #0]
 8001e7c:	e015      	b.n	8001eaa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e7e:	4b26      	ldr	r3, [pc, #152]	@ (8001f18 <HAL_RCC_OscConfig+0x270>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e84:	f7ff f9f0 	bl	8001268 <HAL_GetTick>
 8001e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e8a:	e008      	b.n	8001e9e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e8c:	f7ff f9ec 	bl	8001268 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e180      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d1f0      	bne.n	8001e8c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0308 	and.w	r3, r3, #8
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d03a      	beq.n	8001f2c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d019      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ebe:	4b17      	ldr	r3, [pc, #92]	@ (8001f1c <HAL_RCC_OscConfig+0x274>)
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec4:	f7ff f9d0 	bl	8001268 <HAL_GetTick>
 8001ec8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ecc:	f7ff f9cc 	bl	8001268 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e160      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ede:	4b0d      	ldr	r3, [pc, #52]	@ (8001f14 <HAL_RCC_OscConfig+0x26c>)
 8001ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d0f0      	beq.n	8001ecc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001eea:	2001      	movs	r0, #1
 8001eec:	f000 fa9c 	bl	8002428 <RCC_Delay>
 8001ef0:	e01c      	b.n	8001f2c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8001f1c <HAL_RCC_OscConfig+0x274>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef8:	f7ff f9b6 	bl	8001268 <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001efe:	e00f      	b.n	8001f20 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f00:	f7ff f9b2 	bl	8001268 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d908      	bls.n	8001f20 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e146      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
 8001f12:	bf00      	nop
 8001f14:	40021000 	.word	0x40021000
 8001f18:	42420000 	.word	0x42420000
 8001f1c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f20:	4b92      	ldr	r3, [pc, #584]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f24:	f003 0302 	and.w	r3, r3, #2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d1e9      	bne.n	8001f00 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f000 80a6 	beq.w	8002086 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f3e:	4b8b      	ldr	r3, [pc, #556]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d10d      	bne.n	8001f66 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f4a:	4b88      	ldr	r3, [pc, #544]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	4a87      	ldr	r2, [pc, #540]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001f50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f54:	61d3      	str	r3, [r2, #28]
 8001f56:	4b85      	ldr	r3, [pc, #532]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f5e:	60bb      	str	r3, [r7, #8]
 8001f60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f62:	2301      	movs	r3, #1
 8001f64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f66:	4b82      	ldr	r3, [pc, #520]	@ (8002170 <HAL_RCC_OscConfig+0x4c8>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d118      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f72:	4b7f      	ldr	r3, [pc, #508]	@ (8002170 <HAL_RCC_OscConfig+0x4c8>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a7e      	ldr	r2, [pc, #504]	@ (8002170 <HAL_RCC_OscConfig+0x4c8>)
 8001f78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f7e:	f7ff f973 	bl	8001268 <HAL_GetTick>
 8001f82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f84:	e008      	b.n	8001f98 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f86:	f7ff f96f 	bl	8001268 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b64      	cmp	r3, #100	@ 0x64
 8001f92:	d901      	bls.n	8001f98 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e103      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f98:	4b75      	ldr	r3, [pc, #468]	@ (8002170 <HAL_RCC_OscConfig+0x4c8>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d0f0      	beq.n	8001f86 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d106      	bne.n	8001fba <HAL_RCC_OscConfig+0x312>
 8001fac:	4b6f      	ldr	r3, [pc, #444]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001fae:	6a1b      	ldr	r3, [r3, #32]
 8001fb0:	4a6e      	ldr	r2, [pc, #440]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001fb2:	f043 0301 	orr.w	r3, r3, #1
 8001fb6:	6213      	str	r3, [r2, #32]
 8001fb8:	e02d      	b.n	8002016 <HAL_RCC_OscConfig+0x36e>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d10c      	bne.n	8001fdc <HAL_RCC_OscConfig+0x334>
 8001fc2:	4b6a      	ldr	r3, [pc, #424]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001fc4:	6a1b      	ldr	r3, [r3, #32]
 8001fc6:	4a69      	ldr	r2, [pc, #420]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001fc8:	f023 0301 	bic.w	r3, r3, #1
 8001fcc:	6213      	str	r3, [r2, #32]
 8001fce:	4b67      	ldr	r3, [pc, #412]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001fd0:	6a1b      	ldr	r3, [r3, #32]
 8001fd2:	4a66      	ldr	r2, [pc, #408]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001fd4:	f023 0304 	bic.w	r3, r3, #4
 8001fd8:	6213      	str	r3, [r2, #32]
 8001fda:	e01c      	b.n	8002016 <HAL_RCC_OscConfig+0x36e>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	2b05      	cmp	r3, #5
 8001fe2:	d10c      	bne.n	8001ffe <HAL_RCC_OscConfig+0x356>
 8001fe4:	4b61      	ldr	r3, [pc, #388]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001fe6:	6a1b      	ldr	r3, [r3, #32]
 8001fe8:	4a60      	ldr	r2, [pc, #384]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001fea:	f043 0304 	orr.w	r3, r3, #4
 8001fee:	6213      	str	r3, [r2, #32]
 8001ff0:	4b5e      	ldr	r3, [pc, #376]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001ff2:	6a1b      	ldr	r3, [r3, #32]
 8001ff4:	4a5d      	ldr	r2, [pc, #372]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8001ff6:	f043 0301 	orr.w	r3, r3, #1
 8001ffa:	6213      	str	r3, [r2, #32]
 8001ffc:	e00b      	b.n	8002016 <HAL_RCC_OscConfig+0x36e>
 8001ffe:	4b5b      	ldr	r3, [pc, #364]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8002000:	6a1b      	ldr	r3, [r3, #32]
 8002002:	4a5a      	ldr	r2, [pc, #360]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8002004:	f023 0301 	bic.w	r3, r3, #1
 8002008:	6213      	str	r3, [r2, #32]
 800200a:	4b58      	ldr	r3, [pc, #352]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 800200c:	6a1b      	ldr	r3, [r3, #32]
 800200e:	4a57      	ldr	r2, [pc, #348]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8002010:	f023 0304 	bic.w	r3, r3, #4
 8002014:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d015      	beq.n	800204a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800201e:	f7ff f923 	bl	8001268 <HAL_GetTick>
 8002022:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002024:	e00a      	b.n	800203c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002026:	f7ff f91f 	bl	8001268 <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002034:	4293      	cmp	r3, r2
 8002036:	d901      	bls.n	800203c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e0b1      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800203c:	4b4b      	ldr	r3, [pc, #300]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 800203e:	6a1b      	ldr	r3, [r3, #32]
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d0ee      	beq.n	8002026 <HAL_RCC_OscConfig+0x37e>
 8002048:	e014      	b.n	8002074 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800204a:	f7ff f90d 	bl	8001268 <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002050:	e00a      	b.n	8002068 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002052:	f7ff f909 	bl	8001268 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002060:	4293      	cmp	r3, r2
 8002062:	d901      	bls.n	8002068 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e09b      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002068:	4b40      	ldr	r3, [pc, #256]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 800206a:	6a1b      	ldr	r3, [r3, #32]
 800206c:	f003 0302 	and.w	r3, r3, #2
 8002070:	2b00      	cmp	r3, #0
 8002072:	d1ee      	bne.n	8002052 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002074:	7dfb      	ldrb	r3, [r7, #23]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d105      	bne.n	8002086 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800207a:	4b3c      	ldr	r3, [pc, #240]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	4a3b      	ldr	r2, [pc, #236]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8002080:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002084:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	2b00      	cmp	r3, #0
 800208c:	f000 8087 	beq.w	800219e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002090:	4b36      	ldr	r3, [pc, #216]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f003 030c 	and.w	r3, r3, #12
 8002098:	2b08      	cmp	r3, #8
 800209a:	d061      	beq.n	8002160 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	69db      	ldr	r3, [r3, #28]
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d146      	bne.n	8002132 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020a4:	4b33      	ldr	r3, [pc, #204]	@ (8002174 <HAL_RCC_OscConfig+0x4cc>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020aa:	f7ff f8dd 	bl	8001268 <HAL_GetTick>
 80020ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020b0:	e008      	b.n	80020c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b2:	f7ff f8d9 	bl	8001268 <HAL_GetTick>
 80020b6:	4602      	mov	r2, r0
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d901      	bls.n	80020c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020c0:	2303      	movs	r3, #3
 80020c2:	e06d      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c4:	4b29      	ldr	r3, [pc, #164]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1f0      	bne.n	80020b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020d8:	d108      	bne.n	80020ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80020da:	4b24      	ldr	r3, [pc, #144]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	4921      	ldr	r1, [pc, #132]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020ec:	4b1f      	ldr	r3, [pc, #124]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6a19      	ldr	r1, [r3, #32]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020fc:	430b      	orrs	r3, r1
 80020fe:	491b      	ldr	r1, [pc, #108]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8002100:	4313      	orrs	r3, r2
 8002102:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002104:	4b1b      	ldr	r3, [pc, #108]	@ (8002174 <HAL_RCC_OscConfig+0x4cc>)
 8002106:	2201      	movs	r2, #1
 8002108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210a:	f7ff f8ad 	bl	8001268 <HAL_GetTick>
 800210e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002110:	e008      	b.n	8002124 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002112:	f7ff f8a9 	bl	8001268 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d901      	bls.n	8002124 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e03d      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002124:	4b11      	ldr	r3, [pc, #68]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d0f0      	beq.n	8002112 <HAL_RCC_OscConfig+0x46a>
 8002130:	e035      	b.n	800219e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002132:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <HAL_RCC_OscConfig+0x4cc>)
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002138:	f7ff f896 	bl	8001268 <HAL_GetTick>
 800213c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800213e:	e008      	b.n	8002152 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002140:	f7ff f892 	bl	8001268 <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b02      	cmp	r3, #2
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e026      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002152:	4b06      	ldr	r3, [pc, #24]	@ (800216c <HAL_RCC_OscConfig+0x4c4>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1f0      	bne.n	8002140 <HAL_RCC_OscConfig+0x498>
 800215e:	e01e      	b.n	800219e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	69db      	ldr	r3, [r3, #28]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d107      	bne.n	8002178 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e019      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
 800216c:	40021000 	.word	0x40021000
 8002170:	40007000 	.word	0x40007000
 8002174:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002178:	4b0b      	ldr	r3, [pc, #44]	@ (80021a8 <HAL_RCC_OscConfig+0x500>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a1b      	ldr	r3, [r3, #32]
 8002188:	429a      	cmp	r2, r3
 800218a:	d106      	bne.n	800219a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002196:	429a      	cmp	r2, r3
 8002198:	d001      	beq.n	800219e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e000      	b.n	80021a0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800219e:	2300      	movs	r3, #0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3718      	adds	r7, #24
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	40021000 	.word	0x40021000

080021ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d101      	bne.n	80021c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e0d0      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021c0:	4b6a      	ldr	r3, [pc, #424]	@ (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0307 	and.w	r3, r3, #7
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d910      	bls.n	80021f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ce:	4b67      	ldr	r3, [pc, #412]	@ (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f023 0207 	bic.w	r2, r3, #7
 80021d6:	4965      	ldr	r1, [pc, #404]	@ (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	4313      	orrs	r3, r2
 80021dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021de:	4b63      	ldr	r3, [pc, #396]	@ (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	683a      	ldr	r2, [r7, #0]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d001      	beq.n	80021f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e0b8      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0302 	and.w	r3, r3, #2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d020      	beq.n	800223e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0304 	and.w	r3, r3, #4
 8002204:	2b00      	cmp	r3, #0
 8002206:	d005      	beq.n	8002214 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002208:	4b59      	ldr	r3, [pc, #356]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	4a58      	ldr	r2, [pc, #352]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800220e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002212:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0308 	and.w	r3, r3, #8
 800221c:	2b00      	cmp	r3, #0
 800221e:	d005      	beq.n	800222c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002220:	4b53      	ldr	r3, [pc, #332]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	4a52      	ldr	r2, [pc, #328]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002226:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800222a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800222c:	4b50      	ldr	r3, [pc, #320]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	494d      	ldr	r1, [pc, #308]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800223a:	4313      	orrs	r3, r2
 800223c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	2b00      	cmp	r3, #0
 8002248:	d040      	beq.n	80022cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d107      	bne.n	8002262 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002252:	4b47      	ldr	r3, [pc, #284]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d115      	bne.n	800228a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e07f      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	2b02      	cmp	r3, #2
 8002268:	d107      	bne.n	800227a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800226a:	4b41      	ldr	r3, [pc, #260]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d109      	bne.n	800228a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e073      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800227a:	4b3d      	ldr	r3, [pc, #244]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e06b      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800228a:	4b39      	ldr	r3, [pc, #228]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f023 0203 	bic.w	r2, r3, #3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	4936      	ldr	r1, [pc, #216]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002298:	4313      	orrs	r3, r2
 800229a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800229c:	f7fe ffe4 	bl	8001268 <HAL_GetTick>
 80022a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a2:	e00a      	b.n	80022ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a4:	f7fe ffe0 	bl	8001268 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e053      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ba:	4b2d      	ldr	r3, [pc, #180]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f003 020c 	and.w	r2, r3, #12
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d1eb      	bne.n	80022a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022cc:	4b27      	ldr	r3, [pc, #156]	@ (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d210      	bcs.n	80022fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022da:	4b24      	ldr	r3, [pc, #144]	@ (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f023 0207 	bic.w	r2, r3, #7
 80022e2:	4922      	ldr	r1, [pc, #136]	@ (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ea:	4b20      	ldr	r3, [pc, #128]	@ (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	683a      	ldr	r2, [r7, #0]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d001      	beq.n	80022fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e032      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0304 	and.w	r3, r3, #4
 8002304:	2b00      	cmp	r3, #0
 8002306:	d008      	beq.n	800231a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002308:	4b19      	ldr	r3, [pc, #100]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	4916      	ldr	r1, [pc, #88]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002316:	4313      	orrs	r3, r2
 8002318:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0308 	and.w	r3, r3, #8
 8002322:	2b00      	cmp	r3, #0
 8002324:	d009      	beq.n	800233a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002326:	4b12      	ldr	r3, [pc, #72]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	691b      	ldr	r3, [r3, #16]
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	490e      	ldr	r1, [pc, #56]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002336:	4313      	orrs	r3, r2
 8002338:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800233a:	f000 f821 	bl	8002380 <HAL_RCC_GetSysClockFreq>
 800233e:	4602      	mov	r2, r0
 8002340:	4b0b      	ldr	r3, [pc, #44]	@ (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	091b      	lsrs	r3, r3, #4
 8002346:	f003 030f 	and.w	r3, r3, #15
 800234a:	490a      	ldr	r1, [pc, #40]	@ (8002374 <HAL_RCC_ClockConfig+0x1c8>)
 800234c:	5ccb      	ldrb	r3, [r1, r3]
 800234e:	fa22 f303 	lsr.w	r3, r2, r3
 8002352:	4a09      	ldr	r2, [pc, #36]	@ (8002378 <HAL_RCC_ClockConfig+0x1cc>)
 8002354:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002356:	4b09      	ldr	r3, [pc, #36]	@ (800237c <HAL_RCC_ClockConfig+0x1d0>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f7fe ff42 	bl	80011e4 <HAL_InitTick>

  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40022000 	.word	0x40022000
 8002370:	40021000 	.word	0x40021000
 8002374:	08002b6c 	.word	0x08002b6c
 8002378:	2000000c 	.word	0x2000000c
 800237c:	20000010 	.word	0x20000010

08002380 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002380:	b480      	push	{r7}
 8002382:	b087      	sub	sp, #28
 8002384:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002386:	2300      	movs	r3, #0
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	2300      	movs	r3, #0
 800238c:	60bb      	str	r3, [r7, #8]
 800238e:	2300      	movs	r3, #0
 8002390:	617b      	str	r3, [r7, #20]
 8002392:	2300      	movs	r3, #0
 8002394:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002396:	2300      	movs	r3, #0
 8002398:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800239a:	4b1e      	ldr	r3, [pc, #120]	@ (8002414 <HAL_RCC_GetSysClockFreq+0x94>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f003 030c 	and.w	r3, r3, #12
 80023a6:	2b04      	cmp	r3, #4
 80023a8:	d002      	beq.n	80023b0 <HAL_RCC_GetSysClockFreq+0x30>
 80023aa:	2b08      	cmp	r3, #8
 80023ac:	d003      	beq.n	80023b6 <HAL_RCC_GetSysClockFreq+0x36>
 80023ae:	e027      	b.n	8002400 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023b0:	4b19      	ldr	r3, [pc, #100]	@ (8002418 <HAL_RCC_GetSysClockFreq+0x98>)
 80023b2:	613b      	str	r3, [r7, #16]
      break;
 80023b4:	e027      	b.n	8002406 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	0c9b      	lsrs	r3, r3, #18
 80023ba:	f003 030f 	and.w	r3, r3, #15
 80023be:	4a17      	ldr	r2, [pc, #92]	@ (800241c <HAL_RCC_GetSysClockFreq+0x9c>)
 80023c0:	5cd3      	ldrb	r3, [r2, r3]
 80023c2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d010      	beq.n	80023f0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023ce:	4b11      	ldr	r3, [pc, #68]	@ (8002414 <HAL_RCC_GetSysClockFreq+0x94>)
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	0c5b      	lsrs	r3, r3, #17
 80023d4:	f003 0301 	and.w	r3, r3, #1
 80023d8:	4a11      	ldr	r2, [pc, #68]	@ (8002420 <HAL_RCC_GetSysClockFreq+0xa0>)
 80023da:	5cd3      	ldrb	r3, [r2, r3]
 80023dc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002418 <HAL_RCC_GetSysClockFreq+0x98>)
 80023e2:	fb03 f202 	mul.w	r2, r3, r2
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ec:	617b      	str	r3, [r7, #20]
 80023ee:	e004      	b.n	80023fa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a0c      	ldr	r2, [pc, #48]	@ (8002424 <HAL_RCC_GetSysClockFreq+0xa4>)
 80023f4:	fb02 f303 	mul.w	r3, r2, r3
 80023f8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	613b      	str	r3, [r7, #16]
      break;
 80023fe:	e002      	b.n	8002406 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002400:	4b05      	ldr	r3, [pc, #20]	@ (8002418 <HAL_RCC_GetSysClockFreq+0x98>)
 8002402:	613b      	str	r3, [r7, #16]
      break;
 8002404:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002406:	693b      	ldr	r3, [r7, #16]
}
 8002408:	4618      	mov	r0, r3
 800240a:	371c      	adds	r7, #28
 800240c:	46bd      	mov	sp, r7
 800240e:	bc80      	pop	{r7}
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	40021000 	.word	0x40021000
 8002418:	007a1200 	.word	0x007a1200
 800241c:	08002b7c 	.word	0x08002b7c
 8002420:	08002b8c 	.word	0x08002b8c
 8002424:	003d0900 	.word	0x003d0900

08002428 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002430:	4b0a      	ldr	r3, [pc, #40]	@ (800245c <RCC_Delay+0x34>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a0a      	ldr	r2, [pc, #40]	@ (8002460 <RCC_Delay+0x38>)
 8002436:	fba2 2303 	umull	r2, r3, r2, r3
 800243a:	0a5b      	lsrs	r3, r3, #9
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	fb02 f303 	mul.w	r3, r2, r3
 8002442:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002444:	bf00      	nop
  }
  while (Delay --);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	1e5a      	subs	r2, r3, #1
 800244a:	60fa      	str	r2, [r7, #12]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d1f9      	bne.n	8002444 <RCC_Delay+0x1c>
}
 8002450:	bf00      	nop
 8002452:	bf00      	nop
 8002454:	3714      	adds	r7, #20
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr
 800245c:	2000000c 	.word	0x2000000c
 8002460:	10624dd3 	.word	0x10624dd3

08002464 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e041      	b.n	80024fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d106      	bne.n	8002490 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f7fe fe04 	bl	8001098 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2202      	movs	r2, #2
 8002494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3304      	adds	r3, #4
 80024a0:	4619      	mov	r1, r3
 80024a2:	4610      	mov	r0, r2
 80024a4:	f000 f940 	bl	8002728 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2201      	movs	r2, #1
 80024b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
	...

08002504 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002512:	b2db      	uxtb	r3, r3
 8002514:	2b01      	cmp	r3, #1
 8002516:	d001      	beq.n	800251c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e032      	b.n	8002582 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2202      	movs	r2, #2
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a18      	ldr	r2, [pc, #96]	@ (800258c <HAL_TIM_Base_Start+0x88>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d00e      	beq.n	800254c <HAL_TIM_Base_Start+0x48>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002536:	d009      	beq.n	800254c <HAL_TIM_Base_Start+0x48>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a14      	ldr	r2, [pc, #80]	@ (8002590 <HAL_TIM_Base_Start+0x8c>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d004      	beq.n	800254c <HAL_TIM_Base_Start+0x48>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a13      	ldr	r2, [pc, #76]	@ (8002594 <HAL_TIM_Base_Start+0x90>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d111      	bne.n	8002570 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 0307 	and.w	r3, r3, #7
 8002556:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2b06      	cmp	r3, #6
 800255c:	d010      	beq.n	8002580 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f042 0201 	orr.w	r2, r2, #1
 800256c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800256e:	e007      	b.n	8002580 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f042 0201 	orr.w	r2, r2, #1
 800257e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	3714      	adds	r7, #20
 8002586:	46bd      	mov	sp, r7
 8002588:	bc80      	pop	{r7}
 800258a:	4770      	bx	lr
 800258c:	40012c00 	.word	0x40012c00
 8002590:	40000400 	.word	0x40000400
 8002594:	40000800 	.word	0x40000800

08002598 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025a2:	2300      	movs	r3, #0
 80025a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d101      	bne.n	80025b4 <HAL_TIM_ConfigClockSource+0x1c>
 80025b0:	2302      	movs	r3, #2
 80025b2:	e0b4      	b.n	800271e <HAL_TIM_ConfigClockSource+0x186>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2202      	movs	r2, #2
 80025c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80025d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80025da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68ba      	ldr	r2, [r7, #8]
 80025e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025ec:	d03e      	beq.n	800266c <HAL_TIM_ConfigClockSource+0xd4>
 80025ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025f2:	f200 8087 	bhi.w	8002704 <HAL_TIM_ConfigClockSource+0x16c>
 80025f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025fa:	f000 8086 	beq.w	800270a <HAL_TIM_ConfigClockSource+0x172>
 80025fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002602:	d87f      	bhi.n	8002704 <HAL_TIM_ConfigClockSource+0x16c>
 8002604:	2b70      	cmp	r3, #112	@ 0x70
 8002606:	d01a      	beq.n	800263e <HAL_TIM_ConfigClockSource+0xa6>
 8002608:	2b70      	cmp	r3, #112	@ 0x70
 800260a:	d87b      	bhi.n	8002704 <HAL_TIM_ConfigClockSource+0x16c>
 800260c:	2b60      	cmp	r3, #96	@ 0x60
 800260e:	d050      	beq.n	80026b2 <HAL_TIM_ConfigClockSource+0x11a>
 8002610:	2b60      	cmp	r3, #96	@ 0x60
 8002612:	d877      	bhi.n	8002704 <HAL_TIM_ConfigClockSource+0x16c>
 8002614:	2b50      	cmp	r3, #80	@ 0x50
 8002616:	d03c      	beq.n	8002692 <HAL_TIM_ConfigClockSource+0xfa>
 8002618:	2b50      	cmp	r3, #80	@ 0x50
 800261a:	d873      	bhi.n	8002704 <HAL_TIM_ConfigClockSource+0x16c>
 800261c:	2b40      	cmp	r3, #64	@ 0x40
 800261e:	d058      	beq.n	80026d2 <HAL_TIM_ConfigClockSource+0x13a>
 8002620:	2b40      	cmp	r3, #64	@ 0x40
 8002622:	d86f      	bhi.n	8002704 <HAL_TIM_ConfigClockSource+0x16c>
 8002624:	2b30      	cmp	r3, #48	@ 0x30
 8002626:	d064      	beq.n	80026f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002628:	2b30      	cmp	r3, #48	@ 0x30
 800262a:	d86b      	bhi.n	8002704 <HAL_TIM_ConfigClockSource+0x16c>
 800262c:	2b20      	cmp	r3, #32
 800262e:	d060      	beq.n	80026f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002630:	2b20      	cmp	r3, #32
 8002632:	d867      	bhi.n	8002704 <HAL_TIM_ConfigClockSource+0x16c>
 8002634:	2b00      	cmp	r3, #0
 8002636:	d05c      	beq.n	80026f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002638:	2b10      	cmp	r3, #16
 800263a:	d05a      	beq.n	80026f2 <HAL_TIM_ConfigClockSource+0x15a>
 800263c:	e062      	b.n	8002704 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800264e:	f000 f950 	bl	80028f2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002660:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	68ba      	ldr	r2, [r7, #8]
 8002668:	609a      	str	r2, [r3, #8]
      break;
 800266a:	e04f      	b.n	800270c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800267c:	f000 f939 	bl	80028f2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689a      	ldr	r2, [r3, #8]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800268e:	609a      	str	r2, [r3, #8]
      break;
 8002690:	e03c      	b.n	800270c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800269e:	461a      	mov	r2, r3
 80026a0:	f000 f8b0 	bl	8002804 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	2150      	movs	r1, #80	@ 0x50
 80026aa:	4618      	mov	r0, r3
 80026ac:	f000 f907 	bl	80028be <TIM_ITRx_SetConfig>
      break;
 80026b0:	e02c      	b.n	800270c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80026be:	461a      	mov	r2, r3
 80026c0:	f000 f8ce 	bl	8002860 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2160      	movs	r1, #96	@ 0x60
 80026ca:	4618      	mov	r0, r3
 80026cc:	f000 f8f7 	bl	80028be <TIM_ITRx_SetConfig>
      break;
 80026d0:	e01c      	b.n	800270c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026de:	461a      	mov	r2, r3
 80026e0:	f000 f890 	bl	8002804 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2140      	movs	r1, #64	@ 0x40
 80026ea:	4618      	mov	r0, r3
 80026ec:	f000 f8e7 	bl	80028be <TIM_ITRx_SetConfig>
      break;
 80026f0:	e00c      	b.n	800270c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4619      	mov	r1, r3
 80026fc:	4610      	mov	r0, r2
 80026fe:	f000 f8de 	bl	80028be <TIM_ITRx_SetConfig>
      break;
 8002702:	e003      	b.n	800270c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	73fb      	strb	r3, [r7, #15]
      break;
 8002708:	e000      	b.n	800270c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800270a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800271c:	7bfb      	ldrb	r3, [r7, #15]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
	...

08002728 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	4a2f      	ldr	r2, [pc, #188]	@ (80027f8 <TIM_Base_SetConfig+0xd0>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d00b      	beq.n	8002758 <TIM_Base_SetConfig+0x30>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002746:	d007      	beq.n	8002758 <TIM_Base_SetConfig+0x30>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	4a2c      	ldr	r2, [pc, #176]	@ (80027fc <TIM_Base_SetConfig+0xd4>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d003      	beq.n	8002758 <TIM_Base_SetConfig+0x30>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	4a2b      	ldr	r2, [pc, #172]	@ (8002800 <TIM_Base_SetConfig+0xd8>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d108      	bne.n	800276a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800275e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	4313      	orrs	r3, r2
 8002768:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a22      	ldr	r2, [pc, #136]	@ (80027f8 <TIM_Base_SetConfig+0xd0>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d00b      	beq.n	800278a <TIM_Base_SetConfig+0x62>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002778:	d007      	beq.n	800278a <TIM_Base_SetConfig+0x62>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a1f      	ldr	r2, [pc, #124]	@ (80027fc <TIM_Base_SetConfig+0xd4>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d003      	beq.n	800278a <TIM_Base_SetConfig+0x62>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a1e      	ldr	r2, [pc, #120]	@ (8002800 <TIM_Base_SetConfig+0xd8>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d108      	bne.n	800279c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002790:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	68fa      	ldr	r2, [r7, #12]
 8002798:	4313      	orrs	r3, r2
 800279a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	695b      	ldr	r3, [r3, #20]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	689a      	ldr	r2, [r3, #8]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	4a0d      	ldr	r2, [pc, #52]	@ (80027f8 <TIM_Base_SetConfig+0xd0>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d103      	bne.n	80027d0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	691a      	ldr	r2, [r3, #16]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	691b      	ldr	r3, [r3, #16]
 80027da:	f003 0301 	and.w	r3, r3, #1
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d005      	beq.n	80027ee <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	f023 0201 	bic.w	r2, r3, #1
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	611a      	str	r2, [r3, #16]
  }
}
 80027ee:	bf00      	nop
 80027f0:	3714      	adds	r7, #20
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bc80      	pop	{r7}
 80027f6:	4770      	bx	lr
 80027f8:	40012c00 	.word	0x40012c00
 80027fc:	40000400 	.word	0x40000400
 8002800:	40000800 	.word	0x40000800

08002804 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002804:	b480      	push	{r7}
 8002806:	b087      	sub	sp, #28
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	6a1b      	ldr	r3, [r3, #32]
 8002814:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	f023 0201 	bic.w	r2, r3, #1
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800282e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	011b      	lsls	r3, r3, #4
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	4313      	orrs	r3, r2
 8002838:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	f023 030a 	bic.w	r3, r3, #10
 8002840:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002842:	697a      	ldr	r2, [r7, #20]
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	4313      	orrs	r3, r2
 8002848:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	693a      	ldr	r2, [r7, #16]
 800284e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	697a      	ldr	r2, [r7, #20]
 8002854:	621a      	str	r2, [r3, #32]
}
 8002856:	bf00      	nop
 8002858:	371c      	adds	r7, #28
 800285a:	46bd      	mov	sp, r7
 800285c:	bc80      	pop	{r7}
 800285e:	4770      	bx	lr

08002860 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002860:	b480      	push	{r7}
 8002862:	b087      	sub	sp, #28
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6a1b      	ldr	r3, [r3, #32]
 8002870:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	6a1b      	ldr	r3, [r3, #32]
 8002876:	f023 0210 	bic.w	r2, r3, #16
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800288a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	031b      	lsls	r3, r3, #12
 8002890:	693a      	ldr	r2, [r7, #16]
 8002892:	4313      	orrs	r3, r2
 8002894:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800289c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	011b      	lsls	r3, r3, #4
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	697a      	ldr	r2, [r7, #20]
 80028b2:	621a      	str	r2, [r3, #32]
}
 80028b4:	bf00      	nop
 80028b6:	371c      	adds	r7, #28
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bc80      	pop	{r7}
 80028bc:	4770      	bx	lr

080028be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028be:	b480      	push	{r7}
 80028c0:	b085      	sub	sp, #20
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
 80028c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80028d6:	683a      	ldr	r2, [r7, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	4313      	orrs	r3, r2
 80028dc:	f043 0307 	orr.w	r3, r3, #7
 80028e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	609a      	str	r2, [r3, #8]
}
 80028e8:	bf00      	nop
 80028ea:	3714      	adds	r7, #20
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bc80      	pop	{r7}
 80028f0:	4770      	bx	lr

080028f2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80028f2:	b480      	push	{r7}
 80028f4:	b087      	sub	sp, #28
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	60f8      	str	r0, [r7, #12]
 80028fa:	60b9      	str	r1, [r7, #8]
 80028fc:	607a      	str	r2, [r7, #4]
 80028fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800290c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	021a      	lsls	r2, r3, #8
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	431a      	orrs	r2, r3
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	4313      	orrs	r3, r2
 800291a:	697a      	ldr	r2, [r7, #20]
 800291c:	4313      	orrs	r3, r2
 800291e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	697a      	ldr	r2, [r7, #20]
 8002924:	609a      	str	r2, [r3, #8]
}
 8002926:	bf00      	nop
 8002928:	371c      	adds	r7, #28
 800292a:	46bd      	mov	sp, r7
 800292c:	bc80      	pop	{r7}
 800292e:	4770      	bx	lr

08002930 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002940:	2b01      	cmp	r3, #1
 8002942:	d101      	bne.n	8002948 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002944:	2302      	movs	r3, #2
 8002946:	e046      	b.n	80029d6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2201      	movs	r2, #1
 800294c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2202      	movs	r2, #2
 8002954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800296e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68fa      	ldr	r2, [r7, #12]
 8002976:	4313      	orrs	r3, r2
 8002978:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a16      	ldr	r2, [pc, #88]	@ (80029e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d00e      	beq.n	80029aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002994:	d009      	beq.n	80029aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a12      	ldr	r2, [pc, #72]	@ (80029e4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d004      	beq.n	80029aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a10      	ldr	r2, [pc, #64]	@ (80029e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d10c      	bne.n	80029c4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	68ba      	ldr	r2, [r7, #8]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	68ba      	ldr	r2, [r7, #8]
 80029c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3714      	adds	r7, #20
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr
 80029e0:	40012c00 	.word	0x40012c00
 80029e4:	40000400 	.word	0x40000400
 80029e8:	40000800 	.word	0x40000800

080029ec <memset>:
 80029ec:	4603      	mov	r3, r0
 80029ee:	4402      	add	r2, r0
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d100      	bne.n	80029f6 <memset+0xa>
 80029f4:	4770      	bx	lr
 80029f6:	f803 1b01 	strb.w	r1, [r3], #1
 80029fa:	e7f9      	b.n	80029f0 <memset+0x4>

080029fc <__libc_init_array>:
 80029fc:	b570      	push	{r4, r5, r6, lr}
 80029fe:	2600      	movs	r6, #0
 8002a00:	4d0c      	ldr	r5, [pc, #48]	@ (8002a34 <__libc_init_array+0x38>)
 8002a02:	4c0d      	ldr	r4, [pc, #52]	@ (8002a38 <__libc_init_array+0x3c>)
 8002a04:	1b64      	subs	r4, r4, r5
 8002a06:	10a4      	asrs	r4, r4, #2
 8002a08:	42a6      	cmp	r6, r4
 8002a0a:	d109      	bne.n	8002a20 <__libc_init_array+0x24>
 8002a0c:	f000 f828 	bl	8002a60 <_init>
 8002a10:	2600      	movs	r6, #0
 8002a12:	4d0a      	ldr	r5, [pc, #40]	@ (8002a3c <__libc_init_array+0x40>)
 8002a14:	4c0a      	ldr	r4, [pc, #40]	@ (8002a40 <__libc_init_array+0x44>)
 8002a16:	1b64      	subs	r4, r4, r5
 8002a18:	10a4      	asrs	r4, r4, #2
 8002a1a:	42a6      	cmp	r6, r4
 8002a1c:	d105      	bne.n	8002a2a <__libc_init_array+0x2e>
 8002a1e:	bd70      	pop	{r4, r5, r6, pc}
 8002a20:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a24:	4798      	blx	r3
 8002a26:	3601      	adds	r6, #1
 8002a28:	e7ee      	b.n	8002a08 <__libc_init_array+0xc>
 8002a2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a2e:	4798      	blx	r3
 8002a30:	3601      	adds	r6, #1
 8002a32:	e7f2      	b.n	8002a1a <__libc_init_array+0x1e>
 8002a34:	08002b90 	.word	0x08002b90
 8002a38:	08002b90 	.word	0x08002b90
 8002a3c:	08002b90 	.word	0x08002b90
 8002a40:	08002b94 	.word	0x08002b94

08002a44 <memcpy>:
 8002a44:	440a      	add	r2, r1
 8002a46:	4291      	cmp	r1, r2
 8002a48:	f100 33ff 	add.w	r3, r0, #4294967295
 8002a4c:	d100      	bne.n	8002a50 <memcpy+0xc>
 8002a4e:	4770      	bx	lr
 8002a50:	b510      	push	{r4, lr}
 8002a52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a56:	4291      	cmp	r1, r2
 8002a58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a5c:	d1f9      	bne.n	8002a52 <memcpy+0xe>
 8002a5e:	bd10      	pop	{r4, pc}

08002a60 <_init>:
 8002a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a62:	bf00      	nop
 8002a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a66:	bc08      	pop	{r3}
 8002a68:	469e      	mov	lr, r3
 8002a6a:	4770      	bx	lr

08002a6c <_fini>:
 8002a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a6e:	bf00      	nop
 8002a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a72:	bc08      	pop	{r3}
 8002a74:	469e      	mov	lr, r3
 8002a76:	4770      	bx	lr
