/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  reg [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [19:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  reg [7:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_49z;
  wire [12:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [5:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_45z = ~(celloutsig_0_5z[1] & celloutsig_0_37z);
  assign celloutsig_0_13z = ~(celloutsig_0_2z[1] & celloutsig_0_10z);
  assign celloutsig_0_38z = ~((celloutsig_0_27z | celloutsig_0_10z) & (in_data[60] | celloutsig_0_1z));
  assign celloutsig_0_9z = ~((in_data[49] | celloutsig_0_6z[0]) & (celloutsig_0_2z[1] | celloutsig_0_1z));
  assign celloutsig_0_10z = ~((celloutsig_0_6z[5] | 1'h1) & (celloutsig_0_2z[2] | celloutsig_0_3z));
  assign celloutsig_0_18z = ~((celloutsig_0_16z | in_data[7]) & (_00_ | celloutsig_0_16z));
  assign celloutsig_0_27z = ~((celloutsig_0_6z[1] | celloutsig_0_9z) & (celloutsig_0_23z | celloutsig_0_6z[4]));
  assign celloutsig_1_3z = celloutsig_1_1z[1] ^ celloutsig_1_2z[0];
  assign celloutsig_1_7z = celloutsig_1_1z[0] ^ celloutsig_1_6z[0];
  assign celloutsig_1_8z = celloutsig_1_2z[2] ^ celloutsig_1_5z;
  assign celloutsig_1_14z = celloutsig_1_10z[0] ^ celloutsig_1_5z;
  assign celloutsig_0_11z = celloutsig_0_5z[4] ^ _01_;
  assign celloutsig_0_1z = celloutsig_0_0z[1] ^ celloutsig_0_0z[3];
  assign celloutsig_0_12z = celloutsig_0_9z ^ celloutsig_0_5z[3];
  assign celloutsig_0_23z = celloutsig_0_22z[15] ^ celloutsig_0_0z[4];
  reg [7:0] _18_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 8'h00;
    else _18_ <= in_data[58:51];
  assign { _02_[7:5], _00_, _02_[3:2], _01_, _02_[0] } = _18_;
  assign celloutsig_0_0z = in_data[54:50] & in_data[49:45];
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z } & { celloutsig_0_0z[0], celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_21z[9:3], celloutsig_0_13z, celloutsig_0_17z } & { celloutsig_0_6z[6:4], celloutsig_0_24z, celloutsig_0_14z };
  assign celloutsig_0_40z = { celloutsig_0_22z[13:12], celloutsig_0_39z, celloutsig_0_25z, celloutsig_0_15z, 1'h1 } / { 1'h1, celloutsig_0_35z[5:0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_12z, 1'h1, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_1_2z = in_data[186:183] / { 1'h1, in_data[169:167] };
  assign celloutsig_1_12z = celloutsig_1_4z[5:0] / { 1'h1, in_data[188], celloutsig_1_1z };
  assign celloutsig_0_32z = { celloutsig_0_18z, celloutsig_0_6z } === { celloutsig_0_21z[9:7], celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_17z };
  assign celloutsig_1_11z = { celloutsig_1_6z[1], celloutsig_1_8z, celloutsig_1_2z } === in_data[157:152];
  assign celloutsig_1_13z = { celloutsig_1_4z[10:5], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_1z } === { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_17z = { celloutsig_0_5z[5], celloutsig_0_12z, 1'h1, celloutsig_0_8z } === { celloutsig_0_16z, 1'h1, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_19z = { in_data[83:50], celloutsig_0_16z } === { celloutsig_0_15z, celloutsig_0_18z, _02_[7:5], _00_, _02_[3:2], _01_, _02_[0], 1'h1, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_30z = { in_data[85:59], 1'h1, celloutsig_0_11z } === { in_data[8:2], celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_19z, 1'h1, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_14z } > { celloutsig_1_12z[0], celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_24z = { _02_[7:5], _00_, _02_[3:2], _01_, _02_[0], celloutsig_0_3z } > { celloutsig_0_21z[10:4], celloutsig_0_23z, celloutsig_0_3z };
  assign celloutsig_0_39z = { _02_[3:2], _01_, celloutsig_0_30z, celloutsig_0_23z, celloutsig_0_34z, _02_[7:5], _00_, _02_[3:2], _01_, _02_[0], _02_[7:5], _00_, _02_[3:2], _01_, _02_[0] } && { in_data[41:17], celloutsig_0_9z, celloutsig_0_38z };
  assign celloutsig_0_47z = { celloutsig_0_34z[4:1], celloutsig_0_37z } && celloutsig_0_40z[9:5];
  assign celloutsig_0_3z = ! { celloutsig_0_0z[3:1], celloutsig_0_0z };
  assign celloutsig_0_37z = ! { celloutsig_0_8z, celloutsig_0_26z };
  assign celloutsig_0_56z = ! celloutsig_0_33z[19:9];
  assign celloutsig_1_0z = ! in_data[150:146];
  assign celloutsig_1_9z = ! celloutsig_1_4z[10:1];
  assign celloutsig_1_17z = ! { celloutsig_1_16z[1:0], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_16z = ! { celloutsig_0_14z[1:0], celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_33z = celloutsig_0_12z ? { celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_21z } : { celloutsig_0_32z, celloutsig_0_18z, celloutsig_0_3z, 2'h1, celloutsig_0_32z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_1z };
  assign celloutsig_0_36z = celloutsig_0_22z[12] ? { celloutsig_0_28z[0], celloutsig_0_28z, celloutsig_0_16z } : celloutsig_0_34z;
  assign celloutsig_0_34z = - celloutsig_0_20z[8:3];
  assign celloutsig_1_1z = - { in_data[165:163], celloutsig_1_0z };
  assign celloutsig_0_20z = - { celloutsig_0_6z[5:0], celloutsig_0_0z };
  assign celloutsig_0_31z = celloutsig_0_29z | { celloutsig_0_6z[3:2], celloutsig_0_10z };
  assign celloutsig_0_49z = { celloutsig_0_0z[2], celloutsig_0_37z, celloutsig_0_24z, celloutsig_0_26z } | { celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_27z };
  assign celloutsig_0_6z = in_data[65:59] | { _02_[7:5], _00_, _02_[3:2], _01_ };
  assign celloutsig_0_28z = { celloutsig_0_21z[4:2], celloutsig_0_1z } | { celloutsig_0_22z[10:8], celloutsig_0_12z };
  assign celloutsig_1_5z = ~^ in_data[167:163];
  assign celloutsig_0_8z = ~^ { celloutsig_0_5z[4:1], celloutsig_0_3z, celloutsig_0_1z, 1'h1, celloutsig_0_3z };
  assign celloutsig_1_6z = in_data[142:139] <<< { celloutsig_1_4z[10:8], celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_4z[8:3], celloutsig_1_3z, celloutsig_1_14z } <<< { celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_0_14z = celloutsig_0_5z[4:0] <<< { _02_[5], _00_, _02_[3:2], celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_14z[4:2], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_13z } <<< { celloutsig_0_5z[4:0], celloutsig_0_13z };
  assign celloutsig_0_21z = { celloutsig_0_6z[5:1], celloutsig_0_5z } <<< { celloutsig_0_1z, _02_[7:5], _00_, _02_[3:2], _01_, _02_[0], celloutsig_0_1z, celloutsig_0_18z };
  assign celloutsig_0_2z = { in_data[76:75], celloutsig_0_1z } <<< celloutsig_0_0z[2:0];
  assign celloutsig_0_22z = { celloutsig_0_14z[2:0], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_20z } <<< { in_data[11:6], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_29z = celloutsig_0_14z[4:2] <<< { celloutsig_0_2z[1], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_55z = { celloutsig_0_49z[5:3], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_36z, celloutsig_0_18z, celloutsig_0_47z } ~^ { celloutsig_0_28z[2:1], celloutsig_0_45z, celloutsig_0_39z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_1_4z = { in_data[134:128], celloutsig_1_1z } ~^ { celloutsig_1_2z[3:2], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_35z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_35z = { celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_23z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_10z = 14'h0000;
    else if (clkin_data[128]) celloutsig_1_10z = { celloutsig_1_4z[10], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 4'h0;
    else if (!clkin_data[128]) celloutsig_1_19z = { celloutsig_1_4z[3], celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_9z };
  always_latch
    if (clkin_data[32]) celloutsig_0_26z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_26z = { celloutsig_0_20z[1:0], celloutsig_0_19z };
  assign { _02_[4], _02_[1] } = { _00_, _01_ };
  assign { out_data[128], out_data[99:96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
