{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511238107656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511238107743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 23:21:47 2017 " "Processing started: Mon Nov 20 23:21:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511238107743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238107743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinalCasiquenoEsteSi -c ProyectoFinalCasiquenoEsteSi " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinalCasiquenoEsteSi -c ProyectoFinalCasiquenoEsteSi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238107744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511238110651 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1511238110651 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1511238110651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usart_t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usart_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usart_t-rtl " "Found design unit 1: usart_t-rtl" {  } { { "usart_t.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158037 ""} { "Info" "ISGN_ENTITY_NAME" "1 usart_t " "Found entity 1: usart_t" {  } { { "usart_t.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file suma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 suma-rtl " "Found design unit 1: suma-rtl" {  } { { "suma.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158057 ""} { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usart_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file usart_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usart_pkg " "Found design unit 1: usart_pkg" {  } { { "usart_pkg.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "USART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file USART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USART-rtl " "Found design unit 1: USART-rtl" {  } { { "USART.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158091 ""} { "Info" "ISGN_ENTITY_NAME" "1 USART " "Found entity 1: USART" {  } { { "USART.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "repartidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file repartidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 repartidor-rtl " "Found design unit 1: repartidor-rtl" {  } { { "repartidor.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158104 ""} { "Info" "ISGN_ENTITY_NAME" "1 repartidor " "Found entity 1: repartidor" {  } { { "repartidor.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1bit-rtl " "Found design unit 1: reg1bit-rtl" {  } { { "reg1bit.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158118 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Found entity 1: reg1bit" {  } { { "reg1bit.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "habilitador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file habilitador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 habilitador-rtl " "Found design unit 1: habilitador-rtl" {  } { { "habilitador.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158120 ""} { "Info" "ISGN_ENTITY_NAME" "1 habilitador " "Found entity 1: habilitador" {  } { { "habilitador.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guarda_reparticion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file guarda_reparticion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 guarda_reparticion-rtl " "Found design unit 1: guarda_reparticion-rtl" {  } { { "guarda_reparticion.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158121 ""} { "Info" "ISGN_ENTITY_NAME" "1 guarda_reparticion " "Found entity 1: guarda_reparticion" {  } { { "guarda_reparticion.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corrimiento_registros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corrimiento_registros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corrimiento_registros-rtl " "Found design unit 1: corrimiento_registros-rtl" {  } { { "corrimiento_registros.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158123 ""} { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_registros " "Found entity 1: corrimiento_registros" {  } { { "corrimiento_registros.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorUSART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorUSART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorUSART-rtl " "Found design unit 1: contadorUSART-rtl" {  } { { "contadorUSART.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158142 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorUSART " "Found entity 1: contadorUSART" {  } { { "contadorUSART.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PWM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PWM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-rtl " "Found design unit 1: PWM-rtl" {  } { { "PWM.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158159 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProyectoFinalCasiquenoEsteSi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProyectoFinalCasiquenoEsteSi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProyectoFinalCasiquenoEsteSi-inicial " "Found design unit 1: ProyectoFinalCasiquenoEsteSi-inicial" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158176 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProyectoFinalCasiquenoEsteSi " "Found entity 1: ProyectoFinalCasiquenoEsteSi" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Maquina.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Maquina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquina-arq " "Found design unit 1: Maquina-arq" {  } { { "Maquina.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158181 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maquina " "Found entity 1: Maquina" {  } { { "Maquina.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arc " "Found design unit 1: contador-arc" {  } { { "contador.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158183 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_pkg " "Found design unit 1: componentes_pkg" {  } { { "componentes_pkg.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preescalar_reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file preescalar_reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preescalar_reloj-rtl " "Found design unit 1: preescalar_reloj-rtl" {  } { { "preescalar_reloj.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158205 ""} { "Info" "ISGN_ENTITY_NAME" "1 preescalar_reloj " "Found entity 1: preescalar_reloj" {  } { { "preescalar_reloj.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511238158205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238158205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProyectoFinalCasiquenoEsteSi " "Elaborating entity \"ProyectoFinalCasiquenoEsteSi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511238158761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preescalar_reloj preescalar_reloj:PRES " "Elaborating entity \"preescalar_reloj\" for hierarchy \"preescalar_reloj:PRES\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "PRES" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:CONTADORENCIUN " "Elaborating entity \"contador\" for hierarchy \"contador:CONTADORENCIUN\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "CONTADORENCIUN" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:PWMBANDA " "Elaborating entity \"PWM\" for hierarchy \"PWM:PWMBANDA\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "PWMBANDA" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:PWMBRAZO " "Elaborating entity \"PWM\" for hierarchy \"PWM:PWMBRAZO\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "PWMBRAZO" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maquina Maquina:MAQ " "Elaborating entity \"Maquina\" for hierarchy \"Maquina:MAQ\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "MAQ" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159837 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor_num_caja Maquina.vhd(196) " "VHDL Process Statement warning at Maquina.vhd(196): signal \"valor_num_caja\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Maquina.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511238159841 "|ProyectoFinalCasiquenoEsteSi|Maquina:MAQ"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor_num_caja Maquina.vhd(436) " "VHDL Process Statement warning at Maquina.vhd(436): signal \"valor_num_caja\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Maquina.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511238159842 "|ProyectoFinalCasiquenoEsteSi|Maquina:MAQ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USART USART:US " "Elaborating entity \"USART\" for hierarchy \"USART:US\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "US" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "habilitador USART:US\|habilitador:habi " "Elaborating entity \"habilitador\" for hierarchy \"USART:US\|habilitador:habi\"" {  } { { "USART.vhd" "habi" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorUSART USART:US\|contadorUSART:con " "Elaborating entity \"contadorUSART\" for hierarchy \"USART:US\|contadorUSART:con\"" {  } { { "USART.vhd" "con" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corrimiento_registros USART:US\|corrimiento_registros:corrimiento " "Elaborating entity \"corrimiento_registros\" for hierarchy \"USART:US\|corrimiento_registros:corrimiento\"" {  } { { "USART.vhd" "corrimiento" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1bit USART:US\|corrimiento_registros:corrimiento\|reg1bit:\\regs:1:nombre_Generico " "Elaborating entity \"reg1bit\" for hierarchy \"USART:US\|corrimiento_registros:corrimiento\|reg1bit:\\regs:1:nombre_Generico\"" {  } { { "corrimiento_registros.vhd" "\\regs:1:nombre_Generico" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "repartidor USART:US\|repartidor:rep " "Elaborating entity \"repartidor\" for hierarchy \"USART:US\|repartidor:rep\"" {  } { { "USART.vhd" "rep" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "guarda_reparticion USART:US\|guarda_reparticion:guarda " "Elaborating entity \"guarda_reparticion\" for hierarchy \"USART:US\|guarda_reparticion:guarda\"" {  } { { "USART.vhd" "guarda" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usart_t usart_t:us_envio " "Elaborating entity \"usart_t\" for hierarchy \"usart_t:us_envio\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "us_envio" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma usart_t:us_envio\|suma:sum " "Elaborating entity \"suma\" for hierarchy \"usart_t:us_envio\|suma:sum\"" {  } { { "usart_t.vhd" "sum" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238159987 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "guarda_reparticion.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd" 27 -1 0 } } { "guarda_reparticion.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd" 28 -1 0 } } { "guarda_reparticion.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd" 29 -1 0 } } { "guarda_reparticion.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1511238163311 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1511238163312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511238164046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511238166403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511238166403 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x " "No output dependent on input pin \"x\"" {  } { { "ProyectoFinalCasiquenoEsteSi.vhd" "" { Text "/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511238168084 "|ProyectoFinalCasiquenoEsteSi|x"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511238168084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "421 " "Implemented 421 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511238168093 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511238168093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "396 " "Implemented 396 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511238168093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511238168093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1008 " "Peak virtual memory: 1008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511238168105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 23:22:48 2017 " "Processing ended: Mon Nov 20 23:22:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511238168105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511238168105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511238168105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511238168105 ""}
