Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Jan 13 17:17:46 2022
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+------+------------+-------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+--------------------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                           Logical Path                                                          | Start Point Clock | End Point Clock | DSP Block | BRAM | URAM INPUT | URAM OUTPUT | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |         Start Point Pin        |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+------+------------+-------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+--------------------------------+--------------------------+
| Path #1   | 10.000      | 9.474      | 0.456(5%)   | 9.018(95%) | -0.299     | 0.144 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[5]/C  | xsdb_reg_reg[5]/D        |
| Path #2   | 10.000      | 9.436      | 0.456(5%)   | 8.980(95%) | -0.296     | 0.175 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[5]/C  | xsdb_reg_reg[5]/D        |
| Path #3   | 10.000      | 9.571      | 2.922(31%)  | 6.649(69%) | -0.056     | 0.271 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[2][29]/D  |
| Path #4   | 10.000      | 9.498      | 2.544(27%)  | 6.954(73%) | -0.053     | 0.333 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[7][28]/D  |
| Path #5   | 10.000      | 9.486      | 2.922(31%)  | 6.564(69%) | -0.051     | 0.347 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[15][29]/D |
| Path #6   | 10.000      | 9.472      | 0.580(7%)   | 8.892(93%) | -0.213     | 0.359 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(116)-LUT6-(1)-FDRE/D                                                                                                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 116         | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_dwe_r_reg/C    | current_state_reg[3]/D   |
| Path #7   | 10.000      | 9.060      | 0.419(5%)   | 8.641(95%) | -0.294     | 0.369 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[11]/C | xsdb_reg_reg[11]/D       |
| Path #8   | 10.000      | 9.463      | 2.904(31%)  | 6.559(69%) | -0.051     | 0.370 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(2)-LUT6-(1)-LUT6-(6)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][31]/D |
| Path #9   | 10.000      | 9.466      | 2.904(31%)  | 6.562(69%) | -0.053     | 0.388 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(2)-LUT6-(1)-LUT6-(6)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[13][31]/D |
| Path #10  | 10.000      | 9.448      | 2.922(31%)  | 6.526(69%) | -0.054     | 0.418 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][29]/D |
| Path #11  | 10.000      | 9.399      | 2.544(28%)  | 6.855(72%) | -0.053     | 0.446 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[6][28]/D  |
| Path #12  | 10.000      | 9.397      | 2.544(28%)  | 6.853(72%) | -0.051     | 0.450 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[8][28]/D  |
| Path #13  | 10.000      | 9.347      | 2.922(32%)  | 6.425(68%) | -0.053     | 0.484 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[13][29]/D |
| Path #14  | 10.000      | 9.358      | 2.544(28%)  | 6.814(72%) | -0.050     | 0.490 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[10][28]/D |
| Path #15  | 10.000      | 9.372      | 2.544(28%)  | 6.828(72%) | -0.053     | 0.508 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[5][28]/D  |
| Path #16  | 10.000      | 9.072      | 0.456(6%)   | 8.616(94%) | -0.296     | 0.516 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[5]/C  | xsdb_reg_reg[5]/D        |
| Path #17  | 10.000      | 8.895      | 0.419(5%)   | 8.476(95%) | -0.295     | 0.519 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[11]/C | xsdb_reg_reg[11]/D       |
| Path #18  | 10.000      | 9.326      | 2.474(27%)  | 6.852(73%) | -0.051     | 0.521 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[1][30]/D  |
| Path #19  | 10.000      | 9.325      | 2.544(28%)  | 6.781(72%) | -0.051     | 0.521 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[11][28]/D |
| Path #20  | 10.000      | 9.353      | 2.904(32%)  | 6.449(68%) | -0.056     | 0.524 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(2)-LUT6-(1)-LUT6-(6)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[12][31]/D |
| Path #21  | 10.000      | 9.311      | 2.904(32%)  | 6.407(68%) | -0.054     | 0.538 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(2)-LUT6-(1)-LUT6-(6)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[2][31]/D  |
| Path #22  | 10.000      | 9.288      | 2.922(32%)  | 6.366(68%) | -0.054     | 0.541 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[12][29]/D |
| Path #23  | 10.000      | 9.299      | 2.922(32%)  | 6.377(68%) | -0.054     | 0.551 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[1][29]/D  |
| Path #24  | 10.000      | 8.955      | 0.419(5%)   | 8.536(95%) | -0.209     | 0.559 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[11]/C | xsdb_reg_reg[11]/D       |
| Path #25  | 10.000      | 9.305      | 2.904(32%)  | 6.401(68%) | -0.055     | 0.560 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(2)-LUT6-(1)-LUT6-(6)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][31]/D  |
| Path #26  | 10.000      | 9.315      | 2.904(32%)  | 6.411(68%) | -0.053     | 0.565 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(2)-LUT6-(1)-LUT6-(6)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[1][31]/D  |
| Path #27  | 10.000      | 9.266      | 0.580(7%)   | 8.686(93%) | -0.213     | 0.567 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(116)-LUT5-(1)-FDRE/D                                                                                                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 116         | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_dwe_r_reg/C    | current_state_reg[1]/D   |
| Path #28  | 10.000      | 9.266      | 2.922(32%)  | 6.344(68%) | -0.054     | 0.578 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][29]/D  |
| Path #29  | 10.000      | 9.256      | 2.806(31%)  | 6.450(69%) | -0.054     | 0.588 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[12][28]/D |
| Path #30  | 10.000      | 9.064      | 0.456(6%)   | 8.608(94%) | -0.296     | 0.588 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[5]/C  | xsdb_reg_reg[5]/D        |
| Path #31  | 10.000      | 9.228      | 0.580(7%)   | 8.648(93%) | -0.209     | 0.604 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                     | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | shadow_reg[14]/D         |
| Path #32  | 10.000      | 9.222      | 2.676(30%)  | 6.546(70%) | -0.048     | 0.613 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[11][31]/D |
| Path #33  | 10.000      | 8.839      | 0.419(5%)   | 8.420(95%) | -0.293     | 0.614 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[11]/C | xsdb_reg_reg[11]/D       |
| Path #34  | 10.000      | 9.268      | 2.960(32%)  | 6.308(68%) | -0.047     | 0.619 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[10][27]/D |
| Path #35  | 10.000      | 9.229      | 2.544(28%)  | 6.685(72%) | -0.050     | 0.627 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[9][28]/D  |
| Path #36  | 10.000      | 9.195      | 2.562(28%)  | 6.633(72%) | -0.048     | 0.654 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[1][27]/D  |
| Path #37  | 10.000      | 8.754      | 0.419(5%)   | 8.335(95%) | -0.294     | 0.661 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[11]/C | xsdb_reg_reg[11]/D       |
| Path #38  | 10.000      | 9.161      | 2.474(28%)  | 6.687(72%) | -0.054     | 0.669 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[2][30]/D  |
| Path #39  | 10.000      | 9.174      | 2.562(28%)  | 6.612(72%) | -0.048     | 0.676 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[12][27]/D |
| Path #40  | 10.000      | 9.173      | 2.676(30%)  | 6.497(70%) | -0.053     | 0.678 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[6][30]/D  |
| Path #41  | 10.000      | 9.179      | 2.562(28%)  | 6.617(72%) | -0.050     | 0.678 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[13][27]/D |
| Path #42  | 10.000      | 9.166      | 2.676(30%)  | 6.490(70%) | -0.050     | 0.681 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[7][31]/D  |
| Path #43  | 10.000      | 9.197      | 2.544(28%)  | 6.653(72%) | -0.054     | 0.683 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[4][28]/D  |
| Path #44  | 10.000      | 9.169      | 2.676(30%)  | 6.493(70%) | -0.050     | 0.688 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[10][31]/D |
| Path #45  | 10.000      | 9.174      | 2.544(28%)  | 6.630(72%) | -0.056     | 0.690 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[3][28]/D  |
| Path #46  | 10.000      | 9.195      | 2.562(28%)  | 6.633(72%) | -0.048     | 0.690 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][27]/D |
| Path #47  | 10.000      | 9.179      | 2.562(28%)  | 6.617(72%) | -0.049     | 0.692 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][27]/D  |
| Path #48  | 10.000      | 8.919      | 0.456(6%)   | 8.463(94%) | -0.296     | 0.692 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[2]/C  | xsdb_reg_reg[2]/D        |
| Path #49  | 10.000      | 9.158      | 2.676(30%)  | 6.482(70%) | -0.053     | 0.692 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[7][30]/D  |
| Path #50  | 10.000      | 8.815      | 0.419(5%)   | 8.396(95%) | -0.210     | 0.697 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[11]/C | xsdb_reg_reg[11]/D       |
| Path #51  | 10.000      | 9.145      | 2.806(31%)  | 6.339(69%) | -0.051     | 0.702 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][28]/D |
| Path #52  | 10.000      | 9.135      | 2.562(29%)  | 6.573(71%) | -0.050     | 0.718 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[2][27]/D  |
| Path #53  | 10.000      | 8.727      | 0.419(5%)   | 8.308(95%) | -0.294     | 0.724 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[11]/C | xsdb_reg_reg[11]/D       |
| Path #54  | 10.000      | 9.157      | 2.676(30%)  | 6.481(70%) | -0.053     | 0.727 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[5][31]/D  |
| Path #55  | 10.000      | 9.122      | 2.960(33%)  | 6.162(67%) | -0.047     | 0.729 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[11][27]/D |
| Path #56  | 10.000      | 9.109      | 2.806(31%)  | 6.303(69%) | -0.053     | 0.735 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[13][28]/D |
| Path #57  | 10.000      | 9.136      | 2.676(30%)  | 6.460(70%) | -0.050     | 0.736 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[10][30]/D |
| Path #58  | 10.000      | 9.128      | 2.806(31%)  | 6.322(69%) | -0.051     | 0.738 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[15][28]/D |
| Path #59  | 10.000      | 9.109      | 2.960(33%)  | 6.149(67%) | -0.050     | 0.744 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[8][27]/D  |
| Path #60  | 10.000      | 9.096      | 2.806(31%)  | 6.290(69%) | -0.054     | 0.748 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[2][28]/D  |
| Path #61  | 10.000      | 9.082      | 0.580(7%)   | 8.502(93%) | -0.209     | 0.752 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                     | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | shadow_reg[14]/D         |
| Path #62  | 10.000      | 8.952      | 0.718(9%)   | 8.234(91%) | -0.291     | 0.753 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                     | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[11]/C | shadow_reg[11]/D         |
| Path #63  | 10.000      | 9.090      | 2.960(33%)  | 6.130(67%) | -0.050     | 0.764 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[6][27]/D  |
| Path #64  | 10.000      | 9.057      | 2.960(33%)  | 6.097(67%) | -0.050     | 0.765 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[9][27]/D  |
| Path #65  | 10.000      | 9.083      | 2.676(30%)  | 6.407(70%) | -0.050     | 0.770 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[9][30]/D  |
| Path #66  | 10.000      | 9.156      | 0.718(8%)   | 8.438(92%) | -0.069     | 0.771 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                     | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[11]/C | shadow_reg[11]/D         |
| Path #67  | 10.000      | 9.067      | 2.676(30%)  | 6.391(70%) | -0.050     | 0.781 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[3][31]/D  |
| Path #68  | 10.000      | 9.037      | 2.806(32%)  | 6.231(68%) | -0.054     | 0.793 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[1][28]/D  |
| Path #69  | 10.000      | 9.035      | 2.676(30%)  | 6.359(70%) | -0.051     | 0.797 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[4][31]/D  |
| Path #70  | 10.000      | 9.048      | 2.474(28%)  | 6.574(72%) | -0.053     | 0.802 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[13][30]/D |
| Path #71  | 10.000      | 9.138      | 2.463(27%)  | 6.675(73%) | -0.051     | 0.804 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_zero_flag_reg/D        |
| Path #72  | 10.000      | 8.605      | 0.419(5%)   | 8.186(95%) | -0.293     | 0.811 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[11]/C | xsdb_reg_reg[11]/D       |
| Path #73  | 10.000      | 9.036      | 2.562(29%)  | 6.474(71%) | -0.047     | 0.815 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[15][27]/D |
| Path #74  | 10.000      | 9.032      | 2.676(30%)  | 6.356(70%) | -0.051     | 0.824 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[8][31]/D  |
| Path #75  | 10.000      | 8.996      | 2.806(32%)  | 6.190(68%) | -0.057     | 0.830 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][28]/D  |
| Path #76  | 10.000      | 8.975      | 2.580(29%)  | 6.395(71%) | -0.055     | 0.832 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][17]/D  |
| Path #77  | 10.000      | 8.990      | 2.456(28%)  | 6.534(72%) | -0.051     | 0.843 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][25]/D  |
| Path #78  | 10.000      | 9.031      | 2.474(28%)  | 6.557(72%) | -0.055     | 0.848 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][30]/D  |
| Path #79  | 10.000      | 8.638      | 0.419(5%)   | 8.219(95%) | -0.210     | 0.849 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[11]/C | xsdb_reg_reg[11]/D       |
| Path #80  | 10.000      | 9.002      | 2.676(30%)  | 6.326(70%) | -0.053     | 0.851 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[6][31]/D  |
| Path #81  | 10.000      | 9.020      | 2.676(30%)  | 6.344(70%) | -0.050     | 0.852 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[9][31]/D  |
| Path #82  | 10.000      | 8.989      | 2.676(30%)  | 6.313(70%) | -0.051     | 0.858 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[4][30]/D  |
| Path #83  | 10.000      | 8.981      | 2.474(28%)  | 6.507(72%) | -0.054     | 0.862 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[15][30]/D |
| Path #84  | 10.000      | 8.917      | 0.580(7%)   | 8.337(93%) | -0.215     | 0.864 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(116)-LUT5-(1)-FDRE/D                                                                                                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 116         | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_dwe_r_reg/C    | current_state_reg[1]/D   |
| Path #85  | 10.000      | 8.965      | 2.942(33%)  | 6.023(67%) | -0.054     | 0.865 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT5-(9)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[11][22]/D |
| Path #86  | 10.000      | 9.025      | 2.580(29%)  | 6.445(71%) | -0.039     | 0.870 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[15][17]/D |
| Path #87  | 10.000      | 8.752      | 0.456(6%)   | 8.296(94%) | -0.296     | 0.870 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[3]/C  | xsdb_reg_reg[3]/D        |
| Path #88  | 10.000      | 8.960      | 2.960(34%)  | 6.000(66%) | -0.049     | 0.874 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[5][27]/D  |
| Path #89  | 10.000      | 9.052      | 0.718(8%)   | 8.334(92%) | -0.069     | 0.874 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                     | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[11]/C | shadow_reg[11]/D         |
| Path #90  | 10.000      | 8.971      | 2.474(28%)  | 6.497(72%) | -0.054     | 0.878 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[12][30]/D |
| Path #91  | 10.000      | 9.000      | 2.820(32%)  | 6.180(68%) | -0.054     | 0.880 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[10][16]/D |
| Path #92  | 10.000      | 8.808      | 0.456(6%)   | 8.352(94%) | -0.213     | 0.883 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[5]/C  | xsdb_reg_reg[5]/D        |
| Path #93  | 10.000      | 8.951      | 2.484(28%)  | 6.467(72%) | -0.039     | 0.894 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][18]/D |
| Path #94  | 10.000      | 8.888      | 0.580(7%)   | 8.308(93%) | -0.212     | 0.895 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                     | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[5]/C  | shadow_reg[5]/D          |
| Path #95  | 10.000      | 8.942      | 2.820(32%)  | 6.122(68%) | -0.057     | 0.899 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[4][16]/D  |
| Path #96  | 10.000      | 8.933      | 2.676(30%)  | 6.257(70%) | -0.051     | 0.900 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT1-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[11][30]/D |
| Path #97  | 10.000      | 8.943      | 2.820(32%)  | 6.123(68%) | -0.054     | 0.901 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[9][16]/D  |
| Path #98  | 10.000      | 8.923      | 2.942(33%)  | 5.981(67%) | -0.052     | 0.908 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(161)-LUT6-(1)-LUT6-(38)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT5-(9)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[8][22]/D  |
| Path #99  | 10.000      | 8.947      | 2.580(29%)  | 6.367(71%) | -0.039     | 0.912 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(35)-LUT2-(1)-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][17]/D |
| Path #100 | 10.000      | 8.957      | 2.474(28%)  | 6.483(72%) | -0.054     | 0.925 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(34)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][30]/D |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+------+------------+-------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+--------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+----+----+---+----+----+---+-----+-----+-----+-----+----+----+----+----+----+
|  End Point Clock  | Requirement |  0 |  1 | 2 |  3 |  4 | 5 |  6  |  7  |  8  |  9  | 10 | 11 | 12 | 13 | 14 |
+-------------------+-------------+----+----+---+----+----+---+-----+-----+-----+-----+----+----+----+----+----+
| (none)            | 5.000ns     |  1 |  0 | 0 |  0 |  0 | 0 |   0 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |
| clk_200_clk_wiz_0 | 5.000ns     |  0 | 11 | 0 |  0 |  0 | 0 |   0 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |
| mem_refclk        | 2.812ns     |  1 |  0 | 0 |  0 |  0 | 0 |   0 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    | 39 | 89 | 8 | 20 | 49 | 4 | 171 | 207 | 107 | 125 | 42 | 25 | 48 | 52 |  1 |
+-------------------+-------------+----+----+---+----+----+---+-----+-----+-----+-----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


