// Seed: 3447633480
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  id_6(
      id_2
  );
  wire id_7;
  always
    if (1) begin
      $display(1'b0);
    end
  assign id_5 = $display;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4,
    input uwire id_5,
    output logic id_6,
    input tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    output wire id_10,
    input tri0 id_11,
    input tri0 id_12,
    output tri id_13,
    output tri id_14,
    input wire id_15,
    input uwire id_16,
    input wor id_17,
    output logic id_18,
    input wor id_19,
    input tri id_20,
    input uwire id_21
);
  id_23(
      .id_0(1),
      .id_1(id_4),
      .id_2(1),
      .id_3(id_12),
      .id_4(id_8),
      .id_5(),
      .id_6(1),
      .id_7(1),
      .id_8(id_9 & 1),
      .id_9(0 + 1),
      .id_10(id_14),
      .id_11(id_15),
      .id_12(1),
      .id_13(1'h0),
      .id_14()
  );
  wire id_24 = ~1;
  module_0(
      id_24, id_24, id_24, id_24
  ); id_25 :
  assert property (@(negedge 1 or posedge id_4) (1))
  else begin
    #id_26 id_18 <= 1;
    id_6 <= $display(1, 1);
  end
  reg  id_27;
  wire id_28;
  always id_27 <= 1;
endmodule
