circuit Top : @[:@2.0]
  module CtlPath : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_Inst : UInt<32> @[:@6.4]
    input io_boot : UInt<1> @[:@6.4]
    output io_ctl_RegWr : UInt<1> @[:@6.4]
    output io_ctl_RegDst : UInt<1> @[:@6.4]
    output io_ctl_ExtOp : UInt<1> @[:@6.4]
    output io_ctl_PC_sel : UInt<2> @[:@6.4]
    output io_ctl_ALUctr : UInt<5> @[:@6.4]
    output io_ctl_ALUsrc : UInt<1> @[:@6.4]
    output io_ctl_MemtoReg : UInt<1> @[:@6.4]
    output io_ctl_CacheW : UInt<1> @[:@6.4]
    output io_ctl_CacheR : UInt<1> @[:@6.4]
    output io_ctl_Memctr : UInt<4> @[:@6.4]
    output io_ctl_Rd : UInt<5> @[:@6.4]
    output io_ctl_Rt : UInt<5> @[:@6.4]
    output io_ctl_Rs : UInt<5> @[:@6.4]
    output io_ctl_Imm16 : UInt<16> @[:@6.4]
    output io_ctl_Imm26 : UInt<26> @[:@6.4]
    output io_ctl_shamt : UInt<5> @[:@6.4]
    input io_dat_zero : UInt<1> @[:@6.4]
  
    node _T_27 = eq(io_boot, UInt<1>("h0")) @[CtlPath.scala 194:14:@14.4]
    node _T_87 = and(io_Inst, UInt<32>("hffe00000")) @[Lookup.scala 9:38:@16.6]
    node _T_88 = eq(UInt<30>("h24000000"), _T_87) @[Lookup.scala 9:38:@17.6]
    node _T_91 = and(io_Inst, UInt<32>("hfc0007ff")) @[Lookup.scala 9:38:@18.6]
    node _T_92 = eq(UInt<6>("h20"), _T_91) @[Lookup.scala 9:38:@19.6]
    node _T_95 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@20.6]
    node _T_96 = eq(UInt<30>("h20000000"), _T_95) @[Lookup.scala 9:38:@21.6]
    node _T_99 = and(io_Inst, UInt<32>("hfc0007ff")) @[Lookup.scala 9:38:@22.6]
    node _T_100 = eq(UInt<6>("h21"), _T_99) @[Lookup.scala 9:38:@23.6]
    node _T_103 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@24.6]
    node _T_104 = eq(UInt<30>("h24000000"), _T_103) @[Lookup.scala 9:38:@25.6]
    node _T_107 = and(io_Inst, UInt<32>("hfc0007ff")) @[Lookup.scala 9:38:@26.6]
    node _T_108 = eq(UInt<6>("h22"), _T_107) @[Lookup.scala 9:38:@27.6]
    node _T_111 = and(io_Inst, UInt<32>("hfc0007ff")) @[Lookup.scala 9:38:@28.6]
    node _T_112 = eq(UInt<6>("h23"), _T_111) @[Lookup.scala 9:38:@29.6]
    node _T_115 = and(io_Inst, UInt<32>("hfc0007ff")) @[Lookup.scala 9:38:@30.6]
    node _T_116 = eq(UInt<6>("h2a"), _T_115) @[Lookup.scala 9:38:@31.6]
    node _T_119 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@32.6]
    node _T_120 = eq(UInt<30>("h28000000"), _T_119) @[Lookup.scala 9:38:@33.6]
    node _T_123 = and(io_Inst, UInt<32>("hfc0007ff")) @[Lookup.scala 9:38:@34.6]
    node _T_124 = eq(UInt<6>("h2b"), _T_123) @[Lookup.scala 9:38:@35.6]
    node _T_127 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@36.6]
    node _T_128 = eq(UInt<30>("h2c000000"), _T_127) @[Lookup.scala 9:38:@37.6]
    node _T_131 = and(io_Inst, UInt<32>("hfc00ffff")) @[Lookup.scala 9:38:@38.6]
    node _T_132 = eq(UInt<5>("h18"), _T_131) @[Lookup.scala 9:38:@39.6]
    node _T_135 = and(io_Inst, UInt<32>("hfc00ffff")) @[Lookup.scala 9:38:@40.6]
    node _T_136 = eq(UInt<5>("h19"), _T_135) @[Lookup.scala 9:38:@41.6]
    node _T_139 = and(io_Inst, UInt<32>("hfc00ffff")) @[Lookup.scala 9:38:@42.6]
    node _T_140 = eq(UInt<5>("h1a"), _T_139) @[Lookup.scala 9:38:@43.6]
    node _T_143 = and(io_Inst, UInt<32>("hfc00ffff")) @[Lookup.scala 9:38:@44.6]
    node _T_144 = eq(UInt<5>("h1b"), _T_143) @[Lookup.scala 9:38:@45.6]
    node _T_147 = and(io_Inst, UInt<32>("hffff07ff")) @[Lookup.scala 9:38:@46.6]
    node _T_148 = eq(UInt<5>("h10"), _T_147) @[Lookup.scala 9:38:@47.6]
    node _T_151 = and(io_Inst, UInt<32>("hffff07ff")) @[Lookup.scala 9:38:@48.6]
    node _T_152 = eq(UInt<5>("h12"), _T_151) @[Lookup.scala 9:38:@49.6]
    node _T_155 = and(io_Inst, UInt<32>("hfc1fffff")) @[Lookup.scala 9:38:@50.6]
    node _T_156 = eq(UInt<5>("h11"), _T_155) @[Lookup.scala 9:38:@51.6]
    node _T_159 = and(io_Inst, UInt<32>("hfc1fffff")) @[Lookup.scala 9:38:@52.6]
    node _T_160 = eq(UInt<5>("h13"), _T_159) @[Lookup.scala 9:38:@53.6]
    node _T_163 = and(io_Inst, UInt<32>("hfc0007ff")) @[Lookup.scala 9:38:@54.6]
    node _T_164 = eq(UInt<3>("h4"), _T_163) @[Lookup.scala 9:38:@55.6]
    node _T_167 = and(io_Inst, UInt<32>("hffe0003f")) @[Lookup.scala 9:38:@56.6]
    node _T_168 = eq(UInt<1>("h0"), _T_167) @[Lookup.scala 9:38:@57.6]
    node _T_171 = and(io_Inst, UInt<32>("hfc0007ff")) @[Lookup.scala 9:38:@58.6]
    node _T_172 = eq(UInt<3>("h6"), _T_171) @[Lookup.scala 9:38:@59.6]
    node _T_175 = and(io_Inst, UInt<32>("hffe0003f")) @[Lookup.scala 9:38:@60.6]
    node _T_176 = eq(UInt<2>("h2"), _T_175) @[Lookup.scala 9:38:@61.6]
    node _T_179 = and(io_Inst, UInt<32>("hfc0007ff")) @[Lookup.scala 9:38:@62.6]
    node _T_180 = eq(UInt<3>("h7"), _T_179) @[Lookup.scala 9:38:@63.6]
    node _T_183 = and(io_Inst, UInt<32>("hffe0003f")) @[Lookup.scala 9:38:@64.6]
    node _T_184 = eq(UInt<2>("h3"), _T_183) @[Lookup.scala 9:38:@65.6]
    node _T_187 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@66.6]
    node _T_188 = eq(UInt<32>("h80000000"), _T_187) @[Lookup.scala 9:38:@67.6]
    node _T_191 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@68.6]
    node _T_192 = eq(UInt<32>("h90000000"), _T_191) @[Lookup.scala 9:38:@69.6]
    node _T_195 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@70.6]
    node _T_196 = eq(UInt<32>("h84000000"), _T_195) @[Lookup.scala 9:38:@71.6]
    node _T_199 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@72.6]
    node _T_200 = eq(UInt<32>("h94000000"), _T_199) @[Lookup.scala 9:38:@73.6]
    node _T_203 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@74.6]
    node _T_204 = eq(UInt<32>("ha0000000"), _T_203) @[Lookup.scala 9:38:@75.6]
    node _T_207 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@76.6]
    node _T_208 = eq(UInt<32>("ha4000000"), _T_207) @[Lookup.scala 9:38:@77.6]
    node _T_211 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@78.6]
    node _T_212 = eq(UInt<32>("h8c000000"), _T_211) @[Lookup.scala 9:38:@79.6]
    node _T_215 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@80.6]
    node _T_216 = eq(UInt<32>("hac000000"), _T_215) @[Lookup.scala 9:38:@81.6]
    node _T_219 = and(io_Inst, UInt<32>("hfc0007ff")) @[Lookup.scala 9:38:@82.6]
    node _T_220 = eq(UInt<6>("h24"), _T_219) @[Lookup.scala 9:38:@83.6]
    node _T_223 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@84.6]
    node _T_224 = eq(UInt<30>("h30000000"), _T_223) @[Lookup.scala 9:38:@85.6]
    node _T_227 = and(io_Inst, UInt<32>("hfc0007ff")) @[Lookup.scala 9:38:@86.6]
    node _T_228 = eq(UInt<6>("h25"), _T_227) @[Lookup.scala 9:38:@87.6]
    node _T_231 = and(io_Inst, UInt<32>("hfc0007ff")) @[Lookup.scala 9:38:@88.6]
    node _T_232 = eq(UInt<6>("h27"), _T_231) @[Lookup.scala 9:38:@89.6]
    node _T_235 = and(io_Inst, UInt<32>("hfc0007ff")) @[Lookup.scala 9:38:@90.6]
    node _T_236 = eq(UInt<6>("h26"), _T_235) @[Lookup.scala 9:38:@91.6]
    node _T_239 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@92.6]
    node _T_240 = eq(UInt<30>("h38000000"), _T_239) @[Lookup.scala 9:38:@93.6]
    node _T_243 = and(io_Inst, UInt<32>("hffe00000")) @[Lookup.scala 9:38:@94.6]
    node _T_244 = eq(UInt<30>("h3c000000"), _T_243) @[Lookup.scala 9:38:@95.6]
    node _T_247 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@96.6]
    node _T_248 = eq(UInt<29>("h14000000"), _T_247) @[Lookup.scala 9:38:@97.6]
    node _T_251 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@98.6]
    node _T_252 = eq(UInt<30>("h34000000"), _T_251) @[Lookup.scala 9:38:@99.6]
    node _T_255 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@100.6]
    node _T_256 = eq(UInt<29>("h10000000"), _T_255) @[Lookup.scala 9:38:@101.6]
    node _T_259 = and(io_Inst, UInt<32>("hfc000000")) @[Lookup.scala 9:38:@102.6]
    node _T_260 = eq(UInt<28>("h8000000"), _T_259) @[Lookup.scala 9:38:@103.6]
    node _T_263 = and(io_Inst, UInt<32>("hffffffff")) @[Lookup.scala 9:38:@104.6]
    node _T_264 = eq(UInt<1>("h0"), _T_263) @[Lookup.scala 9:38:@105.6]
    node _T_265 = mux(_T_264, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 11:37:@106.6]
    node _T_266 = mux(_T_260, UInt<1>("h1"), _T_265) @[Lookup.scala 11:37:@107.6]
    node _T_267 = mux(_T_256, UInt<1>("h1"), _T_266) @[Lookup.scala 11:37:@108.6]
    node _T_268 = mux(_T_252, UInt<1>("h0"), _T_267) @[Lookup.scala 11:37:@109.6]
    node _T_269 = mux(_T_248, UInt<1>("h1"), _T_268) @[Lookup.scala 11:37:@110.6]
    node _T_270 = mux(_T_244, UInt<1>("h0"), _T_269) @[Lookup.scala 11:37:@111.6]
    node _T_271 = mux(_T_240, UInt<1>("h0"), _T_270) @[Lookup.scala 11:37:@112.6]
    node _T_272 = mux(_T_236, UInt<1>("h1"), _T_271) @[Lookup.scala 11:37:@113.6]
    node _T_273 = mux(_T_232, UInt<1>("h1"), _T_272) @[Lookup.scala 11:37:@114.6]
    node _T_274 = mux(_T_228, UInt<1>("h1"), _T_273) @[Lookup.scala 11:37:@115.6]
    node _T_275 = mux(_T_224, UInt<1>("h0"), _T_274) @[Lookup.scala 11:37:@116.6]
    node _T_276 = mux(_T_220, UInt<1>("h1"), _T_275) @[Lookup.scala 11:37:@117.6]
    node _T_277 = mux(_T_216, UInt<1>("h1"), _T_276) @[Lookup.scala 11:37:@118.6]
    node _T_278 = mux(_T_212, UInt<1>("h1"), _T_277) @[Lookup.scala 11:37:@119.6]
    node _T_279 = mux(_T_208, UInt<1>("h1"), _T_278) @[Lookup.scala 11:37:@120.6]
    node _T_280 = mux(_T_204, UInt<1>("h1"), _T_279) @[Lookup.scala 11:37:@121.6]
    node _T_281 = mux(_T_200, UInt<1>("h0"), _T_280) @[Lookup.scala 11:37:@122.6]
    node _T_282 = mux(_T_196, UInt<1>("h0"), _T_281) @[Lookup.scala 11:37:@123.6]
    node _T_283 = mux(_T_192, UInt<1>("h0"), _T_282) @[Lookup.scala 11:37:@124.6]
    node _T_284 = mux(_T_188, UInt<1>("h0"), _T_283) @[Lookup.scala 11:37:@125.6]
    node _T_285 = mux(_T_184, UInt<1>("h1"), _T_284) @[Lookup.scala 11:37:@126.6]
    node _T_286 = mux(_T_180, UInt<1>("h1"), _T_285) @[Lookup.scala 11:37:@127.6]
    node _T_287 = mux(_T_176, UInt<1>("h1"), _T_286) @[Lookup.scala 11:37:@128.6]
    node _T_288 = mux(_T_172, UInt<1>("h1"), _T_287) @[Lookup.scala 11:37:@129.6]
    node _T_289 = mux(_T_168, UInt<1>("h1"), _T_288) @[Lookup.scala 11:37:@130.6]
    node _T_290 = mux(_T_164, UInt<1>("h1"), _T_289) @[Lookup.scala 11:37:@131.6]
    node _T_291 = mux(_T_160, UInt<1>("h1"), _T_290) @[Lookup.scala 11:37:@132.6]
    node _T_292 = mux(_T_156, UInt<1>("h1"), _T_291) @[Lookup.scala 11:37:@133.6]
    node _T_293 = mux(_T_152, UInt<1>("h1"), _T_292) @[Lookup.scala 11:37:@134.6]
    node _T_294 = mux(_T_148, UInt<1>("h1"), _T_293) @[Lookup.scala 11:37:@135.6]
    node _T_295 = mux(_T_144, UInt<1>("h1"), _T_294) @[Lookup.scala 11:37:@136.6]
    node _T_296 = mux(_T_140, UInt<1>("h1"), _T_295) @[Lookup.scala 11:37:@137.6]
    node _T_297 = mux(_T_136, UInt<1>("h1"), _T_296) @[Lookup.scala 11:37:@138.6]
    node _T_298 = mux(_T_132, UInt<1>("h1"), _T_297) @[Lookup.scala 11:37:@139.6]
    node _T_299 = mux(_T_128, UInt<1>("h0"), _T_298) @[Lookup.scala 11:37:@140.6]
    node _T_300 = mux(_T_124, UInt<1>("h1"), _T_299) @[Lookup.scala 11:37:@141.6]
    node _T_301 = mux(_T_120, UInt<1>("h0"), _T_300) @[Lookup.scala 11:37:@142.6]
    node _T_302 = mux(_T_116, UInt<1>("h1"), _T_301) @[Lookup.scala 11:37:@143.6]
    node _T_303 = mux(_T_112, UInt<1>("h1"), _T_302) @[Lookup.scala 11:37:@144.6]
    node _T_304 = mux(_T_108, UInt<1>("h1"), _T_303) @[Lookup.scala 11:37:@145.6]
    node _T_305 = mux(_T_104, UInt<1>("h0"), _T_304) @[Lookup.scala 11:37:@146.6]
    node _T_306 = mux(_T_100, UInt<1>("h1"), _T_305) @[Lookup.scala 11:37:@147.6]
    node _T_307 = mux(_T_96, UInt<1>("h0"), _T_306) @[Lookup.scala 11:37:@148.6]
    node _T_308 = mux(_T_92, UInt<1>("h1"), _T_307) @[Lookup.scala 11:37:@149.6]
    node _T_309 = mux(_T_88, UInt<1>("h0"), _T_308) @[Lookup.scala 11:37:@150.6]
    node _T_310 = mux(_T_264, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 11:37:@151.6]
    node _T_311 = mux(_T_260, UInt<1>("h1"), _T_310) @[Lookup.scala 11:37:@152.6]
    node _T_312 = mux(_T_256, UInt<1>("h1"), _T_311) @[Lookup.scala 11:37:@153.6]
    node _T_313 = mux(_T_252, UInt<1>("h1"), _T_312) @[Lookup.scala 11:37:@154.6]
    node _T_314 = mux(_T_248, UInt<1>("h0"), _T_313) @[Lookup.scala 11:37:@155.6]
    node _T_315 = mux(_T_244, UInt<1>("h1"), _T_314) @[Lookup.scala 11:37:@156.6]
    node _T_316 = mux(_T_240, UInt<1>("h1"), _T_315) @[Lookup.scala 11:37:@157.6]
    node _T_317 = mux(_T_236, UInt<1>("h0"), _T_316) @[Lookup.scala 11:37:@158.6]
    node _T_318 = mux(_T_232, UInt<1>("h0"), _T_317) @[Lookup.scala 11:37:@159.6]
    node _T_319 = mux(_T_228, UInt<1>("h0"), _T_318) @[Lookup.scala 11:37:@160.6]
    node _T_320 = mux(_T_224, UInt<1>("h1"), _T_319) @[Lookup.scala 11:37:@161.6]
    node _T_321 = mux(_T_220, UInt<1>("h0"), _T_320) @[Lookup.scala 11:37:@162.6]
    node _T_322 = mux(_T_216, UInt<1>("h1"), _T_321) @[Lookup.scala 11:37:@163.6]
    node _T_323 = mux(_T_212, UInt<1>("h1"), _T_322) @[Lookup.scala 11:37:@164.6]
    node _T_324 = mux(_T_208, UInt<1>("h1"), _T_323) @[Lookup.scala 11:37:@165.6]
    node _T_325 = mux(_T_204, UInt<1>("h1"), _T_324) @[Lookup.scala 11:37:@166.6]
    node _T_326 = mux(_T_200, UInt<1>("h1"), _T_325) @[Lookup.scala 11:37:@167.6]
    node _T_327 = mux(_T_196, UInt<1>("h1"), _T_326) @[Lookup.scala 11:37:@168.6]
    node _T_328 = mux(_T_192, UInt<1>("h1"), _T_327) @[Lookup.scala 11:37:@169.6]
    node _T_329 = mux(_T_188, UInt<1>("h1"), _T_328) @[Lookup.scala 11:37:@170.6]
    node _T_330 = mux(_T_184, UInt<1>("h0"), _T_329) @[Lookup.scala 11:37:@171.6]
    node _T_331 = mux(_T_180, UInt<1>("h0"), _T_330) @[Lookup.scala 11:37:@172.6]
    node _T_332 = mux(_T_176, UInt<1>("h0"), _T_331) @[Lookup.scala 11:37:@173.6]
    node _T_333 = mux(_T_172, UInt<1>("h0"), _T_332) @[Lookup.scala 11:37:@174.6]
    node _T_334 = mux(_T_168, UInt<1>("h0"), _T_333) @[Lookup.scala 11:37:@175.6]
    node _T_335 = mux(_T_164, UInt<1>("h0"), _T_334) @[Lookup.scala 11:37:@176.6]
    node _T_336 = mux(_T_160, UInt<1>("h0"), _T_335) @[Lookup.scala 11:37:@177.6]
    node _T_337 = mux(_T_156, UInt<1>("h0"), _T_336) @[Lookup.scala 11:37:@178.6]
    node _T_338 = mux(_T_152, UInt<1>("h0"), _T_337) @[Lookup.scala 11:37:@179.6]
    node _T_339 = mux(_T_148, UInt<1>("h0"), _T_338) @[Lookup.scala 11:37:@180.6]
    node _T_340 = mux(_T_144, UInt<1>("h0"), _T_339) @[Lookup.scala 11:37:@181.6]
    node _T_341 = mux(_T_140, UInt<1>("h0"), _T_340) @[Lookup.scala 11:37:@182.6]
    node _T_342 = mux(_T_136, UInt<1>("h0"), _T_341) @[Lookup.scala 11:37:@183.6]
    node _T_343 = mux(_T_132, UInt<1>("h0"), _T_342) @[Lookup.scala 11:37:@184.6]
    node _T_344 = mux(_T_128, UInt<1>("h1"), _T_343) @[Lookup.scala 11:37:@185.6]
    node _T_345 = mux(_T_124, UInt<1>("h0"), _T_344) @[Lookup.scala 11:37:@186.6]
    node _T_346 = mux(_T_120, UInt<1>("h1"), _T_345) @[Lookup.scala 11:37:@187.6]
    node _T_347 = mux(_T_116, UInt<1>("h0"), _T_346) @[Lookup.scala 11:37:@188.6]
    node _T_348 = mux(_T_112, UInt<1>("h0"), _T_347) @[Lookup.scala 11:37:@189.6]
    node _T_349 = mux(_T_108, UInt<1>("h0"), _T_348) @[Lookup.scala 11:37:@190.6]
    node _T_350 = mux(_T_104, UInt<1>("h1"), _T_349) @[Lookup.scala 11:37:@191.6]
    node _T_351 = mux(_T_100, UInt<1>("h0"), _T_350) @[Lookup.scala 11:37:@192.6]
    node _T_352 = mux(_T_96, UInt<1>("h1"), _T_351) @[Lookup.scala 11:37:@193.6]
    node _T_353 = mux(_T_92, UInt<1>("h0"), _T_352) @[Lookup.scala 11:37:@194.6]
    node _T_354 = mux(_T_88, UInt<1>("h1"), _T_353) @[Lookup.scala 11:37:@195.6]
    node _T_355 = mux(_T_264, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 11:37:@196.6]
    node _T_356 = mux(_T_260, UInt<1>("h0"), _T_355) @[Lookup.scala 11:37:@197.6]
    node _T_357 = mux(_T_256, UInt<1>("h0"), _T_356) @[Lookup.scala 11:37:@198.6]
    node _T_358 = mux(_T_252, UInt<1>("h0"), _T_357) @[Lookup.scala 11:37:@199.6]
    node _T_359 = mux(_T_248, UInt<1>("h0"), _T_358) @[Lookup.scala 11:37:@200.6]
    node _T_360 = mux(_T_244, UInt<1>("h0"), _T_359) @[Lookup.scala 11:37:@201.6]
    node _T_361 = mux(_T_240, UInt<1>("h0"), _T_360) @[Lookup.scala 11:37:@202.6]
    node _T_362 = mux(_T_236, UInt<1>("h0"), _T_361) @[Lookup.scala 11:37:@203.6]
    node _T_363 = mux(_T_232, UInt<1>("h0"), _T_362) @[Lookup.scala 11:37:@204.6]
    node _T_364 = mux(_T_228, UInt<1>("h0"), _T_363) @[Lookup.scala 11:37:@205.6]
    node _T_365 = mux(_T_224, UInt<1>("h0"), _T_364) @[Lookup.scala 11:37:@206.6]
    node _T_366 = mux(_T_220, UInt<1>("h0"), _T_365) @[Lookup.scala 11:37:@207.6]
    node _T_367 = mux(_T_216, UInt<1>("h0"), _T_366) @[Lookup.scala 11:37:@208.6]
    node _T_368 = mux(_T_212, UInt<1>("h1"), _T_367) @[Lookup.scala 11:37:@209.6]
    node _T_369 = mux(_T_208, UInt<1>("h0"), _T_368) @[Lookup.scala 11:37:@210.6]
    node _T_370 = mux(_T_204, UInt<1>("h0"), _T_369) @[Lookup.scala 11:37:@211.6]
    node _T_371 = mux(_T_200, UInt<1>("h1"), _T_370) @[Lookup.scala 11:37:@212.6]
    node _T_372 = mux(_T_196, UInt<1>("h1"), _T_371) @[Lookup.scala 11:37:@213.6]
    node _T_373 = mux(_T_192, UInt<1>("h1"), _T_372) @[Lookup.scala 11:37:@214.6]
    node _T_374 = mux(_T_188, UInt<1>("h1"), _T_373) @[Lookup.scala 11:37:@215.6]
    node _T_375 = mux(_T_184, UInt<1>("h0"), _T_374) @[Lookup.scala 11:37:@216.6]
    node _T_376 = mux(_T_180, UInt<1>("h0"), _T_375) @[Lookup.scala 11:37:@217.6]
    node _T_377 = mux(_T_176, UInt<1>("h0"), _T_376) @[Lookup.scala 11:37:@218.6]
    node _T_378 = mux(_T_172, UInt<1>("h0"), _T_377) @[Lookup.scala 11:37:@219.6]
    node _T_379 = mux(_T_168, UInt<1>("h0"), _T_378) @[Lookup.scala 11:37:@220.6]
    node _T_380 = mux(_T_164, UInt<1>("h0"), _T_379) @[Lookup.scala 11:37:@221.6]
    node _T_381 = mux(_T_160, UInt<1>("h0"), _T_380) @[Lookup.scala 11:37:@222.6]
    node _T_382 = mux(_T_156, UInt<1>("h0"), _T_381) @[Lookup.scala 11:37:@223.6]
    node _T_383 = mux(_T_152, UInt<1>("h0"), _T_382) @[Lookup.scala 11:37:@224.6]
    node _T_384 = mux(_T_148, UInt<1>("h0"), _T_383) @[Lookup.scala 11:37:@225.6]
    node _T_385 = mux(_T_144, UInt<1>("h0"), _T_384) @[Lookup.scala 11:37:@226.6]
    node _T_386 = mux(_T_140, UInt<1>("h0"), _T_385) @[Lookup.scala 11:37:@227.6]
    node _T_387 = mux(_T_136, UInt<1>("h0"), _T_386) @[Lookup.scala 11:37:@228.6]
    node _T_388 = mux(_T_132, UInt<1>("h0"), _T_387) @[Lookup.scala 11:37:@229.6]
    node _T_389 = mux(_T_128, UInt<1>("h0"), _T_388) @[Lookup.scala 11:37:@230.6]
    node _T_390 = mux(_T_124, UInt<1>("h0"), _T_389) @[Lookup.scala 11:37:@231.6]
    node _T_391 = mux(_T_120, UInt<1>("h0"), _T_390) @[Lookup.scala 11:37:@232.6]
    node _T_392 = mux(_T_116, UInt<1>("h0"), _T_391) @[Lookup.scala 11:37:@233.6]
    node _T_393 = mux(_T_112, UInt<1>("h0"), _T_392) @[Lookup.scala 11:37:@234.6]
    node _T_394 = mux(_T_108, UInt<1>("h0"), _T_393) @[Lookup.scala 11:37:@235.6]
    node _T_395 = mux(_T_104, UInt<1>("h0"), _T_394) @[Lookup.scala 11:37:@236.6]
    node _T_396 = mux(_T_100, UInt<1>("h0"), _T_395) @[Lookup.scala 11:37:@237.6]
    node _T_397 = mux(_T_96, UInt<1>("h0"), _T_396) @[Lookup.scala 11:37:@238.6]
    node _T_398 = mux(_T_92, UInt<1>("h0"), _T_397) @[Lookup.scala 11:37:@239.6]
    node _T_399 = mux(_T_88, UInt<1>("h0"), _T_398) @[Lookup.scala 11:37:@240.6]
    node _T_400 = mux(_T_264, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 11:37:@241.6]
    node _T_401 = mux(_T_260, UInt<1>("h0"), _T_400) @[Lookup.scala 11:37:@242.6]
    node _T_402 = mux(_T_256, UInt<1>("h0"), _T_401) @[Lookup.scala 11:37:@243.6]
    node _T_403 = mux(_T_252, UInt<1>("h1"), _T_402) @[Lookup.scala 11:37:@244.6]
    node _T_404 = mux(_T_248, UInt<1>("h0"), _T_403) @[Lookup.scala 11:37:@245.6]
    node _T_405 = mux(_T_244, UInt<1>("h1"), _T_404) @[Lookup.scala 11:37:@246.6]
    node _T_406 = mux(_T_240, UInt<1>("h1"), _T_405) @[Lookup.scala 11:37:@247.6]
    node _T_407 = mux(_T_236, UInt<1>("h1"), _T_406) @[Lookup.scala 11:37:@248.6]
    node _T_408 = mux(_T_232, UInt<1>("h1"), _T_407) @[Lookup.scala 11:37:@249.6]
    node _T_409 = mux(_T_228, UInt<1>("h1"), _T_408) @[Lookup.scala 11:37:@250.6]
    node _T_410 = mux(_T_224, UInt<1>("h1"), _T_409) @[Lookup.scala 11:37:@251.6]
    node _T_411 = mux(_T_220, UInt<1>("h1"), _T_410) @[Lookup.scala 11:37:@252.6]
    node _T_412 = mux(_T_216, UInt<1>("h0"), _T_411) @[Lookup.scala 11:37:@253.6]
    node _T_413 = mux(_T_212, UInt<1>("h1"), _T_412) @[Lookup.scala 11:37:@254.6]
    node _T_414 = mux(_T_208, UInt<1>("h0"), _T_413) @[Lookup.scala 11:37:@255.6]
    node _T_415 = mux(_T_204, UInt<1>("h0"), _T_414) @[Lookup.scala 11:37:@256.6]
    node _T_416 = mux(_T_200, UInt<1>("h1"), _T_415) @[Lookup.scala 11:37:@257.6]
    node _T_417 = mux(_T_196, UInt<1>("h1"), _T_416) @[Lookup.scala 11:37:@258.6]
    node _T_418 = mux(_T_192, UInt<1>("h1"), _T_417) @[Lookup.scala 11:37:@259.6]
    node _T_419 = mux(_T_188, UInt<1>("h1"), _T_418) @[Lookup.scala 11:37:@260.6]
    node _T_420 = mux(_T_184, UInt<1>("h1"), _T_419) @[Lookup.scala 11:37:@261.6]
    node _T_421 = mux(_T_180, UInt<1>("h1"), _T_420) @[Lookup.scala 11:37:@262.6]
    node _T_422 = mux(_T_176, UInt<1>("h1"), _T_421) @[Lookup.scala 11:37:@263.6]
    node _T_423 = mux(_T_172, UInt<1>("h1"), _T_422) @[Lookup.scala 11:37:@264.6]
    node _T_424 = mux(_T_168, UInt<1>("h1"), _T_423) @[Lookup.scala 11:37:@265.6]
    node _T_425 = mux(_T_164, UInt<1>("h1"), _T_424) @[Lookup.scala 11:37:@266.6]
    node _T_426 = mux(_T_160, UInt<1>("h0"), _T_425) @[Lookup.scala 11:37:@267.6]
    node _T_427 = mux(_T_156, UInt<1>("h0"), _T_426) @[Lookup.scala 11:37:@268.6]
    node _T_428 = mux(_T_152, UInt<1>("h1"), _T_427) @[Lookup.scala 11:37:@269.6]
    node _T_429 = mux(_T_148, UInt<1>("h1"), _T_428) @[Lookup.scala 11:37:@270.6]
    node _T_430 = mux(_T_144, UInt<1>("h0"), _T_429) @[Lookup.scala 11:37:@271.6]
    node _T_431 = mux(_T_140, UInt<1>("h0"), _T_430) @[Lookup.scala 11:37:@272.6]
    node _T_432 = mux(_T_136, UInt<1>("h0"), _T_431) @[Lookup.scala 11:37:@273.6]
    node _T_433 = mux(_T_132, UInt<1>("h0"), _T_432) @[Lookup.scala 11:37:@274.6]
    node _T_434 = mux(_T_128, UInt<1>("h1"), _T_433) @[Lookup.scala 11:37:@275.6]
    node _T_435 = mux(_T_124, UInt<1>("h1"), _T_434) @[Lookup.scala 11:37:@276.6]
    node _T_436 = mux(_T_120, UInt<1>("h1"), _T_435) @[Lookup.scala 11:37:@277.6]
    node _T_437 = mux(_T_116, UInt<1>("h1"), _T_436) @[Lookup.scala 11:37:@278.6]
    node _T_438 = mux(_T_112, UInt<1>("h1"), _T_437) @[Lookup.scala 11:37:@279.6]
    node _T_439 = mux(_T_108, UInt<1>("h1"), _T_438) @[Lookup.scala 11:37:@280.6]
    node _T_440 = mux(_T_104, UInt<1>("h1"), _T_439) @[Lookup.scala 11:37:@281.6]
    node _T_441 = mux(_T_100, UInt<1>("h1"), _T_440) @[Lookup.scala 11:37:@282.6]
    node _T_442 = mux(_T_96, UInt<1>("h1"), _T_441) @[Lookup.scala 11:37:@283.6]
    node _T_443 = mux(_T_92, UInt<1>("h1"), _T_442) @[Lookup.scala 11:37:@284.6]
    node _T_444 = mux(_T_88, UInt<1>("h1"), _T_443) @[Lookup.scala 11:37:@285.6]
    node _T_445 = mux(_T_264, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 11:37:@286.6]
    node _T_446 = mux(_T_260, UInt<1>("h0"), _T_445) @[Lookup.scala 11:37:@287.6]
    node _T_447 = mux(_T_256, UInt<1>("h0"), _T_446) @[Lookup.scala 11:37:@288.6]
    node _T_448 = mux(_T_252, UInt<1>("h0"), _T_447) @[Lookup.scala 11:37:@289.6]
    node _T_449 = mux(_T_248, UInt<1>("h0"), _T_448) @[Lookup.scala 11:37:@290.6]
    node _T_450 = mux(_T_244, UInt<1>("h0"), _T_449) @[Lookup.scala 11:37:@291.6]
    node _T_451 = mux(_T_240, UInt<1>("h0"), _T_450) @[Lookup.scala 11:37:@292.6]
    node _T_452 = mux(_T_236, UInt<1>("h0"), _T_451) @[Lookup.scala 11:37:@293.6]
    node _T_453 = mux(_T_232, UInt<1>("h0"), _T_452) @[Lookup.scala 11:37:@294.6]
    node _T_454 = mux(_T_228, UInt<1>("h0"), _T_453) @[Lookup.scala 11:37:@295.6]
    node _T_455 = mux(_T_224, UInt<1>("h0"), _T_454) @[Lookup.scala 11:37:@296.6]
    node _T_456 = mux(_T_220, UInt<1>("h0"), _T_455) @[Lookup.scala 11:37:@297.6]
    node _T_457 = mux(_T_216, UInt<1>("h1"), _T_456) @[Lookup.scala 11:37:@298.6]
    node _T_458 = mux(_T_212, UInt<1>("h0"), _T_457) @[Lookup.scala 11:37:@299.6]
    node _T_459 = mux(_T_208, UInt<1>("h1"), _T_458) @[Lookup.scala 11:37:@300.6]
    node _T_460 = mux(_T_204, UInt<1>("h1"), _T_459) @[Lookup.scala 11:37:@301.6]
    node _T_461 = mux(_T_200, UInt<1>("h0"), _T_460) @[Lookup.scala 11:37:@302.6]
    node _T_462 = mux(_T_196, UInt<1>("h0"), _T_461) @[Lookup.scala 11:37:@303.6]
    node _T_463 = mux(_T_192, UInt<1>("h0"), _T_462) @[Lookup.scala 11:37:@304.6]
    node _T_464 = mux(_T_188, UInt<1>("h0"), _T_463) @[Lookup.scala 11:37:@305.6]
    node _T_465 = mux(_T_184, UInt<1>("h0"), _T_464) @[Lookup.scala 11:37:@306.6]
    node _T_466 = mux(_T_180, UInt<1>("h0"), _T_465) @[Lookup.scala 11:37:@307.6]
    node _T_467 = mux(_T_176, UInt<1>("h0"), _T_466) @[Lookup.scala 11:37:@308.6]
    node _T_468 = mux(_T_172, UInt<1>("h0"), _T_467) @[Lookup.scala 11:37:@309.6]
    node _T_469 = mux(_T_168, UInt<1>("h0"), _T_468) @[Lookup.scala 11:37:@310.6]
    node _T_470 = mux(_T_164, UInt<1>("h0"), _T_469) @[Lookup.scala 11:37:@311.6]
    node _T_471 = mux(_T_160, UInt<1>("h0"), _T_470) @[Lookup.scala 11:37:@312.6]
    node _T_472 = mux(_T_156, UInt<1>("h0"), _T_471) @[Lookup.scala 11:37:@313.6]
    node _T_473 = mux(_T_152, UInt<1>("h0"), _T_472) @[Lookup.scala 11:37:@314.6]
    node _T_474 = mux(_T_148, UInt<1>("h0"), _T_473) @[Lookup.scala 11:37:@315.6]
    node _T_475 = mux(_T_144, UInt<1>("h0"), _T_474) @[Lookup.scala 11:37:@316.6]
    node _T_476 = mux(_T_140, UInt<1>("h0"), _T_475) @[Lookup.scala 11:37:@317.6]
    node _T_477 = mux(_T_136, UInt<1>("h0"), _T_476) @[Lookup.scala 11:37:@318.6]
    node _T_478 = mux(_T_132, UInt<1>("h0"), _T_477) @[Lookup.scala 11:37:@319.6]
    node _T_479 = mux(_T_128, UInt<1>("h0"), _T_478) @[Lookup.scala 11:37:@320.6]
    node _T_480 = mux(_T_124, UInt<1>("h0"), _T_479) @[Lookup.scala 11:37:@321.6]
    node _T_481 = mux(_T_120, UInt<1>("h0"), _T_480) @[Lookup.scala 11:37:@322.6]
    node _T_482 = mux(_T_116, UInt<1>("h0"), _T_481) @[Lookup.scala 11:37:@323.6]
    node _T_483 = mux(_T_112, UInt<1>("h0"), _T_482) @[Lookup.scala 11:37:@324.6]
    node _T_484 = mux(_T_108, UInt<1>("h0"), _T_483) @[Lookup.scala 11:37:@325.6]
    node _T_485 = mux(_T_104, UInt<1>("h0"), _T_484) @[Lookup.scala 11:37:@326.6]
    node _T_486 = mux(_T_100, UInt<1>("h0"), _T_485) @[Lookup.scala 11:37:@327.6]
    node _T_487 = mux(_T_96, UInt<1>("h0"), _T_486) @[Lookup.scala 11:37:@328.6]
    node _T_488 = mux(_T_92, UInt<1>("h0"), _T_487) @[Lookup.scala 11:37:@329.6]
    node _T_489 = mux(_T_88, UInt<1>("h0"), _T_488) @[Lookup.scala 11:37:@330.6]
    node _T_490 = mux(_T_264, UInt<2>("h1"), UInt<2>("h1")) @[Lookup.scala 11:37:@331.6]
    node _T_491 = mux(_T_260, UInt<2>("h3"), _T_490) @[Lookup.scala 11:37:@332.6]
    node _T_492 = mux(_T_256, UInt<2>("h2"), _T_491) @[Lookup.scala 11:37:@333.6]
    node _T_493 = mux(_T_252, UInt<2>("h1"), _T_492) @[Lookup.scala 11:37:@334.6]
    node _T_494 = mux(_T_248, UInt<2>("h2"), _T_493) @[Lookup.scala 11:37:@335.6]
    node _T_495 = mux(_T_244, UInt<2>("h1"), _T_494) @[Lookup.scala 11:37:@336.6]
    node _T_496 = mux(_T_240, UInt<2>("h1"), _T_495) @[Lookup.scala 11:37:@337.6]
    node _T_497 = mux(_T_236, UInt<2>("h1"), _T_496) @[Lookup.scala 11:37:@338.6]
    node _T_498 = mux(_T_232, UInt<2>("h1"), _T_497) @[Lookup.scala 11:37:@339.6]
    node _T_499 = mux(_T_228, UInt<2>("h1"), _T_498) @[Lookup.scala 11:37:@340.6]
    node _T_500 = mux(_T_224, UInt<2>("h1"), _T_499) @[Lookup.scala 11:37:@341.6]
    node _T_501 = mux(_T_220, UInt<2>("h1"), _T_500) @[Lookup.scala 11:37:@342.6]
    node _T_502 = mux(_T_216, UInt<2>("h1"), _T_501) @[Lookup.scala 11:37:@343.6]
    node _T_503 = mux(_T_212, UInt<2>("h1"), _T_502) @[Lookup.scala 11:37:@344.6]
    node _T_504 = mux(_T_208, UInt<2>("h1"), _T_503) @[Lookup.scala 11:37:@345.6]
    node _T_505 = mux(_T_204, UInt<2>("h1"), _T_504) @[Lookup.scala 11:37:@346.6]
    node _T_506 = mux(_T_200, UInt<2>("h1"), _T_505) @[Lookup.scala 11:37:@347.6]
    node _T_507 = mux(_T_196, UInt<2>("h1"), _T_506) @[Lookup.scala 11:37:@348.6]
    node _T_508 = mux(_T_192, UInt<2>("h1"), _T_507) @[Lookup.scala 11:37:@349.6]
    node _T_509 = mux(_T_188, UInt<2>("h1"), _T_508) @[Lookup.scala 11:37:@350.6]
    node _T_510 = mux(_T_184, UInt<2>("h1"), _T_509) @[Lookup.scala 11:37:@351.6]
    node _T_511 = mux(_T_180, UInt<2>("h1"), _T_510) @[Lookup.scala 11:37:@352.6]
    node _T_512 = mux(_T_176, UInt<2>("h1"), _T_511) @[Lookup.scala 11:37:@353.6]
    node _T_513 = mux(_T_172, UInt<2>("h1"), _T_512) @[Lookup.scala 11:37:@354.6]
    node _T_514 = mux(_T_168, UInt<2>("h1"), _T_513) @[Lookup.scala 11:37:@355.6]
    node _T_515 = mux(_T_164, UInt<2>("h1"), _T_514) @[Lookup.scala 11:37:@356.6]
    node _T_516 = mux(_T_160, UInt<2>("h1"), _T_515) @[Lookup.scala 11:37:@357.6]
    node _T_517 = mux(_T_156, UInt<2>("h1"), _T_516) @[Lookup.scala 11:37:@358.6]
    node _T_518 = mux(_T_152, UInt<2>("h1"), _T_517) @[Lookup.scala 11:37:@359.6]
    node _T_519 = mux(_T_148, UInt<2>("h1"), _T_518) @[Lookup.scala 11:37:@360.6]
    node _T_520 = mux(_T_144, UInt<2>("h1"), _T_519) @[Lookup.scala 11:37:@361.6]
    node _T_521 = mux(_T_140, UInt<2>("h1"), _T_520) @[Lookup.scala 11:37:@362.6]
    node _T_522 = mux(_T_136, UInt<2>("h1"), _T_521) @[Lookup.scala 11:37:@363.6]
    node _T_523 = mux(_T_132, UInt<2>("h1"), _T_522) @[Lookup.scala 11:37:@364.6]
    node _T_524 = mux(_T_128, UInt<2>("h1"), _T_523) @[Lookup.scala 11:37:@365.6]
    node _T_525 = mux(_T_124, UInt<2>("h1"), _T_524) @[Lookup.scala 11:37:@366.6]
    node _T_526 = mux(_T_120, UInt<2>("h1"), _T_525) @[Lookup.scala 11:37:@367.6]
    node _T_527 = mux(_T_116, UInt<2>("h1"), _T_526) @[Lookup.scala 11:37:@368.6]
    node _T_528 = mux(_T_112, UInt<2>("h1"), _T_527) @[Lookup.scala 11:37:@369.6]
    node _T_529 = mux(_T_108, UInt<2>("h1"), _T_528) @[Lookup.scala 11:37:@370.6]
    node _T_530 = mux(_T_104, UInt<2>("h1"), _T_529) @[Lookup.scala 11:37:@371.6]
    node _T_531 = mux(_T_100, UInt<2>("h1"), _T_530) @[Lookup.scala 11:37:@372.6]
    node _T_532 = mux(_T_96, UInt<2>("h1"), _T_531) @[Lookup.scala 11:37:@373.6]
    node _T_533 = mux(_T_92, UInt<2>("h1"), _T_532) @[Lookup.scala 11:37:@374.6]
    node _T_534 = mux(_T_88, UInt<2>("h1"), _T_533) @[Lookup.scala 11:37:@375.6]
    node _T_535 = mux(_T_264, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 11:37:@376.6]
    node _T_536 = mux(_T_260, UInt<1>("h0"), _T_535) @[Lookup.scala 11:37:@377.6]
    node _T_537 = mux(_T_256, UInt<1>("h1"), _T_536) @[Lookup.scala 11:37:@378.6]
    node _T_538 = mux(_T_252, UInt<1>("h0"), _T_537) @[Lookup.scala 11:37:@379.6]
    node _T_539 = mux(_T_248, UInt<1>("h1"), _T_538) @[Lookup.scala 11:37:@380.6]
    node _T_540 = mux(_T_244, UInt<1>("h1"), _T_539) @[Lookup.scala 11:37:@381.6]
    node _T_541 = mux(_T_240, UInt<1>("h0"), _T_540) @[Lookup.scala 11:37:@382.6]
    node _T_542 = mux(_T_236, UInt<1>("h0"), _T_541) @[Lookup.scala 11:37:@383.6]
    node _T_543 = mux(_T_232, UInt<1>("h0"), _T_542) @[Lookup.scala 11:37:@384.6]
    node _T_544 = mux(_T_228, UInt<1>("h0"), _T_543) @[Lookup.scala 11:37:@385.6]
    node _T_545 = mux(_T_224, UInt<1>("h0"), _T_544) @[Lookup.scala 11:37:@386.6]
    node _T_546 = mux(_T_220, UInt<1>("h0"), _T_545) @[Lookup.scala 11:37:@387.6]
    node _T_547 = mux(_T_216, UInt<1>("h1"), _T_546) @[Lookup.scala 11:37:@388.6]
    node _T_548 = mux(_T_212, UInt<1>("h1"), _T_547) @[Lookup.scala 11:37:@389.6]
    node _T_549 = mux(_T_208, UInt<1>("h1"), _T_548) @[Lookup.scala 11:37:@390.6]
    node _T_550 = mux(_T_204, UInt<1>("h1"), _T_549) @[Lookup.scala 11:37:@391.6]
    node _T_551 = mux(_T_200, UInt<1>("h1"), _T_550) @[Lookup.scala 11:37:@392.6]
    node _T_552 = mux(_T_196, UInt<1>("h1"), _T_551) @[Lookup.scala 11:37:@393.6]
    node _T_553 = mux(_T_192, UInt<1>("h1"), _T_552) @[Lookup.scala 11:37:@394.6]
    node _T_554 = mux(_T_188, UInt<1>("h1"), _T_553) @[Lookup.scala 11:37:@395.6]
    node _T_555 = mux(_T_184, UInt<1>("h0"), _T_554) @[Lookup.scala 11:37:@396.6]
    node _T_556 = mux(_T_180, UInt<1>("h0"), _T_555) @[Lookup.scala 11:37:@397.6]
    node _T_557 = mux(_T_176, UInt<1>("h0"), _T_556) @[Lookup.scala 11:37:@398.6]
    node _T_558 = mux(_T_172, UInt<1>("h0"), _T_557) @[Lookup.scala 11:37:@399.6]
    node _T_559 = mux(_T_168, UInt<1>("h0"), _T_558) @[Lookup.scala 11:37:@400.6]
    node _T_560 = mux(_T_164, UInt<1>("h0"), _T_559) @[Lookup.scala 11:37:@401.6]
    node _T_561 = mux(_T_160, UInt<1>("h0"), _T_560) @[Lookup.scala 11:37:@402.6]
    node _T_562 = mux(_T_156, UInt<1>("h0"), _T_561) @[Lookup.scala 11:37:@403.6]
    node _T_563 = mux(_T_152, UInt<1>("h0"), _T_562) @[Lookup.scala 11:37:@404.6]
    node _T_564 = mux(_T_148, UInt<1>("h0"), _T_563) @[Lookup.scala 11:37:@405.6]
    node _T_565 = mux(_T_144, UInt<1>("h0"), _T_564) @[Lookup.scala 11:37:@406.6]
    node _T_566 = mux(_T_140, UInt<1>("h0"), _T_565) @[Lookup.scala 11:37:@407.6]
    node _T_567 = mux(_T_136, UInt<1>("h0"), _T_566) @[Lookup.scala 11:37:@408.6]
    node _T_568 = mux(_T_132, UInt<1>("h0"), _T_567) @[Lookup.scala 11:37:@409.6]
    node _T_569 = mux(_T_128, UInt<1>("h1"), _T_568) @[Lookup.scala 11:37:@410.6]
    node _T_570 = mux(_T_124, UInt<1>("h0"), _T_569) @[Lookup.scala 11:37:@411.6]
    node _T_571 = mux(_T_120, UInt<1>("h1"), _T_570) @[Lookup.scala 11:37:@412.6]
    node _T_572 = mux(_T_116, UInt<1>("h0"), _T_571) @[Lookup.scala 11:37:@413.6]
    node _T_573 = mux(_T_112, UInt<1>("h0"), _T_572) @[Lookup.scala 11:37:@414.6]
    node _T_574 = mux(_T_108, UInt<1>("h0"), _T_573) @[Lookup.scala 11:37:@415.6]
    node _T_575 = mux(_T_104, UInt<1>("h1"), _T_574) @[Lookup.scala 11:37:@416.6]
    node _T_576 = mux(_T_100, UInt<1>("h0"), _T_575) @[Lookup.scala 11:37:@417.6]
    node _T_577 = mux(_T_96, UInt<1>("h1"), _T_576) @[Lookup.scala 11:37:@418.6]
    node _T_578 = mux(_T_92, UInt<1>("h1"), _T_577) @[Lookup.scala 11:37:@419.6]
    node _T_579 = mux(_T_88, UInt<1>("h1"), _T_578) @[Lookup.scala 11:37:@420.6]
    node _T_580 = mux(_T_264, UInt<5>("h9"), UInt<5>("h9")) @[Lookup.scala 11:37:@421.6]
    node _T_581 = mux(_T_260, UInt<5>("h9"), _T_580) @[Lookup.scala 11:37:@422.6]
    node _T_582 = mux(_T_256, UInt<5>("h1"), _T_581) @[Lookup.scala 11:37:@423.6]
    node _T_583 = mux(_T_252, UInt<5>("h6"), _T_582) @[Lookup.scala 11:37:@424.6]
    node _T_584 = mux(_T_248, UInt<5>("hc"), _T_583) @[Lookup.scala 11:37:@425.6]
    node _T_585 = mux(_T_244, UInt<5>("ha"), _T_584) @[Lookup.scala 11:37:@426.6]
    node _T_586 = mux(_T_240, UInt<5>("h7"), _T_585) @[Lookup.scala 11:37:@427.6]
    node _T_587 = mux(_T_236, UInt<5>("h7"), _T_586) @[Lookup.scala 11:37:@428.6]
    node _T_588 = mux(_T_232, UInt<5>("h8"), _T_587) @[Lookup.scala 11:37:@429.6]
    node _T_589 = mux(_T_228, UInt<5>("h6"), _T_588) @[Lookup.scala 11:37:@430.6]
    node _T_590 = mux(_T_224, UInt<5>("h5"), _T_589) @[Lookup.scala 11:37:@431.6]
    node _T_591 = mux(_T_220, UInt<5>("h5"), _T_590) @[Lookup.scala 11:37:@432.6]
    node _T_592 = mux(_T_216, UInt<5>("h0"), _T_591) @[Lookup.scala 11:37:@433.6]
    node _T_593 = mux(_T_212, UInt<5>("h0"), _T_592) @[Lookup.scala 11:37:@434.6]
    node _T_594 = mux(_T_208, UInt<5>("h0"), _T_593) @[Lookup.scala 11:37:@435.6]
    node _T_595 = mux(_T_204, UInt<5>("h0"), _T_594) @[Lookup.scala 11:37:@436.6]
    node _T_596 = mux(_T_200, UInt<5>("h0"), _T_595) @[Lookup.scala 11:37:@437.6]
    node _T_597 = mux(_T_196, UInt<5>("h0"), _T_596) @[Lookup.scala 11:37:@438.6]
    node _T_598 = mux(_T_192, UInt<5>("h0"), _T_597) @[Lookup.scala 11:37:@439.6]
    node _T_599 = mux(_T_188, UInt<5>("h0"), _T_598) @[Lookup.scala 11:37:@440.6]
    node _T_600 = mux(_T_184, UInt<5>("h19"), _T_599) @[Lookup.scala 11:37:@441.6]
    node _T_601 = mux(_T_180, UInt<5>("h18"), _T_600) @[Lookup.scala 11:37:@442.6]
    node _T_602 = mux(_T_176, UInt<5>("h17"), _T_601) @[Lookup.scala 11:37:@443.6]
    node _T_603 = mux(_T_172, UInt<5>("h16"), _T_602) @[Lookup.scala 11:37:@444.6]
    node _T_604 = mux(_T_168, UInt<5>("h15"), _T_603) @[Lookup.scala 11:37:@445.6]
    node _T_605 = mux(_T_164, UInt<5>("h14"), _T_604) @[Lookup.scala 11:37:@446.6]
    node _T_606 = mux(_T_160, UInt<5>("h13"), _T_605) @[Lookup.scala 11:37:@447.6]
    node _T_607 = mux(_T_156, UInt<5>("h12"), _T_606) @[Lookup.scala 11:37:@448.6]
    node _T_608 = mux(_T_152, UInt<5>("h10"), _T_607) @[Lookup.scala 11:37:@449.6]
    node _T_609 = mux(_T_148, UInt<5>("hf"), _T_608) @[Lookup.scala 11:37:@450.6]
    node _T_610 = mux(_T_144, UInt<5>("h11"), _T_609) @[Lookup.scala 11:37:@451.6]
    node _T_611 = mux(_T_140, UInt<5>("h3"), _T_610) @[Lookup.scala 11:37:@452.6]
    node _T_612 = mux(_T_136, UInt<5>("he"), _T_611) @[Lookup.scala 11:37:@453.6]
    node _T_613 = mux(_T_132, UInt<5>("h2"), _T_612) @[Lookup.scala 11:37:@454.6]
    node _T_614 = mux(_T_128, UInt<5>("hd"), _T_613) @[Lookup.scala 11:37:@455.6]
    node _T_615 = mux(_T_124, UInt<5>("hd"), _T_614) @[Lookup.scala 11:37:@456.6]
    node _T_616 = mux(_T_120, UInt<5>("h4"), _T_615) @[Lookup.scala 11:37:@457.6]
    node _T_617 = mux(_T_116, UInt<5>("h4"), _T_616) @[Lookup.scala 11:37:@458.6]
    node _T_618 = mux(_T_112, UInt<5>("h1"), _T_617) @[Lookup.scala 11:37:@459.6]
    node _T_619 = mux(_T_108, UInt<5>("h1"), _T_618) @[Lookup.scala 11:37:@460.6]
    node _T_620 = mux(_T_104, UInt<5>("h0"), _T_619) @[Lookup.scala 11:37:@461.6]
    node _T_621 = mux(_T_100, UInt<5>("h0"), _T_620) @[Lookup.scala 11:37:@462.6]
    node _T_622 = mux(_T_96, UInt<5>("h0"), _T_621) @[Lookup.scala 11:37:@463.6]
    node _T_623 = mux(_T_92, UInt<5>("h0"), _T_622) @[Lookup.scala 11:37:@464.6]
    node _T_624 = mux(_T_88, UInt<5>("hb"), _T_623) @[Lookup.scala 11:37:@465.6]
    node _T_625 = mux(_T_264, UInt<4>("h0"), UInt<4>("h0")) @[Lookup.scala 11:37:@466.6]
    node _T_626 = mux(_T_260, UInt<4>("h0"), _T_625) @[Lookup.scala 11:37:@467.6]
    node _T_627 = mux(_T_256, UInt<4>("h0"), _T_626) @[Lookup.scala 11:37:@468.6]
    node _T_628 = mux(_T_252, UInt<4>("h0"), _T_627) @[Lookup.scala 11:37:@469.6]
    node _T_629 = mux(_T_248, UInt<4>("h0"), _T_628) @[Lookup.scala 11:37:@470.6]
    node _T_630 = mux(_T_244, UInt<4>("h0"), _T_629) @[Lookup.scala 11:37:@471.6]
    node _T_631 = mux(_T_240, UInt<4>("h0"), _T_630) @[Lookup.scala 11:37:@472.6]
    node _T_632 = mux(_T_236, UInt<4>("h0"), _T_631) @[Lookup.scala 11:37:@473.6]
    node _T_633 = mux(_T_232, UInt<4>("h0"), _T_632) @[Lookup.scala 11:37:@474.6]
    node _T_634 = mux(_T_228, UInt<4>("h0"), _T_633) @[Lookup.scala 11:37:@475.6]
    node _T_635 = mux(_T_224, UInt<4>("h0"), _T_634) @[Lookup.scala 11:37:@476.6]
    node _T_636 = mux(_T_220, UInt<4>("h0"), _T_635) @[Lookup.scala 11:37:@477.6]
    node _T_637 = mux(_T_216, UInt<4>("h8"), _T_636) @[Lookup.scala 11:37:@478.6]
    node _T_638 = mux(_T_212, UInt<4>("h5"), _T_637) @[Lookup.scala 11:37:@479.6]
    node _T_639 = mux(_T_208, UInt<4>("h7"), _T_638) @[Lookup.scala 11:37:@480.6]
    node _T_640 = mux(_T_204, UInt<4>("h6"), _T_639) @[Lookup.scala 11:37:@481.6]
    node _T_641 = mux(_T_200, UInt<4>("h4"), _T_640) @[Lookup.scala 11:37:@482.6]
    node _T_642 = mux(_T_196, UInt<4>("h3"), _T_641) @[Lookup.scala 11:37:@483.6]
    node _T_643 = mux(_T_192, UInt<4>("h2"), _T_642) @[Lookup.scala 11:37:@484.6]
    node _T_644 = mux(_T_188, UInt<4>("h1"), _T_643) @[Lookup.scala 11:37:@485.6]
    node _T_645 = mux(_T_184, UInt<4>("h0"), _T_644) @[Lookup.scala 11:37:@486.6]
    node _T_646 = mux(_T_180, UInt<4>("h0"), _T_645) @[Lookup.scala 11:37:@487.6]
    node _T_647 = mux(_T_176, UInt<4>("h0"), _T_646) @[Lookup.scala 11:37:@488.6]
    node _T_648 = mux(_T_172, UInt<4>("h0"), _T_647) @[Lookup.scala 11:37:@489.6]
    node _T_649 = mux(_T_168, UInt<4>("h0"), _T_648) @[Lookup.scala 11:37:@490.6]
    node _T_650 = mux(_T_164, UInt<4>("h0"), _T_649) @[Lookup.scala 11:37:@491.6]
    node _T_651 = mux(_T_160, UInt<4>("h0"), _T_650) @[Lookup.scala 11:37:@492.6]
    node _T_652 = mux(_T_156, UInt<4>("h0"), _T_651) @[Lookup.scala 11:37:@493.6]
    node _T_653 = mux(_T_152, UInt<4>("h0"), _T_652) @[Lookup.scala 11:37:@494.6]
    node _T_654 = mux(_T_148, UInt<4>("h0"), _T_653) @[Lookup.scala 11:37:@495.6]
    node _T_655 = mux(_T_144, UInt<4>("h0"), _T_654) @[Lookup.scala 11:37:@496.6]
    node _T_656 = mux(_T_140, UInt<4>("h0"), _T_655) @[Lookup.scala 11:37:@497.6]
    node _T_657 = mux(_T_136, UInt<4>("h0"), _T_656) @[Lookup.scala 11:37:@498.6]
    node _T_658 = mux(_T_132, UInt<4>("h0"), _T_657) @[Lookup.scala 11:37:@499.6]
    node _T_659 = mux(_T_128, UInt<4>("h0"), _T_658) @[Lookup.scala 11:37:@500.6]
    node _T_660 = mux(_T_124, UInt<4>("h0"), _T_659) @[Lookup.scala 11:37:@501.6]
    node _T_661 = mux(_T_120, UInt<4>("h0"), _T_660) @[Lookup.scala 11:37:@502.6]
    node _T_662 = mux(_T_116, UInt<4>("h0"), _T_661) @[Lookup.scala 11:37:@503.6]
    node _T_663 = mux(_T_112, UInt<4>("h0"), _T_662) @[Lookup.scala 11:37:@504.6]
    node _T_664 = mux(_T_108, UInt<4>("h0"), _T_663) @[Lookup.scala 11:37:@505.6]
    node _T_665 = mux(_T_104, UInt<4>("h0"), _T_664) @[Lookup.scala 11:37:@506.6]
    node _T_666 = mux(_T_100, UInt<4>("h0"), _T_665) @[Lookup.scala 11:37:@507.6]
    node _T_667 = mux(_T_96, UInt<4>("h0"), _T_666) @[Lookup.scala 11:37:@508.6]
    node _T_668 = mux(_T_92, UInt<4>("h0"), _T_667) @[Lookup.scala 11:37:@509.6]
    node _T_669 = mux(_T_88, UInt<4>("h0"), _T_668) @[Lookup.scala 11:37:@510.6]
    node _T_670 = mux(_T_264, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 11:37:@511.6]
    node _T_671 = mux(_T_260, UInt<1>("h0"), _T_670) @[Lookup.scala 11:37:@512.6]
    node _T_672 = mux(_T_256, UInt<1>("h0"), _T_671) @[Lookup.scala 11:37:@513.6]
    node _T_673 = mux(_T_252, UInt<1>("h0"), _T_672) @[Lookup.scala 11:37:@514.6]
    node _T_674 = mux(_T_248, UInt<1>("h0"), _T_673) @[Lookup.scala 11:37:@515.6]
    node _T_675 = mux(_T_244, UInt<1>("h0"), _T_674) @[Lookup.scala 11:37:@516.6]
    node _T_676 = mux(_T_240, UInt<1>("h0"), _T_675) @[Lookup.scala 11:37:@517.6]
    node _T_677 = mux(_T_236, UInt<1>("h0"), _T_676) @[Lookup.scala 11:37:@518.6]
    node _T_678 = mux(_T_232, UInt<1>("h0"), _T_677) @[Lookup.scala 11:37:@519.6]
    node _T_679 = mux(_T_228, UInt<1>("h0"), _T_678) @[Lookup.scala 11:37:@520.6]
    node _T_680 = mux(_T_224, UInt<1>("h0"), _T_679) @[Lookup.scala 11:37:@521.6]
    node _T_681 = mux(_T_220, UInt<1>("h0"), _T_680) @[Lookup.scala 11:37:@522.6]
    node _T_682 = mux(_T_216, UInt<1>("h0"), _T_681) @[Lookup.scala 11:37:@523.6]
    node _T_683 = mux(_T_212, UInt<1>("h1"), _T_682) @[Lookup.scala 11:37:@524.6]
    node _T_684 = mux(_T_208, UInt<1>("h0"), _T_683) @[Lookup.scala 11:37:@525.6]
    node _T_685 = mux(_T_204, UInt<1>("h0"), _T_684) @[Lookup.scala 11:37:@526.6]
    node _T_686 = mux(_T_200, UInt<1>("h1"), _T_685) @[Lookup.scala 11:37:@527.6]
    node _T_687 = mux(_T_196, UInt<1>("h1"), _T_686) @[Lookup.scala 11:37:@528.6]
    node _T_688 = mux(_T_192, UInt<1>("h1"), _T_687) @[Lookup.scala 11:37:@529.6]
    node _T_689 = mux(_T_188, UInt<1>("h1"), _T_688) @[Lookup.scala 11:37:@530.6]
    node _T_690 = mux(_T_184, UInt<1>("h0"), _T_689) @[Lookup.scala 11:37:@531.6]
    node _T_691 = mux(_T_180, UInt<1>("h0"), _T_690) @[Lookup.scala 11:37:@532.6]
    node _T_692 = mux(_T_176, UInt<1>("h0"), _T_691) @[Lookup.scala 11:37:@533.6]
    node _T_693 = mux(_T_172, UInt<1>("h0"), _T_692) @[Lookup.scala 11:37:@534.6]
    node _T_694 = mux(_T_168, UInt<1>("h0"), _T_693) @[Lookup.scala 11:37:@535.6]
    node _T_695 = mux(_T_164, UInt<1>("h0"), _T_694) @[Lookup.scala 11:37:@536.6]
    node _T_696 = mux(_T_160, UInt<1>("h0"), _T_695) @[Lookup.scala 11:37:@537.6]
    node _T_697 = mux(_T_156, UInt<1>("h0"), _T_696) @[Lookup.scala 11:37:@538.6]
    node _T_698 = mux(_T_152, UInt<1>("h0"), _T_697) @[Lookup.scala 11:37:@539.6]
    node _T_699 = mux(_T_148, UInt<1>("h0"), _T_698) @[Lookup.scala 11:37:@540.6]
    node _T_700 = mux(_T_144, UInt<1>("h0"), _T_699) @[Lookup.scala 11:37:@541.6]
    node _T_701 = mux(_T_140, UInt<1>("h0"), _T_700) @[Lookup.scala 11:37:@542.6]
    node _T_702 = mux(_T_136, UInt<1>("h0"), _T_701) @[Lookup.scala 11:37:@543.6]
    node _T_703 = mux(_T_132, UInt<1>("h0"), _T_702) @[Lookup.scala 11:37:@544.6]
    node _T_704 = mux(_T_128, UInt<1>("h0"), _T_703) @[Lookup.scala 11:37:@545.6]
    node _T_705 = mux(_T_124, UInt<1>("h0"), _T_704) @[Lookup.scala 11:37:@546.6]
    node _T_706 = mux(_T_120, UInt<1>("h0"), _T_705) @[Lookup.scala 11:37:@547.6]
    node _T_707 = mux(_T_116, UInt<1>("h0"), _T_706) @[Lookup.scala 11:37:@548.6]
    node _T_708 = mux(_T_112, UInt<1>("h0"), _T_707) @[Lookup.scala 11:37:@549.6]
    node _T_709 = mux(_T_108, UInt<1>("h0"), _T_708) @[Lookup.scala 11:37:@550.6]
    node _T_710 = mux(_T_104, UInt<1>("h0"), _T_709) @[Lookup.scala 11:37:@551.6]
    node _T_711 = mux(_T_100, UInt<1>("h0"), _T_710) @[Lookup.scala 11:37:@552.6]
    node _T_712 = mux(_T_96, UInt<1>("h0"), _T_711) @[Lookup.scala 11:37:@553.6]
    node _T_713 = mux(_T_92, UInt<1>("h0"), _T_712) @[Lookup.scala 11:37:@554.6]
    node _T_714 = mux(_T_88, UInt<1>("h0"), _T_713) @[Lookup.scala 11:37:@555.6]
    node _GEN_0 = mux(_T_27, _T_309, UInt<1>("h1")) @[CtlPath.scala 195:9:@15.4]
    node _GEN_1 = mux(_T_27, _T_354, UInt<1>("h1")) @[CtlPath.scala 195:9:@15.4]
    node _GEN_2 = mux(_T_27, _T_399, UInt<1>("h0")) @[CtlPath.scala 195:9:@15.4]
    node _GEN_3 = mux(_T_27, _T_444, UInt<1>("h0")) @[CtlPath.scala 195:9:@15.4]
    node _GEN_4 = mux(_T_27, _T_489, UInt<1>("h0")) @[CtlPath.scala 195:9:@15.4]
    node _GEN_5 = mux(_T_27, _T_534, UInt<2>("h1")) @[CtlPath.scala 195:9:@15.4]
    node _GEN_6 = mux(_T_27, _T_579, UInt<1>("h0")) @[CtlPath.scala 195:9:@15.4]
    node _GEN_7 = mux(_T_27, _T_624, UInt<5>("h9")) @[CtlPath.scala 195:9:@15.4]
    node _GEN_8 = mux(_T_27, _T_669, UInt<4>("h0")) @[CtlPath.scala 195:9:@15.4]
    node _GEN_9 = mux(_T_27, _T_714, UInt<1>("h0")) @[CtlPath.scala 195:9:@15.4]
    node _T_715 = bits(io_Inst, 31, 26) @[CtlPath.scala 226:38:@579.4]
    node _T_717 = eq(_T_715, UInt<6>("h0")) @[CtlPath.scala 226:46:@580.4]
    node _T_719 = neq(io_Inst, UInt<1>("h0")) @[CtlPath.scala 226:78:@581.4]
    node _T_720 = and(_T_717, _T_719) @[CtlPath.scala 226:67:@582.4]
    node _T_721 = bits(io_Inst, 31, 26) @[CtlPath.scala 226:98:@583.4]
    node _T_723 = eq(_T_721, UInt<6>("h2")) @[CtlPath.scala 226:106:@584.4]
    node _T_724 = or(_T_720, _T_723) @[CtlPath.scala 226:87:@585.4]
    node _T_726 = bits(io_Inst, 15, 0) @[CtlPath.scala 226:142:@586.4]
    node _T_727 = mux(_T_724, UInt<1>("h0"), _T_726) @[CtlPath.scala 226:28:@587.4]
    node _T_728 = bits(io_Inst, 10, 6) @[CtlPath.scala 227:32:@589.4]
    node _T_729 = bits(io_Inst, 31, 26) @[CtlPath.scala 228:37:@591.4]
    node _T_731 = eq(_T_729, UInt<6>("h2")) @[CtlPath.scala 228:45:@592.4]
    node _T_732 = bits(io_Inst, 25, 0) @[CtlPath.scala 228:75:@593.4]
    node _T_734 = mux(_T_731, _T_732, UInt<1>("h0")) @[CtlPath.scala 228:28:@594.4]
    node _T_735 = bits(io_Inst, 25, 21) @[CtlPath.scala 230:29:@596.4]
    node _T_736 = bits(io_Inst, 20, 16) @[CtlPath.scala 231:29:@598.4]
    node _T_737 = bits(io_Inst, 15, 11) @[CtlPath.scala 232:29:@600.4]
    io_ctl_RegWr <= _GEN_3
    io_ctl_RegDst <= _GEN_0
    io_ctl_ExtOp <= _GEN_6
    io_ctl_PC_sel <= _GEN_5
    io_ctl_ALUctr <= _GEN_7
    io_ctl_ALUsrc <= _GEN_1
    io_ctl_MemtoReg <= _GEN_2
    io_ctl_CacheW <= _GEN_4
    io_ctl_CacheR <= _GEN_9
    io_ctl_Memctr <= _GEN_8
    io_ctl_Rd <= _T_737
    io_ctl_Rt <= _T_736
    io_ctl_Rs <= _T_735
    io_ctl_Imm16 <= _T_727
    io_ctl_Imm26 <= _T_734
    io_ctl_shamt <= _T_728

  module Mem : @[:@603.2]
    input clock : Clock @[:@604.4]
    input reset : UInt<1> @[:@605.4]
    input io_Write_En : UInt<1> @[:@606.4]
    input io_Read_En : UInt<1> @[:@606.4]
    input io_data_In : UInt<32> @[:@606.4]
    input io_mem_addr : UInt<32> @[:@606.4]
    output io_data_Out : UInt<32> @[:@606.4]
    input io_Memctr : UInt<4> @[:@606.4]
  
    mem mem : @[mem.scala 32:22:@611.4]
      data-type => UInt<32>
      depth => 8192
      read-latency => 0
      write-latency => 1
      reader => _T_14
      writer => _T_52
      writer => _T_59
      writer => _T_66
      read-under-write => undefined
    node mem_addr = rem(io_mem_addr, UInt<14>("h22b8")) @[mem.scala 33:36:@612.4]
    wire read_data : UInt<32> @[mem.scala 34:29:@613.4]
    wire write_data : UInt<32> @[mem.scala 35:30:@615.4]
    node _T_13 = bits(mem_addr, 12, 0) @[:@618.6]
    node _T_16 = eq(io_Memctr, UInt<4>("h1")) @[mem.scala 39:32:@621.6]
    node _T_17 = bits(read_data, 7, 7) @[mem.scala 41:61:@623.8]
    node _T_18 = bits(_T_17, 0, 0) @[Bitwise.scala 72:15:@624.8]
    node _T_21 = mux(_T_18, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 72:12:@625.8]
    node _T_22 = bits(read_data, 7, 0) @[mem.scala 41:75:@626.8]
    node _T_23 = cat(_T_21, _T_22) @[Cat.scala 30:58:@627.8]
    node _GEN_0 = validif(_T_16, _T_23) @[mem.scala 40:17:@622.6]
    node _T_25 = eq(io_Memctr, UInt<4>("h2")) @[mem.scala 43:32:@630.6]
    node _T_27 = bits(read_data, 7, 0) @[mem.scala 45:66:@632.8]
    node _T_28 = cat(UInt<24>("h0"), _T_27) @[Cat.scala 30:58:@633.8]
    node _GEN_1 = mux(_T_25, _T_28, _GEN_0) @[mem.scala 44:17:@631.6]
    node _T_30 = eq(io_Memctr, UInt<4>("h3")) @[mem.scala 47:32:@636.6]
    node _T_31 = bits(read_data, 7, 7) @[mem.scala 49:61:@638.8]
    node _T_32 = bits(_T_31, 0, 0) @[Bitwise.scala 72:15:@639.8]
    node _T_35 = mux(_T_32, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 72:12:@640.8]
    node _T_36 = bits(read_data, 7, 0) @[mem.scala 49:75:@641.8]
    node _T_37 = cat(_T_35, _T_36) @[Cat.scala 30:58:@642.8]
    node _GEN_2 = mux(_T_30, _T_37, _GEN_1) @[mem.scala 48:17:@637.6]
    node _T_39 = eq(io_Memctr, UInt<4>("h4")) @[mem.scala 51:32:@645.6]
    node _T_40 = bits(read_data, 15, 15) @[mem.scala 53:61:@647.8]
    node _T_41 = bits(_T_40, 0, 0) @[Bitwise.scala 72:15:@648.8]
    node _T_44 = mux(_T_41, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 72:12:@649.8]
    node _T_45 = bits(read_data, 15, 0) @[mem.scala 53:76:@650.8]
    node _T_46 = cat(_T_44, _T_45) @[Cat.scala 30:58:@651.8]
    node _GEN_3 = mux(_T_39, _T_46, _GEN_2) @[mem.scala 52:17:@646.6]
    node _T_48 = eq(io_Memctr, UInt<4>("h5")) @[mem.scala 55:32:@654.6]
    node _GEN_4 = mux(_T_48, read_data, _GEN_3) @[mem.scala 56:17:@655.6]
    node _GEN_5 = validif(io_Read_En, _T_13) @[mem.scala 37:9:@617.4]
    node _GEN_6 = validif(io_Read_En, clock) @[mem.scala 37:9:@617.4]
    node _GEN_7 = mux(io_Read_En, UInt<1>("h1"), UInt<1>("h0")) @[mem.scala 37:9:@617.4]
    node _GEN_8 = validif(io_Read_En, mem._T_14.data) @[mem.scala 37:9:@617.4]
    node _GEN_9 = validif(io_Read_En, _GEN_4) @[mem.scala 37:9:@617.4]
    node _T_50 = eq(io_Memctr, UInt<4>("h6")) @[mem.scala 63:32:@661.6]
    node _T_51 = bits(mem_addr, 12, 0) @[:@663.8]
    node _T_54 = bits(write_data, 7, 0) @[mem.scala 65:69:@665.8]
    node _T_55 = cat(UInt<24>("h0"), _T_54) @[Cat.scala 30:58:@666.8]
    node _GEN_10 = validif(_T_50, _T_51) @[mem.scala 64:17:@662.6]
    node _GEN_11 = validif(_T_50, clock) @[mem.scala 64:17:@662.6]
    node _GEN_12 = mux(_T_50, UInt<1>("h1"), UInt<1>("h0")) @[mem.scala 64:17:@662.6]
    node _GEN_13 = validif(_T_50, _T_55) @[mem.scala 64:17:@662.6]
    node _T_57 = eq(io_Memctr, UInt<4>("h7")) @[mem.scala 67:32:@669.6]
    node _T_58 = bits(mem_addr, 12, 0) @[:@671.8]
    node _T_61 = bits(write_data, 15, 0) @[mem.scala 69:69:@673.8]
    node _T_62 = cat(UInt<16>("h0"), _T_61) @[Cat.scala 30:58:@674.8]
    node _GEN_14 = validif(_T_57, _T_58) @[mem.scala 68:17:@670.6]
    node _GEN_15 = validif(_T_57, clock) @[mem.scala 68:17:@670.6]
    node _GEN_16 = mux(_T_57, UInt<1>("h1"), UInt<1>("h0")) @[mem.scala 68:17:@670.6]
    node _GEN_17 = validif(_T_57, _T_62) @[mem.scala 68:17:@670.6]
    node _T_64 = eq(io_Memctr, UInt<4>("h8")) @[mem.scala 71:32:@677.6]
    node _T_65 = bits(mem_addr, 12, 0) @[:@679.8]
    node _GEN_18 = validif(_T_64, _T_65) @[mem.scala 72:17:@678.6]
    node _GEN_19 = validif(_T_64, clock) @[mem.scala 72:17:@678.6]
    node _GEN_20 = mux(_T_64, UInt<1>("h1"), UInt<1>("h0")) @[mem.scala 72:17:@678.6]
    node _GEN_21 = validif(_T_64, write_data) @[mem.scala 72:17:@678.6]
    node _GEN_22 = validif(io_Write_En, io_data_In) @[mem.scala 61:9:@659.4]
    node _GEN_23 = validif(io_Write_En, _GEN_10) @[mem.scala 61:9:@659.4]
    node _GEN_24 = validif(io_Write_En, _GEN_11) @[mem.scala 61:9:@659.4]
    node _GEN_25 = mux(io_Write_En, _GEN_12, UInt<1>("h0")) @[mem.scala 61:9:@659.4]
    node _GEN_26 = validif(io_Write_En, _GEN_13) @[mem.scala 61:9:@659.4]
    node _GEN_27 = validif(io_Write_En, _GEN_14) @[mem.scala 61:9:@659.4]
    node _GEN_28 = validif(io_Write_En, _GEN_15) @[mem.scala 61:9:@659.4]
    node _GEN_29 = mux(io_Write_En, _GEN_16, UInt<1>("h0")) @[mem.scala 61:9:@659.4]
    node _GEN_30 = validif(io_Write_En, _GEN_17) @[mem.scala 61:9:@659.4]
    node _GEN_31 = validif(io_Write_En, _GEN_18) @[mem.scala 61:9:@659.4]
    node _GEN_32 = validif(io_Write_En, _GEN_19) @[mem.scala 61:9:@659.4]
    node _GEN_33 = mux(io_Write_En, _GEN_20, UInt<1>("h0")) @[mem.scala 61:9:@659.4]
    node _GEN_34 = validif(io_Write_En, _GEN_21) @[mem.scala 61:9:@659.4]
    io_data_Out <= _GEN_9
    mem._T_14.addr <= _GEN_5 @[:@603.2]
    mem._T_14.en <= _GEN_7 @[:@603.2]
    mem._T_14.clk <= _GEN_6 @[:@603.2]
    mem._T_52.addr <= _GEN_23 @[:@603.2]
    mem._T_52.en <= _GEN_25 @[:@603.2]
    mem._T_52.clk <= _GEN_24 @[:@603.2]
    mem._T_52.data <= _GEN_26 @[:@603.2]
    mem._T_52.mask <= _GEN_25 @[:@603.2]
    mem._T_59.addr <= _GEN_27 @[:@603.2]
    mem._T_59.en <= _GEN_29 @[:@603.2]
    mem._T_59.clk <= _GEN_28 @[:@603.2]
    mem._T_59.data <= _GEN_30 @[:@603.2]
    mem._T_59.mask <= _GEN_29 @[:@603.2]
    mem._T_66.addr <= _GEN_31 @[:@603.2]
    mem._T_66.en <= _GEN_33 @[:@603.2]
    mem._T_66.clk <= _GEN_32 @[:@603.2]
    mem._T_66.data <= _GEN_34 @[:@603.2]
    mem._T_66.mask <= _GEN_33 @[:@603.2]
    read_data <= _GEN_8
    write_data <= _GEN_22

  module Cache : @[:@685.2]
    input clock : Clock @[:@686.4]
    input reset : UInt<1> @[:@687.4]
    input io_Write_En : UInt<1> @[:@688.4]
    input io_Read_En : UInt<1> @[:@688.4]
    input io_data_In : UInt<32> @[:@688.4]
    input io_mem_addr : UInt<32> @[:@688.4]
    input io_boot : UInt<1> @[:@688.4]
    output io_data_Out : UInt<32> @[:@688.4]
    input io_Memctr : UInt<4> @[:@688.4]
    output io_cachemiss : UInt<1> @[:@688.4]
  
    mem cache : @[cache.scala 31:30:@693.4]
      data-type => UInt<44>
      depth => 8
      read-latency => 0
      write-latency => 1
      reader => _T_24
      writer => _T_28
      writer => _T_31
      writer => _T_34
      writer => _T_37
      writer => _T_40
      writer => _T_43
      writer => _T_46
      writer => _T_62
      writer => _T_73
      writer => _T_84
      writer => _T_134
      writer => _T_162
      writer => _T_179
      read-under-write => undefined
    inst dmm of Mem @[cache.scala 32:33:@694.4]
    wire cacheaddr : UInt<32> @[cache.scala 38:31:@698.4]
    wire content : UInt<44> @[cache.scala 39:31:@700.4]
    wire data : UInt<32> @[cache.scala 40:31:@702.4]
    wire wdata : UInt<32> @[cache.scala 41:31:@704.4]
    wire rdata : UInt<32> @[cache.scala 42:31:@706.4]
    wire tag : UInt<11> @[cache.scala 43:31:@708.4]
    wire valid : UInt<1> @[cache.scala 44:31:@710.4]
    wire signdat : UInt<44> @[cache.scala 45:31:@712.4]
    wire unsigndat : UInt<44> @[cache.scala 46:31:@714.4]
    node _T_22 = rem(io_mem_addr, UInt<4>("h8")) @[cache.scala 47:40:@716.4]
    node _T_23 = bits(cacheaddr, 2, 0) @[:@718.4]
    node _T_25 = bits(content, 42, 32) @[cache.scala 49:35:@721.4]
    node _T_26 = bits(content, 43, 43) @[cache.scala 50:35:@723.4]
    node _GEN_0 = validif(io_boot, UInt<1>("h0")) @[cache.scala 53:9:@725.4]
    node _GEN_1 = validif(io_boot, clock) @[cache.scala 53:9:@725.4]
    node _GEN_2 = mux(io_boot, UInt<1>("h1"), UInt<1>("h0")) @[cache.scala 53:9:@725.4]
    node _GEN_3 = validif(io_boot, UInt<1>("h1")) @[cache.scala 53:9:@725.4]
    node _GEN_4 = validif(io_boot, UInt<2>("h2")) @[cache.scala 53:9:@725.4]
    node _GEN_5 = validif(io_boot, UInt<2>("h3")) @[cache.scala 53:9:@725.4]
    node _GEN_6 = validif(io_boot, UInt<3>("h4")) @[cache.scala 53:9:@725.4]
    node _GEN_7 = validif(io_boot, UInt<3>("h5")) @[cache.scala 53:9:@725.4]
    node _GEN_8 = validif(io_boot, UInt<3>("h7")) @[cache.scala 53:9:@725.4]
    node _T_48 = bits(io_mem_addr, 31, 21) @[cache.scala 65:50:@742.6]
    node _T_49 = eq(tag, _T_48) @[cache.scala 65:35:@743.6]
    node _T_50 = and(valid, _T_49) @[cache.scala 65:28:@744.6]
    node _GEN_9 = validif(_T_50, UInt<1>("h0")) @[cache.scala 66:17:@745.6]
    node _T_52 = bits(io_mem_addr, 31, 21) @[cache.scala 69:51:@748.6]
    node _T_53 = neq(tag, _T_52) @[cache.scala 69:36:@749.6]
    node _T_54 = and(valid, _T_53) @[cache.scala 69:29:@750.6]
    node _T_56 = eq(valid, UInt<1>("h0")) @[cache.scala 69:63:@751.6]
    node _T_57 = or(_T_54, _T_56) @[cache.scala 69:60:@752.6]
    node _GEN_10 = mux(_T_57, UInt<1>("h1"), _GEN_9) @[cache.scala 70:17:@753.6]
    node _T_60 = eq(io_Memctr, UInt<4>("h6")) @[cache.scala 73:32:@756.6]
    node _T_61 = bits(cacheaddr, 2, 0) @[:@758.8]
    node _T_64 = bits(io_mem_addr, 13, 3) @[cache.scala 75:72:@760.8]
    node _T_66 = bits(wdata, 7, 0) @[cache.scala 75:97:@761.8]
    node _T_67 = cat(UInt<24>("h0"), _T_66) @[Cat.scala 30:58:@762.8]
    node _T_68 = cat(UInt<1>("h1"), _T_64) @[Cat.scala 30:58:@763.8]
    node _T_69 = cat(_T_68, _T_67) @[Cat.scala 30:58:@764.8]
    node _GEN_11 = validif(_T_60, _T_61) @[cache.scala 74:17:@757.6]
    node _GEN_12 = validif(_T_60, clock) @[cache.scala 74:17:@757.6]
    node _GEN_13 = mux(_T_60, UInt<1>("h1"), UInt<1>("h0")) @[cache.scala 74:17:@757.6]
    node _GEN_14 = validif(_T_60, _T_69) @[cache.scala 74:17:@757.6]
    node _T_71 = eq(io_Memctr, UInt<4>("h7")) @[cache.scala 77:32:@767.6]
    node _T_72 = bits(cacheaddr, 2, 0) @[:@769.8]
    node _T_75 = bits(io_mem_addr, 13, 3) @[cache.scala 79:72:@771.8]
    node _T_77 = bits(wdata, 15, 0) @[cache.scala 79:97:@772.8]
    node _T_78 = cat(UInt<16>("h0"), _T_77) @[Cat.scala 30:58:@773.8]
    node _T_79 = cat(UInt<1>("h1"), _T_75) @[Cat.scala 30:58:@774.8]
    node _T_80 = cat(_T_79, _T_78) @[Cat.scala 30:58:@775.8]
    node _GEN_15 = validif(_T_71, _T_72) @[cache.scala 78:17:@768.6]
    node _GEN_16 = validif(_T_71, clock) @[cache.scala 78:17:@768.6]
    node _GEN_17 = mux(_T_71, UInt<1>("h1"), UInt<1>("h0")) @[cache.scala 78:17:@768.6]
    node _GEN_18 = validif(_T_71, _T_80) @[cache.scala 78:17:@768.6]
    node _T_82 = eq(io_Memctr, UInt<4>("h8")) @[cache.scala 81:32:@778.6]
    node _T_83 = bits(cacheaddr, 2, 0) @[:@780.8]
    node _T_86 = bits(io_mem_addr, 13, 3) @[cache.scala 83:72:@782.8]
    node _T_88 = bits(wdata, 31, 0) @[cache.scala 83:97:@783.8]
    node _T_89 = cat(UInt<16>("h0"), _T_88) @[Cat.scala 30:58:@784.8]
    node _T_90 = cat(UInt<1>("h1"), _T_86) @[Cat.scala 30:58:@785.8]
    node _T_91 = cat(_T_90, _T_89) @[Cat.scala 30:58:@786.8]
    node _GEN_19 = validif(_T_82, _T_83) @[cache.scala 82:17:@779.6]
    node _GEN_20 = validif(_T_82, clock) @[cache.scala 82:17:@779.6]
    node _GEN_21 = mux(_T_82, UInt<1>("h1"), UInt<1>("h0")) @[cache.scala 82:17:@779.6]
    node _GEN_22 = validif(_T_82, _T_91) @[cache.scala 82:17:@779.6]
    node _T_92 = shr(io_mem_addr, 2) @[cache.scala 85:56:@789.6]
    node _GEN_23 = validif(io_Write_En, _GEN_10) @[cache.scala 64:9:@741.4]
    node _GEN_24 = validif(io_Write_En, _GEN_11) @[cache.scala 64:9:@741.4]
    node _GEN_25 = validif(io_Write_En, _GEN_12) @[cache.scala 64:9:@741.4]
    node _GEN_26 = mux(io_Write_En, _GEN_13, UInt<1>("h0")) @[cache.scala 64:9:@741.4]
    node _GEN_27 = validif(io_Write_En, _GEN_14) @[cache.scala 64:9:@741.4]
    node _GEN_28 = validif(io_Write_En, _GEN_15) @[cache.scala 64:9:@741.4]
    node _GEN_29 = validif(io_Write_En, _GEN_16) @[cache.scala 64:9:@741.4]
    node _GEN_30 = mux(io_Write_En, _GEN_17, UInt<1>("h0")) @[cache.scala 64:9:@741.4]
    node _GEN_31 = validif(io_Write_En, _GEN_18) @[cache.scala 64:9:@741.4]
    node _GEN_32 = validif(io_Write_En, _GEN_19) @[cache.scala 64:9:@741.4]
    node _GEN_33 = validif(io_Write_En, _GEN_20) @[cache.scala 64:9:@741.4]
    node _GEN_34 = mux(io_Write_En, _GEN_21, UInt<1>("h0")) @[cache.scala 64:9:@741.4]
    node _GEN_35 = validif(io_Write_En, _GEN_22) @[cache.scala 64:9:@741.4]
    node _GEN_36 = validif(io_Write_En, _T_92) @[cache.scala 64:9:@741.4]
    node _GEN_37 = validif(io_Write_En, UInt<1>("h1")) @[cache.scala 64:9:@741.4]
    node _GEN_38 = validif(io_Write_En, UInt<1>("h0")) @[cache.scala 64:9:@741.4]
    node _GEN_39 = validif(io_Write_En, wdata) @[cache.scala 64:9:@741.4]
    node _GEN_40 = validif(io_Write_En, io_Memctr) @[cache.scala 64:9:@741.4]
    node _T_95 = bits(io_mem_addr, 31, 21) @[cache.scala 93:50:@797.6]
    node _T_96 = eq(tag, _T_95) @[cache.scala 93:35:@798.6]
    node _T_97 = and(valid, _T_96) @[cache.scala 93:28:@799.6]
    node _T_99 = bits(content, 31, 0) @[cache.scala 96:59:@802.8]
    node _GEN_41 = mux(_T_97, UInt<1>("h0"), _GEN_23) @[cache.scala 94:17:@800.6]
    node _GEN_42 = validif(_T_97, _T_99) @[cache.scala 94:17:@800.6]
    node _T_100 = bits(io_mem_addr, 31, 21) @[cache.scala 98:51:@805.6]
    node _T_101 = neq(tag, _T_100) @[cache.scala 98:36:@806.6]
    node _T_102 = and(valid, _T_101) @[cache.scala 98:29:@807.6]
    node _T_104 = eq(valid, UInt<1>("h0")) @[cache.scala 98:63:@808.6]
    node _T_105 = or(_T_102, _T_104) @[cache.scala 98:60:@809.6]
    node _T_107 = shr(io_mem_addr, 2) @[cache.scala 101:64:@812.8]
    node _T_111 = eq(io_Memctr, UInt<4>("h1")) @[cache.scala 11:42:@818.8]
    node _T_113 = eq(io_Memctr, UInt<4>("h2")) @[cache.scala 11:61:@819.8]
    node _T_114 = or(_T_111, _T_113) @[cache.scala 11:53:@820.8]
    node _T_116 = bits(io_mem_addr, 13, 3) @[cache.scala 108:83:@822.10]
    node _T_118 = bits(rdata, 7, 0) @[cache.scala 108:108:@823.10]
    node _T_119 = cat(UInt<24>("h0"), _T_118) @[Cat.scala 30:58:@824.10]
    node _T_120 = cat(UInt<1>("h1"), _T_116) @[Cat.scala 30:58:@825.10]
    node _T_121 = cat(_T_120, _T_119) @[Cat.scala 30:58:@826.10]
    node _T_123 = bits(io_mem_addr, 13, 3) @[cache.scala 109:83:@828.10]
    node _T_124 = bits(rdata, 7, 7) @[cache.scala 109:103:@829.10]
    node _T_125 = bits(_T_124, 0, 0) @[Bitwise.scala 72:15:@830.10]
    node _T_128 = mux(_T_125, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 72:12:@831.10]
    node _T_129 = bits(rdata, 7, 0) @[cache.scala 109:113:@832.10]
    node _T_130 = cat(_T_128, _T_129) @[Cat.scala 30:58:@833.10]
    node _T_131 = cat(UInt<1>("h1"), _T_123) @[Cat.scala 30:58:@834.10]
    node _T_132 = cat(_T_131, _T_130) @[Cat.scala 30:58:@835.10]
    node _T_133 = bits(cacheaddr, 2, 0) @[:@837.10]
    node _T_136 = eq(io_Memctr, UInt<4>("h1")) @[cache.scala 110:70:@839.10]
    node _T_137 = mux(_T_136, signdat, unsigndat) @[cache.scala 110:59:@840.10]
    node _GEN_43 = validif(_T_114, _T_121) @[cache.scala 107:25:@821.8]
    node _GEN_44 = validif(_T_114, _T_132) @[cache.scala 107:25:@821.8]
    node _GEN_45 = validif(_T_114, _T_133) @[cache.scala 107:25:@821.8]
    node _GEN_46 = validif(_T_114, clock) @[cache.scala 107:25:@821.8]
    node _GEN_47 = mux(_T_114, UInt<1>("h1"), UInt<1>("h0")) @[cache.scala 107:25:@821.8]
    node _GEN_48 = validif(_T_114, _T_137) @[cache.scala 107:25:@821.8]
    node _T_139 = eq(io_Memctr, UInt<4>("h3")) @[cache.scala 12:42:@843.8]
    node _T_141 = eq(io_Memctr, UInt<4>("h4")) @[cache.scala 12:61:@844.8]
    node _T_142 = or(_T_139, _T_141) @[cache.scala 12:53:@845.8]
    node _T_144 = bits(io_mem_addr, 13, 3) @[cache.scala 114:83:@847.10]
    node _T_145 = bits(rdata, 7, 7) @[cache.scala 114:103:@848.10]
    node _T_146 = bits(_T_145, 0, 0) @[Bitwise.scala 72:15:@849.10]
    node _T_149 = mux(_T_146, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 72:12:@850.10]
    node _T_150 = bits(rdata, 15, 0) @[cache.scala 114:113:@851.10]
    node _T_151 = cat(_T_149, _T_150) @[Cat.scala 30:58:@852.10]
    node _T_152 = cat(UInt<1>("h1"), _T_144) @[Cat.scala 30:58:@853.10]
    node _T_153 = cat(_T_152, _T_151) @[Cat.scala 30:58:@854.10]
    node _T_155 = bits(io_mem_addr, 13, 3) @[cache.scala 115:83:@856.10]
    node _T_157 = bits(rdata, 15, 0) @[cache.scala 115:108:@857.10]
    node _T_158 = cat(UInt<16>("h0"), _T_157) @[Cat.scala 30:58:@858.10]
    node _T_159 = cat(UInt<1>("h1"), _T_155) @[Cat.scala 30:58:@859.10]
    node _T_160 = cat(_T_159, _T_158) @[Cat.scala 30:58:@860.10]
    node _T_161 = bits(cacheaddr, 2, 0) @[:@862.10]
    node _T_164 = eq(io_Memctr, UInt<4>("h3")) @[cache.scala 116:70:@864.10]
    node _T_165 = mux(_T_164, signdat, unsigndat) @[cache.scala 116:59:@865.10]
    node _GEN_49 = mux(_T_142, _T_153, _GEN_43) @[cache.scala 113:25:@846.8]
    node _GEN_50 = mux(_T_142, _T_160, _GEN_44) @[cache.scala 113:25:@846.8]
    node _GEN_51 = validif(_T_142, _T_161) @[cache.scala 113:25:@846.8]
    node _GEN_52 = validif(_T_142, clock) @[cache.scala 113:25:@846.8]
    node _GEN_53 = mux(_T_142, UInt<1>("h1"), UInt<1>("h0")) @[cache.scala 113:25:@846.8]
    node _GEN_54 = validif(_T_142, _T_165) @[cache.scala 113:25:@846.8]
    node _T_167 = eq(io_Memctr, UInt<4>("h5")) @[cache.scala 13:42:@868.8]
    node _T_169 = bits(io_mem_addr, 13, 3) @[cache.scala 120:83:@870.10]
    node _T_170 = bits(rdata, 31, 0) @[cache.scala 120:95:@871.10]
    node _T_171 = cat(UInt<1>("h1"), _T_169) @[Cat.scala 30:58:@872.10]
    node _T_172 = cat(_T_171, _T_170) @[Cat.scala 30:58:@873.10]
    node _T_174 = bits(io_mem_addr, 13, 3) @[cache.scala 121:83:@875.10]
    node _T_175 = bits(rdata, 31, 0) @[cache.scala 121:95:@876.10]
    node _T_176 = cat(UInt<1>("h1"), _T_174) @[Cat.scala 30:58:@877.10]
    node _T_177 = cat(_T_176, _T_175) @[Cat.scala 30:58:@878.10]
    node _T_178 = bits(cacheaddr, 2, 0) @[:@880.10]
    node _GEN_55 = mux(_T_167, _T_172, _GEN_49) @[cache.scala 119:25:@869.8]
    node _GEN_56 = mux(_T_167, _T_177, _GEN_50) @[cache.scala 119:25:@869.8]
    node _GEN_57 = validif(_T_167, _T_178) @[cache.scala 119:25:@869.8]
    node _GEN_58 = validif(_T_167, clock) @[cache.scala 119:25:@869.8]
    node _GEN_59 = mux(_T_167, UInt<1>("h1"), UInt<1>("h0")) @[cache.scala 119:25:@869.8]
    node _GEN_60 = validif(_T_167, signdat) @[cache.scala 119:25:@869.8]
    node _GEN_61 = mux(_T_105, UInt<1>("h1"), _GEN_41) @[cache.scala 99:17:@810.6]
    node _GEN_62 = mux(_T_105, _T_107, _GEN_36) @[cache.scala 99:17:@810.6]
    node _GEN_63 = mux(_T_105, UInt<1>("h0"), _GEN_37) @[cache.scala 99:17:@810.6]
    node _GEN_64 = mux(_T_105, UInt<1>("h1"), _GEN_38) @[cache.scala 99:17:@810.6]
    node _GEN_65 = mux(_T_105, io_Memctr, _GEN_40) @[cache.scala 99:17:@810.6]
    node _GEN_66 = mux(_T_105, dmm.io_data_Out, _GEN_42) @[cache.scala 99:17:@810.6]
    node _GEN_67 = validif(_T_105, _GEN_55) @[cache.scala 99:17:@810.6]
    node _GEN_68 = validif(_T_105, _GEN_56) @[cache.scala 99:17:@810.6]
    node _GEN_69 = validif(_T_105, _GEN_45) @[cache.scala 99:17:@810.6]
    node _GEN_70 = validif(_T_105, _GEN_46) @[cache.scala 99:17:@810.6]
    node _GEN_71 = mux(_T_105, _GEN_47, UInt<1>("h0")) @[cache.scala 99:17:@810.6]
    node _GEN_72 = validif(_T_105, _GEN_48) @[cache.scala 99:17:@810.6]
    node _GEN_73 = validif(_T_105, _GEN_51) @[cache.scala 99:17:@810.6]
    node _GEN_74 = validif(_T_105, _GEN_52) @[cache.scala 99:17:@810.6]
    node _GEN_75 = mux(_T_105, _GEN_53, UInt<1>("h0")) @[cache.scala 99:17:@810.6]
    node _GEN_76 = validif(_T_105, _GEN_54) @[cache.scala 99:17:@810.6]
    node _GEN_77 = validif(_T_105, _GEN_57) @[cache.scala 99:17:@810.6]
    node _GEN_78 = validif(_T_105, _GEN_58) @[cache.scala 99:17:@810.6]
    node _GEN_79 = mux(_T_105, _GEN_59, UInt<1>("h0")) @[cache.scala 99:17:@810.6]
    node _GEN_80 = validif(_T_105, _GEN_60) @[cache.scala 99:17:@810.6]
    node _T_181 = eq(io_Memctr, UInt<4>("h1")) @[cache.scala 126:32:@885.6]
    node _T_182 = bits(rdata, 7, 7) @[cache.scala 128:57:@887.8]
    node _T_183 = bits(_T_182, 0, 0) @[Bitwise.scala 72:15:@888.8]
    node _T_186 = mux(_T_183, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 72:12:@889.8]
    node _T_187 = bits(rdata, 7, 0) @[cache.scala 128:67:@890.8]
    node _T_188 = cat(_T_186, _T_187) @[Cat.scala 30:58:@891.8]
    node _GEN_81 = validif(_T_181, _T_188) @[cache.scala 127:17:@886.6]
    node _T_190 = eq(io_Memctr, UInt<4>("h2")) @[cache.scala 130:32:@894.6]
    node _T_192 = bits(rdata, 7, 0) @[cache.scala 132:62:@896.8]
    node _T_193 = cat(UInt<24>("h0"), _T_192) @[Cat.scala 30:58:@897.8]
    node _GEN_82 = mux(_T_190, _T_193, _GEN_81) @[cache.scala 131:17:@895.6]
    node _T_195 = eq(io_Memctr, UInt<4>("h4")) @[cache.scala 134:32:@900.6]
    node _T_196 = bits(rdata, 7, 7) @[cache.scala 136:57:@902.8]
    node _T_197 = bits(_T_196, 0, 0) @[Bitwise.scala 72:15:@903.8]
    node _T_200 = mux(_T_197, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 72:12:@904.8]
    node _T_201 = bits(rdata, 15, 0) @[cache.scala 136:67:@905.8]
    node _T_202 = cat(_T_200, _T_201) @[Cat.scala 30:58:@906.8]
    node _GEN_83 = mux(_T_195, _T_202, _GEN_82) @[cache.scala 135:17:@901.6]
    node _T_204 = eq(io_Memctr, UInt<4>("h5")) @[cache.scala 138:32:@909.6]
    node _GEN_84 = mux(_T_204, rdata, _GEN_83) @[cache.scala 139:17:@910.6]
    node _GEN_85 = mux(io_Read_En, _GEN_61, _GEN_23) @[cache.scala 92:9:@796.4]
    node _GEN_86 = validif(io_Read_En, _GEN_66) @[cache.scala 92:9:@796.4]
    node _GEN_87 = mux(io_Read_En, _GEN_62, _GEN_36) @[cache.scala 92:9:@796.4]
    node _GEN_88 = mux(io_Read_En, _GEN_63, _GEN_37) @[cache.scala 92:9:@796.4]
    node _GEN_89 = mux(io_Read_En, _GEN_64, _GEN_38) @[cache.scala 92:9:@796.4]
    node _GEN_90 = mux(io_Read_En, _GEN_65, _GEN_40) @[cache.scala 92:9:@796.4]
    node _GEN_91 = validif(io_Read_En, _GEN_67) @[cache.scala 92:9:@796.4]
    node _GEN_92 = validif(io_Read_En, _GEN_68) @[cache.scala 92:9:@796.4]
    node _GEN_93 = validif(io_Read_En, _GEN_69) @[cache.scala 92:9:@796.4]
    node _GEN_94 = validif(io_Read_En, _GEN_70) @[cache.scala 92:9:@796.4]
    node _GEN_95 = mux(io_Read_En, _GEN_71, UInt<1>("h0")) @[cache.scala 92:9:@796.4]
    node _GEN_96 = validif(io_Read_En, _GEN_72) @[cache.scala 92:9:@796.4]
    node _GEN_97 = validif(io_Read_En, _GEN_73) @[cache.scala 92:9:@796.4]
    node _GEN_98 = validif(io_Read_En, _GEN_74) @[cache.scala 92:9:@796.4]
    node _GEN_99 = mux(io_Read_En, _GEN_75, UInt<1>("h0")) @[cache.scala 92:9:@796.4]
    node _GEN_100 = validif(io_Read_En, _GEN_76) @[cache.scala 92:9:@796.4]
    node _GEN_101 = validif(io_Read_En, _GEN_77) @[cache.scala 92:9:@796.4]
    node _GEN_102 = validif(io_Read_En, _GEN_78) @[cache.scala 92:9:@796.4]
    node _GEN_103 = mux(io_Read_En, _GEN_79, UInt<1>("h0")) @[cache.scala 92:9:@796.4]
    node _GEN_104 = validif(io_Read_En, _GEN_80) @[cache.scala 92:9:@796.4]
    node _GEN_105 = validif(io_Read_En, _GEN_84) @[cache.scala 92:9:@796.4]
    io_data_Out <= bits(_GEN_105, 31, 0)
    io_cachemiss <= _GEN_85
    cache._T_24.addr <= _T_23 @[:@685.2]
    cache._T_24.en <= UInt<1>("h1") @[:@685.2]
    cache._T_24.clk <= clock @[:@685.2]
    cache._T_28.addr <= _GEN_0 @[:@685.2]
    cache._T_28.en <= _GEN_2 @[:@685.2]
    cache._T_28.clk <= _GEN_1 @[:@685.2]
    cache._T_28.data <= _GEN_0 @[:@685.2]
    cache._T_28.mask <= _GEN_2 @[:@685.2]
    cache._T_31.addr <= _GEN_3 @[:@685.2]
    cache._T_31.en <= _GEN_2 @[:@685.2]
    cache._T_31.clk <= _GEN_1 @[:@685.2]
    cache._T_31.data <= _GEN_0 @[:@685.2]
    cache._T_31.mask <= _GEN_2 @[:@685.2]
    cache._T_34.addr <= _GEN_4 @[:@685.2]
    cache._T_34.en <= _GEN_2 @[:@685.2]
    cache._T_34.clk <= _GEN_1 @[:@685.2]
    cache._T_34.data <= _GEN_0 @[:@685.2]
    cache._T_34.mask <= _GEN_2 @[:@685.2]
    cache._T_37.addr <= _GEN_5 @[:@685.2]
    cache._T_37.en <= _GEN_2 @[:@685.2]
    cache._T_37.clk <= _GEN_1 @[:@685.2]
    cache._T_37.data <= _GEN_0 @[:@685.2]
    cache._T_37.mask <= _GEN_2 @[:@685.2]
    cache._T_40.addr <= _GEN_6 @[:@685.2]
    cache._T_40.en <= _GEN_2 @[:@685.2]
    cache._T_40.clk <= _GEN_1 @[:@685.2]
    cache._T_40.data <= _GEN_0 @[:@685.2]
    cache._T_40.mask <= _GEN_2 @[:@685.2]
    cache._T_43.addr <= _GEN_7 @[:@685.2]
    cache._T_43.en <= _GEN_2 @[:@685.2]
    cache._T_43.clk <= _GEN_1 @[:@685.2]
    cache._T_43.data <= _GEN_0 @[:@685.2]
    cache._T_43.mask <= _GEN_2 @[:@685.2]
    cache._T_46.addr <= _GEN_8 @[:@685.2]
    cache._T_46.en <= _GEN_2 @[:@685.2]
    cache._T_46.clk <= _GEN_1 @[:@685.2]
    cache._T_46.data <= _GEN_0 @[:@685.2]
    cache._T_46.mask <= _GEN_2 @[:@685.2]
    cache._T_62.addr <= _GEN_24 @[:@685.2]
    cache._T_62.en <= _GEN_26 @[:@685.2]
    cache._T_62.clk <= _GEN_25 @[:@685.2]
    cache._T_62.data <= _GEN_27 @[:@685.2]
    cache._T_62.mask <= _GEN_26 @[:@685.2]
    cache._T_73.addr <= _GEN_28 @[:@685.2]
    cache._T_73.en <= _GEN_30 @[:@685.2]
    cache._T_73.clk <= _GEN_29 @[:@685.2]
    cache._T_73.data <= _GEN_31 @[:@685.2]
    cache._T_73.mask <= _GEN_30 @[:@685.2]
    cache._T_84.addr <= _GEN_32 @[:@685.2]
    cache._T_84.en <= _GEN_34 @[:@685.2]
    cache._T_84.clk <= _GEN_33 @[:@685.2]
    cache._T_84.data <= bits(_GEN_35, 43, 0) @[:@685.2]
    cache._T_84.mask <= _GEN_34 @[:@685.2]
    cache._T_134.addr <= _GEN_93 @[:@685.2]
    cache._T_134.en <= _GEN_95 @[:@685.2]
    cache._T_134.clk <= _GEN_94 @[:@685.2]
    cache._T_134.data <= _GEN_96 @[:@685.2]
    cache._T_134.mask <= _GEN_95 @[:@685.2]
    cache._T_162.addr <= _GEN_97 @[:@685.2]
    cache._T_162.en <= _GEN_99 @[:@685.2]
    cache._T_162.clk <= _GEN_98 @[:@685.2]
    cache._T_162.data <= _GEN_100 @[:@685.2]
    cache._T_162.mask <= _GEN_99 @[:@685.2]
    cache._T_179.addr <= _GEN_101 @[:@685.2]
    cache._T_179.en <= _GEN_103 @[:@685.2]
    cache._T_179.clk <= _GEN_102 @[:@685.2]
    cache._T_179.data <= _GEN_104 @[:@685.2]
    cache._T_179.mask <= _GEN_103 @[:@685.2]
    dmm.io_Write_En <= _GEN_88
    dmm.io_Read_En <= _GEN_89
    dmm.io_data_In <= _GEN_39
    dmm.io_mem_addr <= _GEN_87
    dmm.io_Memctr <= _GEN_90
    dmm.clock <= clock
    dmm.reset <= reset
    cacheaddr <= _T_22
    content <= cache._T_24.data
    data is invalid
    wdata is invalid
    rdata <= _GEN_86
    tag <= _T_25
    valid <= _T_26
    signdat <= _GEN_92
    unsigndat <= _GEN_91

  module ALU9 : @[:@915.2]
    input clock : Clock @[:@916.4]
    input reset : UInt<1> @[:@917.4]
    input io_in1 : UInt<32> @[:@918.4]
    input io_in2 : UInt<32> @[:@918.4]
    input io_ALUctr : UInt<5> @[:@918.4]
    input io_shamt : UInt<5> @[:@918.4]
    input io_boot : UInt<1> @[:@918.4]
    output io_ALUout : UInt<32> @[:@918.4]
    output io_cmp_out : UInt<1> @[:@918.4]
  
    reg HI : UInt<32>, clock with :
      reset => (UInt<1>("h0"), HI) @[ALU.scala 63:34:@923.4]
    reg LO : UInt<32>, clock with :
      reset => (UInt<1>("h0"), LO) @[ALU.scala 64:34:@924.4]
    wire shang : UInt<32> @[ALU.scala 65:31:@925.4]
    wire shangs : SInt<32> @[ALU.scala 66:31:@927.4]
    wire mod : UInt<32> @[ALU.scala 67:31:@929.4]
    wire in1S : SInt<32> @[ALU.scala 68:31:@931.4]
    wire in2S : SInt<32> @[ALU.scala 69:31:@933.4]
    wire productS : SInt<64> @[ALU.scala 70:31:@935.4]
    wire cp_out : UInt<1> @[ALU.scala 74:27:@937.4]
    wire product : UInt<64> @[ALU.scala 75:27:@939.4]
    wire arithmetic_out : UInt<32> @[ALU.scala 76:34:@941.4]
    node _T_23 = eq(io_ALUctr, UInt<5>("h1")) @[ALU.scala 44:37:@943.4]
    node _T_25 = eq(io_ALUctr, UInt<5>("h4")) @[ALU.scala 44:57:@944.4]
    node _T_26 = or(_T_23, _T_25) @[ALU.scala 44:49:@945.4]
    node _T_27 = not(io_in2) @[ALU.scala 77:45:@946.4]
    node in2_inv = mux(_T_26, _T_27, io_in2) @[ALU.scala 77:26:@947.4]
    node in1_xor_in2 = xor(io_in1, io_in2) @[ALU.scala 78:34:@948.4]
    node _T_28 = add(io_in1, in2_inv) @[ALU.scala 79:32:@949.4]
    node _T_29 = tail(_T_28, 1) @[ALU.scala 79:32:@950.4]
    node _T_31 = eq(io_ALUctr, UInt<5>("h1")) @[ALU.scala 44:37:@951.4]
    node _T_33 = eq(io_ALUctr, UInt<5>("h4")) @[ALU.scala 44:57:@952.4]
    node _T_34 = or(_T_31, _T_33) @[ALU.scala 44:49:@953.4]
    node _T_35 = add(_T_29, _T_34) @[ALU.scala 79:42:@954.4]
    node adder_out = tail(_T_35, 1) @[ALU.scala 79:42:@955.4]
    node _T_36 = bits(io_in2, 15, 0) @[ALU.scala 80:35:@956.4]
    node LUI_out = cat(_T_36, UInt<16>("h0")) @[Cat.scala 30:58:@957.4]
    wire shift_out : UInt<32> @[ALU.scala 81:31:@958.4]
    wire logic_out : UInt<32> @[ALU.scala 82:29:@960.4]
    node shamt = bits(io_in1, 4, 0) @[ALU.scala 84:27:@962.4]
    node _GEN_0 = mux(io_boot, UInt<1>("h0"), HI) @[ALU.scala 86:9:@963.4]
    node _GEN_1 = mux(io_boot, UInt<1>("h0"), LO) @[ALU.scala 86:9:@963.4]
    node _T_43 = eq(io_ALUctr, UInt<5>("h18")) @[ALU.scala 90:24:@967.4]
    node _T_44 = bits(io_in2, 31, 31) @[ALU.scala 92:40:@969.6]
    node _T_45 = cat(_T_44, io_in2) @[Cat.scala 30:58:@970.6]
    node _T_46 = asSInt(_T_45) @[ALU.scala 92:51:@971.6]
    node _T_47 = dshr(_T_46, shamt) @[ALU.scala 92:58:@972.6]
    node _T_48 = bits(_T_47, 31, 0) @[ALU.scala 92:67:@973.6]
    node _GEN_2 = validif(_T_43, _T_48) @[ALU.scala 91:9:@968.4]
    node _T_50 = eq(io_ALUctr, UInt<5>("h19")) @[ALU.scala 94:24:@976.4]
    node _T_51 = bits(io_in2, 31, 31) @[ALU.scala 96:39:@978.6]
    node _T_52 = cat(_T_51, io_in2) @[Cat.scala 30:58:@979.6]
    node _T_53 = asSInt(_T_52) @[ALU.scala 96:50:@980.6]
    node _T_54 = dshr(_T_53, io_shamt) @[ALU.scala 96:57:@981.6]
    node _T_55 = bits(_T_54, 31, 0) @[ALU.scala 96:69:@982.6]
    node _GEN_3 = mux(_T_50, _T_55, _GEN_2) @[ALU.scala 95:9:@977.4]
    node _T_57 = eq(io_ALUctr, UInt<5>("h14")) @[ALU.scala 98:24:@985.4]
    node _T_58 = bits(io_in1, 4, 0) @[ALU.scala 100:49:@987.6]
    node _T_59 = dshl(io_in2, _T_58) @[ALU.scala 100:40:@988.6]
    node _GEN_4 = mux(_T_57, _T_59, _GEN_3) @[ALU.scala 99:9:@986.4]
    node _T_61 = eq(io_ALUctr, UInt<5>("h15")) @[ALU.scala 102:24:@991.4]
    node _T_62 = dshl(io_in2, io_shamt) @[ALU.scala 104:40:@993.6]
    node _GEN_5 = mux(_T_61, _T_62, _GEN_4) @[ALU.scala 103:9:@992.4]
    node _T_64 = eq(io_ALUctr, UInt<5>("h16")) @[ALU.scala 106:24:@996.4]
    node _T_65 = bits(io_in1, 4, 0) @[ALU.scala 108:49:@998.6]
    node _T_66 = dshr(io_in2, _T_65) @[ALU.scala 108:40:@999.6]
    node _GEN_6 = mux(_T_64, _T_66, _GEN_5) @[ALU.scala 107:9:@997.4]
    node _T_68 = eq(io_ALUctr, UInt<5>("h17")) @[ALU.scala 110:24:@1002.4]
    node _T_69 = dshr(io_in2, io_shamt) @[ALU.scala 112:40:@1004.6]
    node _GEN_7 = mux(_T_68, _T_69, _GEN_6) @[ALU.scala 111:9:@1003.4]
    node _T_71 = eq(io_ALUctr, UInt<5>("hd")) @[ALU.scala 114:24:@1007.4]
    node _T_72 = gt(io_in1, io_in2) @[ALU.scala 116:42:@1009.6]
    node _T_73 = eq(io_in1, io_in2) @[ALU.scala 116:61:@1010.6]
    node _T_74 = or(_T_72, _T_73) @[ALU.scala 116:51:@1011.6]
    node _T_77 = mux(_T_74, UInt<1>("h0"), UInt<1>("h1")) @[ALU.scala 116:34:@1012.6]
    node _GEN_8 = validif(_T_71, _T_77) @[ALU.scala 115:9:@1008.4]
    node _T_79 = eq(io_ALUctr, UInt<5>("h0")) @[ALU.scala 118:24:@1015.4]
    node _T_81 = eq(io_ALUctr, UInt<5>("h1")) @[ALU.scala 118:48:@1016.4]
    node _T_82 = or(_T_79, _T_81) @[ALU.scala 118:35:@1017.4]
    node _GEN_9 = validif(_T_82, adder_out) @[ALU.scala 119:9:@1018.4]
    node _T_84 = eq(io_ALUctr, UInt<5>("h4")) @[ALU.scala 123:24:@1021.4]
    node _T_85 = bits(io_in1, 31, 31) @[ALU.scala 128:28:@1023.6]
    node _T_86 = bits(io_in2, 31, 31) @[ALU.scala 128:42:@1024.6]
    node _T_87 = neq(_T_85, _T_86) @[ALU.scala 128:33:@1025.6]
    node _T_88 = bits(io_in1, 31, 31) @[ALU.scala 130:49:@1027.8]
    node _T_91 = mux(_T_88, UInt<1>("h1"), UInt<1>("h0")) @[ALU.scala 130:42:@1028.8]
    node _T_92 = bits(adder_out, 31, 31) @[ALU.scala 134:52:@1032.8]
    node _T_95 = mux(_T_92, UInt<1>("h1"), UInt<1>("h0")) @[ALU.scala 134:42:@1033.8]
    node _GEN_10 = mux(_T_87, _T_91, _T_95) @[ALU.scala 129:17:@1026.6]
    node _GEN_11 = mux(_T_84, _GEN_10, _GEN_8) @[ALU.scala 124:9:@1022.4]
    node _T_97 = eq(io_ALUctr, UInt<5>("h2")) @[ALU.scala 137:24:@1037.4]
    node _T_98 = asSInt(io_in1) @[:@1039.6]
    node _T_99 = asSInt(io_in2) @[:@1040.6]
    node _T_100 = mul(_T_98, _T_99) @[ALU.scala 139:44:@1041.6]
    node _T_101 = bits(productS, 63, 32) @[ALU.scala 140:37:@1043.6]
    node _T_102 = bits(productS, 31, 0) @[ALU.scala 141:37:@1045.6]
    node _GEN_12 = validif(_T_97, _T_100) @[ALU.scala 138:9:@1038.4]
    node _GEN_13 = mux(_T_97, _T_101, _GEN_0) @[ALU.scala 138:9:@1038.4]
    node _GEN_14 = mux(_T_97, _T_102, _GEN_1) @[ALU.scala 138:9:@1038.4]
    node _T_104 = eq(io_ALUctr, UInt<5>("he")) @[ALU.scala 143:24:@1048.4]
    node _T_105 = mul(io_in1, io_in2) @[ALU.scala 145:36:@1050.6]
    node _T_106 = bits(product, 63, 32) @[ALU.scala 146:36:@1052.6]
    node _T_107 = bits(product, 31, 0) @[ALU.scala 147:36:@1054.6]
    node _GEN_15 = validif(_T_104, _T_105) @[ALU.scala 144:9:@1049.4]
    node _GEN_16 = mux(_T_104, _T_106, _GEN_13) @[ALU.scala 144:9:@1049.4]
    node _GEN_17 = mux(_T_104, _T_107, _GEN_14) @[ALU.scala 144:9:@1049.4]
    node _T_109 = eq(io_ALUctr, UInt<5>("h12")) @[ALU.scala 149:24:@1057.4]
    node _GEN_18 = mux(_T_109, io_in1, _GEN_16) @[ALU.scala 150:9:@1058.4]
    node _T_111 = eq(io_ALUctr, UInt<5>("h13")) @[ALU.scala 153:24:@1061.4]
    node _GEN_19 = mux(_T_111, io_in1, _GEN_17) @[ALU.scala 154:9:@1062.4]
    node _T_113 = eq(io_ALUctr, UInt<5>("h3")) @[ALU.scala 157:24:@1065.4]
    node _T_114 = asSInt(io_in1) @[ALU.scala 159:37:@1067.6]
    node _T_115 = asSInt(io_in2) @[ALU.scala 159:53:@1068.6]
    node _T_116 = div(_T_114, _T_115) @[ALU.scala 159:44:@1069.6]
    node _T_117 = bits(_T_116, 31, 0) @[ALU.scala 159:60:@1070.6]
    node _T_118 = asSInt(io_in1) @[ALU.scala 160:37:@1072.6]
    node _T_119 = asSInt(io_in2) @[ALU.scala 160:53:@1073.6]
    node _T_120 = rem(_T_118, _T_119) @[ALU.scala 160:44:@1074.6]
    node _T_121 = bits(_T_120, 31, 0) @[ALU.scala 160:60:@1075.6]
    node _GEN_20 = mux(_T_113, _T_117, _GEN_19) @[ALU.scala 158:9:@1066.4]
    node _GEN_21 = mux(_T_113, _T_121, _GEN_18) @[ALU.scala 158:9:@1066.4]
    node _T_123 = eq(io_ALUctr, UInt<5>("h11")) @[ALU.scala 162:24:@1078.4]
    node _T_124 = rem(io_in1, io_in2) @[ALU.scala 164:35:@1080.6]
    node _T_125 = div(io_in1, io_in2) @[ALU.scala 165:35:@1082.6]
    node _GEN_22 = mux(_T_123, _T_124, _GEN_21) @[ALU.scala 163:9:@1079.4]
    node _GEN_23 = mux(_T_123, _T_125, _GEN_20) @[ALU.scala 163:9:@1079.4]
    node _T_127 = eq(io_ALUctr, UInt<5>("hf")) @[ALU.scala 168:24:@1085.4]
    node _GEN_24 = validif(_T_127, HI) @[ALU.scala 169:9:@1086.4]
    node _T_129 = eq(io_ALUctr, UInt<5>("h10")) @[ALU.scala 173:24:@1089.4]
    node _GEN_25 = mux(_T_129, LO, _GEN_24) @[ALU.scala 174:9:@1090.4]
    node _T_131 = eq(io_ALUctr, UInt<5>("h5")) @[ALU.scala 177:24:@1093.4]
    node _T_132 = and(io_in1, io_in2) @[ALU.scala 179:38:@1095.6]
    node _GEN_26 = validif(_T_131, _T_132) @[ALU.scala 178:9:@1094.4]
    node _T_134 = eq(io_ALUctr, UInt<5>("h6")) @[ALU.scala 181:24:@1098.4]
    node _T_135 = or(io_in1, io_in2) @[ALU.scala 184:38:@1100.6]
    node _GEN_27 = mux(_T_134, _T_135, _GEN_26) @[ALU.scala 182:9:@1099.4]
    node _T_137 = eq(io_ALUctr, UInt<5>("h7")) @[ALU.scala 186:24:@1103.4]
    node _GEN_28 = mux(_T_137, in1_xor_in2, _GEN_27) @[ALU.scala 187:9:@1104.4]
    node _T_139 = eq(io_ALUctr, UInt<5>("h8")) @[ALU.scala 190:24:@1107.4]
    node _T_140 = or(io_in1, io_in2) @[ALU.scala 192:41:@1109.6]
    node _T_141 = not(_T_140) @[ALU.scala 192:31:@1110.6]
    node _GEN_29 = mux(_T_139, _T_141, _GEN_28) @[ALU.scala 191:9:@1108.4]
    node _T_143 = eq(io_ALUctr, UInt<5>("h1")) @[ALU.scala 194:24:@1113.4]
    node _T_145 = eq(in1_xor_in2, UInt<1>("h0")) @[ALU.scala 196:46:@1115.6]
    node _GEN_30 = mux(_T_143, _T_145, _GEN_11) @[ALU.scala 195:9:@1114.4]
    node _T_147 = eq(io_ALUctr, UInt<5>("hc")) @[ALU.scala 198:24:@1118.4]
    node _T_149 = eq(in1_xor_in2, UInt<1>("h0")) @[ALU.scala 200:46:@1120.6]
    node _T_150 = not(_T_149) @[ALU.scala 200:32:@1121.6]
    node _T_151 = bits(reset, 0, 0) @[ALU.scala 201:23:@1123.6]
    node _T_153 = eq(_T_151, UInt<1>("h0")) @[ALU.scala 201:23:@1124.6]
    node _GEN_31 = mux(_T_147, _T_150, _GEN_30) @[ALU.scala 199:9:@1119.4]
    node _T_155 = eq(io_ALUctr, UInt<5>("ha")) @[ALU.scala 203:24:@1129.4]
    node _GEN_32 = mux(_T_155, LUI_out, _GEN_9) @[ALU.scala 204:9:@1130.4]
    node _T_157 = eq(io_ALUctr, UInt<5>("hb")) @[ALU.scala 213:24:@1133.4]
    node _GEN_33 = mux(_T_157, io_in2, _GEN_32) @[ALU.scala 214:9:@1134.4]
    node _T_159 = eq(io_ALUctr, UInt<5>("h0")) @[ALU.scala 45:40:@1137.4]
    node _T_161 = eq(io_ALUctr, UInt<5>("h1")) @[ALU.scala 45:60:@1138.4]
    node _T_162 = or(_T_159, _T_161) @[ALU.scala 45:52:@1139.4]
    node _T_164 = eq(io_ALUctr, UInt<5>("ha")) @[ALU.scala 45:81:@1140.4]
    node _T_165 = or(_T_162, _T_164) @[ALU.scala 45:73:@1141.4]
    node _T_167 = eq(io_ALUctr, UInt<5>("hb")) @[ALU.scala 45:101:@1142.4]
    node _T_168 = or(_T_165, _T_167) @[ALU.scala 45:93:@1143.4]
    node _T_170 = eq(io_ALUctr, UInt<5>("h4")) @[ALU.scala 223:29:@1148.6]
    node _T_172 = eq(io_ALUctr, UInt<5>("hd")) @[ALU.scala 223:53:@1149.6]
    node _T_173 = or(_T_170, _T_172) @[ALU.scala 223:40:@1150.6]
    node _T_174 = mux(io_cmp_out, UInt<32>("h1"), UInt<32>("h0")) @[ALU.scala 225:37:@1152.8]
    node _T_176 = eq(io_ALUctr, UInt<5>("h5")) @[ALU.scala 46:40:@1156.8]
    node _T_178 = eq(io_ALUctr, UInt<5>("h6")) @[ALU.scala 46:60:@1157.8]
    node _T_179 = or(_T_176, _T_178) @[ALU.scala 46:52:@1158.8]
    node _T_181 = eq(io_ALUctr, UInt<5>("h7")) @[ALU.scala 46:79:@1159.8]
    node _T_182 = or(_T_179, _T_181) @[ALU.scala 46:71:@1160.8]
    node _T_184 = eq(io_ALUctr, UInt<5>("h8")) @[ALU.scala 46:99:@1161.8]
    node _T_185 = or(_T_182, _T_184) @[ALU.scala 46:91:@1162.8]
    node _T_187 = eq(io_ALUctr, UInt<5>("h1")) @[ALU.scala 46:119:@1163.8]
    node _T_188 = or(_T_185, _T_187) @[ALU.scala 46:111:@1164.8]
    node _T_190 = eq(io_ALUctr, UInt<5>("hc")) @[ALU.scala 46:139:@1165.8]
    node _T_191 = or(_T_188, _T_190) @[ALU.scala 46:131:@1166.8]
    node _T_193 = eq(io_ALUctr, UInt<5>("h14")) @[ALU.scala 47:40:@1171.10]
    node _T_195 = eq(io_ALUctr, UInt<5>("h15")) @[ALU.scala 47:61:@1172.10]
    node _T_196 = or(_T_193, _T_195) @[ALU.scala 47:53:@1173.10]
    node _T_198 = eq(io_ALUctr, UInt<5>("h16")) @[ALU.scala 47:81:@1174.10]
    node _T_199 = or(_T_196, _T_198) @[ALU.scala 47:73:@1175.10]
    node _T_201 = eq(io_ALUctr, UInt<5>("h17")) @[ALU.scala 47:102:@1176.10]
    node _T_202 = or(_T_199, _T_201) @[ALU.scala 47:94:@1177.10]
    node _T_204 = eq(io_ALUctr, UInt<5>("h18")) @[ALU.scala 47:122:@1178.10]
    node _T_205 = or(_T_202, _T_204) @[ALU.scala 47:114:@1179.10]
    node _T_207 = eq(io_ALUctr, UInt<5>("h19")) @[ALU.scala 47:143:@1180.10]
    node _T_208 = or(_T_205, _T_207) @[ALU.scala 47:135:@1181.10]
    node _GEN_34 = mux(_T_208, shift_out, _GEN_25) @[ALU.scala 232:9:@1182.10]
    node _GEN_35 = mux(_T_191, logic_out, _GEN_34) @[ALU.scala 228:9:@1167.8]
    node _GEN_36 = mux(_T_173, _T_174, _GEN_35) @[ALU.scala 224:9:@1151.6]
    node _GEN_37 = mux(_T_168, arithmetic_out, _GEN_36) @[ALU.scala 220:9:@1144.4]
    io_ALUout <= _GEN_37
    io_cmp_out <= _GEN_31
    HI <= mux(reset, UInt<32>("h0"), _GEN_22)
    LO <= mux(reset, UInt<32>("h0"), _GEN_23)
    shang is invalid
    shangs is invalid
    mod is invalid
    in1S is invalid
    in2S is invalid
    productS <= _GEN_12
    cp_out is invalid
    product <= _GEN_15
    arithmetic_out <= _GEN_33
    shift_out <= bits(_GEN_7, 31, 0)
    logic_out <= _GEN_29
    printf(clock, and(and(and(UInt<1>("h1"), _T_147), _T_153), UInt<1>("h1")), "in1_xor_in2 = 0x%x\n", in1_xor_in2) @[ALU.scala 201:23:@1126.8]

  module DatPath : @[:@1186.2]
    input clock : Clock @[:@1187.4]
    input reset : UInt<1> @[:@1188.4]
    input io_Imm16 : UInt<16> @[:@1189.4]
    input io_Imm26 : UInt<26> @[:@1189.4]
    input io_dmem_rdata : UInt<32> @[:@1189.4]
    input io_RegDst : UInt<1> @[:@1189.4]
    input io_ALUsrc : UInt<1> @[:@1189.4]
    input io_ALUctr : UInt<5> @[:@1189.4]
    input io_ExtOp : UInt<1> @[:@1189.4]
    input io_RegWr : UInt<1> @[:@1189.4]
    input io_PC_addr : UInt<32> @[:@1189.4]
    input io_Rt : UInt<32> @[:@1189.4]
    input io_Rd : UInt<32> @[:@1189.4]
    input io_MemtoReg : UInt<1> @[:@1189.4]
    input io_CacheW : UInt<1> @[:@1189.4]
    input io_CacheR : UInt<1> @[:@1189.4]
    input io_ALUout : UInt<32> @[:@1189.4]
    input io_wb_reg_indx : UInt<5> @[:@1189.4]
    input io_wb_reg_datOut : UInt<32> @[:@1189.4]
    input io_test_dm_wr : UInt<1> @[:@1189.4]
    input io_test_dm_rd : UInt<1> @[:@1189.4]
    input io_test_dm_addr : UInt<32> @[:@1189.4]
    input io_test_dm_in : UInt<32> @[:@1189.4]
    input io_mem_datIn : UInt<32> @[:@1189.4]
    input io_mem_addr : UInt<32> @[:@1189.4]
    input io_boot : UInt<1> @[:@1189.4]
    input io_BusA : UInt<32> @[:@1189.4]
    input io_BusB : UInt<32> @[:@1189.4]
    input io_ForwardA : UInt<2> @[:@1189.4]
    input io_ForwardB : UInt<2> @[:@1189.4]
    input io_ForwardC : UInt<1> @[:@1189.4]
    input io_rt_addr : UInt<5> @[:@1189.4]
    input io_shamt : UInt<5> @[:@1189.4]
    input io_Memctr : UInt<4> @[:@1189.4]
    output io_dmem_addr : UInt<32> @[:@1189.4]
    output io_dmem_datIn : UInt<32> @[:@1189.4]
    output io_dmem_datOut : UInt<32> @[:@1189.4]
    output io_BusA_dat : UInt<32> @[:@1189.4]
    output io_BusB_dat : UInt<32> @[:@1189.4]
    output io_regindx : UInt<5> @[:@1189.4]
    output io_regdatIn : UInt<32> @[:@1189.4]
    output io_alu9_out : UInt<32> @[:@1189.4]
    input io_ctl_RegWr : UInt<1> @[:@1189.4]
    input io_ctl_RegDst : UInt<1> @[:@1189.4]
    input io_ctl_ExtOp : UInt<1> @[:@1189.4]
    input io_ctl_PC_sel : UInt<2> @[:@1189.4]
    input io_ctl_ALUctr : UInt<5> @[:@1189.4]
    input io_ctl_ALUsrc : UInt<1> @[:@1189.4]
    input io_ctl_MemtoReg : UInt<1> @[:@1189.4]
    input io_ctl_CacheW : UInt<1> @[:@1189.4]
    input io_ctl_CacheR : UInt<1> @[:@1189.4]
    input io_ctl_Memctr : UInt<4> @[:@1189.4]
    input io_ctl_Rd : UInt<5> @[:@1189.4]
    input io_ctl_Rt : UInt<5> @[:@1189.4]
    input io_ctl_Rs : UInt<5> @[:@1189.4]
    input io_ctl_Imm16 : UInt<16> @[:@1189.4]
    input io_ctl_Imm26 : UInt<26> @[:@1189.4]
    input io_ctl_shamt : UInt<5> @[:@1189.4]
    output io_dat_zero : UInt<1> @[:@1189.4]
    output io_test_dm_out : UInt<32> @[:@1189.4]
    output io_PC_sel : UInt<1> @[:@1189.4]
    output io_PC_br : UInt<32> @[:@1189.4]
    output io_j_target : UInt<32> @[:@1189.4]
    output io_br_zero : UInt<1> @[:@1189.4]
    output io_CacheMiss : UInt<32> @[:@1189.4]
    output io_CacheWork : UInt<32> @[:@1189.4]
  
    wire BusA : UInt<32> @[DatPath.scala 71:31:@1194.4]
    wire BusB : UInt<32> @[DatPath.scala 72:31:@1196.4]
    wire BusWr : UInt<32> @[DatPath.scala 73:31:@1198.4]
    wire pc_next : UInt<32> @[DatPath.scala 74:31:@1200.4]
    wire pc_plus4 : UInt<32> @[DatPath.scala 75:31:@1202.4]
    wire pc_br : UInt<32> @[DatPath.scala 76:31:@1204.4]
    inst dcache of Cache @[DatPath.scala 78:28:@1206.4]
    inst alu9 of ALU9 @[DatPath.scala 79:26:@1210.4]
    reg CacheMiss : UInt<32>, clock with :
      reset => (UInt<1>("h0"), CacheMiss) @[DatPath.scala 80:32:@1214.4]
    reg CacheWork : UInt<32>, clock with :
      reset => (UInt<1>("h0"), CacheWork) @[DatPath.scala 81:32:@1215.4]
    mem RegFile : @[DatPath.scala 84:26:@1216.4]
      data-type => UInt<32>
      depth => 32
      read-latency => 0
      write-latency => 1
      reader => _T_197
      reader => _T_203
      reader => _T_237
      writer => _T_96
      writer => _T_99
      writer => _T_102
      writer => _T_105
      writer => _T_108
      writer => _T_111
      writer => _T_114
      writer => _T_117
      writer => _T_120
      writer => _T_123
      writer => _T_126
      writer => _T_129
      writer => _T_132
      writer => _T_135
      writer => _T_138
      writer => _T_141
      writer => _T_144
      writer => _T_147
      writer => _T_150
      writer => _T_153
      writer => _T_156
      writer => _T_159
      writer => _T_162
      writer => _T_165
      writer => _T_168
      writer => _T_171
      writer => _T_174
      writer => _T_177
      writer => _T_180
      writer => _T_183
      writer => _T_186
      writer => _T_191
      writer => _T_284
      read-under-write => undefined
    node _GEN_0 = validif(io_boot, UInt<1>("h1")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_1 = validif(io_boot, clock) @[DatPath.scala 86:9:@1217.4]
    node _GEN_2 = mux(io_boot, UInt<1>("h1"), UInt<1>("h0")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_3 = validif(io_boot, UInt<1>("h0")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_4 = validif(io_boot, UInt<2>("h2")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_5 = validif(io_boot, UInt<2>("h3")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_6 = validif(io_boot, UInt<3>("h4")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_7 = validif(io_boot, UInt<3>("h5")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_8 = validif(io_boot, UInt<3>("h6")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_9 = validif(io_boot, UInt<3>("h7")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_10 = validif(io_boot, UInt<4>("h8")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_11 = validif(io_boot, UInt<4>("h9")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_12 = validif(io_boot, UInt<4>("ha")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_13 = validif(io_boot, UInt<4>("hb")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_14 = validif(io_boot, UInt<4>("hc")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_15 = validif(io_boot, UInt<4>("hd")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_16 = validif(io_boot, UInt<4>("he")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_17 = validif(io_boot, UInt<4>("hf")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_18 = validif(io_boot, UInt<5>("h10")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_19 = validif(io_boot, UInt<5>("h11")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_20 = validif(io_boot, UInt<5>("h12")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_21 = validif(io_boot, UInt<5>("h13")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_22 = validif(io_boot, UInt<5>("h14")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_23 = validif(io_boot, UInt<5>("h15")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_24 = validif(io_boot, UInt<5>("h16")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_25 = validif(io_boot, UInt<5>("h17")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_26 = validif(io_boot, UInt<5>("h18")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_27 = validif(io_boot, UInt<5>("h19")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_28 = validif(io_boot, UInt<5>("h1a")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_29 = validif(io_boot, UInt<5>("h1b")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_30 = validif(io_boot, UInt<5>("h1c")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_31 = validif(io_boot, UInt<5>("h1d")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_32 = validif(io_boot, UInt<5>("h1e")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_33 = validif(io_boot, UInt<5>("h1f")) @[DatPath.scala 86:9:@1217.4]
    node _GEN_34 = mux(io_boot, UInt<1>("h0"), CacheWork) @[DatPath.scala 86:9:@1217.4]
    node _GEN_35 = mux(io_boot, UInt<1>("h0"), CacheMiss) @[DatPath.scala 86:9:@1217.4]
    node _T_193 = eq(io_wb_reg_indx, io_ctl_Rs) @[DatPath.scala 127:36:@1285.4]
    node _T_195 = neq(io_ctl_Rs, UInt<1>("h0")) @[DatPath.scala 127:63:@1286.4]
    node _T_196 = and(_T_193, _T_195) @[DatPath.scala 127:50:@1287.4]
    node _T_198 = mux(_T_196, io_regdatIn, RegFile._T_197.data) @[DatPath.scala 127:20:@1289.4]
    node _T_199 = eq(io_wb_reg_indx, io_ctl_Rt) @[DatPath.scala 128:36:@1291.4]
    node _T_201 = neq(io_ctl_Rt, UInt<1>("h0")) @[DatPath.scala 128:63:@1292.4]
    node _T_202 = and(_T_199, _T_201) @[DatPath.scala 128:50:@1293.4]
    node _T_204 = mux(_T_202, io_regdatIn, RegFile._T_203.data) @[DatPath.scala 128:20:@1295.4]
    node _T_205 = bits(io_Imm16, 15, 15) @[DatPath.scala 133:43:@1299.4]
    node _T_206 = bits(_T_205, 0, 0) @[Bitwise.scala 72:15:@1300.4]
    node _T_209 = mux(_T_206, UInt<15>("h7fff"), UInt<15>("h0")) @[Bitwise.scala 72:12:@1301.4]
    node _T_210 = bits(io_Imm16, 14, 0) @[DatPath.scala 133:58:@1302.4]
    node _T_211 = bits(io_Imm16, 15, 15) @[DatPath.scala 133:83:@1303.4]
    node _T_212 = bits(_T_211, 0, 0) @[Bitwise.scala 72:15:@1304.4]
    node _T_215 = mux(_T_212, UInt<2>("h3"), UInt<2>("h0")) @[Bitwise.scala 72:12:@1305.4]
    node _T_216 = cat(_T_209, _T_210) @[Cat.scala 30:58:@1306.4]
    node br_sext = cat(_T_216, _T_215) @[Cat.scala 30:58:@1307.4]
    node _T_217 = bits(io_PC_addr, 31, 28) @[DatPath.scala 134:38:@1308.4]
    node _T_219 = cat(_T_217, io_Imm26) @[Cat.scala 30:58:@1309.4]
    node j_target = cat(_T_219, UInt<2>("h0")) @[Cat.scala 30:58:@1310.4]
    node _T_220 = bits(io_Imm16, 15, 15) @[DatPath.scala 135:62:@1311.4]
    node _T_221 = bits(_T_220, 0, 0) @[Bitwise.scala 72:15:@1312.4]
    node _T_224 = mux(_T_221, UInt<17>("h1ffff"), UInt<17>("h0")) @[Bitwise.scala 72:12:@1313.4]
    node _T_225 = bits(io_Imm16, 14, 0) @[DatPath.scala 135:77:@1314.4]
    node _T_226 = cat(_T_224, _T_225) @[Cat.scala 30:58:@1315.4]
    node _T_228 = bits(io_Imm16, 15, 0) @[DatPath.scala 136:67:@1316.4]
    node _T_229 = cat(UInt<16>("h0"), _T_228) @[Cat.scala 30:58:@1317.4]
    node Imm32 = mux(io_ExtOp, _T_226, _T_229) @[DatPath.scala 135:30:@1318.4]
    node _T_230 = add(io_PC_addr, br_sext) @[DatPath.scala 138:29:@1319.4]
    node _T_231 = tail(_T_230, 1) @[DatPath.scala 138:29:@1320.4]
    node _T_233 = add(_T_231, UInt<32>("h4")) @[DatPath.scala 138:39:@1321.4]
    node _T_234 = tail(_T_233, 1) @[DatPath.scala 138:39:@1322.4]
    wire tmp_in1 : UInt<32> @[DatPath.scala 148:31:@1328.4]
    wire tmp_in2 : UInt<32> @[DatPath.scala 150:31:@1331.4]
    node _T_238 = mux(io_ALUsrc, Imm32, RegFile._T_237.data) @[DatPath.scala 151:31:@1334.4]
    reg alu_out : UInt<32>, clock with :
      reset => (UInt<1>("h0"), alu_out) @[DatPath.scala 152:34:@1336.4]
    node _T_242 = eq(io_ForwardA, UInt<2>("h2")) @[DatPath.scala 157:26:@1339.4]
    node _GEN_36 = validif(_T_242, alu_out) @[DatPath.scala 158:9:@1340.4]
    node _T_244 = eq(io_ForwardA, UInt<1>("h1")) @[DatPath.scala 161:26:@1343.4]
    node _GEN_37 = mux(_T_244, BusWr, _GEN_36) @[DatPath.scala 162:9:@1344.4]
    node _T_246 = eq(io_ForwardA, UInt<1>("h0")) @[DatPath.scala 165:26:@1347.4]
    node _GEN_38 = mux(_T_246, tmp_in1, _GEN_37) @[DatPath.scala 166:9:@1348.4]
    node _T_248 = eq(io_ForwardB, UInt<2>("h2")) @[DatPath.scala 170:26:@1351.4]
    node _GEN_39 = validif(_T_248, alu_out) @[DatPath.scala 171:9:@1352.4]
    node _T_250 = eq(io_ForwardB, UInt<1>("h1")) @[DatPath.scala 174:26:@1355.4]
    node _GEN_40 = mux(_T_250, BusWr, _GEN_39) @[DatPath.scala 175:9:@1356.4]
    node _T_252 = eq(io_ForwardB, UInt<1>("h0")) @[DatPath.scala 178:26:@1359.4]
    node _GEN_41 = mux(_T_252, tmp_in2, _GEN_40) @[DatPath.scala 179:9:@1360.4]
    node _T_253 = mux(io_MemtoReg, io_dmem_rdata, io_ALUout) @[DatPath.scala 190:21:@1367.4]
    node _T_255 = eq(io_boot, UInt<1>("h0")) @[DatPath.scala 196:14:@1371.4]
    node _T_256 = shr(io_mem_addr, 2) @[DatPath.scala 205:72:@1374.8]
    node _T_260 = add(CacheWork, UInt<1>("h1")) @[DatPath.scala 210:70:@1380.8]
    node _T_261 = tail(_T_260, 1) @[DatPath.scala 210:70:@1381.8]
    node _T_263 = add(CacheMiss, UInt<1>("h1")) @[DatPath.scala 211:94:@1383.8]
    node _T_264 = tail(_T_263, 1) @[DatPath.scala 211:94:@1384.8]
    node _T_265 = mux(dcache.io_cachemiss, _T_264, CacheMiss) @[DatPath.scala 211:63:@1385.8]
    node _GEN_42 = validif(io_CacheW, _T_256) @[DatPath.scala 204:17:@1373.6]
    node _GEN_43 = validif(io_CacheW, UInt<1>("h1")) @[DatPath.scala 204:17:@1373.6]
    node _GEN_44 = validif(io_CacheW, UInt<1>("h0")) @[DatPath.scala 204:17:@1373.6]
    node _GEN_45 = validif(io_CacheW, io_mem_datIn) @[DatPath.scala 204:17:@1373.6]
    node _GEN_46 = validif(io_CacheW, io_Memctr) @[DatPath.scala 204:17:@1373.6]
    node _GEN_47 = mux(io_CacheW, _T_261, _GEN_34) @[DatPath.scala 204:17:@1373.6]
    node _GEN_48 = mux(io_CacheW, _T_265, _GEN_35) @[DatPath.scala 204:17:@1373.6]
    node _T_267 = eq(io_CacheR, UInt<1>("h0")) @[DatPath.scala 213:22:@1388.6]
    node _T_268 = shr(io_mem_addr, 2) @[DatPath.scala 215:72:@1390.8]
    node _T_272 = add(CacheWork, UInt<1>("h1")) @[DatPath.scala 220:70:@1396.8]
    node _T_273 = tail(_T_272, 1) @[DatPath.scala 220:70:@1397.8]
    node _T_275 = add(CacheMiss, UInt<1>("h1")) @[DatPath.scala 221:94:@1399.8]
    node _T_276 = tail(_T_275, 1) @[DatPath.scala 221:94:@1400.8]
    node _T_277 = mux(dcache.io_cachemiss, _T_276, CacheMiss) @[DatPath.scala 221:63:@1401.8]
    node _GEN_49 = mux(_T_267, _T_268, _GEN_42) @[DatPath.scala 214:17:@1389.6]
    node _GEN_50 = mux(_T_267, UInt<1>("h0"), _GEN_43) @[DatPath.scala 214:17:@1389.6]
    node _GEN_51 = mux(_T_267, UInt<1>("h1"), _GEN_44) @[DatPath.scala 214:17:@1389.6]
    node _GEN_52 = mux(_T_267, io_Memctr, _GEN_46) @[DatPath.scala 214:17:@1389.6]
    node _GEN_53 = validif(_T_267, dcache.io_data_Out) @[DatPath.scala 214:17:@1389.6]
    node _GEN_54 = validif(_T_267, _T_273) @[DatPath.scala 214:17:@1389.6]
    node _GEN_55 = mux(_T_267, _T_277, _GEN_48) @[DatPath.scala 214:17:@1389.6]
    node _GEN_56 = validif(_T_255, _GEN_49) @[DatPath.scala 197:9:@1372.4]
    node _GEN_57 = validif(_T_255, _GEN_50) @[DatPath.scala 197:9:@1372.4]
    node _GEN_58 = validif(_T_255, _GEN_51) @[DatPath.scala 197:9:@1372.4]
    node _GEN_59 = validif(_T_255, _GEN_45) @[DatPath.scala 197:9:@1372.4]
    node _GEN_60 = validif(_T_255, _GEN_52) @[DatPath.scala 197:9:@1372.4]
    node _GEN_61 = mux(_T_255, _GEN_47, _GEN_34) @[DatPath.scala 197:9:@1372.4]
    node _GEN_62 = mux(_T_255, _GEN_55, _GEN_35) @[DatPath.scala 197:9:@1372.4]
    node _GEN_63 = validif(_T_255, _GEN_53) @[DatPath.scala 197:9:@1372.4]
    node _GEN_64 = validif(_T_255, _GEN_54) @[DatPath.scala 197:9:@1372.4]
    node _T_278 = mux(io_RegDst, io_Rd, io_Rt) @[DatPath.scala 228:26:@1407.4]
    node _T_280 = eq(io_RegWr, UInt<1>("h1")) @[DatPath.scala 231:24:@1409.4]
    node _T_282 = neq(io_wb_reg_indx, UInt<1>("h0")) @[DatPath.scala 231:53:@1410.4]
    node _T_283 = and(_T_280, _T_282) @[DatPath.scala 231:35:@1411.4]
    node _GEN_65 = validif(_T_283, io_wb_reg_indx) @[DatPath.scala 232:9:@1412.4]
    node _GEN_66 = validif(_T_283, clock) @[DatPath.scala 232:9:@1412.4]
    node _GEN_67 = mux(_T_283, UInt<1>("h1"), UInt<1>("h0")) @[DatPath.scala 232:9:@1412.4]
    node _GEN_68 = validif(_T_283, BusWr) @[DatPath.scala 232:9:@1412.4]
    io_dmem_addr <= alu9.io_ALUout
    io_dmem_datIn <= io_BusB
    io_dmem_datOut <= _GEN_63
    io_BusA_dat <= BusA
    io_BusB_dat <= BusB
    io_regindx <= bits(_T_278, 4, 0)
    io_regdatIn <= BusWr
    io_alu9_out <= alu9.io_ALUout
    io_dat_zero <= alu9.io_cmp_out
    io_test_dm_out is invalid
    io_PC_sel is invalid
    io_PC_br <= pc_br
    io_j_target <= j_target
    io_br_zero <= io_dat_zero
    io_CacheMiss <= CacheMiss
    io_CacheWork <= CacheWork
    BusA <= _T_198
    BusB <= _T_204
    BusWr <= _T_253
    pc_next is invalid
    pc_plus4 is invalid
    pc_br <= _T_234
    dcache.io_Write_En <= _GEN_57
    dcache.io_Read_En <= _GEN_58
    dcache.io_data_In <= _GEN_59
    dcache.io_mem_addr <= _GEN_56
    dcache.io_boot is invalid
    dcache.io_Memctr <= _GEN_60
    dcache.clock <= clock
    dcache.reset <= reset
    alu9.io_in1 <= _GEN_38
    alu9.io_in2 <= _GEN_41
    alu9.io_ALUctr <= io_ALUctr
    alu9.io_shamt <= io_shamt
    alu9.io_boot <= io_boot
    alu9.clock <= clock
    alu9.reset <= reset
    CacheMiss <= mux(reset, UInt<32>("h0"), _GEN_62)
    CacheWork <= mux(reset, UInt<32>("h0"), _GEN_61)
    RegFile._T_197.addr <= io_ctl_Rs @[:@1186.2]
    RegFile._T_197.en <= UInt<1>("h1") @[:@1186.2]
    RegFile._T_197.clk <= clock @[:@1186.2]
    RegFile._T_203.addr <= io_ctl_Rt @[:@1186.2]
    RegFile._T_203.en <= UInt<1>("h1") @[:@1186.2]
    RegFile._T_203.clk <= clock @[:@1186.2]
    RegFile._T_237.addr <= io_rt_addr @[:@1186.2]
    RegFile._T_237.en <= UInt<1>("h1") @[:@1186.2]
    RegFile._T_237.clk <= clock @[:@1186.2]
    RegFile._T_96.addr <= _GEN_0 @[:@1186.2]
    RegFile._T_96.en <= _GEN_2 @[:@1186.2]
    RegFile._T_96.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_96.data <= _GEN_3 @[:@1186.2]
    RegFile._T_96.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_99.addr <= _GEN_4 @[:@1186.2]
    RegFile._T_99.en <= _GEN_2 @[:@1186.2]
    RegFile._T_99.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_99.data <= _GEN_3 @[:@1186.2]
    RegFile._T_99.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_102.addr <= _GEN_5 @[:@1186.2]
    RegFile._T_102.en <= _GEN_2 @[:@1186.2]
    RegFile._T_102.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_102.data <= _GEN_3 @[:@1186.2]
    RegFile._T_102.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_105.addr <= _GEN_6 @[:@1186.2]
    RegFile._T_105.en <= _GEN_2 @[:@1186.2]
    RegFile._T_105.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_105.data <= _GEN_3 @[:@1186.2]
    RegFile._T_105.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_108.addr <= _GEN_7 @[:@1186.2]
    RegFile._T_108.en <= _GEN_2 @[:@1186.2]
    RegFile._T_108.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_108.data <= _GEN_3 @[:@1186.2]
    RegFile._T_108.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_111.addr <= _GEN_8 @[:@1186.2]
    RegFile._T_111.en <= _GEN_2 @[:@1186.2]
    RegFile._T_111.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_111.data <= _GEN_3 @[:@1186.2]
    RegFile._T_111.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_114.addr <= _GEN_9 @[:@1186.2]
    RegFile._T_114.en <= _GEN_2 @[:@1186.2]
    RegFile._T_114.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_114.data <= _GEN_3 @[:@1186.2]
    RegFile._T_114.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_117.addr <= _GEN_10 @[:@1186.2]
    RegFile._T_117.en <= _GEN_2 @[:@1186.2]
    RegFile._T_117.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_117.data <= _GEN_3 @[:@1186.2]
    RegFile._T_117.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_120.addr <= _GEN_11 @[:@1186.2]
    RegFile._T_120.en <= _GEN_2 @[:@1186.2]
    RegFile._T_120.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_120.data <= _GEN_3 @[:@1186.2]
    RegFile._T_120.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_123.addr <= _GEN_12 @[:@1186.2]
    RegFile._T_123.en <= _GEN_2 @[:@1186.2]
    RegFile._T_123.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_123.data <= _GEN_3 @[:@1186.2]
    RegFile._T_123.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_126.addr <= _GEN_13 @[:@1186.2]
    RegFile._T_126.en <= _GEN_2 @[:@1186.2]
    RegFile._T_126.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_126.data <= _GEN_3 @[:@1186.2]
    RegFile._T_126.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_129.addr <= _GEN_14 @[:@1186.2]
    RegFile._T_129.en <= _GEN_2 @[:@1186.2]
    RegFile._T_129.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_129.data <= _GEN_3 @[:@1186.2]
    RegFile._T_129.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_132.addr <= _GEN_15 @[:@1186.2]
    RegFile._T_132.en <= _GEN_2 @[:@1186.2]
    RegFile._T_132.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_132.data <= _GEN_3 @[:@1186.2]
    RegFile._T_132.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_135.addr <= _GEN_16 @[:@1186.2]
    RegFile._T_135.en <= _GEN_2 @[:@1186.2]
    RegFile._T_135.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_135.data <= _GEN_3 @[:@1186.2]
    RegFile._T_135.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_138.addr <= _GEN_17 @[:@1186.2]
    RegFile._T_138.en <= _GEN_2 @[:@1186.2]
    RegFile._T_138.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_138.data <= _GEN_3 @[:@1186.2]
    RegFile._T_138.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_141.addr <= _GEN_18 @[:@1186.2]
    RegFile._T_141.en <= _GEN_2 @[:@1186.2]
    RegFile._T_141.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_141.data <= _GEN_3 @[:@1186.2]
    RegFile._T_141.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_144.addr <= _GEN_19 @[:@1186.2]
    RegFile._T_144.en <= _GEN_2 @[:@1186.2]
    RegFile._T_144.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_144.data <= _GEN_3 @[:@1186.2]
    RegFile._T_144.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_147.addr <= _GEN_20 @[:@1186.2]
    RegFile._T_147.en <= _GEN_2 @[:@1186.2]
    RegFile._T_147.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_147.data <= _GEN_3 @[:@1186.2]
    RegFile._T_147.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_150.addr <= _GEN_21 @[:@1186.2]
    RegFile._T_150.en <= _GEN_2 @[:@1186.2]
    RegFile._T_150.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_150.data <= _GEN_3 @[:@1186.2]
    RegFile._T_150.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_153.addr <= _GEN_22 @[:@1186.2]
    RegFile._T_153.en <= _GEN_2 @[:@1186.2]
    RegFile._T_153.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_153.data <= _GEN_3 @[:@1186.2]
    RegFile._T_153.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_156.addr <= _GEN_23 @[:@1186.2]
    RegFile._T_156.en <= _GEN_2 @[:@1186.2]
    RegFile._T_156.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_156.data <= _GEN_3 @[:@1186.2]
    RegFile._T_156.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_159.addr <= _GEN_24 @[:@1186.2]
    RegFile._T_159.en <= _GEN_2 @[:@1186.2]
    RegFile._T_159.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_159.data <= _GEN_3 @[:@1186.2]
    RegFile._T_159.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_162.addr <= _GEN_25 @[:@1186.2]
    RegFile._T_162.en <= _GEN_2 @[:@1186.2]
    RegFile._T_162.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_162.data <= _GEN_3 @[:@1186.2]
    RegFile._T_162.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_165.addr <= _GEN_26 @[:@1186.2]
    RegFile._T_165.en <= _GEN_2 @[:@1186.2]
    RegFile._T_165.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_165.data <= _GEN_3 @[:@1186.2]
    RegFile._T_165.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_168.addr <= _GEN_27 @[:@1186.2]
    RegFile._T_168.en <= _GEN_2 @[:@1186.2]
    RegFile._T_168.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_168.data <= _GEN_3 @[:@1186.2]
    RegFile._T_168.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_171.addr <= _GEN_28 @[:@1186.2]
    RegFile._T_171.en <= _GEN_2 @[:@1186.2]
    RegFile._T_171.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_171.data <= _GEN_3 @[:@1186.2]
    RegFile._T_171.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_174.addr <= _GEN_29 @[:@1186.2]
    RegFile._T_174.en <= _GEN_2 @[:@1186.2]
    RegFile._T_174.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_174.data <= _GEN_3 @[:@1186.2]
    RegFile._T_174.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_177.addr <= _GEN_30 @[:@1186.2]
    RegFile._T_177.en <= _GEN_2 @[:@1186.2]
    RegFile._T_177.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_177.data <= _GEN_3 @[:@1186.2]
    RegFile._T_177.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_180.addr <= _GEN_31 @[:@1186.2]
    RegFile._T_180.en <= _GEN_2 @[:@1186.2]
    RegFile._T_180.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_180.data <= _GEN_3 @[:@1186.2]
    RegFile._T_180.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_183.addr <= _GEN_32 @[:@1186.2]
    RegFile._T_183.en <= _GEN_2 @[:@1186.2]
    RegFile._T_183.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_183.data <= _GEN_3 @[:@1186.2]
    RegFile._T_183.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_186.addr <= _GEN_33 @[:@1186.2]
    RegFile._T_186.en <= _GEN_2 @[:@1186.2]
    RegFile._T_186.clk <= _GEN_1 @[:@1186.2]
    RegFile._T_186.data <= _GEN_3 @[:@1186.2]
    RegFile._T_186.mask <= _GEN_2 @[:@1186.2]
    RegFile._T_191.addr <= UInt<1>("h0") @[:@1186.2]
    RegFile._T_191.en <= UInt<1>("h1") @[:@1186.2]
    RegFile._T_191.clk <= clock @[:@1186.2]
    RegFile._T_191.data <= UInt<1>("h0") @[:@1186.2]
    RegFile._T_191.mask <= UInt<1>("h1") @[:@1186.2]
    RegFile._T_284.addr <= _GEN_65 @[:@1186.2]
    RegFile._T_284.en <= _GEN_67 @[:@1186.2]
    RegFile._T_284.clk <= _GEN_66 @[:@1186.2]
    RegFile._T_284.data <= _GEN_68 @[:@1186.2]
    RegFile._T_284.mask <= _GEN_67 @[:@1186.2]
    tmp_in1 <= io_BusA
    tmp_in2 <= _T_238
    alu_out <= mux(reset, UInt<32>("h0"), alu9.io_ALUout)

  module PC : @[:@1417.2]
    input clock : Clock @[:@1418.4]
    input reset : UInt<1> @[:@1419.4]
    input io_PC_addr : UInt<32> @[:@1420.4]
    input io_PC_en : UInt<1> @[:@1420.4]
    input io_boot : UInt<1> @[:@1420.4]
    output io_PC_cur : UInt<32> @[:@1420.4]
  
    reg PC_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), PC_reg) @[PC.scala 17:29:@1425.4]
    node _T_9 = eq(io_boot, UInt<1>("h0")) @[PC.scala 20:14:@1426.4]
    node _T_10 = mux(io_PC_en, io_PC_addr, PC_reg) @[PC.scala 22:32:@1428.6]
    node _GEN_0 = mux(_T_9, _T_10, PC_reg) @[PC.scala 21:9:@1427.4]
    node _GEN_1 = mux(io_boot, UInt<1>("h0"), _GEN_0) @[PC.scala 25:9:@1431.4]
    io_PC_cur <= PC_reg
    PC_reg <= mux(reset, UInt<1>("h0"), _GEN_1)

  module Top : @[:@1436.2]
    input clock : Clock @[:@1437.4]
    input reset : UInt<1> @[:@1438.4]
    input io_test_wr : UInt<1> @[:@1439.4]
    input io_test_addr : UInt<32> @[:@1439.4]
    input io_test_inst : UInt<32> @[:@1439.4]
    output io_MEM_WB_inst : UInt<32> @[:@1439.4]
    output io_CacheMiss : UInt<32> @[:@1439.4]
    output io_CacheWork : UInt<32> @[:@1439.4]
  
    inst cpath of CtlPath @[Top.scala 20:33:@1444.4]
    inst dpath of DatPath @[Top.scala 21:33:@1448.4]
    reg test_dmm_out : UInt<32>, clock with :
      reset => (UInt<1>("h0"), test_dmm_out) @[Top.scala 22:35:@1452.4]
    node boot = eq(io_test_wr, UInt<1>("h1")) @[Top.scala 23:39:@1453.4]
    inst pc of PC @[Top.scala 24:33:@1454.4]
    wire Reg_datIn : UInt<32> @[Top.scala 32:47:@1479.4]
    wire Reg_addr : UInt<5> @[Top.scala 33:47:@1481.4]
    reg stallF : UInt<1>, clock with :
      reset => (UInt<1>("h0"), stallF) @[Top.scala 36:50:@1483.4]
    reg stallD : UInt<1>, clock with :
      reset => (UInt<1>("h0"), stallD) @[Top.scala 37:50:@1484.4]
    reg IFflush : UInt<1>, clock with :
      reset => (UInt<1>("h0"), IFflush) @[Top.scala 38:50:@1485.4]
    reg IDflush : UInt<1>, clock with :
      reset => (UInt<1>("h0"), IDflush) @[Top.scala 39:50:@1486.4]
    reg EXflush : UInt<1>, clock with :
      reset => (UInt<1>("h0"), EXflush) @[Top.scala 40:50:@1487.4]
    reg if_dec_reg_inst : UInt<32>, clock with :
      reset => (UInt<1>("h0"), if_dec_reg_inst) @[Top.scala 43:50:@1488.4]
    reg if_dec_reg_PC : UInt<32>, clock with :
      reset => (UInt<1>("h0"), if_dec_reg_PC) @[Top.scala 44:50:@1489.4]
    reg if_dec_reg_PC_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), if_dec_reg_PC_en) @[Top.scala 45:50:@1490.4]
    reg dec_exe_reg_inst : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_inst) @[Top.scala 48:50:@1491.4]
    reg dec_exe_reg_PC : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_PC) @[Top.scala 49:50:@1492.4]
    reg dec_exe_reg_rd : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_rd) @[Top.scala 50:50:@1493.4]
    reg dec_exe_reg_rs : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_rs) @[Top.scala 51:50:@1494.4]
    reg dec_exe_reg_rt : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_rt) @[Top.scala 52:50:@1495.4]
    reg dec_exe_reg_BusA : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_BusA) @[Top.scala 53:50:@1496.4]
    reg dec_exe_reg_BusB : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_BusB) @[Top.scala 54:50:@1497.4]
    reg dec_exe_reg_imm32 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_imm32) @[Top.scala 55:50:@1498.4]
    reg dec_exe_reg_CacheW : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_CacheW) @[Top.scala 56:50:@1499.4]
    reg dec_exe_reg_CacheR : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_CacheR) @[Top.scala 57:50:@1500.4]
    reg dec_exe_reg_RegWr : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_RegWr) @[Top.scala 58:50:@1501.4]
    reg dec_exe_reg_RegDst : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_RegDst) @[Top.scala 59:50:@1502.4]
    reg dec_exe_reg_ALUsrc : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_ALUsrc) @[Top.scala 60:50:@1503.4]
    reg dec_exe_reg_ALUctr : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_ALUctr) @[Top.scala 61:50:@1504.4]
    reg dec_exe_reg_PC_sel : UInt<2>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_PC_sel) @[Top.scala 62:50:@1505.4]
    reg dec_exe_reg_MemtoReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_MemtoReg) @[Top.scala 63:50:@1506.4]
    reg dec_exe_reg_Imm16 : UInt<16>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_Imm16) @[Top.scala 64:50:@1507.4]
    reg dec_exe_reg_Imm26 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_Imm26) @[Top.scala 65:50:@1508.4]
    reg dec_exe_reg_ExtOp : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_ExtOp) @[Top.scala 66:50:@1509.4]
    reg dec_exe_reg_PCsel : UInt<2>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_PCsel) @[Top.scala 67:50:@1510.4]
    reg dec_exe_reg_PC_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_PC_en) @[Top.scala 68:50:@1511.4]
    reg dec_exe_reg_shamt : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_shamt) @[Top.scala 69:50:@1512.4]
    reg dec_exe_reg_Memctr : UInt<4>, clock with :
      reset => (UInt<1>("h0"), dec_exe_reg_Memctr) @[Top.scala 70:50:@1513.4]
    reg exe_mem_reg_inst : UInt<32>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_inst) @[Top.scala 73:50:@1514.4]
    reg exe_mem_reg_PC : UInt<32>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_PC) @[Top.scala 74:50:@1515.4]
    reg exe_mem_reg_rd : UInt<32>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_rd) @[Top.scala 75:50:@1516.4]
    reg exe_mem_reg_rs : UInt<32>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_rs) @[Top.scala 76:50:@1517.4]
    reg exe_mem_reg_rt : UInt<32>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_rt) @[Top.scala 77:50:@1518.4]
    reg exe_mem_reg_dmem_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_dmem_addr) @[Top.scala 78:50:@1519.4]
    reg exe_mem_reg_datIn : UInt<32>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_datIn) @[Top.scala 79:50:@1520.4]
    reg exe_mem_reg_regindx : UInt<5>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_regindx) @[Top.scala 80:50:@1521.4]
    reg exe_mem_reg_regdatIn : UInt<32>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_regdatIn) @[Top.scala 81:50:@1522.4]
    reg exe_mem_reg_CacheW : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_CacheW) @[Top.scala 82:50:@1523.4]
    reg exe_mem_reg_CacheR : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_CacheR) @[Top.scala 83:50:@1524.4]
    reg exe_mem_reg_RegWr : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_RegWr) @[Top.scala 84:50:@1525.4]
    reg exe_mem_reg_MemtoReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_MemtoReg) @[Top.scala 85:50:@1526.4]
    reg exe_mem_reg_ALUout : UInt<32>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_ALUout) @[Top.scala 86:50:@1527.4]
    reg exe_mem_reg_br_zero : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_br_zero) @[Top.scala 87:50:@1528.4]
    reg PC_sel : UInt<2>, clock with :
      reset => (UInt<1>("h0"), PC_sel) @[Top.scala 88:50:@1529.4]
    reg exe_mem_reg_PC_br : UInt<32>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_PC_br) @[Top.scala 89:50:@1530.4]
    reg exe_mem_reg_j_target : UInt<32>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_j_target) @[Top.scala 90:50:@1531.4]
    reg exe_mem_reg_PC_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_PC_en) @[Top.scala 91:50:@1532.4]
    reg exe_mem_reg_Memctr : UInt<4>, clock with :
      reset => (UInt<1>("h0"), exe_mem_reg_Memctr) @[Top.scala 92:50:@1533.4]
    reg mem_wb_reg_inst : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mem_wb_reg_inst) @[Top.scala 95:50:@1534.4]
    reg mem_wb_reg_PC : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mem_wb_reg_PC) @[Top.scala 96:50:@1535.4]
    reg mem_wb_reg_rd : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mem_wb_reg_rd) @[Top.scala 97:50:@1536.4]
    reg mem_wb_reg_rs : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mem_wb_reg_rs) @[Top.scala 98:50:@1537.4]
    reg mem_wb_reg_rt : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mem_wb_reg_rt) @[Top.scala 99:50:@1538.4]
    reg mem_wb_reg_regindx : UInt<5>, clock with :
      reset => (UInt<1>("h0"), mem_wb_reg_regindx) @[Top.scala 100:50:@1539.4]
    reg mem_wb_reg_regdatIn : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mem_wb_reg_regdatIn) @[Top.scala 101:50:@1540.4]
    reg mem_wb_reg_RegWr : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mem_wb_reg_RegWr) @[Top.scala 102:50:@1541.4]
    reg mem_wb_reg_MemtoReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mem_wb_reg_MemtoReg) @[Top.scala 103:50:@1542.4]
    reg mem_wb_reg_ALUout : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mem_wb_reg_ALUout) @[Top.scala 104:50:@1543.4]
    reg mem_wb_reg_datOut : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mem_wb_reg_datOut) @[Top.scala 105:50:@1544.4]
    mem imm : @[Top.scala 109:22:@1545.4]
      data-type => UInt<32>
      depth => 8192
      read-latency => 0
      write-latency => 1
      reader => _T_242
      writer => _T_196
      read-under-write => undefined
    reg clk_cnt : UInt<32>, clock with :
      reset => (UInt<1>("h0"), clk_cnt) @[Top.scala 111:30:@1546.4]
    wire PC_addr : UInt<32> @[Top.scala 116:31:@1547.4]
    wire pc_plus4 : UInt<32> @[Top.scala 118:31:@1549.4]
    wire pc_next : UInt<32> @[Top.scala 119:31:@1551.4]
    wire imem_addr : UInt<32> @[Top.scala 122:31:@1553.4]
    wire PC_en : UInt<1> @[Top.scala 125:28:@1555.4]
    node _T_148 = add(PC_addr, UInt<32>("h4")) @[Top.scala 130:29:@1560.4]
    node _T_149 = tail(_T_148, 1) @[Top.scala 130:29:@1561.4]
    node _T_151 = eq(PC_sel, UInt<1>("h1")) @[Top.scala 135:57:@1564.4]
    node _T_153 = eq(PC_sel, UInt<2>("h2")) @[Top.scala 136:57:@1565.4]
    node _T_154 = and(_T_153, exe_mem_reg_br_zero) @[Top.scala 136:65:@1566.4]
    node _T_156 = eq(PC_sel, UInt<2>("h3")) @[Top.scala 137:57:@1567.4]
    node _T_158 = eq(PC_sel, UInt<1>("h0")) @[Top.scala 138:57:@1568.4]
    node _T_159 = mux(_T_158, PC_addr, pc_plus4) @[Mux.scala 61:16:@1569.4]
    node _T_160 = mux(_T_156, exe_mem_reg_j_target, _T_159) @[Mux.scala 61:16:@1570.4]
    node _T_161 = mux(_T_154, exe_mem_reg_PC_br, _T_160) @[Mux.scala 61:16:@1571.4]
    node _T_162 = mux(_T_151, pc_plus4, _T_161) @[Mux.scala 61:16:@1572.4]
    node _T_164 = mux(boot, UInt<1>("h0"), pc_next) @[Top.scala 140:31:@1574.4]
    node _T_166 = mux(boot, UInt<1>("h0"), PC_en) @[Top.scala 141:31:@1576.4]
    node _T_168 = eq(PC_sel, UInt<2>("h3")) @[Top.scala 143:32:@1578.4]
    node _T_170 = eq(PC_sel, UInt<2>("h2")) @[Top.scala 143:52:@1579.4]
    node _T_171 = and(_T_170, exe_mem_reg_br_zero) @[Top.scala 143:60:@1580.4]
    node _T_172 = or(_T_168, _T_171) @[Top.scala 143:41:@1581.4]
    node _T_175 = mux(_T_172, UInt<1>("h1"), UInt<1>("h0")) @[Top.scala 143:23:@1582.4]
    node _T_177 = eq(PC_sel, UInt<2>("h3")) @[Top.scala 144:32:@1584.4]
    node _T_179 = eq(PC_sel, UInt<2>("h2")) @[Top.scala 144:52:@1585.4]
    node _T_180 = and(_T_179, exe_mem_reg_br_zero) @[Top.scala 144:60:@1586.4]
    node _T_181 = or(_T_177, _T_180) @[Top.scala 144:41:@1587.4]
    node _T_184 = mux(_T_181, UInt<1>("h1"), UInt<1>("h0")) @[Top.scala 144:23:@1588.4]
    node _T_186 = eq(PC_sel, UInt<2>("h3")) @[Top.scala 145:32:@1590.4]
    node _T_188 = eq(PC_sel, UInt<2>("h2")) @[Top.scala 145:52:@1591.4]
    node _T_189 = and(_T_188, exe_mem_reg_br_zero) @[Top.scala 145:60:@1592.4]
    node _T_190 = or(_T_186, _T_189) @[Top.scala 145:41:@1593.4]
    node _T_193 = mux(_T_190, UInt<1>("h1"), UInt<1>("h0")) @[Top.scala 145:23:@1594.4]
    node _T_194 = shr(io_test_addr, 2) @[Top.scala 148:34:@1597.6]
    node _T_195 = bits(_T_194, 12, 0) @[:@1598.6]
    node _GEN_0 = validif(boot, _T_195) @[Top.scala 147:9:@1596.4]
    node _GEN_1 = validif(boot, clock) @[Top.scala 147:9:@1596.4]
    node _GEN_2 = mux(boot, UInt<1>("h1"), UInt<1>("h0")) @[Top.scala 147:9:@1596.4]
    node _GEN_3 = validif(boot, io_test_inst) @[Top.scala 147:9:@1596.4]
    node _GEN_4 = mux(boot, UInt<1>("h0"), UInt<1>("h0")) @[Top.scala 147:9:@1596.4]
    node _GEN_5 = validif(boot, UInt<1>("h0")) @[Top.scala 147:9:@1596.4]
    node _T_200 = eq(boot, UInt<1>("h0")) @[Top.scala 152:15:@1604.4]
    node _T_202 = add(clk_cnt, UInt<1>("h1")) @[Top.scala 157:36:@1606.6]
    node _T_203 = tail(_T_202, 1) @[Top.scala 157:36:@1607.6]
    node _GEN_6 = mux(_T_200, _T_203, clk_cnt) @[Top.scala 153:9:@1605.4]
    node _T_205 = neq(exe_mem_reg_regindx, UInt<1>("h0")) @[Top.scala 165:55:@1610.4]
    node _T_206 = and(exe_mem_reg_RegWr, _T_205) @[Top.scala 165:32:@1611.4]
    node _T_207 = eq(exe_mem_reg_regindx, dec_exe_reg_rs) @[Top.scala 165:87:@1612.4]
    node _T_208 = and(_T_206, _T_207) @[Top.scala 165:63:@1613.4]
    node _T_211 = neq(mem_wb_reg_regindx, UInt<1>("h0")) @[Top.scala 169:58:@1618.6]
    node _T_212 = and(mem_wb_reg_RegWr, _T_211) @[Top.scala 169:36:@1619.6]
    node _T_213 = eq(mem_wb_reg_regindx, dec_exe_reg_rs) @[Top.scala 169:89:@1620.6]
    node _T_214 = and(_T_212, _T_213) @[Top.scala 169:66:@1621.6]
    node _GEN_7 = mux(_T_214, UInt<2>("h1"), UInt<2>("h0")) @[Top.scala 170:9:@1622.6]
    node _GEN_8 = mux(_T_208, UInt<2>("h2"), _GEN_7) @[Top.scala 166:9:@1614.4]
    node _T_218 = neq(exe_mem_reg_regindx, UInt<1>("h0")) @[Top.scala 179:55:@1628.4]
    node _T_219 = and(exe_mem_reg_RegWr, _T_218) @[Top.scala 179:32:@1629.4]
    node _T_220 = eq(exe_mem_reg_regindx, dec_exe_reg_rt) @[Top.scala 179:87:@1630.4]
    node _T_221 = and(_T_219, _T_220) @[Top.scala 179:63:@1631.4]
    node _T_222 = and(_T_221, dec_exe_reg_RegDst) @[Top.scala 179:107:@1632.4]
    node _T_225 = neq(mem_wb_reg_regindx, UInt<1>("h0")) @[Top.scala 183:58:@1637.6]
    node _T_226 = and(mem_wb_reg_RegWr, _T_225) @[Top.scala 183:36:@1638.6]
    node _T_227 = eq(mem_wb_reg_regindx, dec_exe_reg_rt) @[Top.scala 183:89:@1639.6]
    node _T_228 = and(_T_226, _T_227) @[Top.scala 183:66:@1640.6]
    node _T_229 = and(_T_228, dec_exe_reg_RegDst) @[Top.scala 183:108:@1641.6]
    node _GEN_9 = mux(_T_229, UInt<2>("h1"), UInt<2>("h0")) @[Top.scala 184:9:@1642.6]
    node _GEN_10 = mux(_T_222, UInt<2>("h2"), _GEN_9) @[Top.scala 180:9:@1633.4]
    node _T_233 = eq(stallF, UInt<1>("h0")) @[Top.scala 194:14:@1648.4]
    node _T_235 = eq(boot, UInt<1>("h0")) @[Top.scala 194:25:@1649.4]
    node _T_236 = and(_T_233, _T_235) @[Top.scala 194:22:@1650.4]
    node _T_238 = eq(IFflush, UInt<1>("h0")) @[Top.scala 194:34:@1651.4]
    node _T_239 = and(_T_236, _T_238) @[Top.scala 194:31:@1652.4]
    node _T_240 = shr(imem_addr, 2) @[Top.scala 197:65:@1655.6]
    node _T_241 = bits(_T_240, 12, 0) @[:@1656.6]
    node _GEN_11 = mux(_T_239, PC_addr, if_dec_reg_PC) @[Top.scala 195:9:@1653.4]
    node _GEN_12 = validif(_T_239, _T_241) @[Top.scala 195:9:@1653.4]
    node _GEN_13 = validif(_T_239, clock) @[Top.scala 195:9:@1653.4]
    node _GEN_14 = mux(_T_239, UInt<1>("h1"), UInt<1>("h0")) @[Top.scala 195:9:@1653.4]
    node _GEN_15 = mux(_T_239, imm._T_242.data, if_dec_reg_inst) @[Top.scala 195:9:@1653.4]
    node _GEN_16 = mux(_T_239, UInt<1>("h1"), _GEN_5) @[Top.scala 195:9:@1653.4]
    node _T_244 = or(stallF, IFflush) @[Top.scala 201:22:@1661.4]
    node _T_246 = eq(boot, UInt<1>("h0")) @[Top.scala 201:37:@1662.4]
    node _T_247 = and(_T_244, _T_246) @[Top.scala 201:34:@1663.4]
    node _GEN_17 = mux(_T_247, UInt<1>("h0"), _GEN_16) @[Top.scala 202:9:@1664.4]
    node _T_250 = eq(stallD, UInt<1>("h0")) @[Top.scala 212:14:@1668.4]
    node _T_252 = eq(boot, UInt<1>("h0")) @[Top.scala 212:25:@1669.4]
    node _T_253 = and(_T_250, _T_252) @[Top.scala 212:22:@1670.4]
    node _T_255 = eq(IDflush, UInt<1>("h0")) @[Top.scala 212:34:@1671.4]
    node _T_256 = and(_T_253, _T_255) @[Top.scala 212:31:@1672.4]
    node _GEN_18 = mux(_T_256, cpath.io_ctl_CacheW, dec_exe_reg_CacheW) @[Top.scala 213:9:@1673.4]
    node _GEN_19 = mux(_T_256, cpath.io_ctl_CacheR, dec_exe_reg_CacheR) @[Top.scala 213:9:@1673.4]
    node _GEN_20 = mux(_T_256, cpath.io_ctl_RegWr, dec_exe_reg_RegWr) @[Top.scala 213:9:@1673.4]
    node _GEN_21 = mux(_T_256, cpath.io_ctl_RegDst, dec_exe_reg_RegDst) @[Top.scala 213:9:@1673.4]
    node _GEN_22 = mux(_T_256, cpath.io_ctl_ALUsrc, dec_exe_reg_ALUsrc) @[Top.scala 213:9:@1673.4]
    node _GEN_23 = mux(_T_256, cpath.io_ctl_ALUctr, dec_exe_reg_ALUctr) @[Top.scala 213:9:@1673.4]
    node _GEN_24 = mux(_T_256, cpath.io_ctl_MemtoReg, dec_exe_reg_MemtoReg) @[Top.scala 213:9:@1673.4]
    node _GEN_25 = mux(_T_256, cpath.io_ctl_ExtOp, dec_exe_reg_ExtOp) @[Top.scala 213:9:@1673.4]
    node _GEN_26 = mux(_T_256, cpath.io_ctl_PC_sel, dec_exe_reg_PCsel) @[Top.scala 213:9:@1673.4]
    node _GEN_27 = mux(_T_256, cpath.io_ctl_Memctr, dec_exe_reg_Memctr) @[Top.scala 213:9:@1673.4]
    node _GEN_28 = mux(_T_256, if_dec_reg_inst, dec_exe_reg_inst) @[Top.scala 213:9:@1673.4]
    node _GEN_29 = mux(_T_256, if_dec_reg_PC, dec_exe_reg_PC) @[Top.scala 213:9:@1673.4]
    node _GEN_30 = mux(_T_256, cpath.io_ctl_Rs, dec_exe_reg_rs) @[Top.scala 213:9:@1673.4]
    node _GEN_31 = mux(_T_256, cpath.io_ctl_Rt, dec_exe_reg_rt) @[Top.scala 213:9:@1673.4]
    node _GEN_32 = mux(_T_256, cpath.io_ctl_Rd, dec_exe_reg_rd) @[Top.scala 213:9:@1673.4]
    node _GEN_33 = mux(_T_256, dpath.io_BusA_dat, dec_exe_reg_BusA) @[Top.scala 213:9:@1673.4]
    node _GEN_34 = mux(_T_256, dpath.io_BusB_dat, dec_exe_reg_BusB) @[Top.scala 213:9:@1673.4]
    node _GEN_35 = mux(_T_256, cpath.io_ctl_Imm16, dec_exe_reg_Imm16) @[Top.scala 213:9:@1673.4]
    node _GEN_36 = mux(_T_256, cpath.io_ctl_Imm26, dec_exe_reg_Imm26) @[Top.scala 213:9:@1673.4]
    node _GEN_37 = mux(_T_256, cpath.io_ctl_shamt, dec_exe_reg_shamt) @[Top.scala 213:9:@1673.4]
    node _T_257 = or(stallD, IDflush) @[Top.scala 237:22:@1695.4]
    node _T_259 = eq(boot, UInt<1>("h0")) @[Top.scala 237:37:@1696.4]
    node _T_260 = and(_T_257, _T_259) @[Top.scala 237:34:@1697.4]
    node _GEN_38 = mux(_T_260, UInt<1>("h0"), _GEN_18) @[Top.scala 238:9:@1698.4]
    node _GEN_39 = mux(_T_260, UInt<1>("h0"), _GEN_19) @[Top.scala 238:9:@1698.4]
    node _GEN_40 = mux(_T_260, UInt<1>("h0"), _GEN_20) @[Top.scala 238:9:@1698.4]
    node _GEN_41 = mux(_T_260, cpath.io_ctl_RegDst, _GEN_21) @[Top.scala 238:9:@1698.4]
    node _GEN_42 = mux(_T_260, cpath.io_ctl_ALUsrc, _GEN_22) @[Top.scala 238:9:@1698.4]
    node _GEN_43 = mux(_T_260, cpath.io_ctl_ALUctr, _GEN_23) @[Top.scala 238:9:@1698.4]
    node _GEN_44 = mux(_T_260, cpath.io_ctl_MemtoReg, _GEN_24) @[Top.scala 238:9:@1698.4]
    node _GEN_45 = mux(_T_260, cpath.io_ctl_ExtOp, _GEN_25) @[Top.scala 238:9:@1698.4]
    node _GEN_46 = mux(_T_260, UInt<1>("h0"), _GEN_26) @[Top.scala 238:9:@1698.4]
    node _T_266 = eq(boot, UInt<1>("h0")) @[Top.scala 280:14:@1736.4]
    node _T_268 = eq(boot, UInt<1>("h0")) @[Top.scala 307:25:@1759.4]
    node _T_269 = and(EXflush, _T_268) @[Top.scala 307:22:@1760.4]
    node _GEN_47 = mux(_T_269, UInt<1>("h0"), exe_mem_reg_inst) @[Top.scala 308:9:@1761.4]
    node _GEN_48 = mux(_T_269, UInt<1>("h0"), exe_mem_reg_PC) @[Top.scala 308:9:@1761.4]
    node _GEN_49 = mux(_T_269, UInt<1>("h0"), exe_mem_reg_RegWr) @[Top.scala 308:9:@1761.4]
    node _GEN_50 = mux(_T_269, UInt<1>("h0"), dec_exe_reg_PC_en) @[Top.scala 308:9:@1761.4]
    io_MEM_WB_inst <= mem_wb_reg_inst
    io_CacheMiss <= dpath.io_CacheMiss
    io_CacheWork <= dpath.io_CacheWork
    cpath.io_Inst <= if_dec_reg_inst
    cpath.io_boot <= boot
    cpath.io_dat_zero <= dpath.io_dat_zero
    cpath.clock <= clock
    cpath.reset <= reset
    dpath.io_Imm16 <= dec_exe_reg_Imm16
    dpath.io_Imm26 <= dec_exe_reg_Imm26
    dpath.io_dmem_rdata <= mem_wb_reg_datOut
    dpath.io_RegDst <= dec_exe_reg_RegDst
    dpath.io_ALUsrc <= dec_exe_reg_ALUsrc
    dpath.io_ALUctr <= dec_exe_reg_ALUctr
    dpath.io_ExtOp <= dec_exe_reg_ExtOp
    dpath.io_RegWr <= mem_wb_reg_RegWr
    dpath.io_PC_addr <= dec_exe_reg_PC
    dpath.io_Rt <= dec_exe_reg_rt
    dpath.io_Rd <= dec_exe_reg_rd
    dpath.io_MemtoReg <= mem_wb_reg_MemtoReg
    dpath.io_CacheW <= exe_mem_reg_CacheW
    dpath.io_CacheR <= exe_mem_reg_CacheR
    dpath.io_ALUout <= mem_wb_reg_ALUout
    dpath.io_wb_reg_indx <= mem_wb_reg_regindx
    dpath.io_wb_reg_datOut is invalid
    dpath.io_test_dm_wr is invalid
    dpath.io_test_dm_rd is invalid
    dpath.io_test_dm_addr is invalid
    dpath.io_test_dm_in is invalid
    dpath.io_mem_datIn <= exe_mem_reg_datIn
    dpath.io_mem_addr <= exe_mem_reg_dmem_addr
    dpath.io_boot <= boot
    dpath.io_BusA <= dec_exe_reg_BusA
    dpath.io_BusB <= dec_exe_reg_BusB
    dpath.io_ForwardA <= _GEN_8
    dpath.io_ForwardB <= _GEN_10
    dpath.io_ForwardC is invalid
    dpath.io_rt_addr <= bits(dec_exe_reg_rt, 4, 0)
    dpath.io_shamt <= dec_exe_reg_shamt
    dpath.io_Memctr <= exe_mem_reg_Memctr
    dpath.io_ctl_RegWr <= cpath.io_ctl_RegWr
    dpath.io_ctl_RegDst <= cpath.io_ctl_RegDst
    dpath.io_ctl_ExtOp <= cpath.io_ctl_ExtOp
    dpath.io_ctl_PC_sel <= cpath.io_ctl_PC_sel
    dpath.io_ctl_ALUctr <= cpath.io_ctl_ALUctr
    dpath.io_ctl_ALUsrc <= cpath.io_ctl_ALUsrc
    dpath.io_ctl_MemtoReg <= cpath.io_ctl_MemtoReg
    dpath.io_ctl_CacheW <= cpath.io_ctl_CacheW
    dpath.io_ctl_CacheR <= cpath.io_ctl_CacheR
    dpath.io_ctl_Memctr <= cpath.io_ctl_Memctr
    dpath.io_ctl_Rd <= cpath.io_ctl_Rd
    dpath.io_ctl_Rt <= cpath.io_ctl_Rt
    dpath.io_ctl_Rs <= cpath.io_ctl_Rs
    dpath.io_ctl_Imm16 <= cpath.io_ctl_Imm16
    dpath.io_ctl_Imm26 <= cpath.io_ctl_Imm26
    dpath.io_ctl_shamt <= cpath.io_ctl_shamt
    dpath.clock <= clock
    dpath.reset <= reset
    test_dmm_out <= mux(reset, UInt<32>("h0"), test_dmm_out)
    pc.io_PC_addr <= _T_164
    pc.io_PC_en <= _T_166
    pc.io_boot <= boot
    pc.clock <= clock
    pc.reset <= reset
    Reg_datIn is invalid
    Reg_addr is invalid
    stallF <= mux(reset, UInt<1>("h0"), stallF)
    stallD <= mux(reset, UInt<1>("h0"), stallD)
    IFflush <= mux(reset, UInt<1>("h0"), _T_175)
    IDflush <= mux(reset, UInt<1>("h0"), _T_184)
    EXflush <= mux(reset, UInt<1>("h0"), _T_193)
    if_dec_reg_inst <= mux(reset, UInt<32>("h0"), _GEN_15)
    if_dec_reg_PC <= mux(reset, UInt<32>("h0"), _GEN_11)
    if_dec_reg_PC_en <= mux(reset, UInt<1>("h1"), if_dec_reg_PC_en)
    dec_exe_reg_inst <= mux(reset, UInt<32>("h0"), _GEN_28)
    dec_exe_reg_PC <= mux(reset, UInt<32>("h0"), _GEN_29)
    dec_exe_reg_rd <= mux(reset, UInt<32>("h0"), _GEN_32)
    dec_exe_reg_rs <= mux(reset, UInt<32>("h0"), _GEN_30)
    dec_exe_reg_rt <= mux(reset, UInt<32>("h0"), _GEN_31)
    dec_exe_reg_BusA <= mux(reset, UInt<32>("h0"), _GEN_33)
    dec_exe_reg_BusB <= mux(reset, UInt<32>("h0"), _GEN_34)
    dec_exe_reg_imm32 <= mux(reset, UInt<32>("h0"), dec_exe_reg_imm32)
    dec_exe_reg_CacheW <= mux(reset, UInt<1>("h0"), _GEN_38)
    dec_exe_reg_CacheR <= mux(reset, UInt<1>("h0"), _GEN_39)
    dec_exe_reg_RegWr <= mux(reset, UInt<1>("h0"), _GEN_40)
    dec_exe_reg_RegDst <= mux(reset, UInt<1>("h0"), _GEN_41)
    dec_exe_reg_ALUsrc <= mux(reset, UInt<1>("h0"), _GEN_42)
    dec_exe_reg_ALUctr <= mux(reset, UInt<5>("h9"), _GEN_43)
    dec_exe_reg_PC_sel <= mux(reset, UInt<2>("h0"), dec_exe_reg_PC_sel)
    dec_exe_reg_MemtoReg <= mux(reset, UInt<1>("h0"), _GEN_44)
    dec_exe_reg_Imm16 <= mux(reset, UInt<16>("h0"), _GEN_35)
    dec_exe_reg_Imm26 <= mux(reset, UInt<26>("h0"), _GEN_36)
    dec_exe_reg_ExtOp <= mux(reset, UInt<1>("h0"), _GEN_45)
    dec_exe_reg_PCsel <= mux(reset, UInt<2>("h1"), _GEN_46)
    dec_exe_reg_PC_en <= mux(reset, UInt<1>("h1"), if_dec_reg_PC_en)
    dec_exe_reg_shamt <= mux(reset, UInt<5>("h0"), _GEN_37)
    dec_exe_reg_Memctr <= mux(reset, UInt<4>("h0"), _GEN_27)
    exe_mem_reg_inst <= mux(reset, UInt<32>("h0"), dec_exe_reg_inst)
    exe_mem_reg_PC <= mux(reset, UInt<32>("h0"), dec_exe_reg_PC)
    exe_mem_reg_rd <= mux(reset, UInt<32>("h0"), exe_mem_reg_rd)
    exe_mem_reg_rs <= mux(reset, UInt<32>("h0"), dec_exe_reg_rs)
    exe_mem_reg_rt <= mux(reset, UInt<32>("h0"), dec_exe_reg_rt)
    exe_mem_reg_dmem_addr <= mux(reset, UInt<32>("h0"), dpath.io_dmem_addr)
    exe_mem_reg_datIn <= mux(reset, UInt<32>("h0"), dpath.io_dmem_datIn)
    exe_mem_reg_regindx <= mux(reset, UInt<5>("h0"), dpath.io_regindx)
    exe_mem_reg_regdatIn <= mux(reset, UInt<32>("h0"), exe_mem_reg_regdatIn)
    exe_mem_reg_CacheW <= mux(reset, UInt<1>("h0"), dec_exe_reg_CacheW)
    exe_mem_reg_CacheR <= mux(reset, UInt<1>("h0"), dec_exe_reg_CacheR)
    exe_mem_reg_RegWr <= mux(reset, UInt<1>("h0"), dec_exe_reg_RegWr)
    exe_mem_reg_MemtoReg <= mux(reset, UInt<1>("h0"), dec_exe_reg_MemtoReg)
    exe_mem_reg_ALUout <= mux(reset, UInt<32>("h0"), dpath.io_alu9_out)
    exe_mem_reg_br_zero <= mux(reset, UInt<1>("h0"), dpath.io_br_zero)
    PC_sel <= mux(reset, UInt<2>("h1"), dec_exe_reg_PCsel)
    exe_mem_reg_PC_br <= mux(reset, UInt<32>("h0"), dpath.io_PC_br)
    exe_mem_reg_j_target <= mux(reset, UInt<32>("h0"), dpath.io_j_target)
    exe_mem_reg_PC_en <= mux(reset, UInt<1>("h1"), _GEN_50)
    exe_mem_reg_Memctr <= mux(reset, UInt<4>("h0"), dec_exe_reg_Memctr)
    mem_wb_reg_inst <= mux(reset, UInt<32>("h0"), _GEN_47)
    mem_wb_reg_PC <= mux(reset, UInt<32>("h0"), _GEN_48)
    mem_wb_reg_rd <= mux(reset, UInt<32>("h0"), exe_mem_reg_rd)
    mem_wb_reg_rs <= mux(reset, UInt<32>("h0"), exe_mem_reg_rs)
    mem_wb_reg_rt <= mux(reset, UInt<32>("h0"), exe_mem_reg_rt)
    mem_wb_reg_regindx <= mux(reset, UInt<5>("h0"), exe_mem_reg_regindx)
    mem_wb_reg_regdatIn <= mux(reset, UInt<32>("h0"), mem_wb_reg_regdatIn)
    mem_wb_reg_RegWr <= mux(reset, UInt<1>("h0"), _GEN_49)
    mem_wb_reg_MemtoReg <= mux(reset, UInt<1>("h0"), exe_mem_reg_MemtoReg)
    mem_wb_reg_ALUout <= mux(reset, UInt<32>("h0"), exe_mem_reg_ALUout)
    mem_wb_reg_datOut <= mux(reset, UInt<32>("h0"), dpath.io_dmem_datOut)
    imm._T_242.addr <= _GEN_12 @[:@1436.2]
    imm._T_242.en <= _GEN_14 @[:@1436.2]
    imm._T_242.clk <= _GEN_13 @[:@1436.2]
    imm._T_196.addr <= _GEN_0 @[:@1436.2]
    imm._T_196.en <= _GEN_2 @[:@1436.2]
    imm._T_196.clk <= _GEN_1 @[:@1436.2]
    imm._T_196.data <= _GEN_3 @[:@1436.2]
    imm._T_196.mask <= _GEN_2 @[:@1436.2]
    clk_cnt <= mux(reset, UInt<32>("h0"), _GEN_6)
    PC_addr <= pc.io_PC_cur
    pc_plus4 <= _T_149
    pc_next <= _T_162
    imem_addr <= pc.io_PC_cur
    PC_en <= _GEN_17
