// Seed: 3771460063
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri0 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd57
) (
    output tri1  id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  wand  id_3,
    output wire  id_4,
    input  wire  _id_5,
    input  uwire id_6,
    input  wor   id_7
);
  wire [1 'b0 : ~  id_5] id_9;
  wire [(  -1  ) : 1] id_10;
  logic id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
