<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIShrinkInstructions.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIShrinkInstructions.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIShrinkInstructions_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIShrinkInstructions.cpp - Shrink Instructions --------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/// The pass tries to use the 32-bit encoding for instructions when possible.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVMContext_8h.html">llvm/IR/LLVMContext.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   26</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;si-shrink-instructions&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<a class="code" href="SIShrinkInstructions_8cpp.html#af11785fba5e06f1923380b29cac92969">STATISTIC</a>(NumInstructionsShrunk,</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;          <span class="stringliteral">&quot;Number of 64-bit instruction reduced to 32-bit.&quot;</span>);</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<a class="code" href="SIShrinkInstructions_8cpp.html#af11785fba5e06f1923380b29cac92969">STATISTIC</a>(NumLiteralConstantsFolded,</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;          <span class="stringliteral">&quot;Number of literal constants folded into 32-bit instructions.&quot;</span>);</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">class </span>SIShrinkInstructions : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keywordtype">void</span> shrinkMIMG(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  SIShrinkInstructions() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  }</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="stringliteral">&quot;SI Shrink Instructions&quot;</span>; }</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  }</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;};</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;} <span class="comment">// End anonymous namespace.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<a class="code" href="PassSupport_8h.html#af807c9595d50b45c0008924c4679c85c">INITIALIZE_PASS</a>(SIShrinkInstructions, <a class="code" href="SIShrinkInstructions_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                <span class="stringliteral">&quot;SI Shrink Instructions&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<a class="code" href="classchar.html">char</a> SIShrinkInstructions::<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a> = 0;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html">llvm</a>::<a class="code" href="namespacellvm.html#a66b7ac56217654622e212b933f9660f0">createSIShrinkInstructionsPass</a>() {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> SIShrinkInstructions();</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;}</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/// This function checks \p MI for operands defined by a move immediate</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/// instruction and then folds the literal constant into the instruction if it</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/// can. This function assumes that \p MI is a VOP1, VOP2, or VOPC instructions.</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#ad962f56654cd9b75bdcd0ac28158f832">   71</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIShrinkInstructions_8cpp.html#ad962f56654cd9b75bdcd0ac28158f832">foldImmediates</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                           <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">bool</span> TryToCommute = <span class="keyword">true</span>) {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#afe1b887d2fad2d25f93580c261fea3a9">isVOP1</a>(MI) || TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a323a96a23d09892cc1b252bf1cba2732">isVOP2</a>(MI) || TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a4e8b8e35244538ba4a04d756420454ba">isVOPC</a>(MI));</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordtype">int</span> Src0Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), AMDGPU::OpName::src0);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// Try to fold Src0</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src0Idx);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">if</span> (Src0.isReg()) {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Src0.getReg();</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) &amp;&amp; MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">hasOneUse</a>(Reg)) {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Reg);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <span class="keywordflow">if</span> (Def &amp;&amp; Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abec39b9fa59dac3c090092213bfc61c6">isMoveImmediate</a>()) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MovSrc = Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <span class="keywordtype">bool</span> ConstantFolded = <span class="keyword">false</span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        <span class="keywordflow">if</span> (MovSrc.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; (<a class="code" href="namespacellvm.html#a3c06dd4f7f2b68acd70b64194485b09d">isInt&lt;32&gt;</a>(MovSrc.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) ||</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                               <a class="code" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(MovSrc.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()))) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;          <span class="comment">// It&#39;s possible to have only one component of a super-reg defined by</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;          <span class="comment">// a single mov, so we need to clear any subregister flag.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;          Src0.<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(0);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;          Src0.ChangeToImmediate(MovSrc.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;          ConstantFolded = <span class="keyword">true</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MovSrc.<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;          Src0.setSubReg(0);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;          Src0.ChangeToFrameIndex(MovSrc.<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>());</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;          ConstantFolded = <span class="keyword">true</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MovSrc.<a class="code" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>()) {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;          Src0.ChangeToGA(MovSrc.<a class="code" href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">getGlobal</a>(), MovSrc.<a class="code" href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">getOffset</a>(),</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                          MovSrc.<a class="code" href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">getTargetFlags</a>());</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;          ConstantFolded = <span class="keyword">true</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        }</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <span class="keywordflow">if</span> (ConstantFolded) {</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a98654f32fd96ffb498b0181c6546bf53">use_empty</a>(Reg));</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;          Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;          ++NumLiteralConstantsFolded;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        }</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      }</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  }</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="comment">// We have failed to fold src0, so commute the instruction and try again.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordflow">if</span> (TryToCommute &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a7961501e56424e3a7e21d34d6e109461">isCommutable</a>()) {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">if</span> (TII-&gt;commuteInstruction(MI)) {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="SIShrinkInstructions_8cpp.html#ad962f56654cd9b75bdcd0ac28158f832">foldImmediates</a>(MI, TII, MRI, <span class="keyword">false</span>))</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      <span class="comment">// Commute back.</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      TII-&gt;commuteInstruction(MI);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#ab4a62f68a7598f99b24a913a673b5e55">  128</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIShrinkInstructions_8cpp.html#ab4a62f68a7598f99b24a913a673b5e55">isKImmOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src) {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) &amp;&amp;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    !TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(*Src.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>(),</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                           Src.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a5574b8f058874009cab01e055a44338a">getOperandNo</a>(&amp;Src));</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#a02c9b369fe7303d4edb54c81dac49b8e">  134</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIShrinkInstructions_8cpp.html#a02c9b369fe7303d4edb54c81dac49b8e">isKUImmOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src) {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) &amp;&amp;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    !TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(*Src.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>(),</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                           Src.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a5574b8f058874009cab01e055a44338a">getOperandNo</a>(&amp;Src));</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#a92cc3115de97e43781d1c4975bf87cee">  140</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIShrinkInstructions_8cpp.html#a92cc3115de97e43781d1c4975bf87cee">isKImmOrKUImmOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                 <span class="keywordtype">bool</span> &amp;IsUnsigned) {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())) {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    IsUnsigned = <span class="keyword">false</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">return</span> !TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Src);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  }</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())) {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    IsUnsigned = <span class="keyword">true</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">return</span> !TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Src);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  }</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/// \returns true if the constant in \p Src should be replaced with a bitreverse</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/// of an inline immediate.</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#ae09f0be42139168fddd8e8ab3a5c20e3">  158</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIShrinkInstructions_8cpp.html#ae09f0be42139168fddd8e8ab3a5c20e3">isReverseInlineImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                               int32_t &amp;ReverseImm) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a3c06dd4f7f2b68acd70b64194485b09d">isInt&lt;32&gt;</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) || TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Src))</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  ReverseImm = reverseBits&lt;int32_t&gt;(<span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()));</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">return</span> ReverseImm &gt;= -16 &amp;&amp; ReverseImm &lt;= 64;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/// Copy implicit register operands from specified instruction to this</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/// instruction that are not part of the instruction definition.</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#aeb233a98fa4e93a4e12f6167f699aba7">  170</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SIShrinkInstructions_8cpp.html#aeb233a98fa4e93a4e12f6167f699aba7">copyExtraImplicitOps</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() +</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;         MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#abc4dad42316dd9cadf23b5695982d743">getNumImplicitUses</a>() +</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;         MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a4d552e7a12376c31c2ac90ee9deb3355">getNumImplicitDefs</a>(), <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;       i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">if</span> ((MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>()) || MO.<a class="code" href="classllvm_1_1MachineOperand.html#a55fdcb2a9df9a69067eed1bc17a0b927">isRegMask</a>())</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      NewMI.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(MF, MO);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#a2866d501534b2c3687b692a4967dea87">  182</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SIShrinkInstructions_8cpp.html#a2866d501534b2c3687b692a4967dea87">shrinkScalarCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">// cmpk instructions do scc = dst &lt;cc op&gt; imm16, so commute the instruction to</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="comment">// get constants on the RHS.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    TII-&gt;commuteInstruction(MI, <span class="keyword">false</span>, 0, 1);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordflow">if</span> (!Src1.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordtype">int</span> SOPKOpc = <a class="code" href="namespacellvm_1_1AMDGPU.html#a0b3f411f0032973ee08934a9d8611c8d">AMDGPU::getSOPKOp</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">if</span> (SOPKOpc == -1)</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">// eq/ne is special because the imm16 can be treated as signed or unsigned,</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="comment">// and initially selectd to the unsigned versions.</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">if</span> (SOPKOpc == AMDGPU::S_CMPK_EQ_U32 || SOPKOpc == AMDGPU::S_CMPK_LG_U32) {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordtype">bool</span> HasUImm;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SIShrinkInstructions_8cpp.html#a92cc3115de97e43781d1c4975bf87cee">isKImmOrKUImmOperand</a>(TII, Src1, HasUImm)) {</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="keywordflow">if</span> (!HasUImm) {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        SOPKOpc = (SOPKOpc == AMDGPU::S_CMPK_EQ_U32) ?</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;          AMDGPU::S_CMPK_EQ_I32 : AMDGPU::S_CMPK_LG_I32;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      }</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(SOPKOpc));</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    }</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  }</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;NewDesc = TII-&gt;get(SOPKOpc);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">if</span> ((TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a9ca2446049aa20c79381f60ef473763b">sopkIsZext</a>(SOPKOpc) &amp;&amp; <a class="code" href="SIShrinkInstructions_8cpp.html#a02c9b369fe7303d4edb54c81dac49b8e">isKUImmOperand</a>(TII, Src1)) ||</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      (!TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a9ca2446049aa20c79381f60ef473763b">sopkIsZext</a>(SOPKOpc) &amp;&amp; <a class="code" href="SIShrinkInstructions_8cpp.html#ab4a62f68a7598f99b24a913a673b5e55">isKImmOperand</a>(TII, Src1))) {</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(NewDesc);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;}</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">// Shrink NSA encoded instructions with contiguous VGPRs to non-NSA encoding.</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="keywordtype">void</span> SIShrinkInstructions::shrinkMIMG(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keyword">const</span> AMDGPU::MIMGInfo *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">AMDGPU::getMIMGInfo</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;MIMGEncoding != AMDGPU::MIMGEncGfx10NSA)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = TII-&gt;getRegisterInfo();</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordtype">int</span> VAddr0Idx =</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), AMDGPU::OpName::vaddr0);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordtype">unsigned</span> NewAddrDwords = Info-&gt;VAddrDwords;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;VAddrDwords == 2) {</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    RC = &amp;AMDGPU::VReg_64RegClass;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Info-&gt;VAddrDwords == 3) {</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    RC = &amp;AMDGPU::VReg_96RegClass;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Info-&gt;VAddrDwords == 4) {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    RC = &amp;AMDGPU::VReg_128RegClass;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Info-&gt;VAddrDwords &lt;= 8) {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    RC = &amp;AMDGPU::VReg_256RegClass;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    NewAddrDwords = 8;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    RC = &amp;AMDGPU::VReg_512RegClass;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    NewAddrDwords = 16;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  }</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordtype">unsigned</span> VgprBase = 0;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordtype">bool</span> IsUndef = <span class="keyword">true</span>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordtype">bool</span> IsKill = NewAddrDwords == Info-&gt;VAddrDwords;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; Info-&gt;VAddrDwords; ++i) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(VAddr0Idx + i);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordtype">unsigned</span> Vgpr = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">getHWRegIndex</a>(Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">if</span> (i == 0) {</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      VgprBase = Vgpr;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VgprBase + i != Vgpr)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>())</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      IsUndef = <span class="keyword">false</span>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>())</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      IsKill = <span class="keyword">false</span>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">if</span> (VgprBase + NewAddrDwords &gt; 256)</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// Further check for implicit tied operands - this may be present if TFE is</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="comment">// enabled</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordtype">int</span> TFEIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), AMDGPU::OpName::tfe);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordtype">int</span> LWEIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), AMDGPU::OpName::lwe);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordtype">unsigned</span> TFEVal = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(TFEIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordtype">unsigned</span> LWEVal = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(LWEIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordtype">int</span> ToUntie = -1;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">if</span> (TFEVal || LWEVal) {</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="comment">// TFE/LWE is enabled so we need to deal with an implicit tied operand</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = LWEIdx + 1, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#a894030fbf6d0f6c70991f05fff650930">isTied</a>() &amp;&amp;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>()) {</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="comment">// This is the tied operand</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;            ToUntie == -1 &amp;&amp;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;            <span class="stringliteral">&quot;found more than one tied implicit operand when expecting only 1&quot;</span>);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        ToUntie = i;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8e66e9ca7739874b25b9337940c26a0a">untieRegOperand</a>(ToUntie);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      }</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    }</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  }</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordtype">unsigned</span> NewOpcode =</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">AMDGPU::getMIMGOpcode</a>(Info-&gt;BaseOpcode, AMDGPU::MIMGEncGfx10Default,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                            Info-&gt;VDataDwords, NewAddrDwords);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(NewOpcode));</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(VAddr0Idx).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a7496e24185d49898e0e1e789357eb22b">getRegister</a>(VgprBase));</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(VAddr0Idx).<a class="code" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>(IsUndef);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(VAddr0Idx).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(IsKill);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i &lt; Info-&gt;VAddrDwords; ++i)</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(VAddr0Idx + 1);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordflow">if</span> (ToUntie &gt;= 0) {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">tieOperands</a>(</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), AMDGPU::OpName::vdata),</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        ToUntie - (Info-&gt;VAddrDwords - 1));</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;}</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/// Attempt to shink AND/OR/XOR operations requiring non-inlineable literals.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/// For AND or OR, try using S_BITSET{0,1} to clear or set bits.</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/// If the inverse of the immediate is legal, use ANDN2, ORN2 or</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/// XNOR (as a ^ b == ~(a ^ ~b)).</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/// \returns true if the caller should continue the machine function iterator</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#a86deb2a09bf9191868a65ab85b781592">  315</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIShrinkInstructions_8cpp.html#a86deb2a09bf9191868a65ab85b781592">shrinkScalarLogicOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dest = &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src0 = &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1 = &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SrcReg = Src0;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SrcImm = Src1;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordflow">if</span> (SrcImm-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      !<a class="code" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(SrcImm-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(), ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>())) {</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> Imm = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(SrcImm-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> NewImm = 0;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordflow">if</span> (Opc == AMDGPU::S_AND_B32) {</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(~Imm)) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        NewImm = <a class="code" href="namespacellvm.html#a9a40028bb151c6c59850f9dc6edc020c">countTrailingOnes</a>(Imm);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        Opc = AMDGPU::S_BITSET0_B32;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(~Imm, ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>())) {</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        NewImm = ~Imm;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        Opc = AMDGPU::S_ANDN2_B32;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      }</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opc == AMDGPU::S_OR_B32) {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(Imm)) {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        NewImm = <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">countTrailingZeros</a>(Imm);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        Opc = AMDGPU::S_BITSET1_B32;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(~Imm, ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>())) {</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        NewImm = ~Imm;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        Opc = AMDGPU::S_ORN2_B32;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      }</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opc == AMDGPU::S_XOR_B32) {</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(~Imm, ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>())) {</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        NewImm = ~Imm;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        Opc = AMDGPU::S_XNOR_B32;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      }</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected opcode&quot;</span>);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    }</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keywordflow">if</span> ((Opc == AMDGPU::S_ANDN2_B32 || Opc == AMDGPU::S_ORN2_B32) &amp;&amp;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        SrcImm == Src0) {</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;      <span class="keywordflow">if</span> (!TII-&gt;commuteInstruction(MI, <span class="keyword">false</span>, 1, 2))</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        NewImm = 0;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    }</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">if</span> (NewImm != 0) {</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Dest-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp; SrcReg-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a>(Dest-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, SrcReg-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a>(SrcReg-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, Dest-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      }</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      <span class="keywordflow">if</span> (SrcReg-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; SrcReg-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Dest-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(Opc));</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        <span class="keywordflow">if</span> (Opc == AMDGPU::S_BITSET0_B32 ||</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;            Opc == AMDGPU::S_BITSET1_B32) {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;          Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(NewImm);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;          <span class="comment">// Remove the immediate and add the tied input.</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(Dest-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">tieOperands</a>(0, 2);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;          SrcImm-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewImm);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        }</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;      }</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    }</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  }</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;}</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">// This is the same as MachineInstr::readsRegister/modifiesRegister except</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">// it takes subregs into account.</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#ac2a3b674675a98064ec3dc0b22a0351e">  389</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIShrinkInstructions_8cpp.html#ac2a3b674675a98064ec3dc0b22a0351e">instAccessReg</a>(<a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;MachineInstr::const_mop_iterator&gt;</a> &amp;&amp;R,</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                          <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : R) {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg())</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg) &amp;&amp;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MO.getReg())) {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      <span class="keywordflow">if</span> (TRI.regsOverlap(Reg, MO.getReg()))</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO.getReg() == Reg &amp;&amp; <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg)) {</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> Overlap = TRI.getSubRegIndexLaneMask(SubReg) &amp;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                            TRI.getSubRegIndexLaneMask(MO.getSubReg());</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      <span class="keywordflow">if</span> (Overlap.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>())</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    }</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  }</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;}</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#a71bc800a23e2884c346976b1a37bb826">  410</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIShrinkInstructions_8cpp.html#a71bc800a23e2884c346976b1a37bb826">instReadsReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                         <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="SIShrinkInstructions_8cpp.html#ac2a3b674675a98064ec3dc0b22a0351e">instAccessReg</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3d48d31197f4a45d95605b5ade51ab27">uses</a>(), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;}</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#a3821b949b2de8b0281dce47b61c26be4">  416</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIShrinkInstructions_8cpp.html#a3821b949b2de8b0281dce47b61c26be4">instModifiesReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                            <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="SIShrinkInstructions_8cpp.html#ac2a3b674675a98064ec3dc0b22a0351e">instAccessReg</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aae3faf8229869864f829df28a14b79a2">defs</a>(), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;}</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="keyword">static</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#ae3dbabff805ac38c9d16e8d5d91dc03a">  423</a></span>&#160;<a class="code" href="SIShrinkInstructions_8cpp.html#ae3dbabff805ac38c9d16e8d5d91dc03a">getSubRegForIndex</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> Sub, <span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">if</span> (TRI.getRegSizeInBits(Reg, MRI) != 32) {</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg)) {</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      Reg = TRI.getSubReg(Reg, TRI.<a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">getSubRegFromChannel</a>(I));</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LM = TRI.getSubRegIndexLaneMask(Sub);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      Sub = TRI.<a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">getSubRegFromChannel</a>(I + <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">countTrailingZeros</a>(LM.<a class="code" href="structllvm_1_1LaneBitmask.html#ad5db2a0ee1a5c07c0638e80c63ab56e0">getAsInteger</a>()));</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    }</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  }</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">TargetInstrInfo::RegSubRegPair</a>(Reg, Sub);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;}</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// Match:</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">// mov t, x</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">// mov x, y</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">// mov y, t</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">// =&gt;</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">// mov t, x (t is potentially dead and move eliminated)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">// v_swap_b32 x, y</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">// Returns next valid instruction pointer if was able to create v_swap_b32.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">// This shall not be done too early not to prevent possible folding which may</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">// remove matched moves, and this should prefereably be done before RA to</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">// release saved registers and also possibly after RA which can insert copies</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">// too.</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">// This is really just a generic peephole that is not a canocical shrinking,</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">// although requirements match the pass placement and it reduces code size too.</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="SIShrinkInstructions_8cpp.html#a25170a52c498da4bee9770a2b9a20ad2">  455</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="SIShrinkInstructions_8cpp.html#a25170a52c498da4bee9770a2b9a20ad2">matchSwap</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MovT, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MovT.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::V_MOV_B32_e32 ||</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;         MovT.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::COPY);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classT.html">T</a> = MovT.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordtype">unsigned</span> Tsub = MovT.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Xop = MovT.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordflow">if</span> (!Xop.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a> = Xop.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordtype">unsigned</span> Xsub = Xop.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(MovT, 0) / 4;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">getRegisterInfo</a>();</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">if</span> (!TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">isVGPR</a>(MRI, X))</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;YTop : MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#afc02eef5ad3d36de1dd5c4799348b5ee">use_nodbg_operands</a>(T)) {</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">if</span> (YTop.getSubReg() != Tsub)</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MovY = *YTop.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">if</span> ((MovY.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::V_MOV_B32_e32 &amp;&amp;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;         MovY.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::COPY) ||</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        MovY.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() != Tsub)</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a> = MovY.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordtype">unsigned</span> Ysub = MovY.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">if</span> (!TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">isVGPR</a>(MRI, Y) || MovT.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() != MovY.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>())</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MovX = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::next(MovT.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MovT.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">instr_end</a>();</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> IY = MovY.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> &amp;&amp; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != IY; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="SIShrinkInstructions_8cpp.html#a71bc800a23e2884c346976b1a37bb826">instReadsReg</a>(&amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, X, Xsub, TRI) ||</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;          <a class="code" href="SIShrinkInstructions_8cpp.html#a3821b949b2de8b0281dce47b61c26be4">instModifiesReg</a>(&amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Y, Ysub, TRI) ||</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;          <a class="code" href="SIShrinkInstructions_8cpp.html#a3821b949b2de8b0281dce47b61c26be4">instModifiesReg</a>(&amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, T, Tsub, TRI) ||</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;          (MovX &amp;&amp; <a class="code" href="SIShrinkInstructions_8cpp.html#a3821b949b2de8b0281dce47b61c26be4">instModifiesReg</a>(&amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, X, Xsub, TRI))) {</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        MovX = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      }</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="SIShrinkInstructions_8cpp.html#a71bc800a23e2884c346976b1a37bb826">instReadsReg</a>(&amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Y, Ysub, TRI)) {</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <span class="keywordflow">if</span> (!MovX &amp;&amp; <a class="code" href="SIShrinkInstructions_8cpp.html#a3821b949b2de8b0281dce47b61c26be4">instModifiesReg</a>(&amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, X, Xsub, TRI)) {</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;          MovX = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        }</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      }</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      <span class="keywordflow">if</span> (MovX ||</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;          (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode() != AMDGPU::V_MOV_B32_e32 &amp;&amp;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;           <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode() != AMDGPU::COPY) ||</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;          <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(0).getReg() != X ||</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;          <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(0).getSubReg() != Xsub) {</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        MovX = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      }</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      MovX = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    }</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">if</span> (!MovX || <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>)</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Matched v_swap_b32:\n&quot;</span> &lt;&lt; MovT &lt;&lt; *MovX &lt;&lt; MovY);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> X1, Y1;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      X1 = <a class="code" href="SIShrinkInstructions_8cpp.html#ae3dbabff805ac38c9d16e8d5d91dc03a">getSubRegForIndex</a>(X, Xsub, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, TRI, MRI);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      Y1 = <a class="code" href="SIShrinkInstructions_8cpp.html#ae3dbabff805ac38c9d16e8d5d91dc03a">getSubRegForIndex</a>(Y, Ysub, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, TRI, MRI);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MovT.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), MovX-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), MovT.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                TII-&gt;get(AMDGPU::V_SWAP_B32))</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        .addDef(X1.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>, 0, X1.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>)</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(Y1.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>, 0, Y1.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>)</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Y1.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>, 0, Y1.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>)</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(X1.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>, 0, X1.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a54ce61c9315f4d35304a86cb34388921">getInstr</a>();</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    }</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    MovX-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    MovY.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Next = &amp;*std::next(MovT.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">use_nodbg_empty</a>(T))</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      MovT.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      Xop.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">return</span> Next;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  }</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;}</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="keywordtype">bool</span> SIShrinkInstructions::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">if</span> (skipFunction(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()))</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keywordtype">unsigned</span> VCCReg = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::VCC_LO : AMDGPU::VCC;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  std::vector&lt;unsigned&gt; I1Defs;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a> BI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">begin</a>(), BE = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">end</a>();</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;                                                  BI != BE; ++BI) {</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *BI;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Next;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordflow">for</span> (I = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(); I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(); I = Next) {</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;      Next = std::next(I);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::V_MOV_B32_e32) {</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        <span class="comment">// If this has a literal constant source that is the same as the</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        <span class="comment">// reversed bits of an inline immediate, replace with a bitreverse of</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        <span class="comment">// that constant. This saves 4 bytes in the common case of materializing</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        <span class="comment">// sign bits.</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        <span class="comment">// Test if we are after regalloc. We only want to do this after any</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        <span class="comment">// optimizations happen because this will confuse them.</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        <span class="comment">// XXX - not exactly a check for post-regalloc run.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;            <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;          int32_t ReverseImm;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="SIShrinkInstructions_8cpp.html#ae09f0be42139168fddd8e8ab3a5c20e3">isReverseInlineImm</a>(TII, Src, ReverseImm)) {</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(AMDGPU::V_BFREV_B32_e32));</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;            Src.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(ReverseImm);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;          }</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        }</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;      }</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;      <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a0640303601c270bb5913e56281c6ff92">hasSwap</a>() &amp;&amp; (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::V_MOV_B32_e32 ||</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                           MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::COPY)) {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        <span class="keywordflow">if</span> (<span class="keyword">auto</span> *NextMI = <a class="code" href="SIShrinkInstructions_8cpp.html#a25170a52c498da4bee9770a2b9a20ad2">matchSwap</a>(MI, MRI, TII)) {</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;          Next = NextMI-&gt;getIterator();</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        }</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;      }</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;      <span class="comment">// Combine adjacent s_nops to use the immediate operand encoding how long</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      <span class="comment">// to wait.</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;      <span class="comment">// s_nop N</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;      <span class="comment">// s_nop M</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;      <span class="comment">//  =&gt;</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;      <span class="comment">// s_nop (N + M)</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_NOP &amp;&amp;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() == 1 &amp;&amp; <span class="comment">// Don&#39;t merge with implicit operands</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;          Next != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() &amp;&amp;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;          (*Next).getOpcode() == AMDGPU::S_NOP &amp;&amp;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;          (*Next).getNumOperands() == 1) {</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NextMI = *Next;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        <span class="comment">// The instruction encodes the amount to wait with an offset of 1,</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        <span class="comment">// i.e. 0 is wait 1 cycle. Convert both to cycles and then convert back</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        <span class="comment">// after adding.</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        uint8_t Nop0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() + 1;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        uint8_t Nop1 = NextMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() + 1;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        <span class="comment">// Make sure we don&#39;t overflow the bounds.</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        <span class="keywordflow">if</span> (Nop0 + Nop1 &lt;= 8) {</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;          NextMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Nop0 + Nop1 - 1);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        }</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      }</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      <span class="comment">// FIXME: We also need to consider movs of constant operands since</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;      <span class="comment">// immediate operands are not folded if they have more than one use, and</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      <span class="comment">// the operand folding pass is unaware if the immediate will be free since</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      <span class="comment">// it won&#39;t know if the src == dest constraint will end up being</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      <span class="comment">// satisfied.</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_ADD_I32 ||</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_MUL_I32) {</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dest = &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src0 = &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src1 = &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        <span class="keywordflow">if</span> (!Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;          <span class="keywordflow">if</span> (TII-&gt;commuteInstruction(MI, <span class="keyword">false</span>, 1, 2))</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;            <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src0, Src1);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        }</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;        <span class="comment">// FIXME: This could work better if hints worked with subregisters. If</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        <span class="comment">// we have a vector add of a constant, we usually don&#39;t get the correct</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        <span class="comment">// allocation due to the subregister usage.</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Dest-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp; Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;          MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a>(Dest-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;          MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a>(Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, Dest-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        }</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        <span class="keywordflow">if</span> (Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Src0-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Dest-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) {</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;          <span class="keywordflow">if</span> (Src1-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; <a class="code" href="SIShrinkInstructions_8cpp.html#ab4a62f68a7598f99b24a913a673b5e55">isKImmOperand</a>(TII, *Src1)) {</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;            <span class="keywordtype">unsigned</span> Opc = (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_ADD_I32) ?</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;              AMDGPU::S_ADDK_I32 : AMDGPU::S_MULK_I32;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(Opc));</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">tieOperands</a>(0, 1);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;          }</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        }</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      }</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;      <span class="comment">// Try to use s_cmpk_*</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a586262a958ca1593548855334ba99a12">isCompare</a>() &amp;&amp; TII-&gt;isSOPC(MI)) {</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        <a class="code" href="SIShrinkInstructions_8cpp.html#a2866d501534b2c3687b692a4967dea87">shrinkScalarCompare</a>(TII, MI);</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;      }</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;      <span class="comment">// Try to use S_MOVK_I32, which will save 4 bytes for small immediates.</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_MOV_B32) {</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Dst.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;          int32_t ReverseImm;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="SIShrinkInstructions_8cpp.html#ab4a62f68a7598f99b24a913a673b5e55">isKImmOperand</a>(TII, Src))</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(AMDGPU::S_MOVK_I32));</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;          <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="SIShrinkInstructions_8cpp.html#ae09f0be42139168fddd8e8ab3a5c20e3">isReverseInlineImm</a>(TII, Src, ReverseImm)) {</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;get(AMDGPU::S_BREV_B32));</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;            Src.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(ReverseImm);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;          }</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        }</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;      }</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      <span class="comment">// Shrink scalar logic operations.</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_AND_B32 ||</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_OR_B32 ||</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::S_XOR_B32) {</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="SIShrinkInstructions_8cpp.html#a86deb2a09bf9191868a65ab85b781592">shrinkScalarLogicOp</a>(ST, MRI, TII, MI))</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      }</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      <span class="keywordflow">if</span> (TII-&gt;isMIMG(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) &amp;&amp;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;          ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a> &amp;&amp;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;          MF.<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;              <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">MachineFunctionProperties::Property::NoVRegs</a>)) {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        shrinkMIMG(MI);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      }</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <span class="keywordflow">if</span> (!TII-&gt;hasVALU32BitEncoding(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      <span class="keywordflow">if</span> (!TII-&gt;canShrink(MI, MRI)) {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        <span class="comment">// Try commuting the instruction and see if that enables us to shrink</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        <span class="comment">// it.</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a7961501e56424e3a7e21d34d6e109461">isCommutable</a>() || !TII-&gt;commuteInstruction(MI) ||</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;            !TII-&gt;canShrink(MI, MRI))</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;      }</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      <span class="comment">// getVOPe32 could be -1 here if we started with an instruction that had</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;      <span class="comment">// a 32-bit encoding and then commuted it to an instruction that did not.</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      <span class="keywordflow">if</span> (!TII-&gt;hasVALU32BitEncoding(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      <span class="keywordtype">int</span> Op32 = <a class="code" href="namespacellvm_1_1AMDGPU.html#a17fda9e2f2cb60c24bfdec02d7793b86">AMDGPU::getVOPe32</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      <span class="keywordflow">if</span> (TII-&gt;isVOPC(Op32)) {</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DstReg)) {</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;          <span class="comment">// VOPC instructions can only write to the VCC register. We can&#39;t</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;          <span class="comment">// force them to use VCC here, because this is only one register and</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;          <span class="comment">// cannot deal with sequences which would require multiple copies of</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;          <span class="comment">// VCC, e.g. S_AND_B64 (vcc = V_CMP_...), (vcc = V_CMP_...)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;          <span class="comment">//</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;          <span class="comment">// So, instead of forcing the instruction to write to VCC, we provide</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;          <span class="comment">// a hint to the register allocator to use VCC and then we will run</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;          <span class="comment">// this pass again after RA and shrink it if it outputs to VCC.</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;          MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, VCCReg);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        <span class="keywordflow">if</span> (DstReg != VCCReg)</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      }</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;      <span class="keywordflow">if</span> (Op32 == AMDGPU::V_CNDMASK_B32_e32) {</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;        <span class="comment">// We shrink V_CNDMASK_B32_e64 using regalloc hints like we do for VOPC</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        <span class="comment">// instructions.</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src2 =</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;            TII-&gt;getNamedOperand(MI, AMDGPU::OpName::src2);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;        <span class="keywordflow">if</span> (!Src2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> SReg = Src2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SReg)) {</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;          MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a>(SReg, 0, VCCReg);</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        }</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        <span class="keywordflow">if</span> (SReg != VCCReg)</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;      }</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;      <span class="comment">// Check for the bool flag output for instructions like V_ADD_I32_e64.</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SDst = TII-&gt;getNamedOperand(MI,</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                                                        AMDGPU::OpName::sdst);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;      <span class="comment">// Check the carry-in operand for v_addc_u32_e64.</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src2 = TII-&gt;getNamedOperand(MI,</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                                                        AMDGPU::OpName::src2);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;      <span class="keywordflow">if</span> (SDst) {</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        <span class="keywordtype">bool</span> Next = <span class="keyword">false</span>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;        <span class="keywordflow">if</span> (SDst-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != VCCReg) {</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SDst-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;            MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a>(SDst-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, VCCReg);</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;          Next = <span class="keyword">true</span>;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;        }</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        <span class="comment">// All of the instructions with carry outs also have an SGPR input in</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        <span class="comment">// src2.</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        <span class="keywordflow">if</span> (Src2 &amp;&amp; Src2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != VCCReg) {</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Src2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;            MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a>(Src2-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, VCCReg);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;          Next = <span class="keyword">true</span>;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;        }</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        <span class="keywordflow">if</span> (Next)</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;      }</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;      <span class="comment">// We can shrink this instruction</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Shrinking &quot;</span> &lt;&lt; MI);</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst32 = TII-&gt;buildShrunkInst(MI, Op32);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      ++NumInstructionsShrunk;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      <span class="comment">// Copy extra operands not present in the instruction definition.</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;      <a class="code" href="SIShrinkInstructions_8cpp.html#aeb233a98fa4e93a4e12f6167f699aba7">copyExtraImplicitOps</a>(*Inst32, MF, MI);</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;      <a class="code" href="SIShrinkInstructions_8cpp.html#ad962f56654cd9b75bdcd0ac28158f832">foldImmediates</a>(*Inst32, TII, MRI);</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;e32 MI = &quot;</span> &lt;&lt; *Inst32 &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    }</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  }</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;}</div><div class="ttc" id="classllvm_1_1MachineOperand_html_ab06dda088d3c7686f7dfcdb2b96323f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">llvm::MachineOperand::getTargetFlags</a></div><div class="ttdeci">unsigned getTargetFlags() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00219">MachineOperand.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a55fdcb2a9df9a69067eed1bc17a0b927"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a55fdcb2a9df9a69067eed1bc17a0b927">llvm::MachineOperand::isRegMask</a></div><div class="ttdeci">bool isRegMask() const</div><div class="ttdoc">isRegMask - Tests if this is a MO_RegisterMask operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00343">MachineOperand.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_abc4dad42316dd9cadf23b5695982d743"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#abc4dad42316dd9cadf23b5695982d743">llvm::MCInstrDesc::getNumImplicitUses</a></div><div class="ttdeci">unsigned getNumImplicitUses() const</div><div class="ttdoc">Return the number of implicit uses this instruction has. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00569">MCInstrDesc.h:569</a></div></div>
<div class="ttc" id="namespacellvm_html_a443819cdc54f775be2d0836c16d3661e"><div class="ttname"><a href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">llvm::isUInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 32 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00385">MathExtras.h:385</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_ae09f0be42139168fddd8e8ab3a5c20e3"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#ae09f0be42139168fddd8e8ab3a5c20e3">isReverseInlineImm</a></div><div class="ttdeci">static bool isReverseInlineImm(const SIInstrInfo *TII, const MachineOperand &amp;Src, int32_t &amp;ReverseImm)</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00158">SIShrinkInstructions.cpp:158</a></div></div>
<div class="ttc" id="ErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00236">MachineOperand.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6808b0f3ed9cfc2673de84764c7cb0a6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">llvm::MachineRegisterInfo::use_nodbg_empty</a></div><div class="ttdeci">bool use_nodbg_empty(unsigned RegNo) const</div><div class="ttdoc">use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00559">MachineRegisterInfo.h:559</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acae72f6ab1071b7ec87b741a8bef582b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acae72f6ab1071b7ec87b741a8bef582b">llvm::MachineBasicBlock::instr_end</a></div><div class="ttdeci">instr_iterator instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00202">MachineBasicBlock.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a39e69d5fb3189d3fd8be51974c96d5be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">llvm::AMDGPU::getMIMGInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGInfo * getMIMGInfo(unsigned Opc)</div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a4d552e7a12376c31c2ac90ee9deb3355"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a4d552e7a12376c31c2ac90ee9deb3355">llvm::MCInstrDesc::getNumImplicitDefs</a></div><div class="ttdeci">unsigned getNumImplicitDefs() const</div><div class="ttdoc">Return the number of implicit defs this instruct has. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00591">MCInstrDesc.h:591</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3d48d31197f4a45d95605b5ade51ab27"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3d48d31197f4a45d95605b5ade51ab27">llvm::MachineInstr::uses</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; uses()</div><div class="ttdoc">Returns a range that includes all operands that are register uses. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00525">MachineInstr.h:525</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a9ca2446049aa20c79381f60ef473763b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9ca2446049aa20c79381f60ef473763b">llvm::SIInstrInfo::sopkIsZext</a></div><div class="ttdeci">static bool sopkIsZext(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00610">SIInstrInfo.h:610</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a9d017af749f76484cb9aec9ff6e4330c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">llvm::MachineFunction::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00653">MachineFunction.h:653</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab0789854909cf47f640a85fa2bac29c7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">llvm::MachineFunction::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00651">MachineFunction.h:651</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_acc5e979e3fa3c222553de9b741c3e12b"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">llvm::MachineFunction::getProperties</a></div><div class="ttdeci">const MachineFunctionProperties &amp; getProperties() const</div><div class="ttdoc">Get the function properties. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00560">MachineFunction.h:560</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a7496e24185d49898e0e1e789357eb22b"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a7496e24185d49898e0e1e789357eb22b">llvm::TargetRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const</div><div class="ttdoc">Return the specified register in the class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00083">TargetRegisterInfo.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afc02eef5ad3d36de1dd5c4799348b5ee"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afc02eef5ad3d36de1dd5c4799348b5ee">llvm::MachineRegisterInfo::use_nodbg_operands</a></div><div class="ttdeci">iterator_range&lt; use_nodbg_iterator &gt; use_nodbg_operands(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00519">MachineRegisterInfo.h:519</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5574b8f058874009cab01e055a44338a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5574b8f058874009cab01e055a44338a">llvm::MachineInstr::getOperandNo</a></div><div class="ttdeci">unsigned getOperandNo(const_mop_iterator I) const</div><div class="ttdoc">Returns the number of the operand iterator I points to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00542">MachineInstr.h:542</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab979122f21b7fa46d3d2d9b21983068b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">llvm::MachineOperand::setIsUndef</a></div><div class="ttdeci">void setIsUndef(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00509">MachineOperand.h:509</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00363">MachineOperand.h:363</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">llvm::MachineFunctionProperties::Property::NoVRegs</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a4bbc0f0059b8fc54fdd919e558f0b911"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">llvm::GCNSubtarget::getInstrInfo</a></div><div class="ttdeci">const SIInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00409">AMDGPUSubtarget.h:409</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_a3821b949b2de8b0281dce47b61c26be4"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#a3821b949b2de8b0281dce47b61c26be4">instModifiesReg</a></div><div class="ttdeci">static bool instModifiesReg(const MachineInstr *MI, unsigned Reg, unsigned SubReg, const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00416">SIShrinkInstructions.cpp:416</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00393">MachineOperand.h:393</a></div></div>
<div class="ttc" id="namespacellvm_html_a4c325dfb28ee59541a0c1aef2e66c80f"><div class="ttname"><a href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">llvm::isInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 16 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00342">MathExtras.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0480d6290cd95e40641f2af7a18fb764"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02819">SIInstrInfo.cpp:2819</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a362490a43ee948c5614e3b8385384257"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">llvm::SIInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00173">SIInstrInfo.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abec39b9fa59dac3c090092213bfc61c6"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abec39b9fa59dac3c090092213bfc61c6">llvm::MachineInstr::isMoveImmediate</a></div><div class="ttdeci">bool isMoveImmediate(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction is a move immediate (including conditional moves) instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00749">MachineInstr.h:749</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="namespacellvm_html_a7771b636e3d12b42818bf92a7195fb30"><div class="ttname"><a href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">llvm::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00156">MathExtras.h:156</a></div></div>
<div class="ttc" id="OcamlGCPrinter_8cpp_html_afcf2f797ed287a723263583c9b1c1bce"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_ae3dbabff805ac38c9d16e8d5d91dc03a"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#ae3dbabff805ac38c9d16e8d5d91dc03a">getSubRegForIndex</a></div><div class="ttdeci">static TargetInstrInfo::RegSubRegPair getSubRegForIndex(unsigned Reg, unsigned Sub, unsigned I, const SIRegisterInfo &amp;TRI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00423">SIShrinkInstructions.cpp:423</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_a92cc3115de97e43781d1c4975bf87cee"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#a92cc3115de97e43781d1c4975bf87cee">isKImmOrKUImmOperand</a></div><div class="ttdeci">static bool isKImmOrKUImmOperand(const SIInstrInfo *TII, const MachineOperand &amp;Src, bool &amp;IsUnsigned)</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00140">SIShrinkInstructions.cpp:140</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a85eb6ee9f537a283b2ba9964c54ab2f2"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00107">MachineInstrBuilder.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_ac2a3b674675a98064ec3dc0b22a0351e"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#ac2a3b674675a98064ec3dc0b22a0351e">instAccessReg</a></div><div class="ttdeci">static bool instAccessReg(iterator_range&lt; MachineInstr::const_mop_iterator &gt; &amp;&amp;R, unsigned Reg, unsigned SubReg, const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00389">SIShrinkInstructions.cpp:389</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0df02605d5e00cad00c3b7f4aef3aa14"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">llvm::SIInstrInfo::getOpSize</a></div><div class="ttdeci">unsigned getOpSize(uint16_t Opcode, unsigned OpNo) const</div><div class="ttdoc">Return the size in bytes of the operand OpNo on the given. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00809">SIInstrInfo.h:809</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a9a129e8a7d22c988e707c29beb8dbadd"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">llvm::SIRegisterInfo::isVGPR</a></div><div class="ttdeci">bool isVGPR(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01687">SIRegisterInfo.cpp:1687</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_af11785fba5e06f1923380b29cac92969"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#af11785fba5e06f1923380b29cac92969">STATISTIC</a></div><div class="ttdeci">STATISTIC(NumInstructionsShrunk, &quot;Number of 64-bit instruction reduced to 32-bit.&quot;)</div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a04987b47613d5c40dc8cff1012cea08b"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">llvm::TargetInstrInfo::RegSubRegPair::Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00451">TargetInstrInfo.h:451</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdoc">The pass tries to use the 32-bit encoding for instructions when possible. </div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00026">SIShrinkInstructions.cpp:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8e66e9ca7739874b25b9337940c26a0a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8e66e9ca7739874b25b9337940c26a0a">llvm::MachineInstr::untieRegOperand</a></div><div class="ttdeci">void untieRegOperand(unsigned OpIdx)</div><div class="ttdoc">Break any tie involving OpIdx. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01643">MachineInstr.h:1643</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_a02c9b369fe7303d4edb54c81dac49b8e"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#a02c9b369fe7303d4edb54c81dac49b8e">isKUImmOperand</a></div><div class="ttdeci">static bool isKUImmOperand(const SIInstrInfo *TII, const MachineOperand &amp;Src)</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00134">SIShrinkInstructions.cpp:134</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a92eaf16a3f17dbb2598ffdbdd8f196d3"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">llvm::AMDGPURegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel, unsigned NumRegs=1)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00075">AMDGPURegisterInfo.cpp:75</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00154">MachineOperand.cpp:154</a></div></div>
<div class="ttc" id="PeepholeOptimizer_8cpp_html_a16005492b382a6a76abae848b4af2b83"><div class="ttname"><a href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">RegSubRegPair</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPair RegSubRegPair</div><div class="ttdef"><b>Definition:</b> <a href="PeepholeOptimizer_8cpp_source.html#l00101">PeepholeOptimizer.cpp:101</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_html_a6dec2b5d3e04b47adf4d918d678e81c9"><div class="ttname"><a href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">llvm::isPowerOf2_32</a></div><div class="ttdeci">constexpr bool isPowerOf2_32(uint32_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00465">MathExtras.h:465</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_a2866d501534b2c3687b692a4967dea87"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#a2866d501534b2c3687b692a4967dea87">shrinkScalarCompare</a></div><div class="ttdeci">static void shrinkScalarCompare(const SIInstrInfo *TII, MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00182">SIShrinkInstructions.cpp:182</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a586262a958ca1593548855334ba99a12"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a586262a958ca1593548855334ba99a12">llvm::MachineInstr::isCompare</a></div><div class="ttdeci">bool isCompare(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction is a comparison. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00743">MachineInstr.h:743</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac8718f1c761727d429180f0ce340f7f0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">llvm::MachineOperand::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00561">MachineOperand.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a0640303601c270bb5913e56281c6ff92"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0640303601c270bb5913e56281c6ff92">llvm::GCNSubtarget::hasSwap</a></div><div class="ttdeci">bool hasSwap() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00553">AMDGPUSubtarget.h:553</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a0b3f411f0032973ee08934a9d8611c8d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0b3f411f0032973ee08934a9d8611c8d">llvm::AMDGPU::getSOPKOp</a></div><div class="ttdeci">LLVM_READONLY int getSOPKOp(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aae3faf8229869864f829df28a14b79a2"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aae3faf8229869864f829df28a14b79a2">llvm::MachineInstr::defs</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; defs()</div><div class="ttdoc">Returns a range over all explicit operands that are register definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00514">MachineInstr.h:514</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">llvm::AMDGPUSubtarget::GFX10</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00059">AMDGPUSubtarget.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00653">MachineOperand.h:653</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00282">Pass.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ace4de1de19cbe837c578fb3654b6c998"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">llvm::GCNSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00452">AMDGPUSubtarget.h:452</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html_ad5db2a0ee1a5c07c0638e80c63ab56e0"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#ad5db2a0ee1a5c07c0638e80c63ab56e0">llvm::LaneBitmask::getAsInteger</a></div><div class="ttdeci">constexpr Type getAsInteger() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00073">LaneBitmask.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a323a96a23d09892cc1b252bf1cba2732"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a323a96a23d09892cc1b252bf1cba2732">llvm::SIInstrInfo::isVOP2</a></div><div class="ttdeci">static bool isVOP2(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00413">SIInstrInfo.h:413</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00046">SIInstrInfo.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a176f799037e98f7743008924c4b72266"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a></div><div class="ttdeci">int getMIMGOpcode(unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00113">AMDGPUBaseInfo.cpp:113</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00498">MachineOperand.h:498</a></div></div>
<div class="ttc" id="PassSupport_8h_html_af807c9595d50b45c0008924c4679c85c"><div class="ttname"><a href="PassSupport_8h.html#af807c9595d50b45c0008924c4679c85c">INITIALIZE_PASS</a></div><div class="ttdeci">#define INITIALIZE_PASS(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00033">PassSupport.h:33</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_a71bc800a23e2884c346976b1a37bb826"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#a71bc800a23e2884c346976b1a37bb826">instReadsReg</a></div><div class="ttdeci">static bool instReadsReg(const MachineInstr *MI, unsigned Reg, unsigned SubReg, const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00410">SIShrinkInstructions.cpp:410</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="namespacellvm_html_a3c06dd4f7f2b68acd70b64194485b09d"><div class="ttname"><a href="namespacellvm.html#a3c06dd4f7f2b68acd70b64194485b09d">llvm::isInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 32 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00345">MathExtras.h:345</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a469e271fba3a9b52dad4fa54eaf44e2b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">llvm::MachineInstr::addOperand</a></div><div class="ttdeci">void addOperand(MachineFunction &amp;MF, const MachineOperand &amp;Op)</div><div class="ttdoc">Add the specified operand to the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00199">MachineInstr.cpp:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a17fda9e2f2cb60c24bfdec02d7793b86"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a17fda9e2f2cb60c24bfdec02d7793b86">llvm::AMDGPU::getVOPe32</a></div><div class="ttdeci">LLVM_READONLY int getVOPe32(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab0d1155c8c38e84cbe387998fd2e517e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">llvm::MachineOperand::isGlobal</a></div><div class="ttdeci">bool isGlobal() const</div><div class="ttdoc">isGlobal - Tests if this is a MO_GlobalAddress operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00337">MachineOperand.h:337</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a60b5a4a9be5a9b436a0be6edf036bbe3"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">llvm::MachineRegisterInfo::setRegAllocationHint</a></div><div class="ttdeci">void setRegAllocationHint(unsigned VReg, unsigned Type, unsigned PrefReg)</div><div class="ttdoc">setRegAllocationHint - Specify a register allocation hint for the specified virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00762">MachineRegisterInfo.h:762</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">llvm::TargetInstrInfo::RegSubRegPair</a></div><div class="ttdoc">A pair composed of a register and a sub-register index. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00450">TargetInstrInfo.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a894030fbf6d0f6c70991f05fff650930"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a894030fbf6d0f6c70991f05fff650930">llvm::MachineOperand::isTied</a></div><div class="ttdeci">bool isTied() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00439">MachineOperand.h:439</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_ab4a62f68a7598f99b24a913a673b5e55"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#ab4a62f68a7598f99b24a913a673b5e55">isKImmOperand</a></div><div class="ttdeci">static bool isKImmOperand(const SIInstrInfo *TII, const MachineOperand &amp;Src)</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00128">SIShrinkInstructions.cpp:128</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a54ce61c9315f4d35304a86cb34388921"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a54ce61c9315f4d35304a86cb34388921">llvm::MachineInstrBuilder::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">If conversion operators fail, use this method to get the MachineInstr explicitly. ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00080">MachineInstrBuilder.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_af11a6ebf7ab3c388234cb6d5378439a3"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">llvm::AnalysisUsage::setPreservesCFG</a></div><div class="ttdeci">void setPreservesCFG()</div><div class="ttdoc">This function should be called by the pass, iff they do not: </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8cpp_source.html#l00256">Pass.cpp:256</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a83b7b1113f9f59efaa7ef036dd4cfc1b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">llvm::MachineRegisterInfo::getUniqueVRegDef</a></div><div class="ttdeci">MachineInstr * getUniqueVRegDef(unsigned Reg) const</div><div class="ttdoc">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or nul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00411">MachineRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="classllvm_1_1iterator__range_html"><div class="ttname"><a href="classllvm_1_1iterator__range.html">llvm::iterator_range</a></div><div class="ttdoc">A range adaptor for a pair of iterators. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00031">iterator_range.h:31</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a66f92cf2247d7b3c3a351ff48dd42d7d"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00452">TargetInstrInfo.h:452</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_a25170a52c498da4bee9770a2b9a20ad2"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#a25170a52c498da4bee9770a2b9a20ad2">matchSwap</a></div><div class="ttdeci">static MachineInstr * matchSwap(MachineInstr &amp;MovT, MachineRegisterInfo &amp;MRI, const SIInstrInfo *TII)</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00455">SIShrinkInstructions.cpp:455</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a98654f32fd96ffb498b0181c6546bf53"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a98654f32fd96ffb498b0181c6546bf53">llvm::MachineRegisterInfo::use_empty</a></div><div class="ttdeci">bool use_empty(unsigned RegNo) const</div><div class="ttdoc">use_empty - Return true if there are no instructions using the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00496">MachineRegisterInfo.h:496</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_aeb233a98fa4e93a4e12f6167f699aba7"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#aeb233a98fa4e93a4e12f6167f699aba7">copyExtraImplicitOps</a></div><div class="ttdeci">static void copyExtraImplicitOps(MachineInstr &amp;NewMI, MachineFunction &amp;MF, const MachineInstr &amp;MI)</div><div class="ttdoc">Copy implicit register operands from specified instruction to this instruction that are not part of t...</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00170">SIShrinkInstructions.cpp:170</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_aef466388625883e4ee6ba4ae7b969606"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">llvm::AMDGPUSubtarget::hasInv2PiInlineImm</a></div><div class="ttdeci">bool hasInv2PiInlineImm() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00180">AMDGPUSubtarget.h:180</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="namespacellvm_html_a66b7ac56217654622e212b933f9660f0"><div class="ttname"><a href="namespacellvm.html#a66b7ac56217654622e212b933f9660f0">llvm::createSIShrinkInstructionsPass</a></div><div class="ttdeci">FunctionPass * createSIShrinkInstructionsPass()</div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a9f44cd05eefbb20a234a7e3b6369a7f8"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">llvm::GCNSubtarget::isWave32</a></div><div class="ttdeci">bool isWave32() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01180">AMDGPUSubtarget.h:1180</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4a0be37f8867dd216462956f3207d457"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">llvm::MachineRegisterInfo::hasOneUse</a></div><div class="ttdeci">bool hasOneUse(unsigned RegNo) const</div><div class="ttdoc">hasOneUse - Return true if there is exactly one instruction using the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00500">MachineRegisterInfo.h:500</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a4e8b8e35244538ba4a04d756420454ba"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4e8b8e35244538ba4a04d756420454ba">llvm::SIInstrInfo::isVOPC</a></div><div class="ttdeci">static bool isVOPC(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00437">SIInstrInfo.h:437</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af624ff47eaa512dbe23866accb3837c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">llvm::MachineOperand::getOffset</a></div><div class="ttdeci">int64_t getOffset() const</div><div class="ttdoc">Return the offset from the symbol in this operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00598">MachineOperand.h:598</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html_a72988cca7ab2262ef68fdd0c5ae54940"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">llvm::LaneBitmask::any</a></div><div class="ttdeci">constexpr bool any() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00052">LaneBitmask.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9404d5d9e4be534bb544777aae216691"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdoc">ChangeToRegister - Replace this operand with a new register operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00234">MachineOperand.cpp:234</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a001d31fcea92be51d2999826b806606f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">llvm::MachineOperand::setSubReg</a></div><div class="ttdeci">void setSubReg(unsigned subReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00469">MachineOperand.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a3b4b736315e94fd7120f6030d12a32"><div class="ttname"><a href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">llvm::isUInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 16 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00382">MathExtras.h:382</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="LLVMContext_8h_html"><div class="ttname"><a href="LLVMContext_8h.html">LLVMContext.h</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_aacef05f16d3e71703f08bb4677e1d7a2"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">llvm::MachineFunctionProperties::hasProperty</a></div><div class="ttdeci">bool hasProperty(Property P) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00158">MachineFunction.h:158</a></div></div>
<div class="ttc" id="classchar_html"><div class="ttname"><a href="classchar.html">char</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_a86deb2a09bf9191868a65ab85b781592"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#a86deb2a09bf9191868a65ab85b781592">shrinkScalarLogicOp</a></div><div class="ttdeci">static bool shrinkScalarLogicOp(const GCNSubtarget &amp;ST, MachineRegisterInfo &amp;MRI, const SIInstrInfo *TII, MachineInstr &amp;MI)</div><div class="ttdoc">Attempt to shink AND/OR/XOR operations requiring non-inlineable literals. </div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00315">SIShrinkInstructions.cpp:315</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01160">AMDGPUBaseInfo.cpp:1160</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="namespacellvm_html_a9a40028bb151c6c59850f9dc6edc020c"><div class="ttname"><a href="namespacellvm.html#a9a40028bb151c6c59850f9dc6edc020c">llvm::countTrailingOnes</a></div><div class="ttdeci">unsigned countTrailingOnes(T Value, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count the number of ones from the least significant bit to the first zero bit. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00514">MathExtras.h:514</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aa40d15caedade2a1d93e28ce1532b97a"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">llvm::SIRegisterInfo::getHWRegIndex</a></div><div class="ttdeci">unsigned getHWRegIndex(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00120">SIRegisterInfo.h:120</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a58fb7c99a3300f341e23893f999d35f3"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">llvm::MachineInstr::RemoveOperand</a></div><div class="ttdeci">void RemoveOperand(unsigned OpNo)</div><div class="ttdoc">Erase an operand from an instruction, leaving it with one fewer operand than it started with...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00295">MachineInstr.cpp:295</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_afe1b887d2fad2d25f93580c261fea3a9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afe1b887d2fad2d25f93580c261fea3a9">llvm::SIInstrInfo::isVOP1</a></div><div class="ttdeci">static bool isVOP1(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00405">SIInstrInfo.h:405</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7961501e56424e3a7e21d34d6e109461"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7961501e56424e3a7e21d34d6e109461">llvm::MachineInstr::isCommutable</a></div><div class="ttdeci">bool isCommutable(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this may be a 2- or 3-address instruction (of the form &quot;X = op Y, Z, ...&quot;), which produces the same result if Y and Z are exchanged. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00908">MachineInstr.h:908</a></div></div>
<div class="ttc" id="SIShrinkInstructions_8cpp_html_ad962f56654cd9b75bdcd0ac28158f832"><div class="ttname"><a href="SIShrinkInstructions_8cpp.html#ad962f56654cd9b75bdcd0ac28158f832">foldImmediates</a></div><div class="ttdeci">static bool foldImmediates(MachineInstr &amp;MI, const SIInstrInfo *TII, MachineRegisterInfo &amp;MRI, bool TryToCommute=true)</div><div class="ttdoc">This function checks MI for operands defined by a move immediate instruction and then folds the liter...</div><div class="ttdef"><b>Definition:</b> <a href="SIShrinkInstructions_8cpp_source.html#l00071">SIShrinkInstructions.cpp:71</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00378">MachineOperand.h:378</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa37e31e5df481d2f8a6f9f022886cf5e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">llvm::MachineInstr::tieOperands</a></div><div class="ttdeci">void tieOperands(unsigned DefIdx, unsigned UseIdx)</div><div class="ttdoc">Add a tie between the register operands at DefIdx and UseIdx. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01050">MachineInstr.cpp:1050</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:41 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
