#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Aug  2 18:29:20 2018
# Process ID: 15628
# Current directory: C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.runs/synth_1
# Command line: vivado.exe -log TopModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl
# Log file: C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.runs/synth_1/TopModule.vds
# Journal file: C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 359.734 ; gain = 100.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:60]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:32]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:86]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (1#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:32]
INFO: [Synth 8-6157] synthesizing module 'ultrasonic_proximity' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/ultrasonic_proximity.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ultrasonic_proximity' (2#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/ultrasonic_proximity.v:17]
INFO: [Synth 8-6157] synthesizing module 'carriage' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/carriage.v:18]
INFO: [Synth 8-6157] synthesizing module 'Directional_Control' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Directional_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Directional_Control' (3#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Directional_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'carriage' (4#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/carriage.v:18]
WARNING: [Synth 8-689] width (12) of port connection 'LED' does not match port width (13) of module 'carriage' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:177]
INFO: [Synth 8-6157] synthesizing module 'Motor_Control' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Motor_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'PWM' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/PWM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (5#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/PWM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Direction_Conversion' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Direction_Conversion.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Direction_Conversion' (6#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Direction_Conversion.v:23]
WARNING: [Synth 8-3848] Net swb in module/entity Motor_Control does not have driver. [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Motor_Control.v:42]
INFO: [Synth 8-6155] done synthesizing module 'Motor_Control' (7#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Motor_Control.v:23]
WARNING: [Synth 8-6014] Unused sequential element us_obst_reg was removed.  [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:226]
WARNING: [Synth 8-6014] Unused sequential element st_obst_reg was removed.  [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:256]
WARNING: [Synth 8-6014] Unused sequential element st_done_reg was removed.  [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:427]
WARNING: [Synth 8-3848] Net bd_dir in module/entity TopModule does not have driver. [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:112]
WARNING: [Synth 8-3848] Net MICCHECK in module/entity TopModule does not have driver. [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:113]
WARNING: [Synth 8-3848] Net is_st in module/entity TopModule does not have driver. [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:127]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (8#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:60]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port DEBUG[5]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port DEBUG[4]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port DEBUG[3]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port DEBUG[2]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port DEBUG[1]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port DEBUG[0]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port Adjust[8]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port Adjust[7]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port Adjust[6]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port Adjust[5]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port Adjust[4]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port Adjust[3]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port Adjust[2]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port Adjust[1]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port Adjust[0]
WARNING: [Synth 8-3331] design Motor_Control has unconnected port ea
WARNING: [Synth 8-3331] design Motor_Control has unconnected port eb
WARNING: [Synth 8-3331] design carriage has unconnected port LED[12]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[0]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[1]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[2]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[3]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[5]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[6]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[7]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[8]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[9]
WARNING: [Synth 8-3331] design TopModule has unconnected port JC1
WARNING: [Synth 8-3331] design TopModule has unconnected port JC2
WARNING: [Synth 8-3331] design TopModule has unconnected port JC3
WARNING: [Synth 8-3331] design TopModule has unconnected port JC4
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 413.797 ; gain = 154.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Ucarriage:brake to constant 0 [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:169]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 413.797 ; gain = 154.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 413.797 ; gain = 154.777
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 748.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 748.000 ; gain = 488.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 748.000 ; gain = 488.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 748.000 ; gain = 488.980
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sseg_deco" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "DirA_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DirB_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'us_state_reg' in module 'TopModule'
INFO: [Synth 8-802] inferred FSM for state register 'st_state_reg' in module 'TopModule'
INFO: [Synth 8-5544] ROM "us_dirf" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "us_brk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "st_dirf" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "st_brk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'sseg_deco_reg' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:46]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                 iSTATE1 |                               10 |                              010
                 iSTATE2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_state_reg' using encoding 'sequential' in module 'TopModule'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                 iSTATE1 |                               10 |                              010
                 iSTATE2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'us_state_reg' using encoding 'sequential' in module 'TopModule'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 748.000 ; gain = 488.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   5 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
Module seven_seg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module ultrasonic_proximity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   5 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module carriage 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module PWM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Direction_Conversion 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module Motor_Control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'us_brk_reg' into 'st_brk_reg' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:410]
WARNING: [Synth 8-6014] Unused sequential element us_brk_reg was removed.  [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:410]
DSP Report: Generating DSP Surface/speedB/pwm1, operation Mode is: A*B.
DSP Report: operator Surface/speedB/pwm1 is absorbed into DSP Surface/speedB/pwm1.
DSP Report: Generating DSP Surface/speedA/pwm1, operation Mode is: A*B.
DSP Report: operator Surface/speedA/pwm1 is absorbed into DSP Surface/speedA/pwm1.
WARNING: [Synth 8-3331] design TopModule has unconnected port led[0]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[1]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[2]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[3]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[5]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[6]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[7]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[8]
WARNING: [Synth 8-3331] design TopModule has unconnected port led[9]
WARNING: [Synth 8-3331] design TopModule has unconnected port ea
WARNING: [Synth 8-3331] design TopModule has unconnected port eb
WARNING: [Synth 8-3331] design TopModule has unconnected port JC1
WARNING: [Synth 8-3331] design TopModule has unconnected port JC2
WARNING: [Synth 8-3331] design TopModule has unconnected port JC3
WARNING: [Synth 8-3331] design TopModule has unconnected port JC4
WARNING: [Synth 8-3331] design TopModule has unconnected port Adjust[8]
WARNING: [Synth 8-3331] design TopModule has unconnected port Adjust[7]
WARNING: [Synth 8-3331] design TopModule has unconnected port Adjust[6]
WARNING: [Synth 8-3331] design TopModule has unconnected port Adjust[5]
WARNING: [Synth 8-3331] design TopModule has unconnected port Adjust[4]
WARNING: [Synth 8-3331] design TopModule has unconnected port Adjust[3]
WARNING: [Synth 8-3331] design TopModule has unconnected port Adjust[2]
WARNING: [Synth 8-3331] design TopModule has unconnected port Adjust[1]
WARNING: [Synth 8-3331] design TopModule has unconnected port Adjust[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st_brk_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st_dir_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\us_dir_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (brake_reg)
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[7]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[6]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[5]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[4]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[3]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[2]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[1]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_deco_reg[0]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (brake_reg) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (us_dir_reg[0]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (st_dir_reg[0]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (st_brk_reg) is unused and will be removed from module TopModule.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 748.000 ; gain = 488.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PWM         | A*B         | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PWM         | A*B         | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 785.906 ; gain = 526.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 828.660 ; gain = 569.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (st_go_reg) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (direction_reg[0]) is unused and will be removed from module TopModule.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 829.043 ; gain = 570.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 829.043 ; gain = 570.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 829.043 ; gain = 570.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 829.043 ; gain = 570.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 829.043 ; gain = 570.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 829.043 ; gain = 570.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 829.043 ; gain = 570.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    32|
|3     |DSP48E1 |     2|
|4     |LUT1    |    29|
|5     |LUT2    |    15|
|6     |LUT3    |    11|
|7     |LUT4    |    57|
|8     |LUT5    |    13|
|9     |LUT6    |    23|
|10    |FDRE    |   141|
|11    |FDSE    |    22|
|12    |IBUF    |    12|
|13    |OBUF    |    21|
|14    |OBUFT   |    10|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+---------------------+------+
|      |Instance                |Module               |Cells |
+------+------------------------+---------------------+------+
|1     |top                     |                     |   389|
|2     |  Surface               |Motor_Control        |    62|
|3     |    speedA              |PWM                  |    13|
|4     |    speedB              |PWM_0                |    49|
|5     |  Ucarriage             |carriage             |    68|
|6     |  Useven_seg            |seven_seg            |    28|
|7     |  Uultrasonic_proximity |ultrasonic_proximity |   149|
+------+------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 829.043 ; gain = 570.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 829.043 ; gain = 235.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 829.043 ; gain = 570.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 829.043 ; gain = 582.898
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 829.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug  2 18:30:14 2018...
