
AVRASM ver. 2.1.30  D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\Version1.asm Fri Dec 29 10:37:31 2017

D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\Version1.asm(1094): warning: Register r4 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\Version1.asm(1095): warning: Register r3 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\Version1.asm(1096): warning: Register r6 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\Version1.asm(1097): warning: Register r5 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\Version1.asm(1098): warning: Register r8 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\Version1.asm(1099): warning: Register r7 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\Version1.asm(1100): warning: Register r10 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\Version1.asm(1101): warning: Register r11 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\Version1.asm(1102): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega2560
                 ;Program type           : Application
                 ;Clock frequency        : 14.745600 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 2048 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega2560
                 	#pragma AVRPART MEMORY PROG_FLASH 262144
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 8192
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU RAMPZ=0x3B
                 	.EQU EIND=0x3C
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x74
                 	.EQU XMCRB=0x75
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0200
                 	.EQU __SRAM_END=0x21FF
                 	.EQU __DSTACK_SIZE=0x0800
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _G=R4
                 	.DEF _rx_wr_index0=R3
                 	.DEF _rx_rd_index0=R6
                 	.DEF _rx_counter0=R5
                 	.DEF _tx_wr_index0=R8
                 	.DEF _tx_rd_index0=R7
                 	.DEF _tx_counter0=R10
                 	.DEF _adc_data=R11
                 	.DEF _adc_data_msb=R12
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0089 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 00be 	JMP  _usart0_rx_isr
000034 940c 0000 	JMP  0x00
000036 940c 00f1 	JMP  _usart0_tx_isr
000038 940c 0000 	JMP  0x00
00003a 940c 0126 	JMP  _adc_isr
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
000046 940c 0000 	JMP  0x00
000048 940c 0000 	JMP  0x00
00004a 940c 0000 	JMP  0x00
00004c 940c 0000 	JMP  0x00
00004e 940c 0000 	JMP  0x00
000050 940c 0000 	JMP  0x00
000052 940c 0000 	JMP  0x00
000054 940c 0000 	JMP  0x00
000056 940c 0000 	JMP  0x00
000058 940c 0000 	JMP  0x00
00005a 940c 0000 	JMP  0x00
00005c 940c 0000 	JMP  0x00
00005e 940c 0000 	JMP  0x00
000060 940c 0000 	JMP  0x00
000062 940c 0000 	JMP  0x00
000064 940c 0000 	JMP  0x00
000066 940c 0000 	JMP  0x00
000068 940c 0000 	JMP  0x00
00006a 940c 0000 	JMP  0x00
00006c 940c 0000 	JMP  0x00
00006e 940c 0000 	JMP  0x00
000070 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
000072 2710
000073 03e8
000074 0064
000075 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000076 0001      	.DB  0x1,0x0
                 _tbl16_G100:
000077 1000
000078 0100
000079 0010
00007a 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00007b 0000
00007c 0000      	.DB  0x0,0x0,0x0,0x0
00007d 0000
00007e 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 _0x0:
00007f 2524
000080 6431
000081 252c
000082 6431      	.DB  0x24,0x25,0x31,0x64,0x2C,0x25,0x31,0x64
000083 0d0a
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\Version1.asm(1185): warning: .cseg .db misalignment - padding zero byte
000084 0000      	.DB  0xA,0xD,0x0
                 
                 __GLOBAL_INI_TBL:
000085 0008      	.DW  0x08
000086 0003      	.DW  0x03
000087 00f6      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000088 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000089 94f8      	CLI
00008a 27ee      	CLR  R30
00008b bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00008c e0f1      	LDI  R31,1
00008d bff5      	OUT  MCUCR,R31
00008e bfe5      	OUT  MCUCR,R30
00008f 93e0 0074 	STS  XMCRA,R30
000091 93e0 0075 	STS  XMCRB,R30
                 
                 ;CLEAR R2-R14
000093 e08d      	LDI  R24,(14-2)+1
000094 e0a2      	LDI  R26,2
000095 27bb      	CLR  R27
                 __CLEAR_REG:
000096 93ed      	ST   X+,R30
000097 958a      	DEC  R24
000098 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000099 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00009a e290      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00009b e0a0      	LDI  R26,LOW(__SRAM_START)
00009c e0b2      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
00009d 93ed      	ST   X+,R30
00009e 9701      	SBIW R24,1
00009f f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
0000a0 e0ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
0000a1 e0f1      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
0000a2 9185      	LPM  R24,Z+
0000a3 9195      	LPM  R25,Z+
0000a4 9700      	SBIW R24,0
0000a5 f061      	BREQ __GLOBAL_INI_END
0000a6 91a5      	LPM  R26,Z+
0000a7 91b5      	LPM  R27,Z+
0000a8 9005      	LPM  R0,Z+
0000a9 9015      	LPM  R1,Z+
0000aa 01bf      	MOVW R22,R30
0000ab 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
0000ac 9005      	LPM  R0,Z+
0000ad 920d      	ST   X+,R0
0000ae 9701      	SBIW R24,1
0000af f7e1      	BRNE __GLOBAL_INI_LOOP
0000b0 01fb      	MOVW R30,R22
0000b1 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
0000b2 bf8b      	OUT  RAMPZ,R24
                 
0000b3 bf8c      	OUT  EIND,R24
                 
                 ;GPIOR0 INITIALIZATION
0000b4 e0e0      	LDI  R30,__GPIOR0_INIT
0000b5 bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
0000b6 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
0000b7 bfed      	OUT  SPL,R30
0000b8 e2e1      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
0000b9 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0000ba e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
0000bb e0da      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
0000bc 940c 017f 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0xA00
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 12/25/2017
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega2560
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 14.745600 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 2048
                 ;*******************************************************/
                 ;
                 ;#include <mega2560.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;char G;
                 ;float read_curr1,read_curr2,adc_1,adc_2;
                 ;
                 ;
                 ;#define     led1       PORTA.0      // blue
                 ;#define     led2       PORTA.1      // Red
                 ;#define     buzz       PORTA.2
                 ;
                 ;
                 ;// Declare your global variables here
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE0)
                 ;#define RX_COMPLETE (1<<RXC0)
                 ;#define FRAMING_ERROR (1<<FE0)
                 ;#define PARITY_ERROR (1<<UPE0)
                 ;#define DATA_OVERRUN (1<<DOR0)
                 ;
                 ;// USART0 Receiver buffer
                 ;#define RX_BUFFER_SIZE0 96
                 ;char rx_buffer0[RX_BUFFER_SIZE0];
                 ;
                 ;#if RX_BUFFER_SIZE0 <= 256
                 ;unsigned char rx_wr_index0=0,rx_rd_index0=0;
                 ;#else
                 ;unsigned int rx_wr_index0=0,rx_rd_index0=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE0 < 256
                 ;unsigned char rx_counter0=0;
                 ;#else
                 ;unsigned int rx_counter0=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART0 Receiver buffer overflow
                 ;bit rx_buffer_overflow0;
                 ;
                 ;// USART0 Receiver interrupt service routine
                 ;interrupt [USART0_RXC] void usart0_rx_isr(void)
                 ; 0000 0041 {
                 
                 	.CSEG
                 _usart0_rx_isr:
                 ; .FSTART _usart0_rx_isr
0000be 93ea      	ST   -Y,R30
0000bf 93fa      	ST   -Y,R31
0000c0 b7ef      	IN   R30,SREG
0000c1 93ea      	ST   -Y,R30
                 ; 0000 0042 char status,data;
                 ; 0000 0043 status=UCSR0A;
0000c2 931a      	ST   -Y,R17
0000c3 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
0000c4 9110 00c0 	LDS  R17,192
                 ; 0000 0044 data=UDR0;
0000c6 9100 00c6 	LDS  R16,198
                 ; 0000 0045 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
0000c8 2fe1      	MOV  R30,R17
0000c9 71ec      	ANDI R30,LOW(0x1C)
0000ca f481      	BRNE _0x3
                 ; 0000 0046    {
                 ; 0000 0047    rx_buffer0[rx_wr_index0++]=data;
0000cb 2de3      	MOV  R30,R3
0000cc 9433      	INC  R3
0000cd e0f0      	LDI  R31,0
0000ce 5fe8      	SUBI R30,LOW(-_rx_buffer0)
0000cf 4ff5      	SBCI R31,HIGH(-_rx_buffer0)
0000d0 8300      	ST   Z,R16
                 ; 0000 0048 #if RX_BUFFER_SIZE0 == 256
                 ; 0000 0049    // special case for receiver buffer size=256
                 ; 0000 004A    if (++rx_counter0 == 0) rx_buffer_overflow0=1;
                 ; 0000 004B #else
                 ; 0000 004C    if (rx_wr_index0 == RX_BUFFER_SIZE0) rx_wr_index0=0;
0000d1 e6e0      	LDI  R30,LOW(96)
0000d2 15e3      	CP   R30,R3
0000d3 f409      	BRNE _0x4
0000d4 2433      	CLR  R3
                 ; 0000 004D    if (++rx_counter0 == RX_BUFFER_SIZE0)
                 _0x4:
0000d5 9453      	INC  R5
0000d6 e6e0      	LDI  R30,LOW(96)
0000d7 15e5      	CP   R30,R5
0000d8 f411      	BRNE _0x5
                 ; 0000 004E       {
                 ; 0000 004F       rx_counter0=0;
0000d9 2455      	CLR  R5
                 ; 0000 0050       rx_buffer_overflow0=1;
0000da 9af0      	SBI  0x1E,0
                 ; 0000 0051       }
                 ; 0000 0052 #endif
                 ; 0000 0053    }
                 _0x5:
                 ; 0000 0054 }
                 _0x3:
0000db 9109      	LD   R16,Y+
0000dc 9119      	LD   R17,Y+
0000dd c026      	RJMP _0x4C
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART0 Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 005B {
                 _getchar:
                 ; .FSTART _getchar
                 ; 0000 005C char data;
                 ; 0000 005D while (rx_counter0==0);
0000de 931a      	ST   -Y,R17
                 ;	data -> R17
                 _0x8:
0000df 2055      	TST  R5
0000e0 f3f1      	BREQ _0x8
                 ; 0000 005E data=rx_buffer0[rx_rd_index0++];
0000e1 2de6      	MOV  R30,R6
0000e2 9463      	INC  R6
0000e3 e0f0      	LDI  R31,0
0000e4 5fe8      	SUBI R30,LOW(-_rx_buffer0)
0000e5 4ff5      	SBCI R31,HIGH(-_rx_buffer0)
0000e6 8110      	LD   R17,Z
                 ; 0000 005F #if RX_BUFFER_SIZE0 != 256
                 ; 0000 0060 if (rx_rd_index0 == RX_BUFFER_SIZE0) rx_rd_index0=0;
0000e7 e6e0      	LDI  R30,LOW(96)
0000e8 15e6      	CP   R30,R6
0000e9 f409      	BRNE _0xB
0000ea 2466      	CLR  R6
                 ; 0000 0061 #endif
                 ; 0000 0062 #asm("cli")
                 _0xB:
0000eb 94f8      	cli
                 ; 0000 0063 --rx_counter0;
0000ec 945a      	DEC  R5
                 ; 0000 0064 #asm("sei")
0000ed 9478      	sei
                 ; 0000 0065 return data;
0000ee 2fe1      	MOV  R30,R17
0000ef 9119      	LD   R17,Y+
0000f0 9508      	RET
                 ; 0000 0066 }
                 ; .FEND
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART0 Transmitter buffer
                 ;#define TX_BUFFER_SIZE0 96
                 ;char tx_buffer0[TX_BUFFER_SIZE0];
                 ;
                 ;#if TX_BUFFER_SIZE0 <= 256
                 ;unsigned char tx_wr_index0=0,tx_rd_index0=0;
                 ;#else
                 ;unsigned int tx_wr_index0=0,tx_rd_index0=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE0 < 256
                 ;unsigned char tx_counter0=0;
                 ;#else
                 ;unsigned int tx_counter0=0;
                 ;#endif
                 ;
                 ;// USART0 Transmitter interrupt service routine
                 ;interrupt [USART0_TXC] void usart0_tx_isr(void)
                 ; 0000 007C {
                 _usart0_tx_isr:
                 ; .FSTART _usart0_tx_isr
0000f1 93ea      	ST   -Y,R30
0000f2 93fa      	ST   -Y,R31
0000f3 b7ef      	IN   R30,SREG
0000f4 93ea      	ST   -Y,R30
                 ; 0000 007D if (tx_counter0)
0000f5 20aa      	TST  R10
0000f6 f069      	BREQ _0xC
                 ; 0000 007E    {
                 ; 0000 007F    --tx_counter0;
0000f7 94aa      	DEC  R10
                 ; 0000 0080    UDR0=tx_buffer0[tx_rd_index0++];
0000f8 2de7      	MOV  R30,R7
0000f9 9473      	INC  R7
0000fa e0f0      	LDI  R31,0
0000fb 59e8      	SUBI R30,LOW(-_tx_buffer0)
0000fc 4ff5      	SBCI R31,HIGH(-_tx_buffer0)
0000fd 81e0      	LD   R30,Z
0000fe 93e0 00c6 	STS  198,R30
                 ; 0000 0081 #if TX_BUFFER_SIZE0 != 256
                 ; 0000 0082    if (tx_rd_index0 == TX_BUFFER_SIZE0) tx_rd_index0=0;
000100 e6e0      	LDI  R30,LOW(96)
000101 15e7      	CP   R30,R7
000102 f409      	BRNE _0xD
000103 2477      	CLR  R7
                 ; 0000 0083 #endif
                 ; 0000 0084    }
                 _0xD:
                 ; 0000 0085 }
                 _0xC:
                 _0x4C:
000104 91e9      	LD   R30,Y+
000105 bfef      	OUT  SREG,R30
000106 91f9      	LD   R31,Y+
000107 91e9      	LD   R30,Y+
000108 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART0 Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 008C {
                 _putchar:
                 ; .FSTART _putchar
                 ; 0000 008D while (tx_counter0 == TX_BUFFER_SIZE0);
000109 93aa      	ST   -Y,R26
                 ;	c -> Y+0
                 _0xE:
00010a e6e0      	LDI  R30,LOW(96)
00010b 15ea      	CP   R30,R10
00010c f3e9      	BREQ _0xE
                 ; 0000 008E #asm("cli")
00010d 94f8      	cli
                 ; 0000 008F if (tx_counter0 || ((UCSR0A & DATA_REGISTER_EMPTY)==0))
00010e 20aa      	TST  R10
00010f f421      	BRNE _0x12
000110 91e0 00c0 	LDS  R30,192
000112 72e0      	ANDI R30,LOW(0x20)
000113 f469      	BRNE _0x11
                 _0x12:
                 ; 0000 0090    {
                 ; 0000 0091    tx_buffer0[tx_wr_index0++]=c;
000114 2de8      	MOV  R30,R8
000115 9483      	INC  R8
000116 e0f0      	LDI  R31,0
000117 59e8      	SUBI R30,LOW(-_tx_buffer0)
000118 4ff5      	SBCI R31,HIGH(-_tx_buffer0)
000119 81a8      	LD   R26,Y
00011a 83a0      	STD  Z+0,R26
                 ; 0000 0092 #if TX_BUFFER_SIZE0 != 256
                 ; 0000 0093    if (tx_wr_index0 == TX_BUFFER_SIZE0) tx_wr_index0=0;
00011b e6e0      	LDI  R30,LOW(96)
00011c 15e8      	CP   R30,R8
00011d f409      	BRNE _0x14
00011e 2488      	CLR  R8
                 ; 0000 0094 #endif
                 ; 0000 0095    ++tx_counter0;
                 _0x14:
00011f 94a3      	INC  R10
                 ; 0000 0096    }
                 ; 0000 0097 else
000120 c003      	RJMP _0x15
                 _0x11:
                 ; 0000 0098    UDR0=c;
000121 81e8      	LD   R30,Y
000122 93e0 00c6 	STS  198,R30
                 ; 0000 0099 #asm("sei")
                 _0x15:
000124 9478      	sei
                 ; 0000 009A }
000125 c02d      	RJMP _0x2060002
                 ; .FEND
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;unsigned int adc_data;
                 ;// Voltage Reference: AVCC pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (1<<REFS0) | (0<<ADLAR))
                 ;
                 ;// ADC interrupt service routine
                 ;interrupt [ADC_INT] void adc_isr(void)
                 ; 0000 00A7 {
                 _adc_isr:
                 ; .FSTART _adc_isr
                 ; 0000 00A8 // Read the AD conversion result
                 ; 0000 00A9 adc_data=ADCW;
                +
000126 90b0 0078+LDS R11 , 0 + ( 120 )
000128 90c0 0079+LDS R12 , 0 + ( 120 ) + 1
                 	__GETWRMN 11,12,0,120
                 ; 0000 00AA }
00012a 9518      	RETI
                 ; .FEND
                 ;
                 ;// Read the AD conversion result
                 ;// with noise canceling
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 00AF {
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 00B0 ADMUX=(adc_input & 0x1f) | ADC_VREF_TYPE;
00012b 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
00012c 81e8      	LD   R30,Y
00012d 71ef      	ANDI R30,LOW(0x1F)
00012e 64e0      	ORI  R30,0x40
00012f 93e0 007c 	STS  124,R30
                 ; 0000 00B1 if (adc_input & 0x20) ADCSRB|=(1<<MUX5);
000131 81e8      	LD   R30,Y
000132 72e0      	ANDI R30,LOW(0x20)
000133 f021      	BREQ _0x16
000134 91e0 007b 	LDS  R30,123
000136 60e8      	ORI  R30,8
000137 c003      	RJMP _0x4B
                 ; 0000 00B2 else ADCSRB&=~(1<<MUX5);
                 _0x16:
000138 91e0 007b 	LDS  R30,123
00013a 7fe7      	ANDI R30,0XF7
                 _0x4B:
00013b 93e0 007b 	STS  123,R30
                 ; 0000 00B3 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 00B4 delay_us(10);
                +
00013d e381     +LDI R24 , LOW ( 49 )
                +__DELAY_USB_LOOP :
00013e 958a     +DEC R24
00013f f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 49
                 ; 0000 00B5 ADCSRA&=~(1<<ADEN);
000140 91e0 007a 	LDS  R30,122
000142 77ef      	ANDI R30,0x7F
000143 93e0 007a 	STS  122,R30
                 ; 0000 00B6 ADCSRA|=(1<<ADEN) | (1<<ADSC);
000145 91e0 007a 	LDS  R30,122
000147 6ce0      	ORI  R30,LOW(0xC0)
000148 93e0 007a 	STS  122,R30
                 ; 0000 00B7 #asm
                 ; 0000 00B8     in   r30,smcr
00014a b7e3          in   r30,smcr
                 ; 0000 00B9     cbr  r30,__sm_mask
00014b 7fe1          cbr  r30,__sm_mask
                 ; 0000 00BA     sbr  r30,__se_bit
00014c 60e1          sbr  r30,__se_bit
                 ; 0000 00BB     out  smcr,r30
00014d bfe3          out  smcr,r30
                 ; 0000 00BC     sleep
00014e 9588          sleep
                 ; 0000 00BD     cbr  r30,__se_bit
00014f 7fee          cbr  r30,__se_bit
                 ; 0000 00BE     out  smcr,r30
000150 bfe3          out  smcr,r30
                 ; 0000 00BF #endasm
                 ; 0000 00C0 return adc_data;
                +
000151 2deb     +MOV R30 , R11
000152 2dfc     +MOV R31 , R12
                 	__GETW1R 11,12
                 _0x2060002:
000153 9621      	ADIW R28,1
000154 9508      	RET
                 ; 0000 00C1 }
                 ; .FEND
                 ;    void Motor1_right()
                 ; 0000 00C3     {
                 _Motor1_right:
                 ; .FSTART _Motor1_right
                 ; 0000 00C4         PORTH=0b01000000;
000155 e4e0      	LDI  R30,LOW(64)
000156 93e0 0102 	STS  258,R30
                 ; 0000 00C5         PORTC.6=1;
000158 9a46      	SBI  0x8,6
                 ; 0000 00C6         PORTC.7=0;
000159 9847      	CBI  0x8,7
                 ; 0000 00C7     }
00015a 9508      	RET
                 ; .FEND
                 ;    void Motor1_left()
                 ; 0000 00C9     {
                 ; 0000 00CA         PORTH=0b01000000;
                 ; 0000 00CB         PORTC.6=0;
                 ; 0000 00CC         PORTC.7=1;
                 ; 0000 00CD     }
                 ;    void Motor2_right()
                 ; 0000 00CF     {
                 _Motor2_right:
                 ; .FSTART _Motor2_right
                 ; 0000 00D0         PORTH=0b00100000;
00015b e2e0      	LDI  R30,LOW(32)
00015c 93e0 0102 	STS  258,R30
                 ; 0000 00D1         PORTC.5=0;
00015e 9845      	CBI  0x8,5
                 ; 0000 00D2         PORTC.4=1;
00015f 9a44      	SBI  0x8,4
                 ; 0000 00D3     }
000160 9508      	RET
                 ; .FEND
                 ;    void Motor2_left()
                 ; 0000 00D5     {
                 ; 0000 00D6         PORTH=0b00100000;
                 ; 0000 00D7         PORTC.5=1;
                 ; 0000 00D8         PORTC.4=0;
                 ; 0000 00D9     }
                 ;    void Motor3_right()
                 ; 0000 00DB     {
                 _Motor3_right:
                 ; .FSTART _Motor3_right
                 ; 0000 00DC         PORTH=0b00010000;
000161 e1e0      	LDI  R30,LOW(16)
000162 93e0 0102 	STS  258,R30
                 ; 0000 00DD         PORTC.3=0;
000164 9843      	CBI  0x8,3
                 ; 0000 00DE         PORTC.2=1;
000165 9a42      	SBI  0x8,2
                 ; 0000 00DF     }
000166 9508      	RET
                 ; .FEND
                 ;    void Motor3_left()
                 ; 0000 00E1     {
                 ; 0000 00E2         PORTH=0b00010000;
                 ; 0000 00E3         PORTC.3=1;
                 ; 0000 00E4         PORTC.2=0;
                 ; 0000 00E5     }
                 ;    void Motor4_right()
                 ; 0000 00E7     {
                 _Motor4_right:
                 ; .FSTART _Motor4_right
                 ; 0000 00E8         PORTH=0b00001000;
000167 e0e8      	LDI  R30,LOW(8)
000168 93e0 0102 	STS  258,R30
                 ; 0000 00E9         PORTC.1=0;
00016a 9841      	CBI  0x8,1
                 ; 0000 00EA         PORTC.0=1;
00016b 9a40      	SBI  0x8,0
                 ; 0000 00EB     }
00016c 9508      	RET
                 ; .FEND
                 ;    void Motor4_left()
                 ; 0000 00ED     {
                 ; 0000 00EE         PORTH=0b00001000;
                 ; 0000 00EF         PORTC.1=1;
                 ; 0000 00F0         PORTC.0=0;
                 ; 0000 00F1     }
                 ;
                 ;
                 ;    void read_current1()
                 ; 0000 00F5     {
                 _read_current1:
                 ; .FSTART _read_current1
                 ; 0000 00F6         read_curr1=read_adc(1);
00016d e0a1      	LDI  R26,LOW(1)
00016e dfbc      	RCALL _read_adc
00016f e0a0      	LDI  R26,LOW(_read_curr1)
000170 e0ba      	LDI  R27,HIGH(_read_curr1)
000171 c004      	RJMP _0x2060001
                 ; 0000 00F7         delay_ms(10);
                 ; 0000 00F8     }
                 ; .FEND
                 ;    void read_current2()
                 ; 0000 00FA     {
                 _read_current2:
                 ; .FSTART _read_current2
                 ; 0000 00FB         read_curr2=read_adc(2);
000172 e0a2      	LDI  R26,LOW(2)
000173 dfb7      	RCALL _read_adc
000174 e0a4      	LDI  R26,LOW(_read_curr2)
000175 e0ba      	LDI  R27,HIGH(_read_curr2)
                 _0x2060001:
000176 2766      	CLR  R22
000177 2777      	CLR  R23
000178 940e 0457 	CALL __CDF1
00017a 940e 049e 	CALL __PUTDP1
                 ; 0000 00FC         delay_ms(10);
00017c 940e 0410 	CALL SUBOPT_0x0
                 ; 0000 00FD     }
00017e 9508      	RET
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0100 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0101 // Declare your local variables here
                 ; 0000 0102 
                 ; 0000 0103 // Crystal Oscillator division factor: 1
                 ; 0000 0104 #pragma optsize-
                 ; 0000 0105 CLKPR=(1<<CLKPCE);
00017f e8e0      	LDI  R30,LOW(128)
000180 93e0 0061 	STS  97,R30
                 ; 0000 0106 CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
000182 e0e0      	LDI  R30,LOW(0)
000183 93e0 0061 	STS  97,R30
                 ; 0000 0107 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 0108 #pragma optsize+
                 ; 0000 0109 #endif
                 ; 0000 010A 
                 ; 0000 010B // Input/Output Ports initialization
                 ; 0000 010C // Port A initialization
                 ; 0000 010D // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 010E DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (1<<DDA2) | (1<<DDA1) | (1<<DDA0);
000185 e0e7      	LDI  R30,LOW(7)
000186 b9e1      	OUT  0x1,R30
                 ; 0000 010F // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=1 Bit1=0 Bit0=0
                 ; 0000 0110 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (1<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000187 e0e4      	LDI  R30,LOW(4)
000188 b9e2      	OUT  0x2,R30
                 ; 0000 0111 
                 ; 0000 0112 // Port B initialization
                 ; 0000 0113 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0114 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000189 e0e0      	LDI  R30,LOW(0)
00018a b9e4      	OUT  0x4,R30
                 ; 0000 0115 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0116 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00018b b9e5      	OUT  0x5,R30
                 ; 0000 0117 
                 ; 0000 0118 // Port C initialization
                 ; 0000 0119 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 011A DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
00018c efef      	LDI  R30,LOW(255)
00018d b9e7      	OUT  0x7,R30
                 ; 0000 011B // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 011C PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00018e e0e0      	LDI  R30,LOW(0)
00018f b9e8      	OUT  0x8,R30
                 ; 0000 011D 
                 ; 0000 011E // Port D initialization
                 ; 0000 011F // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0120 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000190 b9ea      	OUT  0xA,R30
                 ; 0000 0121 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0122 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000191 b9eb      	OUT  0xB,R30
                 ; 0000 0123 
                 ; 0000 0124 // Port E initialization
                 ; 0000 0125 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0126 DDRE=(0<<DDE7) | (0<<DDE6) | (0<<DDE5) | (0<<DDE4) | (0<<DDE3) | (0<<DDE2) | (0<<DDE1) | (0<<DDE0);
000192 b9ed      	OUT  0xD,R30
                 ; 0000 0127 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0128 PORTE=(0<<PORTE7) | (0<<PORTE6) | (0<<PORTE5) | (0<<PORTE4) | (0<<PORTE3) | (0<<PORTE2) | (0<<PORTE1) | (0<<PORTE0);
000193 b9ee      	OUT  0xE,R30
                 ; 0000 0129 
                 ; 0000 012A // Port F initialization
                 ; 0000 012B // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 012C DDRF=(0<<DDF7) | (0<<DDF6) | (0<<DDF5) | (0<<DDF4) | (0<<DDF3) | (0<<DDF2) | (0<<DDF1) | (0<<DDF0);
000194 bbe0      	OUT  0x10,R30
                 ; 0000 012D // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 012E PORTF=(0<<PORTF7) | (0<<PORTF6) | (0<<PORTF5) | (0<<PORTF4) | (0<<PORTF3) | (0<<PORTF2) | (0<<PORTF1) | (0<<PORTF0);
000195 bbe1      	OUT  0x11,R30
                 ; 0000 012F 
                 ; 0000 0130 // Port G initialization
                 ; 0000 0131 // Function: Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0132 DDRG=(0<<DDG5) | (0<<DDG4) | (0<<DDG3) | (0<<DDG2) | (0<<DDG1) | (0<<DDG0);
000196 bbe3      	OUT  0x13,R30
                 ; 0000 0133 // State: Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0134 PORTG=(0<<PORTG5) | (0<<PORTG4) | (0<<PORTG3) | (0<<PORTG2) | (0<<PORTG1) | (0<<PORTG0);
000197 bbe4      	OUT  0x14,R30
                 ; 0000 0135 
                 ; 0000 0136 // Port H initialization
                 ; 0000 0137 // Function: Bit7=In Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0000 0138 DDRH=(0<<DDH7) | (1<<DDH6) | (1<<DDH5) | (1<<DDH4) | (1<<DDH3) | (0<<DDH2) | (0<<DDH1) | (0<<DDH0);
000198 e7e8      	LDI  R30,LOW(120)
000199 93e0 0101 	STS  257,R30
                 ; 0000 0139 // State: Bit7=T Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=T Bit1=T Bit0=T
                 ; 0000 013A PORTH=(0<<PORTH7) | (0<<PORTH6) | (0<<PORTH5) | (0<<PORTH4) | (0<<PORTH3) | (0<<PORTH2) | (0<<PORTH1) | (0<<PORTH0);
00019b e0e0      	LDI  R30,LOW(0)
00019c 93e0 0102 	STS  258,R30
                 ; 0000 013B 
                 ; 0000 013C // Port J initialization
                 ; 0000 013D // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 013E DDRJ=(0<<DDJ7) | (0<<DDJ6) | (0<<DDJ5) | (0<<DDJ4) | (0<<DDJ3) | (0<<DDJ2) | (0<<DDJ1) | (0<<DDJ0);
00019e 93e0 0104 	STS  260,R30
                 ; 0000 013F // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0140 PORTJ=(0<<PORTJ7) | (0<<PORTJ6) | (0<<PORTJ5) | (0<<PORTJ4) | (0<<PORTJ3) | (0<<PORTJ2) | (0<<PORTJ1) | (0<<PORTJ0);
0001a0 93e0 0105 	STS  261,R30
                 ; 0000 0141 
                 ; 0000 0142 // Port K initialization
                 ; 0000 0143 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0144 DDRK=(0<<DDK7) | (0<<DDK6) | (0<<DDK5) | (0<<DDK4) | (0<<DDK3) | (0<<DDK2) | (0<<DDK1) | (0<<DDK0);
0001a2 93e0 0107 	STS  263,R30
                 ; 0000 0145 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0146 PORTK=(0<<PORTK7) | (0<<PORTK6) | (0<<PORTK5) | (0<<PORTK4) | (0<<PORTK3) | (0<<PORTK2) | (0<<PORTK1) | (0<<PORTK0);
0001a4 93e0 0108 	STS  264,R30
                 ; 0000 0147 
                 ; 0000 0148 // Port L initialization
                 ; 0000 0149 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 014A DDRL=(0<<DDL7) | (0<<DDL6) | (0<<DDL5) | (0<<DDL4) | (0<<DDL3) | (0<<DDL2) | (0<<DDL1) | (0<<DDL0);
0001a6 93e0 010a 	STS  266,R30
                 ; 0000 014B // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 014C PORTL=(0<<PORTL7) | (0<<PORTL6) | (0<<PORTL5) | (0<<PORTL4) | (0<<PORTL3) | (0<<PORTL2) | (0<<PORTL1) | (0<<PORTL0);
0001a8 93e0 010b 	STS  267,R30
                 ; 0000 014D 
                 ; 0000 014E // Timer/Counter 0 initialization
                 ; 0000 014F // Clock source: System Clock
                 ; 0000 0150 // Clock value: Timer 0 Stopped
                 ; 0000 0151 // Mode: Normal top=0xFF
                 ; 0000 0152 // OC0A output: Disconnected
                 ; 0000 0153 // OC0B output: Disconnected
                 ; 0000 0154 TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
0001aa bde4      	OUT  0x24,R30
                 ; 0000 0155 TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0001ab bde5      	OUT  0x25,R30
                 ; 0000 0156 TCNT0=0x00;
0001ac bde6      	OUT  0x26,R30
                 ; 0000 0157 OCR0A=0x00;
0001ad bde7      	OUT  0x27,R30
                 ; 0000 0158 OCR0B=0x00;
0001ae bde8      	OUT  0x28,R30
                 ; 0000 0159 
                 ; 0000 015A // Timer/Counter 1 initialization
                 ; 0000 015B // Clock source: System Clock
                 ; 0000 015C // Clock value: Timer1 Stopped
                 ; 0000 015D // Mode: Normal top=0xFFFF
                 ; 0000 015E // OC1A output: Disconnected
                 ; 0000 015F // OC1B output: Disconnected
                 ; 0000 0160 // OC1C output: Disconnected
                 ; 0000 0161 // Noise Canceler: Off
                 ; 0000 0162 // Input Capture on Falling Edge
                 ; 0000 0163 // Timer1 Overflow Interrupt: Off
                 ; 0000 0164 // Input Capture Interrupt: Off
                 ; 0000 0165 // Compare A Match Interrupt: Off
                 ; 0000 0166 // Compare B Match Interrupt: Off
                 ; 0000 0167 // Compare C Match Interrupt: Off
                 ; 0000 0168 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<COM1C1) | (0<<COM1C0) | (0<<WGM11) | (0<<WGM10);
0001af 93e0 0080 	STS  128,R30
                 ; 0000 0169 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0001b1 93e0 0081 	STS  129,R30
                 ; 0000 016A TCNT1H=0x00;
0001b3 93e0 0085 	STS  133,R30
                 ; 0000 016B TCNT1L=0x00;
0001b5 93e0 0084 	STS  132,R30
                 ; 0000 016C ICR1H=0x00;
0001b7 93e0 0087 	STS  135,R30
                 ; 0000 016D ICR1L=0x00;
0001b9 93e0 0086 	STS  134,R30
                 ; 0000 016E OCR1AH=0x00;
0001bb 93e0 0089 	STS  137,R30
                 ; 0000 016F OCR1AL=0x00;
0001bd 93e0 0088 	STS  136,R30
                 ; 0000 0170 OCR1BH=0x00;
0001bf 93e0 008b 	STS  139,R30
                 ; 0000 0171 OCR1BL=0x00;
0001c1 93e0 008a 	STS  138,R30
                 ; 0000 0172 OCR1CH=0x00;
0001c3 93e0 008d 	STS  141,R30
                 ; 0000 0173 OCR1CL=0x00;
0001c5 93e0 008c 	STS  140,R30
                 ; 0000 0174 
                 ; 0000 0175 // Timer/Counter 2 initialization
                 ; 0000 0176 // Clock source: System Clock
                 ; 0000 0177 // Clock value: Timer2 Stopped
                 ; 0000 0178 // Mode: Normal top=0xFF
                 ; 0000 0179 // OC2A output: Disconnected
                 ; 0000 017A // OC2B output: Disconnected
                 ; 0000 017B ASSR=(0<<EXCLK) | (0<<AS2);
0001c7 93e0 00b6 	STS  182,R30
                 ; 0000 017C TCCR2A=(0<<COM2A1) | (0<<COM2A0) | (0<<COM2B1) | (0<<COM2B0) | (0<<WGM21) | (0<<WGM20);
0001c9 93e0 00b0 	STS  176,R30
                 ; 0000 017D TCCR2B=(0<<WGM22) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0001cb 93e0 00b1 	STS  177,R30
                 ; 0000 017E TCNT2=0x00;
0001cd 93e0 00b2 	STS  178,R30
                 ; 0000 017F OCR2A=0x00;
0001cf 93e0 00b3 	STS  179,R30
                 ; 0000 0180 OCR2B=0x00;
0001d1 93e0 00b4 	STS  180,R30
                 ; 0000 0181 
                 ; 0000 0182 // Timer/Counter 3 initialization
                 ; 0000 0183 // Clock source: System Clock
                 ; 0000 0184 // Clock value: Timer3 Stopped
                 ; 0000 0185 // Mode: Normal top=0xFFFF
                 ; 0000 0186 // OC3A output: Disconnected
                 ; 0000 0187 // OC3B output: Disconnected
                 ; 0000 0188 // OC3C output: Disconnected
                 ; 0000 0189 // Noise Canceler: Off
                 ; 0000 018A // Input Capture on Falling Edge
                 ; 0000 018B // Timer3 Overflow Interrupt: Off
                 ; 0000 018C // Input Capture Interrupt: Off
                 ; 0000 018D // Compare A Match Interrupt: Off
                 ; 0000 018E // Compare B Match Interrupt: Off
                 ; 0000 018F // Compare C Match Interrupt: Off
                 ; 0000 0190 TCCR3A=(0<<COM3A1) | (0<<COM3A0) | (0<<COM3B1) | (0<<COM3B0) | (0<<COM3C1) | (0<<COM3C0) | (0<<WGM31) | (0<<WGM30);
0001d3 93e0 0090 	STS  144,R30
                 ; 0000 0191 TCCR3B=(0<<ICNC3) | (0<<ICES3) | (0<<WGM33) | (0<<WGM32) | (0<<CS32) | (0<<CS31) | (0<<CS30);
0001d5 93e0 0091 	STS  145,R30
                 ; 0000 0192 TCNT3H=0x00;
0001d7 93e0 0095 	STS  149,R30
                 ; 0000 0193 TCNT3L=0x00;
0001d9 93e0 0094 	STS  148,R30
                 ; 0000 0194 ICR3H=0x00;
0001db 93e0 0097 	STS  151,R30
                 ; 0000 0195 ICR3L=0x00;
0001dd 93e0 0096 	STS  150,R30
                 ; 0000 0196 OCR3AH=0x00;
0001df 93e0 0099 	STS  153,R30
                 ; 0000 0197 OCR3AL=0x00;
0001e1 93e0 0098 	STS  152,R30
                 ; 0000 0198 OCR3BH=0x00;
0001e3 93e0 009b 	STS  155,R30
                 ; 0000 0199 OCR3BL=0x00;
0001e5 93e0 009a 	STS  154,R30
                 ; 0000 019A OCR3CH=0x00;
0001e7 93e0 009d 	STS  157,R30
                 ; 0000 019B OCR3CL=0x00;
0001e9 93e0 009c 	STS  156,R30
                 ; 0000 019C 
                 ; 0000 019D // Timer/Counter 4 initialization
                 ; 0000 019E // Clock source: System Clock
                 ; 0000 019F // Clock value: Timer4 Stopped
                 ; 0000 01A0 // Mode: Normal top=0xFFFF
                 ; 0000 01A1 // OC4A output: Disconnected
                 ; 0000 01A2 // OC4B output: Disconnected
                 ; 0000 01A3 // OC4C output: Disconnected
                 ; 0000 01A4 // Noise Canceler: Off
                 ; 0000 01A5 // Input Capture on Falling Edge
                 ; 0000 01A6 // Timer4 Overflow Interrupt: Off
                 ; 0000 01A7 // Input Capture Interrupt: Off
                 ; 0000 01A8 // Compare A Match Interrupt: Off
                 ; 0000 01A9 // Compare B Match Interrupt: Off
                 ; 0000 01AA // Compare C Match Interrupt: Off
                 ; 0000 01AB TCCR4A=(0<<COM4A1) | (0<<COM4A0) | (0<<COM4B1) | (0<<COM4B0) | (0<<COM4C1) | (0<<COM4C0) | (0<<WGM41) | (0<<WGM40);
0001eb 93e0 00a0 	STS  160,R30
                 ; 0000 01AC TCCR4B=(0<<ICNC4) | (0<<ICES4) | (0<<WGM43) | (0<<WGM42) | (0<<CS42) | (0<<CS41) | (0<<CS40);
0001ed 93e0 00a1 	STS  161,R30
                 ; 0000 01AD TCNT4H=0x00;
0001ef 93e0 00a5 	STS  165,R30
                 ; 0000 01AE TCNT4L=0x00;
0001f1 93e0 00a4 	STS  164,R30
                 ; 0000 01AF ICR4H=0x00;
0001f3 93e0 00a7 	STS  167,R30
                 ; 0000 01B0 ICR4L=0x00;
0001f5 93e0 00a6 	STS  166,R30
                 ; 0000 01B1 OCR4AH=0x00;
0001f7 93e0 00a9 	STS  169,R30
                 ; 0000 01B2 OCR4AL=0x00;
0001f9 93e0 00a8 	STS  168,R30
                 ; 0000 01B3 OCR4BH=0x00;
0001fb 93e0 00ab 	STS  171,R30
                 ; 0000 01B4 OCR4BL=0x00;
0001fd 93e0 00aa 	STS  170,R30
                 ; 0000 01B5 OCR4CH=0x00;
0001ff 93e0 00ad 	STS  173,R30
                 ; 0000 01B6 OCR4CL=0x00;
000201 93e0 00ac 	STS  172,R30
                 ; 0000 01B7 
                 ; 0000 01B8 // Timer/Counter 5 initialization
                 ; 0000 01B9 // Clock source: System Clock
                 ; 0000 01BA // Clock value: Timer5 Stopped
                 ; 0000 01BB // Mode: Normal top=0xFFFF
                 ; 0000 01BC // OC5A output: Disconnected
                 ; 0000 01BD // OC5B output: Disconnected
                 ; 0000 01BE // OC5C output: Disconnected
                 ; 0000 01BF // Noise Canceler: Off
                 ; 0000 01C0 // Input Capture on Falling Edge
                 ; 0000 01C1 // Timer5 Overflow Interrupt: Off
                 ; 0000 01C2 // Input Capture Interrupt: Off
                 ; 0000 01C3 // Compare A Match Interrupt: Off
                 ; 0000 01C4 // Compare B Match Interrupt: Off
                 ; 0000 01C5 // Compare C Match Interrupt: Off
                 ; 0000 01C6 TCCR5A=(0<<COM5A1) | (0<<COM5A0) | (0<<COM5B1) | (0<<COM5B0) | (0<<COM5C1) | (0<<COM5C0) | (0<<WGM51) | (0<<WGM50);
000203 93e0 0120 	STS  288,R30
                 ; 0000 01C7 TCCR5B=(0<<ICNC5) | (0<<ICES5) | (0<<WGM53) | (0<<WGM52) | (0<<CS52) | (0<<CS51) | (0<<CS50);
000205 93e0 0121 	STS  289,R30
                 ; 0000 01C8 TCNT5H=0x00;
000207 93e0 0125 	STS  293,R30
                 ; 0000 01C9 TCNT5L=0x00;
000209 93e0 0124 	STS  292,R30
                 ; 0000 01CA ICR5H=0x00;
00020b 93e0 0127 	STS  295,R30
                 ; 0000 01CB ICR5L=0x00;
00020d 93e0 0126 	STS  294,R30
                 ; 0000 01CC OCR5AH=0x00;
00020f 93e0 0129 	STS  297,R30
                 ; 0000 01CD OCR5AL=0x00;
000211 93e0 0128 	STS  296,R30
                 ; 0000 01CE OCR5BH=0x00;
000213 93e0 012b 	STS  299,R30
                 ; 0000 01CF OCR5BL=0x00;
000215 93e0 012a 	STS  298,R30
                 ; 0000 01D0 OCR5CH=0x00;
000217 93e0 012d 	STS  301,R30
                 ; 0000 01D1 OCR5CL=0x00;
000219 93e0 012c 	STS  300,R30
                 ; 0000 01D2 
                 ; 0000 01D3 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 01D4 TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (0<<TOIE0);
00021b 93e0 006e 	STS  110,R30
                 ; 0000 01D5 
                 ; 0000 01D6 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 01D7 TIMSK1=(0<<ICIE1) | (0<<OCIE1C) | (0<<OCIE1B) | (0<<OCIE1A) | (0<<TOIE1);
00021d 93e0 006f 	STS  111,R30
                 ; 0000 01D8 
                 ; 0000 01D9 // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 01DA TIMSK2=(0<<OCIE2B) | (0<<OCIE2A) | (0<<TOIE2);
00021f 93e0 0070 	STS  112,R30
                 ; 0000 01DB 
                 ; 0000 01DC // Timer/Counter 3 Interrupt(s) initialization
                 ; 0000 01DD TIMSK3=(0<<ICIE3) | (0<<OCIE3C) | (0<<OCIE3B) | (0<<OCIE3A) | (0<<TOIE3);
000221 93e0 0071 	STS  113,R30
                 ; 0000 01DE 
                 ; 0000 01DF // Timer/Counter 4 Interrupt(s) initialization
                 ; 0000 01E0 TIMSK4=(0<<ICIE4) | (0<<OCIE4C) | (0<<OCIE4B) | (0<<OCIE4A) | (0<<TOIE4);
000223 93e0 0072 	STS  114,R30
                 ; 0000 01E1 
                 ; 0000 01E2 // Timer/Counter 5 Interrupt(s) initialization
                 ; 0000 01E3 TIMSK5=(0<<ICIE5) | (0<<OCIE5C) | (0<<OCIE5B) | (0<<OCIE5A) | (0<<TOIE5);
000225 93e0 0073 	STS  115,R30
                 ; 0000 01E4 
                 ; 0000 01E5 // External Interrupt(s) initialization
                 ; 0000 01E6 // INT0: Off
                 ; 0000 01E7 // INT1: Off
                 ; 0000 01E8 // INT2: Off
                 ; 0000 01E9 // INT3: Off
                 ; 0000 01EA // INT4: Off
                 ; 0000 01EB // INT5: Off
                 ; 0000 01EC // INT6: Off
                 ; 0000 01ED // INT7: Off
                 ; 0000 01EE EICRA=(0<<ISC31) | (0<<ISC30) | (0<<ISC21) | (0<<ISC20) | (0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000227 93e0 0069 	STS  105,R30
                 ; 0000 01EF EICRB=(0<<ISC71) | (0<<ISC70) | (0<<ISC61) | (0<<ISC60) | (0<<ISC51) | (0<<ISC50) | (0<<ISC41) | (0<<ISC40);
000229 93e0 006a 	STS  106,R30
                 ; 0000 01F0 EIMSK=(0<<INT7) | (0<<INT6) | (0<<INT5) | (0<<INT4) | (0<<INT3) | (0<<INT2) | (0<<INT1) | (0<<INT0);
00022b bbed      	OUT  0x1D,R30
                 ; 0000 01F1 // PCINT0 interrupt: Off
                 ; 0000 01F2 // PCINT1 interrupt: Off
                 ; 0000 01F3 // PCINT2 interrupt: Off
                 ; 0000 01F4 // PCINT3 interrupt: Off
                 ; 0000 01F5 // PCINT4 interrupt: Off
                 ; 0000 01F6 // PCINT5 interrupt: Off
                 ; 0000 01F7 // PCINT6 interrupt: Off
                 ; 0000 01F8 // PCINT7 interrupt: Off
                 ; 0000 01F9 // PCINT8 interrupt: Off
                 ; 0000 01FA // PCINT9 interrupt: Off
                 ; 0000 01FB // PCINT10 interrupt: Off
                 ; 0000 01FC // PCINT11 interrupt: Off
                 ; 0000 01FD // PCINT12 interrupt: Off
                 ; 0000 01FE // PCINT13 interrupt: Off
                 ; 0000 01FF // PCINT14 interrupt: Off
                 ; 0000 0200 // PCINT15 interrupt: Off
                 ; 0000 0201 // PCINT16 interrupt: Off
                 ; 0000 0202 // PCINT17 interrupt: Off
                 ; 0000 0203 // PCINT18 interrupt: Off
                 ; 0000 0204 // PCINT19 interrupt: Off
                 ; 0000 0205 // PCINT20 interrupt: Off
                 ; 0000 0206 // PCINT21 interrupt: Off
                 ; 0000 0207 // PCINT22 interrupt: Off
                 ; 0000 0208 // PCINT23 interrupt: Off
                 ; 0000 0209 PCMSK0=(0<<PCINT7) | (0<<PCINT6) | (0<<PCINT5) | (0<<PCINT4) | (0<<PCINT3) | (0<<PCINT2) | (0<<PCINT1) | (0<<PCINT0);
00022c 93e0 006b 	STS  107,R30
                 ; 0000 020A PCMSK1=(0<<PCINT15) | (0<<PCINT14) | (0<<PCINT13) | (0<<PCINT12) | (0<<PCINT11) | (0<<PCINT10) | (0<<PCINT9) | (0<<PCINT ...
00022e 93e0 006c 	STS  108,R30
                 ; 0000 020B PCMSK2=(0<<PCINT23) | (0<<PCINT22) | (0<<PCINT21) | (0<<PCINT20) | (0<<PCINT19) | (0<<PCINT18) | (0<<PCINT17) | (0<<PCIN ...
000230 93e0 006d 	STS  109,R30
                 ; 0000 020C PCICR=(0<<PCIE2) | (0<<PCIE1) | (0<<PCIE0);
000232 93e0 0068 	STS  104,R30
                 ; 0000 020D 
                 ; 0000 020E // USART0 initialization
                 ; 0000 020F // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0210 // USART0 Receiver: On
                 ; 0000 0211 // USART0 Transmitter: On
                 ; 0000 0212 // USART0 Mode: Asynchronous
                 ; 0000 0213 // USART0 Baud Rate: 115200
                 ; 0000 0214 UCSR0A=(0<<RXC0) | (0<<TXC0) | (0<<UDRE0) | (0<<FE0) | (0<<DOR0) | (0<<UPE0) | (0<<U2X0) | (0<<MPCM0);
000234 93e0 00c0 	STS  192,R30
                 ; 0000 0215 UCSR0B=(1<<RXCIE0) | (1<<TXCIE0) | (0<<UDRIE0) | (1<<RXEN0) | (1<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
000236 ede8      	LDI  R30,LOW(216)
000237 93e0 00c1 	STS  193,R30
                 ; 0000 0216 UCSR0C=(0<<UMSEL01) | (0<<UMSEL00) | (0<<UPM01) | (0<<UPM00) | (0<<USBS0) | (1<<UCSZ01) | (1<<UCSZ00) | (0<<UCPOL0);
000239 e0e6      	LDI  R30,LOW(6)
00023a 93e0 00c2 	STS  194,R30
                 ; 0000 0217 UBRR0H=0x00;
00023c e0e0      	LDI  R30,LOW(0)
00023d 93e0 00c5 	STS  197,R30
                 ; 0000 0218 UBRR0L=0x07;
00023f e0e7      	LDI  R30,LOW(7)
000240 93e0 00c4 	STS  196,R30
                 ; 0000 0219 
                 ; 0000 021A // USART1 initialization
                 ; 0000 021B // USART1 disabled
                 ; 0000 021C UCSR1B=(0<<RXCIE1) | (0<<TXCIE1) | (0<<UDRIE1) | (0<<RXEN1) | (0<<TXEN1) | (0<<UCSZ12) | (0<<RXB81) | (0<<TXB81);
000242 e0e0      	LDI  R30,LOW(0)
000243 93e0 00c9 	STS  201,R30
                 ; 0000 021D 
                 ; 0000 021E // USART2 initialization
                 ; 0000 021F // USART2 disabled
                 ; 0000 0220 UCSR2B=(0<<RXCIE2) | (0<<TXCIE2) | (0<<UDRIE2) | (0<<RXEN2) | (0<<TXEN2) | (0<<UCSZ22) | (0<<RXB82) | (0<<TXB82);
000245 93e0 00d1 	STS  209,R30
                 ; 0000 0221 
                 ; 0000 0222 // USART3 initialization
                 ; 0000 0223 // USART3 disabled
                 ; 0000 0224 UCSR3B=(0<<RXCIE3) | (0<<TXCIE3) | (0<<UDRIE3) | (0<<RXEN3) | (0<<TXEN3) | (0<<UCSZ32) | (0<<RXB83) | (0<<TXB83);
000247 93e0 0131 	STS  305,R30
                 ; 0000 0225 
                 ; 0000 0226 // Analog Comparator initialization
                 ; 0000 0227 // Analog Comparator: Off
                 ; 0000 0228 // The Analog Comparator's positive input is
                 ; 0000 0229 // connected to the AIN0 pin
                 ; 0000 022A // The Analog Comparator's negative input is
                 ; 0000 022B // connected to the AIN1 pin
                 ; 0000 022C ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000249 e8e0      	LDI  R30,LOW(128)
00024a bfe0      	OUT  0x30,R30
                 ; 0000 022D // Digital input buffer on AIN0: On
                 ; 0000 022E // Digital input buffer on AIN1: On
                 ; 0000 022F DIDR1=(0<<AIN0D) | (0<<AIN1D);
00024b e0e0      	LDI  R30,LOW(0)
00024c 93e0 007f 	STS  127,R30
                 ; 0000 0230 
                 ; 0000 0231 // ADC initialization
                 ; 0000 0232 // ADC Clock frequency: 115.200 kHz
                 ; 0000 0233 // ADC Voltage Reference: AVCC pin
                 ; 0000 0234 // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 0235 // Digital input buffers on ADC0: On, ADC1: On, ADC2: On, ADC3: On
                 ; 0000 0236 // ADC4: On, ADC5: On, ADC6: On, ADC7: On
                 ; 0000 0237 DIDR0=(0<<ADC7D) | (0<<ADC6D) | (0<<ADC5D) | (0<<ADC4D) | (0<<ADC3D) | (0<<ADC2D) | (0<<ADC1D) | (0<<ADC0D);
00024e 93e0 007e 	STS  126,R30
                 ; 0000 0238 // Digital input buffers on ADC8: On, ADC9: On, ADC10: On, ADC11: On
                 ; 0000 0239 // ADC12: On, ADC13: On, ADC14: On, ADC15: On
                 ; 0000 023A DIDR2=(0<<ADC15D) | (0<<ADC14D) | (0<<ADC13D) | (0<<ADC12D) | (0<<ADC11D) | (0<<ADC10D) | (0<<ADC9D) | (0<<ADC8D);
000250 93e0 007d 	STS  125,R30
                 ; 0000 023B ADMUX=ADC_VREF_TYPE;
000252 e4e0      	LDI  R30,LOW(64)
000253 93e0 007c 	STS  124,R30
                 ; 0000 023C ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (1<<ADIE) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
000255 e8ef      	LDI  R30,LOW(143)
000256 93e0 007a 	STS  122,R30
                 ; 0000 023D ADCSRB=(0<<MUX5) | (0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
000258 e0e0      	LDI  R30,LOW(0)
000259 93e0 007b 	STS  123,R30
                 ; 0000 023E 
                 ; 0000 023F // SPI initialization
                 ; 0000 0240 // SPI disabled
                 ; 0000 0241 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
00025b bdec      	OUT  0x2C,R30
                 ; 0000 0242 
                 ; 0000 0243 // TWI initialization
                 ; 0000 0244 // TWI disabled
                 ; 0000 0245 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00025c 93e0 00bc 	STS  188,R30
                 ; 0000 0246 
                 ; 0000 0247 // Global enable interrupts
                 ; 0000 0248 #asm("sei")
00025e 9478      	sei
                 ; 0000 0249 
                 ; 0000 024A while (1)
                 _0x38:
                 ; 0000 024B     {
                 ; 0000 024C         led1=1;
00025f 9a10      	SBI  0x2,0
                 ; 0000 024D         if (rx_counter0 > 0)
000260 e0e0      	LDI  R30,LOW(0)
000261 15e5      	CP   R30,R5
000262 f558      	BRSH _0x3D
                 ; 0000 024E         {
                 ; 0000 024F             G=getchar();
000263 de7a      	RCALL _getchar
000264 2e4e      	MOV  R4,R30
                 ; 0000 0250             if ( G == 'R' )
000265 e5e2      	LDI  R30,LOW(82)
000266 15e4      	CP   R30,R4
000267 f4e1      	BRNE _0x3E
                 ; 0000 0251             {
                 ; 0000 0252             led1=1;
000268 9a10      	SBI  0x2,0
                 ; 0000 0253             delay_ms(10);
000269 940e 0410 	CALL SUBOPT_0x0
                 ; 0000 0254             buzz=0;
00026b 9812      	CBI  0x2,2
                 ; 0000 0255             delay_ms(10);
00026c 940e 0410 	CALL SUBOPT_0x0
                 ; 0000 0256             buzz=1;
00026e 9a12      	SBI  0x2,2
                 ; 0000 0257             read_current1();
00026f defd      	RCALL _read_current1
                 ; 0000 0258             read_current2();
000270 df01      	RCALL _read_current2
                 ; 0000 0259                 printf("$%1d,%1d\n\r",read_current1,read_current2);
                +
000271 efee     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
000272 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
000273 93fa      	ST   -Y,R31
000274 93ea      	ST   -Y,R30
000275 e6ed      	LDI  R30,LOW(_read_current1)
000276 e0f1      	LDI  R31,HIGH(_read_current1)
000277 2766      	CLR  R22
000278 2777      	CLR  R23
000279 940e 04a7 	CALL __PUTPARD1
00027b e7e2      	LDI  R30,LOW(_read_current2)
00027c e0f1      	LDI  R31,HIGH(_read_current2)
00027d 2766      	CLR  R22
00027e 2777      	CLR  R23
00027f 940e 04a7 	CALL __PUTPARD1
000281 e088      	LDI  R24,8
000282 d14f      	RCALL _printf
000283 962a      	ADIW R28,10
                 ; 0000 025A             }
                 ; 0000 025B 
                 ; 0000 025C             if ( G == 'K' )
                 _0x3E:
000284 e4eb      	LDI  R30,LOW(75)
000285 15e4      	CP   R30,R4
000286 f439      	BRNE _0x45
                 ; 0000 025D             {
                 ; 0000 025E             Motor1_right();
000287 decd      	RCALL _Motor1_right
                 ; 0000 025F             Motor2_right();
000288 ded2      	RCALL _Motor2_right
                 ; 0000 0260             Motor3_right();
000289 ded7      	RCALL _Motor3_right
                 ; 0000 0261             Motor4_right();
00028a dedc      	RCALL _Motor4_right
                 ; 0000 0262             led2=1;
00028b 9a11      	SBI  0x2,1
                 ; 0000 0263             delay_ms(10);
00028c 940e 0410 	CALL SUBOPT_0x0
                 ; 0000 0264             }
                 ; 0000 0265         }
                 _0x45:
                 ; 0000 0266 
                 ; 0000 0267        else if (rx_counter0 < 0 )
                 _0x3D:
                 ; 0000 0268        {
                 ; 0000 0269             break;
                 ; 0000 026A        }
                 ; 0000 026B 
                 ; 0000 026C     }
00028e cfd0      	RJMP _0x38
                 ; 0000 026D }
                 _0x4A:
00028f cfff      	RJMP _0x4A
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_usart_G100:
                 ; .FSTART _put_usart_G100
000290 93ba      	ST   -Y,R27
000291 93aa      	ST   -Y,R26
000292 81aa      	LDD  R26,Y+2
000293 940e 0109 	CALL _putchar
000295 81a8      	LD   R26,Y
000296 81b9      	LDD  R27,Y+1
000297 91ed      	LD   R30,X+
000298 91fd      	LD   R31,X+
000299 9631      	ADIW R30,1
00029a 93fe      	ST   -X,R31
00029b 93ee      	ST   -X,R30
00029c 9623      	ADIW R28,3
00029d 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
00029e 93ba      	ST   -Y,R27
00029f 93aa      	ST   -Y,R26
0002a0 9726      	SBIW R28,6
0002a1 940e 04ac 	CALL __SAVELOCR6
0002a3 e010      	LDI  R17,0
0002a4 85ac      	LDD  R26,Y+12
0002a5 85bd      	LDD  R27,Y+12+1
0002a6 e0e0      	LDI  R30,LOW(0)
0002a7 e0f0      	LDI  R31,HIGH(0)
0002a8 93ed      	ST   X+,R30
0002a9 93fc      	ST   X,R31
                 _0x2000016:
0002aa 89ea      	LDD  R30,Y+18
0002ab 89fb      	LDD  R31,Y+18+1
0002ac 9631      	ADIW R30,1
0002ad 8bea      	STD  Y+18,R30
0002ae 8bfb      	STD  Y+18+1,R31
0002af 9731      	SBIW R30,1
0002b0 91e4      	LPM  R30,Z
0002b1 2f2e      	MOV  R18,R30
0002b2 30e0      	CPI  R30,0
0002b3 f409      	BRNE PC+2
0002b4 c115      	RJMP _0x2000018
0002b5 2fe1      	MOV  R30,R17
0002b6 30e0      	CPI  R30,0
0002b7 f439      	BRNE _0x200001C
0002b8 3225      	CPI  R18,37
0002b9 f411      	BRNE _0x200001D
0002ba e011      	LDI  R17,LOW(1)
0002bb c002      	RJMP _0x200001E
                 _0x200001D:
0002bc 940e 0414 	CALL SUBOPT_0x1
                 _0x200001E:
0002be c10a      	RJMP _0x200001B
                 _0x200001C:
0002bf 30e1      	CPI  R30,LOW(0x1)
0002c0 f4a9      	BRNE _0x200001F
0002c1 3225      	CPI  R18,37
0002c2 f419      	BRNE _0x2000020
0002c3 940e 0414 	CALL SUBOPT_0x1
0002c5 c102      	RJMP _0x20000CC
                 _0x2000020:
0002c6 e012      	LDI  R17,LOW(2)
0002c7 e040      	LDI  R20,LOW(0)
0002c8 e000      	LDI  R16,LOW(0)
0002c9 322d      	CPI  R18,45
0002ca f411      	BRNE _0x2000021
0002cb e001      	LDI  R16,LOW(1)
0002cc c0fc      	RJMP _0x200001B
                 _0x2000021:
0002cd 322b      	CPI  R18,43
0002ce f411      	BRNE _0x2000022
0002cf e24b      	LDI  R20,LOW(43)
0002d0 c0f8      	RJMP _0x200001B
                 _0x2000022:
0002d1 3220      	CPI  R18,32
0002d2 f411      	BRNE _0x2000023
0002d3 e240      	LDI  R20,LOW(32)
0002d4 c0f4      	RJMP _0x200001B
                 _0x2000023:
0002d5 c002      	RJMP _0x2000024
                 _0x200001F:
0002d6 30e2      	CPI  R30,LOW(0x2)
0002d7 f439      	BRNE _0x2000025
                 _0x2000024:
0002d8 e050      	LDI  R21,LOW(0)
0002d9 e013      	LDI  R17,LOW(3)
0002da 3320      	CPI  R18,48
0002db f411      	BRNE _0x2000026
0002dc 6800      	ORI  R16,LOW(128)
0002dd c0eb      	RJMP _0x200001B
                 _0x2000026:
0002de c003      	RJMP _0x2000027
                 _0x2000025:
0002df 30e3      	CPI  R30,LOW(0x3)
0002e0 f009      	BREQ PC+2
0002e1 c0e7      	RJMP _0x200001B
                 _0x2000027:
0002e2 3320      	CPI  R18,48
0002e3 f010      	BRLO _0x200002A
0002e4 332a      	CPI  R18,58
0002e5 f008      	BRLO _0x200002B
                 _0x200002A:
0002e6 c007      	RJMP _0x2000029
                 _0x200002B:
0002e7 e0aa      	LDI  R26,LOW(10)
0002e8 9f5a      	MUL  R21,R26
0002e9 2d50      	MOV  R21,R0
0002ea 2fe2      	MOV  R30,R18
0002eb 53e0      	SUBI R30,LOW(48)
0002ec 0f5e      	ADD  R21,R30
0002ed c0db      	RJMP _0x200001B
                 _0x2000029:
0002ee 2fe2      	MOV  R30,R18
0002ef 36e3      	CPI  R30,LOW(0x63)
0002f0 f449      	BRNE _0x200002F
0002f1 940e 041b 	CALL SUBOPT_0x2
0002f3 89e8      	LDD  R30,Y+16
0002f4 89f9      	LDD  R31,Y+16+1
0002f5 81a4      	LDD  R26,Z+4
0002f6 93aa      	ST   -Y,R26
0002f7 940e 0421 	CALL SUBOPT_0x3
0002f9 c0ce      	RJMP _0x2000030
                 _0x200002F:
0002fa 37e3      	CPI  R30,LOW(0x73)
0002fb f441      	BRNE _0x2000032
0002fc 940e 041b 	CALL SUBOPT_0x2
0002fe 940e 0427 	CALL SUBOPT_0x4
000300 940e 03f7 	CALL _strlen
000302 2f1e      	MOV  R17,R30
000303 c00a      	RJMP _0x2000033
                 _0x2000032:
000304 37e0      	CPI  R30,LOW(0x70)
000305 f461      	BRNE _0x2000035
000306 940e 041b 	CALL SUBOPT_0x2
000308 940e 0427 	CALL SUBOPT_0x4
00030a 940e 0403 	CALL _strlenf
00030c 2f1e      	MOV  R17,R30
00030d 6008      	ORI  R16,LOW(8)
                 _0x2000033:
00030e 6002      	ORI  R16,LOW(2)
00030f 770f      	ANDI R16,LOW(127)
000310 e030      	LDI  R19,LOW(0)
000311 c034      	RJMP _0x2000036
                 _0x2000035:
000312 36e4      	CPI  R30,LOW(0x64)
000313 f011      	BREQ _0x2000039
000314 36e9      	CPI  R30,LOW(0x69)
000315 f411      	BRNE _0x200003A
                 _0x2000039:
000316 6004      	ORI  R16,LOW(4)
000317 c002      	RJMP _0x200003B
                 _0x200003A:
000318 37e5      	CPI  R30,LOW(0x75)
000319 f431      	BRNE _0x200003C
                 _0x200003B:
00031a eee4      	LDI  R30,LOW(_tbl10_G100*2)
00031b e0f0      	LDI  R31,HIGH(_tbl10_G100*2)
00031c 83ee      	STD  Y+6,R30
00031d 83ff      	STD  Y+6+1,R31
00031e e015      	LDI  R17,LOW(5)
00031f c00c      	RJMP _0x200003D
                 _0x200003C:
000320 35e8      	CPI  R30,LOW(0x58)
000321 f411      	BRNE _0x200003F
000322 6008      	ORI  R16,LOW(8)
000323 c003      	RJMP _0x2000040
                 _0x200003F:
000324 37e8      	CPI  R30,LOW(0x78)
000325 f009      	BREQ PC+2
000326 c0a1      	RJMP _0x2000071
                 _0x2000040:
000327 eeee      	LDI  R30,LOW(_tbl16_G100*2)
000328 e0f0      	LDI  R31,HIGH(_tbl16_G100*2)
000329 83ee      	STD  Y+6,R30
00032a 83ff      	STD  Y+6+1,R31
00032b e014      	LDI  R17,LOW(4)
                 _0x200003D:
00032c ff02      	SBRS R16,2
00032d c014      	RJMP _0x2000042
00032e 940e 041b 	CALL SUBOPT_0x2
000330 940e 0431 	CALL SUBOPT_0x5
000332 85ab      	LDD  R26,Y+11
000333 23aa      	TST  R26
000334 f43a      	BRPL _0x2000043
000335 85ea      	LDD  R30,Y+10
000336 85fb      	LDD  R31,Y+10+1
000337 940e 0489 	CALL __ANEGW1
000339 87ea      	STD  Y+10,R30
00033a 87fb      	STD  Y+10+1,R31
00033b e24d      	LDI  R20,LOW(45)
                 _0x2000043:
00033c 3040      	CPI  R20,0
00033d f011      	BREQ _0x2000044
00033e 5f1f      	SUBI R17,-LOW(1)
00033f c001      	RJMP _0x2000045
                 _0x2000044:
000340 7f0b      	ANDI R16,LOW(251)
                 _0x2000045:
000341 c004      	RJMP _0x2000046
                 _0x2000042:
000342 940e 041b 	CALL SUBOPT_0x2
000344 940e 0431 	CALL SUBOPT_0x5
                 _0x2000046:
                 _0x2000036:
000346 fd00      	SBRC R16,0
000347 c011      	RJMP _0x2000047
                 _0x2000048:
000348 1715      	CP   R17,R21
000349 f478      	BRSH _0x200004A
00034a ff07      	SBRS R16,7
00034b c008      	RJMP _0x200004B
00034c ff02      	SBRS R16,2
00034d c004      	RJMP _0x200004C
00034e 7f0b      	ANDI R16,LOW(251)
00034f 2f24      	MOV  R18,R20
000350 5011      	SUBI R17,LOW(1)
000351 c001      	RJMP _0x200004D
                 _0x200004C:
000352 e320      	LDI  R18,LOW(48)
                 _0x200004D:
000353 c001      	RJMP _0x200004E
                 _0x200004B:
000354 e220      	LDI  R18,LOW(32)
                 _0x200004E:
000355 940e 0414 	CALL SUBOPT_0x1
000357 5051      	SUBI R21,LOW(1)
000358 cfef      	RJMP _0x2000048
                 _0x200004A:
                 _0x2000047:
000359 2f31      	MOV  R19,R17
00035a ff01      	SBRS R16,1
00035b c017      	RJMP _0x200004F
                 _0x2000050:
00035c 3030      	CPI  R19,0
00035d f0a1      	BREQ _0x2000052
00035e ff03      	SBRS R16,3
00035f c006      	RJMP _0x2000053
000360 81ee      	LDD  R30,Y+6
000361 81ff      	LDD  R31,Y+6+1
000362 9125      	LPM  R18,Z+
000363 83ee      	STD  Y+6,R30
000364 83ff      	STD  Y+6+1,R31
000365 c005      	RJMP _0x2000054
                 _0x2000053:
000366 81ae      	LDD  R26,Y+6
000367 81bf      	LDD  R27,Y+6+1
000368 912d      	LD   R18,X+
000369 83ae      	STD  Y+6,R26
00036a 83bf      	STD  Y+6+1,R27
                 _0x2000054:
00036b 940e 0414 	CALL SUBOPT_0x1
00036d 3050      	CPI  R21,0
00036e f009      	BREQ _0x2000055
00036f 5051      	SUBI R21,LOW(1)
                 _0x2000055:
000370 5031      	SUBI R19,LOW(1)
000371 cfea      	RJMP _0x2000050
                 _0x2000052:
000372 c04b      	RJMP _0x2000056
                 _0x200004F:
                 _0x2000058:
000373 e320      	LDI  R18,LOW(48)
000374 81ee      	LDD  R30,Y+6
000375 81ff      	LDD  R31,Y+6+1
000376 940e 04a3 	CALL __GETW1PF
000378 87e8      	STD  Y+8,R30
000379 87f9      	STD  Y+8+1,R31
00037a 81ee      	LDD  R30,Y+6
00037b 81ff      	LDD  R31,Y+6+1
00037c 9632      	ADIW R30,2
00037d 83ee      	STD  Y+6,R30
00037e 83ff      	STD  Y+6+1,R31
                 _0x200005A:
00037f 85e8      	LDD  R30,Y+8
000380 85f9      	LDD  R31,Y+8+1
000381 85aa      	LDD  R26,Y+10
000382 85bb      	LDD  R27,Y+10+1
000383 17ae      	CP   R26,R30
000384 07bf      	CPC  R27,R31
000385 f050      	BRLO _0x200005C
000386 5f2f      	SUBI R18,-LOW(1)
000387 85a8      	LDD  R26,Y+8
000388 85b9      	LDD  R27,Y+8+1
000389 85ea      	LDD  R30,Y+10
00038a 85fb      	LDD  R31,Y+10+1
00038b 1bea      	SUB  R30,R26
00038c 0bfb      	SBC  R31,R27
00038d 87ea      	STD  Y+10,R30
00038e 87fb      	STD  Y+10+1,R31
00038f cfef      	RJMP _0x200005A
                 _0x200005C:
000390 332a      	CPI  R18,58
000391 f028      	BRLO _0x200005D
000392 ff03      	SBRS R16,3
000393 c002      	RJMP _0x200005E
000394 5f29      	SUBI R18,-LOW(7)
000395 c001      	RJMP _0x200005F
                 _0x200005E:
000396 5d29      	SUBI R18,-LOW(39)
                 _0x200005F:
                 _0x200005D:
000397 fd04      	SBRC R16,4
000398 c01a      	RJMP _0x2000061
000399 3321      	CPI  R18,49
00039a f420      	BRSH _0x2000063
00039b 85a8      	LDD  R26,Y+8
00039c 85b9      	LDD  R27,Y+8+1
00039d 9711      	SBIW R26,1
00039e f409      	BRNE _0x2000062
                 _0x2000063:
00039f c009      	RJMP _0x20000CD
                 _0x2000062:
0003a0 1753      	CP   R21,R19
0003a1 f010      	BRLO _0x2000067
0003a2 ff00      	SBRS R16,0
0003a3 c001      	RJMP _0x2000068
                 _0x2000067:
0003a4 c013      	RJMP _0x2000066
                 _0x2000068:
0003a5 e220      	LDI  R18,LOW(32)
0003a6 ff07      	SBRS R16,7
0003a7 c00b      	RJMP _0x2000069
0003a8 e320      	LDI  R18,LOW(48)
                 _0x20000CD:
0003a9 6100      	ORI  R16,LOW(16)
0003aa ff02      	SBRS R16,2
0003ab c007      	RJMP _0x200006A
0003ac 7f0b      	ANDI R16,LOW(251)
0003ad 934a      	ST   -Y,R20
0003ae 940e 0421 	CALL SUBOPT_0x3
0003b0 3050      	CPI  R21,0
0003b1 f009      	BREQ _0x200006B
0003b2 5051      	SUBI R21,LOW(1)
                 _0x200006B:
                 _0x200006A:
                 _0x2000069:
                 _0x2000061:
0003b3 940e 0414 	CALL SUBOPT_0x1
0003b5 3050      	CPI  R21,0
0003b6 f009      	BREQ _0x200006C
0003b7 5051      	SUBI R21,LOW(1)
                 _0x200006C:
                 _0x2000066:
0003b8 5031      	SUBI R19,LOW(1)
0003b9 85a8      	LDD  R26,Y+8
0003ba 85b9      	LDD  R27,Y+8+1
0003bb 9712      	SBIW R26,2
0003bc f008      	BRLO _0x2000059
0003bd cfb5      	RJMP _0x2000058
                 _0x2000059:
                 _0x2000056:
0003be ff00      	SBRS R16,0
0003bf c008      	RJMP _0x200006D
                 _0x200006E:
0003c0 3050      	CPI  R21,0
0003c1 f031      	BREQ _0x2000070
0003c2 5051      	SUBI R21,LOW(1)
0003c3 e2e0      	LDI  R30,LOW(32)
0003c4 93ea      	ST   -Y,R30
0003c5 940e 0421 	CALL SUBOPT_0x3
0003c7 cff8      	RJMP _0x200006E
                 _0x2000070:
                 _0x200006D:
                 _0x2000071:
                 _0x2000030:
                 _0x20000CC:
0003c8 e010      	LDI  R17,LOW(0)
                 _0x200001B:
0003c9 cee0      	RJMP _0x2000016
                 _0x2000018:
0003ca 85ac      	LDD  R26,Y+12
0003cb 85bd      	LDD  R27,Y+12+1
0003cc 940e 049a 	CALL __GETW1P
0003ce 940e 04b3 	CALL __LOADLOCR6
0003d0 9664      	ADIW R28,20
0003d1 9508      	RET
                 ; .FEND
                 _printf:
                 ; .FSTART _printf
0003d2 92ff      	PUSH R15
0003d3 2ef8      	MOV  R15,R24
0003d4 9726      	SBIW R28,6
0003d5 931a      	ST   -Y,R17
0003d6 930a      	ST   -Y,R16
0003d7 01de      	MOVW R26,R28
0003d8 9614      	ADIW R26,4
0003d9 940e 0485 	CALL __ADDW2R15
0003db 018d      	MOVW R16,R26
0003dc e0e0      	LDI  R30,LOW(0)
0003dd 83ec      	STD  Y+4,R30
0003de 83ed      	STD  Y+4+1,R30
0003df 83ee      	STD  Y+6,R30
0003e0 83ef      	STD  Y+6+1,R30
0003e1 01de      	MOVW R26,R28
0003e2 9618      	ADIW R26,8
0003e3 940e 0485 	CALL __ADDW2R15
0003e5 940e 049a 	CALL __GETW1P
0003e7 93fa      	ST   -Y,R31
0003e8 93ea      	ST   -Y,R30
0003e9 931a      	ST   -Y,R17
0003ea 930a      	ST   -Y,R16
0003eb e9e0      	LDI  R30,LOW(_put_usart_G100)
0003ec e0f2      	LDI  R31,HIGH(_put_usart_G100)
0003ed 93fa      	ST   -Y,R31
0003ee 93ea      	ST   -Y,R30
0003ef 01de      	MOVW R26,R28
0003f0 9618      	ADIW R26,8
0003f1 deac      	RCALL __print_G100
0003f2 8119      	LDD  R17,Y+1
0003f3 8108      	LDD  R16,Y+0
0003f4 9628      	ADIW R28,8
0003f5 90ff      	POP  R15
0003f6 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
0003f7 93ba      	ST   -Y,R27
0003f8 93aa      	ST   -Y,R26
0003f9 91a9          ld   r26,y+
0003fa 91b9          ld   r27,y+
0003fb 27ee          clr  r30
0003fc 27ff          clr  r31
                 strlen0:
0003fd 916d          ld   r22,x+
0003fe 2366          tst  r22
0003ff f011          breq strlen1
000400 9631          adiw r30,1
000401 cffb          rjmp strlen0
                 strlen1:
000402 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
000403 93ba      	ST   -Y,R27
000404 93aa      	ST   -Y,R26
000405 27aa          clr  r26
000406 27bb          clr  r27
000407 91e9          ld   r30,y+
000408 91f9          ld   r31,y+
                 strlenf0:
000409 9005      	lpm  r0,z+
00040a 2000          tst  r0
00040b f011          breq strlenf1
00040c 9611          adiw r26,1
00040d cffb          rjmp strlenf0
                 strlenf1:
00040e 01fd          movw r30,r26
00040f 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _read_curr1:
000a00           	.BYTE 0x4
                 _read_curr2:
000a04           	.BYTE 0x4
                 _rx_buffer0:
000a08           	.BYTE 0x60
                 _tx_buffer0:
000a68           	.BYTE 0x60
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
000410 e0aa      	LDI  R26,LOW(10)
000411 e0b0      	LDI  R27,0
000412 940c 0439 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x1:
000414 932a      	ST   -Y,R18
000415 85ad      	LDD  R26,Y+13
000416 85be      	LDD  R27,Y+13+1
000417 85ef      	LDD  R30,Y+15
000418 89f8      	LDD  R31,Y+15+1
000419 9509      	ICALL
00041a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x2:
00041b 89e8      	LDD  R30,Y+16
00041c 89f9      	LDD  R31,Y+16+1
00041d 9734      	SBIW R30,4
00041e 8be8      	STD  Y+16,R30
00041f 8bf9      	STD  Y+16+1,R31
000420 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x3:
000421 85ad      	LDD  R26,Y+13
000422 85be      	LDD  R27,Y+13+1
000423 85ef      	LDD  R30,Y+15
000424 89f8      	LDD  R31,Y+15+1
000425 9509      	ICALL
000426 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x4:
000427 89a8      	LDD  R26,Y+16
000428 89b9      	LDD  R27,Y+16+1
000429 9614      	ADIW R26,4
00042a 940e 049a 	CALL __GETW1P
00042c 83ee      	STD  Y+6,R30
00042d 83ff      	STD  Y+6+1,R31
00042e 81ae      	LDD  R26,Y+6
00042f 81bf      	LDD  R27,Y+6+1
000430 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x5:
000431 89a8      	LDD  R26,Y+16
000432 89b9      	LDD  R27,Y+16+1
000433 9614      	ADIW R26,4
000434 940e 049a 	CALL __GETW1P
000436 87ea      	STD  Y+10,R30
000437 87fb      	STD  Y+10+1,R31
000438 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000439 9610      	adiw r26,0
00043a f039      	breq __delay_ms1
                 __delay_ms0:
                +
00043b e686     +LDI R24 , LOW ( 0xE66 )
00043c e09e     +LDI R25 , HIGH ( 0xE66 )
                +__DELAY_USW_LOOP :
00043d 9701     +SBIW R24 , 1
00043e f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xE66
00043f 95a8      	wdr
000440 9711      	sbiw r26,1
000441 f7c9      	brne __delay_ms0
                 __delay_ms1:
000442 9508      	ret
                 
                 __REPACK:
000443 e850      	LDI  R21,0x80
000444 2757      	EOR  R21,R23
000445 f411      	BRNE __REPACK0
000446 935f      	PUSH R21
000447 c02b      	RJMP __ZERORES
                 __REPACK0:
000448 3f5f      	CPI  R21,0xFF
000449 f031      	BREQ __REPACK1
00044a 0f66      	LSL  R22
00044b 0c00      	LSL  R0
00044c 9557      	ROR  R21
00044d 9567      	ROR  R22
00044e 2f75      	MOV  R23,R21
00044f 9508      	RET
                 __REPACK1:
000450 935f      	PUSH R21
000451 2000      	TST  R0
000452 f00a      	BRMI __REPACK2
000453 c02b      	RJMP __MAXRES
                 __REPACK2:
000454 c024      	RJMP __MINRES
                 
                 __CDF1U:
000455 9468      	SET
000456 c001      	RJMP __CDF1U0
                 __CDF1:
000457 94e8      	CLT
                 __CDF1U0:
000458 9730      	SBIW R30,0
000459 4060      	SBCI R22,0
00045a 4070      	SBCI R23,0
00045b f0b1      	BREQ __CDF10
00045c 2400      	CLR  R0
00045d f026      	BRTS __CDF11
00045e 2377      	TST  R23
00045f f412      	BRPL __CDF11
000460 9400      	COM  R0
000461 d02b      	RCALL __ANEGD1
                 __CDF11:
000462 2e17      	MOV  R1,R23
000463 e17e      	LDI  R23,30
000464 2011      	TST  R1
                 __CDF12:
000465 f032      	BRMI __CDF13
000466 957a      	DEC  R23
000467 0fee      	LSL  R30
000468 1fff      	ROL  R31
000469 1f66      	ROL  R22
00046a 1c11      	ROL  R1
00046b cff9      	RJMP __CDF12
                 __CDF13:
00046c 2fef      	MOV  R30,R31
00046d 2ff6      	MOV  R31,R22
00046e 2d61      	MOV  R22,R1
00046f 935f      	PUSH R21
000470 dfd2      	RCALL __REPACK
000471 915f      	POP  R21
                 __CDF10:
000472 9508      	RET
                 
                 __ZERORES:
000473 27ee      	CLR  R30
000474 27ff      	CLR  R31
000475 2766      	CLR  R22
000476 2777      	CLR  R23
000477 915f      	POP  R21
000478 9508      	RET
                 
                 __MINRES:
000479 efef      	SER  R30
00047a efff      	SER  R31
00047b e76f      	LDI  R22,0x7F
00047c ef7f      	SER  R23
00047d 915f      	POP  R21
00047e 9508      	RET
                 
                 __MAXRES:
00047f efef      	SER  R30
000480 efff      	SER  R31
000481 e76f      	LDI  R22,0x7F
000482 e77f      	LDI  R23,0x7F
000483 915f      	POP  R21
000484 9508      	RET
                 
                 __ADDW2R15:
000485 2400      	CLR  R0
000486 0daf      	ADD  R26,R15
000487 1db0      	ADC  R27,R0
000488 9508      	RET
                 
                 __ANEGW1:
000489 95f1      	NEG  R31
00048a 95e1      	NEG  R30
00048b 40f0      	SBCI R31,0
00048c 9508      	RET
                 
                 __ANEGD1:
00048d 95f0      	COM  R31
00048e 9560      	COM  R22
00048f 9570      	COM  R23
000490 95e1      	NEG  R30
000491 4fff      	SBCI R31,-1
000492 4f6f      	SBCI R22,-1
000493 4f7f      	SBCI R23,-1
000494 9508      	RET
                 
                 __CWD1:
000495 2f6f      	MOV  R22,R31
000496 0f66      	ADD  R22,R22
000497 0b66      	SBC  R22,R22
000498 2f76      	MOV  R23,R22
000499 9508      	RET
                 
                 __GETW1P:
00049a 91ed      	LD   R30,X+
00049b 91fc      	LD   R31,X
00049c 9711      	SBIW R26,1
00049d 9508      	RET
                 
                 __PUTDP1:
00049e 93ed      	ST   X+,R30
00049f 93fd      	ST   X+,R31
0004a0 936d      	ST   X+,R22
0004a1 937c      	ST   X,R23
0004a2 9508      	RET
                 
                 __GETW1PF:
0004a3 9005      	LPM  R0,Z+
0004a4 91f4      	LPM  R31,Z
0004a5 2de0      	MOV  R30,R0
0004a6 9508      	RET
                 
                 __PUTPARD1:
0004a7 937a      	ST   -Y,R23
0004a8 936a      	ST   -Y,R22
0004a9 93fa      	ST   -Y,R31
0004aa 93ea      	ST   -Y,R30
0004ab 9508      	RET
                 
                 __SAVELOCR6:
0004ac 935a      	ST   -Y,R21
                 __SAVELOCR5:
0004ad 934a      	ST   -Y,R20
                 __SAVELOCR4:
0004ae 933a      	ST   -Y,R19
                 __SAVELOCR3:
0004af 932a      	ST   -Y,R18
                 __SAVELOCR2:
0004b0 931a      	ST   -Y,R17
0004b1 930a      	ST   -Y,R16
0004b2 9508      	RET
                 
                 __LOADLOCR6:
0004b3 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0004b4 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0004b5 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0004b6 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0004b7 8119      	LDD  R17,Y+1
0004b8 8108      	LD   R16,Y
0004b9 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega2560 register use summary:
r0 :  15 r1 :   5 r2 :   0 r3 :   4 r4 :   3 r5 :   6 r6 :   4 r7 :   4 
r8 :   4 r9 :   0 r10:   5 r11:   2 r12:   2 r13:   0 r14:   0 r15:   4 
r16:  34 r17:  27 r18:  27 r19:   8 r20:   9 r21:  29 r22:  26 r23:  18 
r24:  15 r25:   3 r26:  58 r27:  29 r28:  11 r29:   1 r30: 313 r31:  69 
x  :  17 y  : 143 z  :  17 
Registers used: 31 out of 35 (88.6%)

ATmega2560 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   3 
adiw  :  16 and   :   0 andi  :  10 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  19 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   6 
brlt  :   0 brmi  :   2 brne  :  34 brpl  :   2 brsh  :   3 brtc  :   0 
brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  38 
cbi   :   5 cbr   :   2 clc   :   0 clh   :   0 cli   :   3 cln   :   0 
clr   :  23 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   4 
cp    :  12 cpc   :   1 cpi   :  30 cpse  :   0 dec   :   5 des   :   0 
eicall:   0 eijmp :   0 elpm  :   0 eor   :   1 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   2 ijmp  :   0 in    :   3 inc   :   6 jmp   :  59 
ld    :  24 ldd   :  57 ldi   : 104 lds   :   9 lpm   :  14 lsl   :   3 
lsr   :   0 mov   :  27 movw  :   8 mul   :   1 muls  :   0 mulsu :   0 
neg   :   3 nop   :   0 or    :   0 ori   :   9 out   :  33 pop   :   5 
push  :   4 rcall :  13 ret   :  33 reti  :   2 rjmp  :  62 rol   :   3 
ror   :   2 sbc   :   2 sbci  :  10 sbi   :   9 sbic  :   0 sbis  :   0 
sbiw  :  13 sbr   :   1 sbrc  :   2 sbrs  :  10 sec   :   0 seh   :   0 
sei   :   3 sen   :   0 ser   :   5 ses   :   0 set   :   1 sev   :   0 
sez   :   0 sleep :   1 spm   :   0 st    :  55 std   :  29 sts   : 103 
sub   :   1 subi  :  17 swap  :   0 tst   :   9 wdr   :   1 
Instructions used: 65 out of 119 (54.6%)

ATmega2560 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000974   2374     46   2420  262144   0.9%
[.dseg] 0x000200 0x000ac8      0    200    200    8192   2.4%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 10 warnings
