# Documentation

Documant of project can be generated by `veryl doc` command.
All modules, interfaces and packages will be listed in it.

If you want to add a detailed description, you can add documentation comment.
In the documentation comment, [Markdown](https://www.markdownguide.org) syntax can be used.

```veryl,playground
/// The detailed description of ModuleA
///
/// * list item0
/// * list item1
module ModuleA #(
    /// Data width
    parameter  ParamA: u32 = 1,
    localparam ParamB: u32 = 1,
) (
    i_clk  : input  logic        , /// Clock
    i_rst_n: input  logic        , /// Reset
    i_data : input  logic<ParamA>, /// Data input
    o_data : output logic<ParamA>, /// Data output
) {}
```
