<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_52c5ba0d</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_52c5ba0d'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_52c5ba0d')">rsnoc_z_H_R_G_G2_U_U_52c5ba0d</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.11</td>
<td class="s10 cl rt"><a href="mod1552.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1552.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1552.html#Toggle" > 85.02</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1552.html#Branch" > 99.42</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1552.html#inst_tag_145383"  onclick="showContent('inst_tag_145383')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport</a></td>
<td class="s9 cl rt"> 96.11</td>
<td class="s10 cl rt"><a href="mod1552.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1552.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1552.html#Toggle" > 85.02</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1552.html#Branch" > 99.42</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_52c5ba0d'>
<hr>
<a name="inst_tag_145383"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy42.html#tag_urg_inst_145383" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.11</td>
<td class="s10 cl rt"><a href="mod1552.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1552.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1552.html#Toggle" > 85.02</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1552.html#Branch" > 99.42</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.04</td>
<td class="s9 cl rt"> 97.17</td>
<td class="s8 cl rt"> 80.95</td>
<td class="s8 cl rt"> 88.06</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.99</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2348.html#inst_tag_228355" >usb_axi_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2286.html#inst_tag_225662" id="tag_urg_inst_225662">Ia</a></td>
<td class="s9 cl rt"> 95.24</td>
<td class="s9 cl rt"> 97.89</td>
<td class="s9 cl rt"> 95.83</td>
<td class="s9 cl rt"> 90.30</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.95</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1333.html#inst_tag_91183" id="tag_urg_inst_91183">Id</a></td>
<td class="s9 cl rt"> 93.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2517.html#inst_tag_248849" id="tag_urg_inst_248849">Igc</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_2450" id="tag_urg_inst_2450">Ip1</a></td>
<td class="s9 cl rt"> 91.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1359.html#inst_tag_98970" id="tag_urg_inst_98970">Ip2</a></td>
<td class="s9 cl rt"> 90.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69.html#inst_tag_2458" id="tag_urg_inst_2458">Ip3</a></td>
<td class="s9 cl rt"> 95.14</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.41</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1697.html#inst_tag_164974" id="tag_urg_inst_164974">Ir</a></td>
<td class="s8 cl rt"> 83.62</td>
<td class="s7 cl rt"> 79.49</td>
<td class="s9 cl rt"> 90.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1480_0.html#inst_tag_127477" id="tag_urg_inst_127477">Irspfp</a></td>
<td class="s7 cl rt"> 74.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2295.html#inst_tag_227052" id="tag_urg_inst_227052">Is</a></td>
<td class="s8 cl rt"> 88.90</td>
<td class="s8 cl rt"> 83.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 89.98</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod925.html#inst_tag_71694" id="tag_urg_inst_71694">Isa</a></td>
<td class="s9 cl rt"> 99.90</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.61</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1265.html#inst_tag_83313" id="tag_urg_inst_83313">Ist</a></td>
<td class="s7 cl rt"> 76.49</td>
<td class="s9 cl rt"> 97.33</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"> 73.28</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.02</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod698.html#inst_tag_38092" id="tag_urg_inst_38092">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251898" id="tag_urg_inst_251898">ud1018</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251872" id="tag_urg_inst_251872">ud478</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251873" id="tag_urg_inst_251873">ud484</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251892" id="tag_urg_inst_251892">ud501</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251891" id="tag_urg_inst_251891">ud526</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251890" id="tag_urg_inst_251890">ud533</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251889" id="tag_urg_inst_251889">ud551</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251888" id="tag_urg_inst_251888">ud578</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251887" id="tag_urg_inst_251887">ud587</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251886" id="tag_urg_inst_251886">ud607</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251885" id="tag_urg_inst_251885">ud634</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251884" id="tag_urg_inst_251884">ud642</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251883" id="tag_urg_inst_251883">ud662</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251882" id="tag_urg_inst_251882">ud689</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251881" id="tag_urg_inst_251881">ud697</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251880" id="tag_urg_inst_251880">ud717</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251879" id="tag_urg_inst_251879">ud744</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251878" id="tag_urg_inst_251878">ud752</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251877" id="tag_urg_inst_251877">ud772</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251876" id="tag_urg_inst_251876">ud799</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251875" id="tag_urg_inst_251875">ud807</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251874" id="tag_urg_inst_251874">ud828</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251871" id="tag_urg_inst_251871">ud855</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251870" id="tag_urg_inst_251870">ud863</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251897" id="tag_urg_inst_251897">ud883</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251896" id="tag_urg_inst_251896">ud910</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2547_0.html#inst_tag_251895" id="tag_urg_inst_251895">ud918</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_1.html#inst_tag_232389" id="tag_urg_inst_232389">ursrrerg</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_1.html#inst_tag_232388" id="tag_urg_inst_232388">ursrrerg582</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_1.html#inst_tag_232387" id="tag_urg_inst_232387">ursrrerg637</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_1.html#inst_tag_232386" id="tag_urg_inst_232386">ursrrerg692</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_1.html#inst_tag_232385" id="tag_urg_inst_232385">ursrrerg747</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_1.html#inst_tag_232384" id="tag_urg_inst_232384">ursrrerg802</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_1.html#inst_tag_232383" id="tag_urg_inst_232383">ursrrerg858</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_1.html#inst_tag_232390" id="tag_urg_inst_232390">ursrrerg913</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_12000" id="tag_urg_inst_12000">ursrserdx01g</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_11999" id="tag_urg_inst_11999">ursrserdx01g590</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_11998" id="tag_urg_inst_11998">ursrserdx01g645</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_11997" id="tag_urg_inst_11997">ursrserdx01g700</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_11996" id="tag_urg_inst_11996">ursrserdx01g755</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_11995" id="tag_urg_inst_11995">ursrserdx01g810</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_11994" id="tag_urg_inst_11994">ursrserdx01g866</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod161_0.html#inst_tag_12001" id="tag_urg_inst_12001">ursrserdx01g921</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1817.html#inst_tag_172941" id="tag_urg_inst_172941">uu02e988dbef</a></td>
<td class="s9 cl rt"> 91.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_52c5ba0d'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1552.html" >rsnoc_z_H_R_G_G2_U_U_52c5ba0d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>209</td><td>209</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283572</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283577</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283584</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283617</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283622</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283628</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283661</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283666</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283672</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283705</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283710</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283749</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283754</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283760</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283793</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283798</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283804</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283837</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283842</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283848</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>283853</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284029</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284034</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284040</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284045</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284113</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284153</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284290</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284295</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284304</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284309</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284317</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284321</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284325</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284340</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284348</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284353</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284358</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284368</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284373</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284378</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284383</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284388</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>284420</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>284503</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>284517</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>284531</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>284545</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>284559</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
283571                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283572     1/1          		if ( ! Sys_Clk_RstN )
283573     1/1          			u_31f2 &lt;= #1.0 ( 4'b0 );
283574     1/1          		else if ( CxtEn_Load [6] )
283575     1/1          			u_31f2 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
283576                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283577     1/1          		if ( ! Sys_Clk_RstN )
283578     1/1          			u_e77d &lt;= #1.0 ( 4'b0 );
283579     1/1          		else if ( CxtEn_Load [6] )
283580     1/1          			u_e77d &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
283581                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud484( .I( CxtReq_IdR ) , .O( u_5595 ) );
283582                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud828( .I( Rsp_CxtId ) , .O( u_135b ) );
283583                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283584     1/1          		if ( ! Sys_Clk_RstN )
283585     1/1          			u_b6e5 &lt;= #1.0 ( 4'b1111 );
283586     1/1          		else if ( u_aec3 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_135b [6] ) )
283587     1/1          			u_b6e5 &lt;= #1.0 ( u_aec3 ? Cxt_6 [3:0] + 4'b0001 : Cxt_6 [3:0] - 4'b0001 );
                        MISSING_ELSE
283588                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud807( .I( Rsp_CxtId ) , .O( u_1ebc ) );
283589                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g810(
283590                  		.Clk( Sys_Clk )
283591                  	,	.Clk_ClkS( Sys_Clk_ClkS )
283592                  	,	.Clk_En( Sys_Clk_En )
283593                  	,	.Clk_EnS( Sys_Clk_EnS )
283594                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
283595                  	,	.Clk_RstN( Sys_Clk_RstN )
283596                  	,	.Clk_Tm( Sys_Clk_Tm )
283597                  	,	.En( u_1ebc [5] )
283598                  	,	.O( u_6869 )
283599                  	,	.Reset( Rsp_PktNext )
283600                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
283601                  	);
283602                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud799( .I( Rsp_CxtId ) , .O( u_5b06 ) );
283603                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg802(
283604                  		.Clk( Sys_Clk )
283605                  	,	.Clk_ClkS( Sys_Clk_ClkS )
283606                  	,	.Clk_En( Sys_Clk_En )
283607                  	,	.Clk_EnS( Sys_Clk_EnS )
283608                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
283609                  	,	.Clk_RstN( Sys_Clk_RstN )
283610                  	,	.Clk_Tm( Sys_Clk_Tm )
283611                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_5b06 [5] )
283612                  	,	.O( u_6dfc )
283613                  	,	.Reset( Rsp_GenLast )
283614                  	,	.Set( Rsp_IsErr )
283615                  	);
283616                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283617     1/1          		if ( ! Sys_Clk_RstN )
283618     1/1          			u_c6ef &lt;= #1.0 ( 4'b0 );
283619     1/1          		else if ( CxtEn_Load [5] )
283620     1/1          			u_c6ef &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
283621                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283622     1/1          		if ( ! Sys_Clk_RstN )
283623     1/1          			u_b47b &lt;= #1.0 ( 4'b0 );
283624     1/1          		else if ( CxtEn_Load [5] )
283625     1/1          			u_b47b &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
283626                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud772( .I( Rsp_CxtId ) , .O( u_24d5 ) );
283627                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283628     1/1          		if ( ! Sys_Clk_RstN )
283629     1/1          			u_172d &lt;= #1.0 ( 4'b1111 );
283630     1/1          		else if ( u_d775 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_24d5 [5] ) )
283631     1/1          			u_172d &lt;= #1.0 ( u_d775 ? Cxt_5 [3:0] + 4'b0001 : Cxt_5 [3:0] - 4'b0001 );
                        MISSING_ELSE
283632                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud752( .I( Rsp_CxtId ) , .O( u_9b03 ) );
283633                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g755(
283634                  		.Clk( Sys_Clk )
283635                  	,	.Clk_ClkS( Sys_Clk_ClkS )
283636                  	,	.Clk_En( Sys_Clk_En )
283637                  	,	.Clk_EnS( Sys_Clk_EnS )
283638                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
283639                  	,	.Clk_RstN( Sys_Clk_RstN )
283640                  	,	.Clk_Tm( Sys_Clk_Tm )
283641                  	,	.En( u_9b03 [4] )
283642                  	,	.O( u_5853 )
283643                  	,	.Reset( Rsp_PktNext )
283644                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
283645                  	);
283646                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud744( .I( Rsp_CxtId ) , .O( u_89d4 ) );
283647                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg747(
283648                  		.Clk( Sys_Clk )
283649                  	,	.Clk_ClkS( Sys_Clk_ClkS )
283650                  	,	.Clk_En( Sys_Clk_En )
283651                  	,	.Clk_EnS( Sys_Clk_EnS )
283652                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
283653                  	,	.Clk_RstN( Sys_Clk_RstN )
283654                  	,	.Clk_Tm( Sys_Clk_Tm )
283655                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_89d4 [4] )
283656                  	,	.O( u_bbd2 )
283657                  	,	.Reset( Rsp_GenLast )
283658                  	,	.Set( Rsp_IsErr )
283659                  	);
283660                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283661     1/1          		if ( ! Sys_Clk_RstN )
283662     1/1          			u_e6b9 &lt;= #1.0 ( 4'b0 );
283663     1/1          		else if ( CxtEn_Load [4] )
283664     1/1          			u_e6b9 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
283665                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283666     1/1          		if ( ! Sys_Clk_RstN )
283667     1/1          			u_4750 &lt;= #1.0 ( 4'b0 );
283668     1/1          		else if ( CxtEn_Load [4] )
283669     1/1          			u_4750 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
283670                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud717( .I( Rsp_CxtId ) , .O( u_b5b8 ) );
283671                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283672     1/1          		if ( ! Sys_Clk_RstN )
283673     1/1          			u_7d92 &lt;= #1.0 ( 4'b1111 );
283674     1/1          		else if ( u_633c ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_b5b8 [4] ) )
283675     1/1          			u_7d92 &lt;= #1.0 ( u_633c ? Cxt_4 [3:0] + 4'b0001 : Cxt_4 [3:0] - 4'b0001 );
                        MISSING_ELSE
283676                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud697( .I( Rsp_CxtId ) , .O( u_a02f ) );
283677                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g700(
283678                  		.Clk( Sys_Clk )
283679                  	,	.Clk_ClkS( Sys_Clk_ClkS )
283680                  	,	.Clk_En( Sys_Clk_En )
283681                  	,	.Clk_EnS( Sys_Clk_EnS )
283682                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
283683                  	,	.Clk_RstN( Sys_Clk_RstN )
283684                  	,	.Clk_Tm( Sys_Clk_Tm )
283685                  	,	.En( u_a02f [3] )
283686                  	,	.O( u_d435 )
283687                  	,	.Reset( Rsp_PktNext )
283688                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
283689                  	);
283690                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud689( .I( Rsp_CxtId ) , .O( u_d9f4 ) );
283691                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg692(
283692                  		.Clk( Sys_Clk )
283693                  	,	.Clk_ClkS( Sys_Clk_ClkS )
283694                  	,	.Clk_En( Sys_Clk_En )
283695                  	,	.Clk_EnS( Sys_Clk_EnS )
283696                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
283697                  	,	.Clk_RstN( Sys_Clk_RstN )
283698                  	,	.Clk_Tm( Sys_Clk_Tm )
283699                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_d9f4 [3] )
283700                  	,	.O( u_e33b )
283701                  	,	.Reset( Rsp_GenLast )
283702                  	,	.Set( Rsp_IsErr )
283703                  	);
283704                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283705     1/1          		if ( ! Sys_Clk_RstN )
283706     1/1          			u_2c1 &lt;= #1.0 ( 4'b0 );
283707     1/1          		else if ( CxtEn_Load [3] )
283708     1/1          			u_2c1 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
283709                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283710     1/1          		if ( ! Sys_Clk_RstN )
283711     1/1          			u_f04d &lt;= #1.0 ( 4'b0 );
283712     1/1          		else if ( CxtEn_Load [3] )
283713     1/1          			u_f04d &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
283714                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud662( .I( Rsp_CxtId ) , .O( u_ddc3 ) );
283715                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283716     1/1          		if ( ! Sys_Clk_RstN )
283717     1/1          			u_11 &lt;= #1.0 ( 4'b1111 );
283718     1/1          		else if ( u_2b6f ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_ddc3 [3] ) )
283719     1/1          			u_11 &lt;= #1.0 ( u_2b6f ? Cxt_3 [3:0] + 4'b0001 : Cxt_3 [3:0] - 4'b0001 );
                        MISSING_ELSE
283720                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud642( .I( Rsp_CxtId ) , .O( u_9795 ) );
283721                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g645(
283722                  		.Clk( Sys_Clk )
283723                  	,	.Clk_ClkS( Sys_Clk_ClkS )
283724                  	,	.Clk_En( Sys_Clk_En )
283725                  	,	.Clk_EnS( Sys_Clk_EnS )
283726                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
283727                  	,	.Clk_RstN( Sys_Clk_RstN )
283728                  	,	.Clk_Tm( Sys_Clk_Tm )
283729                  	,	.En( u_9795 [2] )
283730                  	,	.O( u_19b5 )
283731                  	,	.Reset( Rsp_PktNext )
283732                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
283733                  	);
283734                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud634( .I( Rsp_CxtId ) , .O( u_8b38 ) );
283735                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg637(
283736                  		.Clk( Sys_Clk )
283737                  	,	.Clk_ClkS( Sys_Clk_ClkS )
283738                  	,	.Clk_En( Sys_Clk_En )
283739                  	,	.Clk_EnS( Sys_Clk_EnS )
283740                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
283741                  	,	.Clk_RstN( Sys_Clk_RstN )
283742                  	,	.Clk_Tm( Sys_Clk_Tm )
283743                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_8b38 [2] )
283744                  	,	.O( u_bb4a )
283745                  	,	.Reset( Rsp_GenLast )
283746                  	,	.Set( Rsp_IsErr )
283747                  	);
283748                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283749     1/1          		if ( ! Sys_Clk_RstN )
283750     1/1          			u_3bed &lt;= #1.0 ( 4'b0 );
283751     1/1          		else if ( CxtEn_Load [2] )
283752     1/1          			u_3bed &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
283753                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283754     1/1          		if ( ! Sys_Clk_RstN )
283755     1/1          			u_c8e2 &lt;= #1.0 ( 4'b0 );
283756     1/1          		else if ( CxtEn_Load [2] )
283757     1/1          			u_c8e2 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
283758                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud607( .I( Rsp_CxtId ) , .O( u_e48a ) );
283759                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283760     1/1          		if ( ! Sys_Clk_RstN )
283761     1/1          			u_62d2 &lt;= #1.0 ( 4'b1111 );
283762     1/1          		else if ( u_66aa ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_e48a [2] ) )
283763     1/1          			u_62d2 &lt;= #1.0 ( u_66aa ? Cxt_2 [3:0] + 4'b0001 : Cxt_2 [3:0] - 4'b0001 );
                        MISSING_ELSE
283764                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud587( .I( Rsp_CxtId ) , .O( u_c8c3 ) );
283765                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g590(
283766                  		.Clk( Sys_Clk )
283767                  	,	.Clk_ClkS( Sys_Clk_ClkS )
283768                  	,	.Clk_En( Sys_Clk_En )
283769                  	,	.Clk_EnS( Sys_Clk_EnS )
283770                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
283771                  	,	.Clk_RstN( Sys_Clk_RstN )
283772                  	,	.Clk_Tm( Sys_Clk_Tm )
283773                  	,	.En( u_c8c3 [1] )
283774                  	,	.O( u_ea16 )
283775                  	,	.Reset( Rsp_PktNext )
283776                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
283777                  	);
283778                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud578( .I( Rsp_CxtId ) , .O( u_eee9 ) );
283779                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg582(
283780                  		.Clk( Sys_Clk )
283781                  	,	.Clk_ClkS( Sys_Clk_ClkS )
283782                  	,	.Clk_En( Sys_Clk_En )
283783                  	,	.Clk_EnS( Sys_Clk_EnS )
283784                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
283785                  	,	.Clk_RstN( Sys_Clk_RstN )
283786                  	,	.Clk_Tm( Sys_Clk_Tm )
283787                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_eee9 [1] )
283788                  	,	.O( u_fcb3 )
283789                  	,	.Reset( Rsp_GenLast )
283790                  	,	.Set( Rsp_IsErr )
283791                  	);
283792                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283793     1/1          		if ( ! Sys_Clk_RstN )
283794     1/1          			u_b4c4 &lt;= #1.0 ( 4'b0 );
283795     1/1          		else if ( CxtEn_Load [1] )
283796     1/1          			u_b4c4 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
283797                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283798     1/1          		if ( ! Sys_Clk_RstN )
283799     1/1          			u_a250 &lt;= #1.0 ( 4'b0 );
283800     1/1          		else if ( CxtEn_Load [1] )
283801     1/1          			u_a250 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
283802                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud551( .I( Rsp_CxtId ) , .O( u_fcc ) );
283803                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283804     1/1          		if ( ! Sys_Clk_RstN )
283805     1/1          			u_9396 &lt;= #1.0 ( 4'b1111 );
283806     1/1          		else if ( u_273b ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_fcc [1] ) )
283807     1/1          			u_9396 &lt;= #1.0 ( u_273b ? Cxt_1 [3:0] + 4'b0001 : Cxt_1 [3:0] - 4'b0001 );
                        MISSING_ELSE
283808                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud533( .I( Rsp_CxtId ) , .O( u_cea8 ) );
283809                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
283810                  		.Clk( Sys_Clk )
283811                  	,	.Clk_ClkS( Sys_Clk_ClkS )
283812                  	,	.Clk_En( Sys_Clk_En )
283813                  	,	.Clk_EnS( Sys_Clk_EnS )
283814                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
283815                  	,	.Clk_RstN( Sys_Clk_RstN )
283816                  	,	.Clk_Tm( Sys_Clk_Tm )
283817                  	,	.En( u_cea8 [0] )
283818                  	,	.O( u_61d3 )
283819                  	,	.Reset( Rsp_PktNext )
283820                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
283821                  	);
283822                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud526( .I( Rsp_CxtId ) , .O( u_bd16 ) );
283823                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
283824                  		.Clk( Sys_Clk )
283825                  	,	.Clk_ClkS( Sys_Clk_ClkS )
283826                  	,	.Clk_En( Sys_Clk_En )
283827                  	,	.Clk_EnS( Sys_Clk_EnS )
283828                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
283829                  	,	.Clk_RstN( Sys_Clk_RstN )
283830                  	,	.Clk_Tm( Sys_Clk_Tm )
283831                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_bd16 [0] )
283832                  	,	.O( u_43f9 )
283833                  	,	.Reset( Rsp_GenLast )
283834                  	,	.Set( Rsp_IsErr )
283835                  	);
283836                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283837     1/1          		if ( ! Sys_Clk_RstN )
283838     1/1          			u_e38b &lt;= #1.0 ( 4'b0 );
283839     1/1          		else if ( CxtEn_Load [0] )
283840     1/1          			u_e38b &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
283841                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283842     1/1          		if ( ! Sys_Clk_RstN )
283843     1/1          			u_f5ff &lt;= #1.0 ( 4'b0 );
283844     1/1          		else if ( CxtEn_Load [0] )
283845     1/1          			u_f5ff &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
283846                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud501( .I( Rsp_CxtId ) , .O( u_df9 ) );
283847                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
283848     1/1          		if ( ! Sys_Clk_RstN )
283849     1/1          			u_e44a &lt;= #1.0 ( 4'b1111 );
283850     1/1          		else if ( u_5cd5 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_df9 [0] ) )
283851     1/1          			u_e44a &lt;= #1.0 ( u_5cd5 ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
                        MISSING_ELSE
283852                  	always @( CxtReq_IdR  or u_2df8  or u_3732  or u_49a6  or u_a33a  or u_a95b  or u_b295  or u_bbcf  or u_c509 ) begin
283853     1/1          		case ( CxtReq_IdR )
283854     1/1          			3'b111 : u_8348 = u_b295 ;
283855     1/1          			3'b110 : u_8348 = u_3732 ;
283856     1/1          			3'b101 : u_8348 = u_a95b ;
283857     1/1          			3'b100 : u_8348 = u_2df8 ;
283858     1/1          			3'b011 : u_8348 = u_c509 ;
283859     1/1          			3'b010 : u_8348 = u_49a6 ;
283860     1/1          			3'b001 : u_8348 = u_bbcf ;
283861     1/1          			3'b0   : u_8348 = u_a33a ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
283862                  		endcase
283863                  	end
283864                  	rsnoc_z_H_R_G_G2_A_U_93fe0990 Ia(
283865                  		.CmdRx_CurIsWrite( Cmd2P_CurIsWrite )
283866                  	,	.CmdRx_Err( Cmd2P_Err )
283867                  	,	.CmdRx_GenId( Cmd2P_GenId )
283868                  	,	.CmdRx_MatchId( Cmd2P_MatchId )
283869                  	,	.CmdRx_Split( Cmd2P_Split )
283870                  	,	.CmdRx_SubWord( Cmd2P_SubWord )
283871                  	,	.CmdRx_Vld( Cmd2P_Vld )
283872                  	,	.CmdTx_ApertureId( Cmd3_ApertureId )
283873                  	,	.CmdTx_CxtId( Cmd3_CxtId )
283874                  	,	.CmdTx_Err( Cmd3_Err )
283875                  	,	.CmdTx_MatchId( Cmd3_MatchId )
283876                  	,	.CmdTx_Split( Cmd3_Split )
283877                  	,	.CmdTx_Vld( Cmd3_Vld )
283878                  	,	.Cxt_GenId( CxtReq_GenId )
283879                  	,	.Cxt_Id( CxtReq_Id )
283880                  	,	.Cxt_IdR( CxtReq_IdR )
283881                  	,	.Cxt_OrdPtr( CxtReq_OrdPtr )
283882                  	,	.Cxt_Update_BufId( CxtReq_Update_BufId )
283883                  	,	.Cxt_Update_PktCnt1( CxtReq_Update_PktCnt1 )
283884                  	,	.Cxt_Used( CxtReq_Used )
283885                  	,	.Cxt_Write( CxtReq_Write )
283886                  	,	.CxtEmpty( u_8348 == 4'b1111 )
283887                  	,	.CxtOpen( CxtOpen )
283888                  	,	.DbgStall( Dbg_Stall )
283889                  	,	.GenRx_Req_Addr( Gen3P_Req_Addr )
283890                  	,	.GenRx_Req_Be( Gen3P_Req_Be )
283891                  	,	.GenRx_Req_BurstType( Gen3P_Req_BurstType )
283892                  	,	.GenRx_Req_Data( Gen3P_Req_Data )
283893                  	,	.GenRx_Req_Last( Gen3P_Req_Last )
283894                  	,	.GenRx_Req_Len1( Gen3P_Req_Len1 )
283895                  	,	.GenRx_Req_Lock( Gen3P_Req_Lock )
283896                  	,	.GenRx_Req_Opc( Gen3P_Req_Opc )
283897                  	,	.GenRx_Req_Rdy( Gen3P_Req_Rdy )
283898                  	,	.GenRx_Req_SeqId( Gen3P_Req_SeqId )
283899                  	,	.GenRx_Req_SeqUnOrdered( Gen3P_Req_SeqUnOrdered )
283900                  	,	.GenRx_Req_SeqUnique( Gen3P_Req_SeqUnique )
283901                  	,	.GenRx_Req_User( Gen3P_Req_User )
283902                  	,	.GenRx_Req_Vld( Gen3P_Req_Vld )
283903                  	,	.GenTx_Req_Addr( Gen4_Req_Addr )
283904                  	,	.GenTx_Req_Be( Gen4_Req_Be )
283905                  	,	.GenTx_Req_BurstType( Gen4_Req_BurstType )
283906                  	,	.GenTx_Req_Data( Gen4_Req_Data )
283907                  	,	.GenTx_Req_Last( Gen4_Req_Last )
283908                  	,	.GenTx_Req_Len1( Gen4_Req_Len1 )
283909                  	,	.GenTx_Req_Lock( Gen4_Req_Lock )
283910                  	,	.GenTx_Req_Opc( Gen4_Req_Opc )
283911                  	,	.GenTx_Req_Rdy( Gen4_Req_Rdy )
283912                  	,	.GenTx_Req_SeqId( Gen4_Req_SeqId )
283913                  	,	.GenTx_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
283914                  	,	.GenTx_Req_SeqUnique( Gen4_Req_SeqUnique )
283915                  	,	.GenTx_Req_User( Gen4_Req_User )
283916                  	,	.GenTx_Req_Vld( Gen4_Req_Vld )
283917                  	,	.IdInfo_AddrMask( IdInfo_0_AddrMask )
283918                  	,	.IdInfo_Id( IdInfo_0_Id )
283919                  	,	.NextIsWrite( 1'b0 )
283920                  	,	.Rsp_CxtId( Rsp_CxtId )
283921                  	,	.Rsp_ErrCode( Rsp_ErrCode )
283922                  	,	.Rsp_GenId( Rsp_GenId )
283923                  	,	.Rsp_GenLast( Rsp_GenLast )
283924                  	,	.Rsp_GenNext( Rsp_GenNext )
283925                  	,	.Rsp_HeadVld( Rsp_HeadVld )
283926                  	,	.Rsp_IsErr( Rsp_IsErr )
283927                  	,	.Rsp_IsWr( Rsp_IsWr )
283928                  	,	.Rsp_LastFrag( Rsp_LastFrag )
283929                  	,	.Rsp_Opc( Rsp_Opc )
283930                  	,	.Rsp_OrdPtr( Rsp_OrdPtr )
283931                  	,	.Rsp_PktLast( Rsp_PktLast )
283932                  	,	.Rsp_PktNext( Rsp_PktNext )
283933                  	,	.RspDlyCxtId( Gen0Rsp_CxtId )
283934                  	,	.RspDlyLastNext( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
283935                  	,	.Shortage( Shortage_Allocate )
283936                  	,	.Stall_Ordering_Id( Stall_Ordering_Id )
283937                  	,	.Stall_Ordering_On( Stall_Ordering_On )
283938                  	,	.Sys_Clk( Sys_Clk )
283939                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
283940                  	,	.Sys_Clk_En( Sys_Clk_En )
283941                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
283942                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
283943                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
283944                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
283945                  	,	.Sys_Pwr_Idle( Pwr_Stage3_Idle )
283946                  	,	.Sys_Pwr_WakeUp( Pwr_Stage3_WakeUp )
283947                  	);
283948                  	assign u_ecb0 = CxtEn_Load [7] | CxtEn_Update_PktCnt1 [7];
283949                  	assign Cxt_7 = { u_de2 , u_aa71 , u_cc71 , u_9515 , u_2bb4 };
283950                  	assign CxtRsp_First = u_90f6 [13];
283951                  	assign CxtRsp_GenId = u_90f6 [7:4];
283952                  	assign CxtRsp_OrdPtr = u_90f6 [11:8];
283953                  	assign CxtRsp_PktCnt1 = u_90f6 [3:0];
283954                  	assign CxtRsp_WrInErr = u_90f6 [12];
283955                  	assign Gen0_Rsp_Rdy = GenLcl_Rsp_Rdy;
283956                  	assign RxEcc_Data = Rx_Data;
283957                  	assign u_d19a = RxEcc_Data [111:38];
283958                  	assign Rx1Data = RxEcc_Data [37:0];
283959                  	assign Rx1_Data =
283960                  		{			{	u_d19a [73]
283961                  			,	u_d19a [72:56]
283962                  			,	u_d19a [55:52]
283963                  			,	u_d19a [51:50]
283964                  			,	u_d19a [49:43]
283965                  			,	u_d19a [42:11]
283966                  			,	u_d19a [10:3]
283967                  			,	u_d19a [2:0]
283968                  			}
283969                  		,
283970                  		Rx1Data
283971                  		};
283972                  	assign RxEcc_Head = Rx_Head;
283973                  	assign Rx1_Head = RxEcc_Head;
283974                  	assign RxEcc_Tail = Rx_Tail;
283975                  	assign Rx1_Tail = RxEcc_Tail;
283976                  	assign RxEcc_Vld = Rx_Vld;
283977                  	assign Rx1_Vld = RxEcc_Vld;
283978                  	rsnoc_z_H_R_T_P_U_U_fb48035b Irspfp(
283979                  		.Rx_Data( Rx1_Data )
283980                  	,	.Rx_Head( Rx1_Head )
283981                  	,	.Rx_Rdy( Rx1_Rdy )
283982                  	,	.Rx_Tail( Rx1_Tail )
283983                  	,	.Rx_Vld( Rx1_Vld )
283984                  	,	.Sys_Clk( Sys_Clk )
283985                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
283986                  	,	.Sys_Clk_En( Sys_Clk_En )
283987                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
283988                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
283989                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
283990                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
283991                  	,	.Sys_Pwr_Idle( )
283992                  	,	.Sys_Pwr_WakeUp( )
283993                  	,	.Tx_Data( RxP_Data )
283994                  	,	.Tx_Head( RxP_Head )
283995                  	,	.Tx_Rdy( RxP_Rdy )
283996                  	,	.Tx_Tail( RxP_Tail )
283997                  	,	.Tx_Vld( RxP_Vld )
283998                  	,	.WakeUp_Rx( )
283999                  	);
284000                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud918( .I( Rsp_CxtId ) , .O( u_99df ) );
284001                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g921(
284002                  		.Clk( Sys_Clk )
284003                  	,	.Clk_ClkS( Sys_Clk_ClkS )
284004                  	,	.Clk_En( Sys_Clk_En )
284005                  	,	.Clk_EnS( Sys_Clk_EnS )
284006                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
284007                  	,	.Clk_RstN( Sys_Clk_RstN )
284008                  	,	.Clk_Tm( Sys_Clk_Tm )
284009                  	,	.En( u_99df [7] )
284010                  	,	.O( u_de2 )
284011                  	,	.Reset( Rsp_PktNext )
284012                  	,	.Set( Rsp_GenLast &amp; Rsp_GenNext )
284013                  	);
284014                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud910( .I( Rsp_CxtId ) , .O( u_bec7 ) );
284015                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg913(
284016                  		.Clk( Sys_Clk )
284017                  	,	.Clk_ClkS( Sys_Clk_ClkS )
284018                  	,	.Clk_En( Sys_Clk_En )
284019                  	,	.Clk_EnS( Sys_Clk_EnS )
284020                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
284021                  	,	.Clk_RstN( Sys_Clk_RstN )
284022                  	,	.Clk_Tm( Sys_Clk_Tm )
284023                  	,	.En( Rsp_PktNext &amp; Rsp_IsWr &amp; u_bec7 [7] )
284024                  	,	.O( u_aa71 )
284025                  	,	.Reset( Rsp_GenLast )
284026                  	,	.Set( Rsp_IsErr )
284027                  	);
284028                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284029     1/1          		if ( ! Sys_Clk_RstN )
284030     1/1          			u_cc71 &lt;= #1.0 ( 4'b0 );
284031     1/1          		else if ( CxtEn_Load [7] )
284032     1/1          			u_cc71 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
284033                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284034     1/1          		if ( ! Sys_Clk_RstN )
284035     1/1          			u_9515 &lt;= #1.0 ( 4'b0 );
284036     1/1          		else if ( CxtEn_Load [7] )
284037     1/1          			u_9515 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
284038                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud883( .I( Rsp_CxtId ) , .O( u_35c0 ) );
284039                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284040     1/1          		if ( ! Sys_Clk_RstN )
284041     1/1          			u_2bb4 &lt;= #1.0 ( 4'b1111 );
284042     1/1          		else if ( u_ecb0 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_35c0 [7] ) )
284043     1/1          			u_2bb4 &lt;= #1.0 ( u_ecb0 ? Cxt_7 [3:0] + 4'b0001 : Cxt_7 [3:0] - 4'b0001 );
                        MISSING_ELSE
284044                  	always @( Cxt_0  or Cxt_1  or Cxt_2  or Cxt_3  or Cxt_4  or Cxt_5  or Cxt_6  or Cxt_7  or Rsp_CxtId ) begin
284045     1/1          		case ( Rsp_CxtId )
284046     1/1          			3'b111 : u_90f6 = Cxt_7 ;
284047     1/1          			3'b110 : u_90f6 = Cxt_6 ;
284048     1/1          			3'b101 : u_90f6 = Cxt_5 ;
284049     1/1          			3'b100 : u_90f6 = Cxt_4 ;
284050     1/1          			3'b011 : u_90f6 = Cxt_3 ;
284051     1/1          			3'b010 : u_90f6 = Cxt_2 ;
284052     1/1          			3'b001 : u_90f6 = Cxt_1 ;
284053     1/1          			3'b0   : u_90f6 = Cxt_0 ;
                        MISSING_DEFAULT
284054                  		endcase
284055                  	end
284056                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud1018( .I( CxtReq_IdR ) , .O( CurCxtId ) );
284057                  	rsnoc_z_H_R_G_G2_R_U_93fe0990 Ir(
284058                  		.Cxt_First( CxtRsp_First )
284059                  	,	.Cxt_GenId( CxtRsp_GenId )
284060                  	,	.Cxt_OrdPtr( CxtRsp_OrdPtr )
284061                  	,	.Cxt_PktCnt1( CxtRsp_PktCnt1 )
284062                  	,	.Cxt_WrInErr( CxtRsp_WrInErr )
284063                  	,	.CxtOpen( CurCxtId &amp; { 8 { CxtOpen }  } )
284064                  	,	.ErrPld( CurCxtId &amp; { 8 { ErrPld }  } )
284065                  	,	.GenTx_Rsp_Data( Gen0_Rsp_Data )
284066                  	,	.GenTx_Rsp_Last( Gen0_Rsp_Last )
284067                  	,	.GenTx_Rsp_Opc( Gen0_Rsp_Opc )
284068                  	,	.GenTx_Rsp_Rdy( Gen0_Rsp_Rdy )
284069                  	,	.GenTx_Rsp_SeqId( Gen0_Rsp_SeqId )
284070                  	,	.GenTx_Rsp_SeqUnOrdered( Gen0_Rsp_SeqUnOrdered )
284071                  	,	.GenTx_Rsp_Status( Gen0_Rsp_Status )
284072                  	,	.GenTx_Rsp_Vld( Gen0_Rsp_Vld )
284073                  	,	.ResponsePipe_Rsp_CxtId( RspPipe_Rsp_CxtId )
284074                  	,	.ResponsePipe_Rsp_GenId( RspPipe_Rsp_GenId )
284075                  	,	.ResponsePipe_Rsp_LastFrag( RspPipe_Rsp_LastFrag )
284076                  	,	.Rsp_CxtId( Rsp_CxtId )
284077                  	,	.Rsp_ErrCode( Rsp_ErrCode )
284078                  	,	.Rsp_GenId( Rsp_GenId )
284079                  	,	.Rsp_GenLast( Rsp_GenLast )
284080                  	,	.Rsp_GenNext( Rsp_GenNext )
284081                  	,	.Rsp_HeadVld( Rsp_HeadVld )
284082                  	,	.Rsp_IsErr( Rsp_IsErr )
284083                  	,	.Rsp_IsWr( Rsp_IsWr )
284084                  	,	.Rsp_LastFrag( Rsp_LastFrag )
284085                  	,	.Rsp_Opc( Rsp_Opc )
284086                  	,	.Rsp_OrdPtr( Rsp_OrdPtr )
284087                  	,	.Rsp_PktLast( Rsp_PktLast )
284088                  	,	.Rsp_PktNext( Rsp_PktNext )
284089                  	,	.Rx_Data( RxP_Data )
284090                  	,	.Rx_Head( RxP_Head )
284091                  	,	.Rx_Rdy( RxP_Rdy )
284092                  	,	.Rx_Tail( RxP_Tail )
284093                  	,	.Rx_Vld( RxP_Vld )
284094                  	,	.Sys_Clk( Sys_Clk )
284095                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
284096                  	,	.Sys_Clk_En( Sys_Clk_En )
284097                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
284098                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
284099                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
284100                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
284101                  	,	.Sys_Pwr_Idle( Pwr_Response_Idle )
284102                  	,	.Sys_Pwr_WakeUp( Pwr_Response_WakeUp )
284103                  	);
284104                  	assign Gen0Rsp_GenId = RspPipe_Rsp_GenId;
284105                  	assign Stat_Rsp_Cxt = Gen0Rsp_GenId;
284106                  	assign GenReqXfer = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy;
284107                  	assign GenReqStop =
284108                  			GenReqHead &amp; GenReqXfer
284109                  		&amp;			(		GenLcl_Req_Opc == 3'b000 | GenLcl_Req_Opc == 3'b001 | GenLcl_Req_Opc == 3'b010 | GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101
284110                  			);
284111                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t10 ud( .I( Stat_Rsp_Cxt ) , .O( u_4c36 ) );
284112                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284113     1/1          		if ( ! Sys_Clk_RstN )
284114     1/1          			GenReqHead &lt;= #1.0 ( 1'b1 );
284115     1/1          		else if ( GenReqXfer )
284116     1/1          			GenReqHead &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
284117                  	rsnoc_z_H_R_U_C_C_Ea_16eec3f1 Isa(
284118                  		.CxtUsed( )
284119                  	,	.FreeCxt( u_4c36 )
284120                  	,	.FreeVld( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
284121                  	,	.NewCxt( GenId )
284122                  	,	.NewRdy( )
284123                  	,	.NewVld( GenReqStop )
284124                  	,	.Sys_Clk( Sys_Clk )
284125                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
284126                  	,	.Sys_Clk_En( Sys_Clk_En )
284127                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
284128                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
284129                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
284130                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
284131                  	,	.Sys_Pwr_Idle( Pwr_Stat_Idle )
284132                  	,	.Sys_Pwr_WakeUp( Pwr_Stat_WakeUp )
284133                  	);
284134                  	assign Strm3Cmd = GenId;
284135                  	assign Strm4Cmd = Strm3Cmd;
284136                  	assign Cmd0_GenId = Strm4Cmd;
284137                  	assign Cmd0_Mode = Mode;
284138                  	assign Gen0_Req_Last = GenLcl_Req_Last;
284139                  	assign Gen0_Req_Vld = GenLcl_Req_Vld;
284140                  	assign Cmd0_Vld = u_b919;
284141                  	assign Gen0_Req_Addr = GenLcl_Req_Addr;
284142                  	assign Gen0_Req_Be = GenLcl_Req_Be;
284143                  	assign Gen0_Req_BurstType = GenLcl_Req_BurstType;
284144                  	assign Gen0_Req_Data = GenLcl_Req_Data;
284145                  	assign Gen0_Req_Len1 = GenLcl_Req_Len1;
284146                  	assign Gen0_Req_Lock = GenLcl_Req_Lock;
284147                  	assign Gen0_Req_Opc = GenLcl_Req_Opc;
284148                  	assign Gen0_Req_SeqId = GenLcl_Req_SeqId;
284149                  	assign Gen0_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
284150                  	assign Gen0_Req_SeqUnique = GenLcl_Req_SeqUnique;
284151                  	assign Gen0_Req_User = GenLcl_Req_User;
284152                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284153     1/1          		if ( ! Sys_Clk_RstN )
284154     1/1          			u_b919 &lt;= #1.0 ( 1'b1 );
284155     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
284156     1/1          			u_b919 &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
284157                  	rsnoc_z_H_R_G_G2_D_U_93fe0990 Id(
284158                  		.CmdRx_GenId( Cmd0_GenId )
284159                  	,	.CmdRx_Mode( Cmd0_Mode )
284160                  	,	.CmdRx_Vld( Cmd0_Vld )
284161                  	,	.CmdTx_CurIsWrite( Cmd1_CurIsWrite )
284162                  	,	.CmdTx_GenId( Cmd1_GenId )
284163                  	,	.CmdTx_MatchId( Cmd1_MatchId )
284164                  	,	.CmdTx_Mode( Cmd1_Mode )
284165                  	,	.CmdTx_Vld( Cmd1_Vld )
284166                  	,	.GenRx_Req_Addr( Gen0_Req_Addr )
284167                  	,	.GenRx_Req_Be( Gen0_Req_Be )
284168                  	,	.GenRx_Req_BurstType( Gen0_Req_BurstType )
284169                  	,	.GenRx_Req_Data( Gen0_Req_Data )
284170                  	,	.GenRx_Req_Last( Gen0_Req_Last )
284171                  	,	.GenRx_Req_Len1( Gen0_Req_Len1 )
284172                  	,	.GenRx_Req_Lock( Gen0_Req_Lock )
284173                  	,	.GenRx_Req_Opc( Gen0_Req_Opc )
284174                  	,	.GenRx_Req_Rdy( Gen0_Req_Rdy )
284175                  	,	.GenRx_Req_SeqId( Gen0_Req_SeqId )
284176                  	,	.GenRx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
284177                  	,	.GenRx_Req_SeqUnique( Gen0_Req_SeqUnique )
284178                  	,	.GenRx_Req_User( Gen0_Req_User )
284179                  	,	.GenRx_Req_Vld( Gen0_Req_Vld )
284180                  	,	.GenTx_Req_Addr( Gen2_Req_Addr )
284181                  	,	.GenTx_Req_Be( Gen2_Req_Be )
284182                  	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
284183                  	,	.GenTx_Req_Data( Gen2_Req_Data )
284184                  	,	.GenTx_Req_Last( Gen2_Req_Last )
284185                  	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
284186                  	,	.GenTx_Req_Lock( Gen2_Req_Lock )
284187                  	,	.GenTx_Req_Opc( Gen2_Req_Opc )
284188                  	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
284189                  	,	.GenTx_Req_SeqId( Gen2_Req_SeqId )
284190                  	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
284191                  	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
284192                  	,	.GenTx_Req_User( Gen2_Req_User )
284193                  	,	.GenTx_Req_Vld( Gen2_Req_Vld )
284194                  	,	.Sys_Clk( Sys_Clk )
284195                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
284196                  	,	.Sys_Clk_En( Sys_Clk_En )
284197                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
284198                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
284199                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
284200                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
284201                  	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
284202                  	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
284203                  	,	.Translation_Found( Translation_0_Found )
284204                  	,	.Translation_Key( Translation_0_Key )
284205                  	,	.Translation_MatchId( Translation_0_MatchId )
284206                  	);
284207                  	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
284208                  	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
284209                  	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
284210                  	assign GenLcl_Rsp_SeqId = Gen0_Rsp_SeqId;
284211                  	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
284212                  	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
284213                  	rsnoc_z_H_R_G_U_Q_U_02e988dbef uu02e988dbef(
284214                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
284215                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
284216                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
284217                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
284218                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
284219                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
284220                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
284221                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
284222                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
284223                  	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
284224                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
284225                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
284226                  	,	.GenLcl_Req_User( GenLcl_Req_User )
284227                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
284228                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
284229                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
284230                  	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
284231                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
284232                  	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
284233                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
284234                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
284235                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
284236                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
284237                  	,	.GenPrt_Req_Be( Gen_Req_Be )
284238                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
284239                  	,	.GenPrt_Req_Data( Gen_Req_Data )
284240                  	,	.GenPrt_Req_Last( Gen_Req_Last )
284241                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
284242                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
284243                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
284244                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
284245                  	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
284246                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
284247                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
284248                  	,	.GenPrt_Req_User( Gen_Req_User )
284249                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
284250                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
284251                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
284252                  	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
284253                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
284254                  	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
284255                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
284256                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
284257                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
284258                  	,	.Sys_Clk( Sys_Clk )
284259                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
284260                  	,	.Sys_Clk_En( Sys_Clk_En )
284261                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
284262                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
284263                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
284264                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
284265                  	,	.Sys_Pwr_Idle( u_Idle )
284266                  	,	.Sys_Pwr_WakeUp( u_WakeUp )
284267                  	);
284268                  	assign ReqPending = u_9ae8 &amp; Gen0_Req_Vld;
284269                  	assign ReqRdPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
284270                  	assign RdPendCntInc = ReqRdPending &amp; Gen0_Req_Rdy;
284271                  	assign RdPendCntDec =
284272                  				GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy
284273                  		&amp;	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
284274                  	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
284275                  	assign u_76e9 = RdPendCnt + 4'b0001;
284276                  	assign u_2ee2 = RdPendCnt - 4'b0001;
284277                  	assign ReqWrPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
284278                  	assign WrPendCntInc = ReqWrPending &amp; Gen0_Req_Rdy;
284279                  	assign WrPendCntDec = GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
284280                  	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
284281                  	assign u_ecaf = WrPendCnt + 4'b0001;
284282                  	assign u_6be4 = WrPendCnt - 4'b0001;
284283                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284284     1/1          		if ( ! Sys_Clk_RstN )
284285     1/1          			u_9ae8 &lt;= #1.0 ( 1'b1 );
284286     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
284287     1/1          			u_9ae8 &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
284288                  	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc &amp; RdPendCntDec , RdPendCntInc &amp; ~ RdPendCntDec } ;
284289                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284290     1/1          		if ( ! Sys_Clk_RstN )
284291     1/1          			RdPendCnt &lt;= #1.0 ( 4'b0 );
284292     1/1          		else if ( RdPendCntEn )
284293     1/1          			RdPendCnt &lt;= #1.0 ( RdPendCntNext );
                        MISSING_ELSE
284294                  	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
284295     1/1          		case ( uRdPendCntNext_caseSel )
284296     1/1          			2'b01   : RdPendCntNext = u_76e9 ;
284297     1/1          			2'b10   : RdPendCntNext = u_2ee2 ;
284298     1/1          			2'b0    : RdPendCntNext = RdPendCnt ;
284299     1/1          			default : RdPendCntNext = 4'b0 ;
284300                  		endcase
284301                  	end
284302                  	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc &amp; WrPendCntDec , WrPendCntInc &amp; ~ WrPendCntDec } ;
284303                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284304     1/1          		if ( ! Sys_Clk_RstN )
284305     1/1          			WrPendCnt &lt;= #1.0 ( 4'b0 );
284306     1/1          		else if ( WrPendCntEn )
284307     1/1          			WrPendCnt &lt;= #1.0 ( WrPendCntNext );
                        MISSING_ELSE
284308                  	always @( WrPendCnt or uWrPendCntNext_caseSel or u_6be4 or u_ecaf ) begin
284309     1/1          		case ( uWrPendCntNext_caseSel )
284310     1/1          			2'b01   : WrPendCntNext = u_ecaf ;
284311     1/1          			2'b10   : WrPendCntNext = u_6be4 ;
284312     1/1          			2'b0    : WrPendCntNext = WrPendCnt ;
284313     1/1          			default : WrPendCntNext = 4'b0 ;
284314                  		endcase
284315                  	end
284316                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284317     1/1          		if ( ! Sys_Clk_RstN )
284318     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
284319     1/1          		else	NoPendingTrans &lt;= #1.0 ( RdPendCntNext == 4'b0 &amp; WrPendCntNext == 4'b0 &amp; ~ ReqPending );
284320                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284321     1/1          		if ( ! Sys_Clk_RstN )
284322     1/1          			NoRdPendingTrans &lt;= #1.0 ( 1'b1 );
284323     1/1          		else	NoRdPendingTrans &lt;= #1.0 ( RdPendCntNext == 4'b0 &amp; ~ ReqRdPending );
284324                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284325     1/1          		if ( ! Sys_Clk_RstN )
284326     1/1          			NoWrPendingTrans &lt;= #1.0 ( 1'b1 );
284327     1/1          		else	NoWrPendingTrans &lt;= #1.0 ( WrPendCntNext == 4'b0 &amp; ~ ReqWrPending );
284328                  	assign RxEcc_Rdy = Rx1_Rdy;
284329                  	assign Rx_Rdy = RxEcc_Rdy;
284330                  	assign Stat_Req_Cxt = GenId;
284331                  	assign Stat_Req_Info_Addr = GenLcl_Req_Addr;
284332                  	assign Stat_Req_Info_User = GenLcl_Req_User;
284333                  	assign Stat_Req_Info_Wr = GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101;
284334                  	assign GenReqStart =
284335                  			GenLcl_Req_Vld &amp; u_72f4
284336                  		&amp;			(		GenLcl_Req_Opc == 3'b000 | GenLcl_Req_Opc == 3'b001 | GenLcl_Req_Opc == 3'b010 | GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101
284337                  			);
284338                  	assign Stat_Req_Start = GenReqStart;
284339                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284340     1/1          		if ( ! Sys_Clk_RstN )
284341     1/1          			u_72f4 &lt;= #1.0 ( 1'b1 );
284342     1/1          		else if ( GenLcl_Req_Vld )
284343     1/1          			u_72f4 &lt;= #1.0 ( GenLcl_Req_Last &amp; GenLcl_Req_Rdy );
                        MISSING_ELSE
284344                  	assign Stat_Req_Stop = GenReqStop;
284345                  	assign GenRspStart = GenLcl_Rsp_Vld &amp; u_8540;
284346                  	assign Stat_Rsp_Start = GenRspStart;
284347                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284348     1/1          		if ( ! Sys_Clk_RstN )
284349     1/1          			GenRspHead_9 &lt;= #1.0 ( 1'b1 );
284350     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b1001 )
284351     1/1          			GenRspHead_9 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
284352                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284353     1/1          		if ( ! Sys_Clk_RstN )
284354     1/1          			GenRspHead_8 &lt;= #1.0 ( 1'b1 );
284355     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b1000 )
284356     1/1          			GenRspHead_8 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
284357                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284358     1/1          		if ( ! Sys_Clk_RstN )
284359     1/1          			GenRspHead_7 &lt;= #1.0 ( 1'b1 );
284360     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0111 )
284361     1/1          			GenRspHead_7 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
284362                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284363     1/1          		if ( ! Sys_Clk_RstN )
284364     1/1          			GenRspHead_6 &lt;= #1.0 ( 1'b1 );
284365     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0110 )
284366     1/1          			GenRspHead_6 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
284367                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284368     1/1          		if ( ! Sys_Clk_RstN )
284369     1/1          			GenRspHead_5 &lt;= #1.0 ( 1'b1 );
284370     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0101 )
284371     1/1          			GenRspHead_5 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
284372                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284373     1/1          		if ( ! Sys_Clk_RstN )
284374     1/1          			GenRspHead_4 &lt;= #1.0 ( 1'b1 );
284375     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0100 )
284376     1/1          			GenRspHead_4 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
284377                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284378     1/1          		if ( ! Sys_Clk_RstN )
284379     1/1          			GenRspHead_3 &lt;= #1.0 ( 1'b1 );
284380     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0011 )
284381     1/1          			GenRspHead_3 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
284382                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284383     1/1          		if ( ! Sys_Clk_RstN )
284384     1/1          			GenRspHead_2 &lt;= #1.0 ( 1'b1 );
284385     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0010 )
284386     1/1          			GenRspHead_2 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
284387                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284388     1/1          		if ( ! Sys_Clk_RstN )
284389     1/1          			GenRspHead_1 &lt;= #1.0 ( 1'b1 );
284390     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0001 )
284391     1/1          			GenRspHead_1 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
284392                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
284393     1/1          		if ( ! Sys_Clk_RstN )
284394     1/1          			GenRspHead_0 &lt;= #1.0 ( 1'b1 );
284395     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 4'b0 )
284396     1/1          			GenRspHead_0 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
284397                  	always @(
284398                  	GenRspHead_0
284399                  	 or
284400                  	GenRspHead_1
284401                  	 or
284402                  	GenRspHead_2
284403                  	 or
284404                  	GenRspHead_3
284405                  	 or
284406                  	GenRspHead_4
284407                  	 or
284408                  	GenRspHead_5
284409                  	 or
284410                  	GenRspHead_6
284411                  	 or
284412                  	GenRspHead_7
284413                  	 or
284414                  	GenRspHead_8
284415                  	 or
284416                  	GenRspHead_9
284417                  	 or
284418                  	Stat_Rsp_Cxt
284419                  	) begin
284420     1/1          		case ( Stat_Rsp_Cxt )
284421     1/1          			4'b1001 : u_8540 = GenRspHead_9 ;
284422     1/1          			4'b1000 : u_8540 = GenRspHead_8 ;
284423     1/1          			4'b0111 : u_8540 = GenRspHead_7 ;
284424     1/1          			4'b0110 : u_8540 = GenRspHead_6 ;
284425     1/1          			4'b0101 : u_8540 = GenRspHead_5 ;
284426     1/1          			4'b0100 : u_8540 = GenRspHead_4 ;
284427     1/1          			4'b0011 : u_8540 = GenRspHead_3 ;
284428     1/1          			4'b0010 : u_8540 = GenRspHead_2 ;
284429     1/1          			4'b0001 : u_8540 = GenRspHead_1 ;
284430     1/1          			4'b0    : u_8540 = GenRspHead_0 ;
284431     1/1          			default : u_8540 = 1'b0 ;
284432                  		endcase
284433                  	end
284434                  	assign WakeUp_Gen = Gen_Req_Vld;
284435                  	assign Sys_Pwr_WakeUp = WakeUp_Gen;
284436                  	assign Tx2Data = Tx1_Data [37:0];
284437                  	assign TxEcc_Data =
284438                  		{			{	Tx1_Data [111]
284439                  			,	Tx1_Data [110:94]
284440                  			,	Tx1_Data [93:90]
284441                  			,	Tx1_Data [89:88]
284442                  			,	Tx1_Data [87:81]
284443                  			,	Tx1_Data [80:49]
284444                  			,	Tx1_Data [48:41]
284445                  			,	Tx1_Data [40:38]
284446                  			}
284447                  		,
284448                  		Tx2Data
284449                  		};
284450                  	assign Tx_Data = { TxEcc_Data [111:38] , TxEcc_Data [37:0] };
284451                  	assign TxEcc_Head = Tx1_Head;
284452                  	assign Tx_Head = TxEcc_Head;
284453                  	assign TxEcc_Tail = Tx1_Tail;
284454                  	assign Tx_Tail = TxEcc_Tail;
284455                  	assign TxEcc_Vld = Tx1_Vld;
284456                  	assign Tx_Vld = TxEcc_Vld;
284457                  	assign Dbg_Rx_Data_Last = Rx1_Data [37];
284458                  	assign Dbg_Rx_Data_Err = Rx1_Data [36];
284459                  	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
284460                  	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
284461                  	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
284462                  	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
284463                  	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
284464                  	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
284465                  	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
284466                  	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
284467                  	assign Dbg_Rx_Hdr_Status = Rx1_Data [89:88];
284468                  	assign Dbg_Rx_Hdr_Addr = Rx1_Data [80:49];
284469                  	assign Dbg_Rx_Hdr_Lock = Rx1_Data [111];
284470                  	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
284471                  	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [87:81];
284472                  	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
284473                  	assign Dbg_Rx_Hdr_Opc = Rx1_Data [93:90];
284474                  	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [110:94];
284475                  	assign Dbg_Tx_Data_Last = Tx_Data [37];
284476                  	assign Dbg_Tx_Data_Err = Tx_Data [36];
284477                  	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
284478                  	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
284479                  	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
284480                  	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
284481                  	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
284482                  	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
284483                  	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
284484                  	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
284485                  	assign Dbg_Tx_Hdr_Status = Tx_Data [89:88];
284486                  	assign Dbg_Tx_Hdr_Addr = Tx_Data [80:49];
284487                  	assign Dbg_Tx_Hdr_Lock = Tx_Data [111];
284488                  	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
284489                  	assign Dbg_Tx_Hdr_Len1 = Tx_Data [87:81];
284490                  	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
284491                  	assign Dbg_Tx_Hdr_Opc = Tx_Data [93:90];
284492                  	assign Dbg_Tx_Hdr_RouteId = Tx_Data [110:94];
284493                  	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
284494                  	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
284495                  	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
284496                  	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
284497                  	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
284498                  	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
284499                  	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
284500                  	// synopsys translate_off
284501                  	// synthesis translate_off
284502                  	always @( posedge Sys_Clk )
284503     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
284504     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( GenLcl_Req_Vld &amp; GenReqHead &amp; GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
284505     <font color = "grey">unreachable  </font>				dontStop = 0;
284506     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
284507     <font color = "grey">unreachable  </font>				if (!dontStop) begin
284508     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
284509     <font color = "grey">unreachable  </font>					$stop;
284510                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
284511                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
284512                  	// synthesis translate_on
284513                  	// synopsys translate_on
284514                  	// synopsys translate_off
284515                  	// synthesis translate_off
284516                  	always @( posedge Sys_Clk )
284517     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
284518     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 4'b1111 &amp; RdPendCntInc &amp; ~ RdPendCntDec ) !== 1'b0 ) begin
284519     <font color = "grey">unreachable  </font>				dontStop = 0;
284520     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
284521     <font color = "grey">unreachable  </font>				if (!dontStop) begin
284522     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt overflow.&quot; );
284523     <font color = "grey">unreachable  </font>					$stop;
284524                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
284525                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
284526                  	// synthesis translate_on
284527                  	// synopsys translate_on
284528                  	// synopsys translate_off
284529                  	// synthesis translate_off
284530                  	always @( posedge Sys_Clk )
284531     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
284532     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 4'b0 &amp; ~ RdPendCntInc &amp; RdPendCntDec ) !== 1'b0 ) begin
284533     <font color = "grey">unreachable  </font>				dontStop = 0;
284534     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
284535     <font color = "grey">unreachable  </font>				if (!dontStop) begin
284536     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt underflow.&quot; );
284537     <font color = "grey">unreachable  </font>					$stop;
284538                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
284539                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
284540                  	// synthesis translate_on
284541                  	// synopsys translate_on
284542                  	// synopsys translate_off
284543                  	// synthesis translate_off
284544                  	always @( posedge Sys_Clk )
284545     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
284546     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 4'b1111 &amp; WrPendCntInc &amp; ~ WrPendCntDec ) !== 1'b0 ) begin
284547     <font color = "grey">unreachable  </font>				dontStop = 0;
284548     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
284549     <font color = "grey">unreachable  </font>				if (!dontStop) begin
284550     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt overflow.&quot; );
284551     <font color = "grey">unreachable  </font>					$stop;
284552                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
284553                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
284554                  	// synthesis translate_on
284555                  	// synopsys translate_on
284556                  	// synopsys translate_off
284557                  	// synthesis translate_off
284558                  	always @( posedge Sys_Clk )
284559     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
284560     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 4'b0 &amp; ~ WrPendCntInc &amp; WrPendCntDec ) !== 1'b0 ) begin
284561     <font color = "grey">unreachable  </font>				dontStop = 0;
284562     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
284563     <font color = "grey">unreachable  </font>				if (!dontStop) begin
284564     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt underflow.&quot; );
284565     <font color = "grey">unreachable  </font>					$stop;
284566                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
284567                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1552.html" >rsnoc_z_H_R_G_G2_U_U_52c5ba0d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       283587
 EXPRESSION (u_aec3 ? ((Cxt_6[3:0] + 4'b1)) : ((Cxt_6[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       283631
 EXPRESSION (u_d775 ? ((Cxt_5[3:0] + 4'b1)) : ((Cxt_5[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       283675
 EXPRESSION (u_633c ? ((Cxt_4[3:0] + 4'b1)) : ((Cxt_4[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       283719
 EXPRESSION (u_2b6f ? ((Cxt_3[3:0] + 4'b1)) : ((Cxt_3[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       283763
 EXPRESSION (u_66aa ? ((Cxt_2[3:0] + 4'b1)) : ((Cxt_2[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       283807
 EXPRESSION (u_273b ? ((Cxt_1[3:0] + 4'b1)) : ((Cxt_1[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       283851
 EXPRESSION (u_5cd5 ? ((Cxt_0[3:0] + 4'b1)) : ((Cxt_0[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       284043
 EXPRESSION (u_ecb0 ? ((Cxt_7[3:0] + 4'b1)) : ((Cxt_7[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1552.html" >rsnoc_z_H_R_G_G2_U_U_52c5ba0d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">41</td>
<td class="rt">66.13 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">1088</td>
<td class="rt">925</td>
<td class="rt">85.02 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">544</td>
<td class="rt">466</td>
<td class="rt">85.66 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">544</td>
<td class="rt">459</td>
<td class="rt">84.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">62</td>
<td class="rt">41</td>
<td class="rt">66.13 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">1088</td>
<td class="rt">925</td>
<td class="rt">85.02 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">544</td>
<td class="rt">466</td>
<td class="rt">85.66 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">544</td>
<td class="rt">459</td>
<td class="rt">84.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[31:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[60:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[63:62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[70]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:100]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Stat_Req_Cxt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Addr[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Stop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Rsp_Cxt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Rsp_Start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[29:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_MatchId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_MatchId[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[66:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:100]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1552.html" >rsnoc_z_H_R_G_G2_U_U_52c5ba0d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">171</td>
<td class="rt">170</td>
<td class="rt">99.42 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283572</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283577</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283584</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283617</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283622</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283628</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283661</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283666</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283672</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283705</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283710</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283716</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283749</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283754</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283760</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283793</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283798</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283804</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283837</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283842</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">283848</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">283853</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284029</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284034</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284040</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">284045</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284113</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284153</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284290</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">284295</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284304</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">284309</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284317</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284321</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284325</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284340</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284348</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284353</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284358</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284368</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284373</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284378</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284383</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284388</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">284393</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">284420</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283572     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283573     			u_31f2 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283574     		else if ( CxtEn_Load [6] )
           		     <font color = "green">-2-</font>  
283575     			u_31f2 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283577     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283578     			u_e77d <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283579     		else if ( CxtEn_Load [6] )
           		     <font color = "green">-2-</font>  
283580     			u_e77d <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283584     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283585     			u_b6e5 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
283586     		else if ( u_aec3 ^ ( Rsp_PktLast & Rsp_PktNext & u_135b [6] ) )
           		     <font color = "green">-2-</font>  
283587     			u_b6e5 <= #1.0 ( u_aec3 ? Cxt_6 [3:0] + 4'b0001 : Cxt_6 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283617     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283618     			u_c6ef <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283619     		else if ( CxtEn_Load [5] )
           		     <font color = "green">-2-</font>  
283620     			u_c6ef <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283622     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283623     			u_b47b <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283624     		else if ( CxtEn_Load [5] )
           		     <font color = "green">-2-</font>  
283625     			u_b47b <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283628     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283629     			u_172d <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
283630     		else if ( u_d775 ^ ( Rsp_PktLast & Rsp_PktNext & u_24d5 [5] ) )
           		     <font color = "green">-2-</font>  
283631     			u_172d <= #1.0 ( u_d775 ? Cxt_5 [3:0] + 4'b0001 : Cxt_5 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283661     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283662     			u_e6b9 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283663     		else if ( CxtEn_Load [4] )
           		     <font color = "green">-2-</font>  
283664     			u_e6b9 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283666     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283667     			u_4750 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283668     		else if ( CxtEn_Load [4] )
           		     <font color = "green">-2-</font>  
283669     			u_4750 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283672     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283673     			u_7d92 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
283674     		else if ( u_633c ^ ( Rsp_PktLast & Rsp_PktNext & u_b5b8 [4] ) )
           		     <font color = "green">-2-</font>  
283675     			u_7d92 <= #1.0 ( u_633c ? Cxt_4 [3:0] + 4'b0001 : Cxt_4 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283705     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283706     			u_2c1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283707     		else if ( CxtEn_Load [3] )
           		     <font color = "green">-2-</font>  
283708     			u_2c1 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283710     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283711     			u_f04d <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283712     		else if ( CxtEn_Load [3] )
           		     <font color = "green">-2-</font>  
283713     			u_f04d <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283716     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283717     			u_11 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
283718     		else if ( u_2b6f ^ ( Rsp_PktLast & Rsp_PktNext & u_ddc3 [3] ) )
           		     <font color = "green">-2-</font>  
283719     			u_11 <= #1.0 ( u_2b6f ? Cxt_3 [3:0] + 4'b0001 : Cxt_3 [3:0] - 4'b0001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283749     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283750     			u_3bed <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283751     		else if ( CxtEn_Load [2] )
           		     <font color = "green">-2-</font>  
283752     			u_3bed <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283754     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283755     			u_c8e2 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283756     		else if ( CxtEn_Load [2] )
           		     <font color = "green">-2-</font>  
283757     			u_c8e2 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283760     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283761     			u_62d2 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
283762     		else if ( u_66aa ^ ( Rsp_PktLast & Rsp_PktNext & u_e48a [2] ) )
           		     <font color = "green">-2-</font>  
283763     			u_62d2 <= #1.0 ( u_66aa ? Cxt_2 [3:0] + 4'b0001 : Cxt_2 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283793     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283794     			u_b4c4 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283795     		else if ( CxtEn_Load [1] )
           		     <font color = "green">-2-</font>  
283796     			u_b4c4 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283798     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283799     			u_a250 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283800     		else if ( CxtEn_Load [1] )
           		     <font color = "green">-2-</font>  
283801     			u_a250 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283804     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283805     			u_9396 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
283806     		else if ( u_273b ^ ( Rsp_PktLast & Rsp_PktNext & u_fcc [1] ) )
           		     <font color = "green">-2-</font>  
283807     			u_9396 <= #1.0 ( u_273b ? Cxt_1 [3:0] + 4'b0001 : Cxt_1 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283837     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283838     			u_e38b <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283839     		else if ( CxtEn_Load [0] )
           		     <font color = "green">-2-</font>  
283840     			u_e38b <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283842     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283843     			u_f5ff <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
283844     		else if ( CxtEn_Load [0] )
           		     <font color = "green">-2-</font>  
283845     			u_f5ff <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283848     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
283849     			u_e44a <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
283850     		else if ( u_5cd5 ^ ( Rsp_PktLast & Rsp_PktNext & u_df9 [0] ) )
           		     <font color = "green">-2-</font>  
283851     			u_e44a <= #1.0 ( u_5cd5 ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
283853     		case ( CxtReq_IdR )
           		<font color = "red">-1-</font>  
283854     			3'b111 : u_8348 = u_b295 ;
           <font color = "green">			==></font>
283855     			3'b110 : u_8348 = u_3732 ;
           <font color = "green">			==></font>
283856     			3'b101 : u_8348 = u_a95b ;
           <font color = "green">			==></font>
283857     			3'b100 : u_8348 = u_2df8 ;
           <font color = "green">			==></font>
283858     			3'b011 : u_8348 = u_c509 ;
           <font color = "green">			==></font>
283859     			3'b010 : u_8348 = u_49a6 ;
           <font color = "green">			==></font>
283860     			3'b001 : u_8348 = u_bbcf ;
           <font color = "green">			==></font>
283861     			3'b0   : u_8348 = u_a33a ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b111 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284029     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284030     			u_cc71 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
284031     		else if ( CxtEn_Load [7] )
           		     <font color = "green">-2-</font>  
284032     			u_cc71 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284034     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284035     			u_9515 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
284036     		else if ( CxtEn_Load [7] )
           		     <font color = "green">-2-</font>  
284037     			u_9515 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284040     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284041     			u_2bb4 <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
284042     		else if ( u_ecb0 ^ ( Rsp_PktLast & Rsp_PktNext & u_35c0 [7] ) )
           		     <font color = "green">-2-</font>  
284043     			u_2bb4 <= #1.0 ( u_ecb0 ? Cxt_7 [3:0] + 4'b0001 : Cxt_7 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284045     		case ( Rsp_CxtId )
           		<font color = "green">-1-</font>  
284046     			3'b111 : u_90f6 = Cxt_7 ;
           <font color = "green">			==></font>
284047     			3'b110 : u_90f6 = Cxt_6 ;
           <font color = "green">			==></font>
284048     			3'b101 : u_90f6 = Cxt_5 ;
           <font color = "green">			==></font>
284049     			3'b100 : u_90f6 = Cxt_4 ;
           <font color = "green">			==></font>
284050     			3'b011 : u_90f6 = Cxt_3 ;
           <font color = "green">			==></font>
284051     			3'b010 : u_90f6 = Cxt_2 ;
           <font color = "green">			==></font>
284052     			3'b001 : u_90f6 = Cxt_1 ;
           <font color = "green">			==></font>
284053     			3'b0   : u_90f6 = Cxt_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b111 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284113     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284114     			GenReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284115     		else if ( GenReqXfer )
           		     <font color = "green">-2-</font>  
284116     			GenReqHead <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284153     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284154     			u_b919 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284155     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
284156     			u_b919 <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284284     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284285     			u_9ae8 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284286     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
284287     			u_9ae8 <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284290     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284291     			RdPendCnt <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
284292     		else if ( RdPendCntEn )
           		     <font color = "green">-2-</font>  
284293     			RdPendCnt <= #1.0 ( RdPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284295     		case ( uRdPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
284296     			2'b01   : RdPendCntNext = u_76e9 ;
           <font color = "green">			==></font>
284297     			2'b10   : RdPendCntNext = u_2ee2 ;
           <font color = "green">			==></font>
284298     			2'b0    : RdPendCntNext = RdPendCnt ;
           <font color = "green">			==></font>
284299     			default : RdPendCntNext = 4'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284304     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284305     			WrPendCnt <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
284306     		else if ( WrPendCntEn )
           		     <font color = "green">-2-</font>  
284307     			WrPendCnt <= #1.0 ( WrPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284309     		case ( uWrPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
284310     			2'b01   : WrPendCntNext = u_ecaf ;
           <font color = "green">			==></font>
284311     			2'b10   : WrPendCntNext = u_6be4 ;
           <font color = "green">			==></font>
284312     			2'b0    : WrPendCntNext = WrPendCnt ;
           <font color = "green">			==></font>
284313     			default : WrPendCntNext = 4'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284317     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284318     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284319     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284321     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284322     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284323     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284325     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284326     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284327     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284340     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284341     			u_72f4 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284342     		else if ( GenLcl_Req_Vld )
           		     <font color = "green">-2-</font>  
284343     			u_72f4 <= #1.0 ( GenLcl_Req_Last & GenLcl_Req_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284348     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284349     			GenRspHead_9 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284350     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b1001 )
           		     <font color = "green">-2-</font>  
284351     			GenRspHead_9 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284353     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284354     			GenRspHead_8 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284355     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b1000 )
           		     <font color = "green">-2-</font>  
284356     			GenRspHead_8 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284358     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284359     			GenRspHead_7 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284360     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0111 )
           		     <font color = "green">-2-</font>  
284361     			GenRspHead_7 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284363     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284364     			GenRspHead_6 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284365     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0110 )
           		     <font color = "green">-2-</font>  
284366     			GenRspHead_6 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284368     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284369     			GenRspHead_5 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284370     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0101 )
           		     <font color = "green">-2-</font>  
284371     			GenRspHead_5 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284373     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284374     			GenRspHead_4 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284375     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0100 )
           		     <font color = "green">-2-</font>  
284376     			GenRspHead_4 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284378     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284379     			GenRspHead_3 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284380     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0011 )
           		     <font color = "green">-2-</font>  
284381     			GenRspHead_3 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284383     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284384     			GenRspHead_2 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284385     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0010 )
           		     <font color = "green">-2-</font>  
284386     			GenRspHead_2 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284388     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284389     			GenRspHead_1 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284390     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0001 )
           		     <font color = "green">-2-</font>  
284391     			GenRspHead_1 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284393     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
284394     			GenRspHead_0 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
284395     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 4'b0 )
           		     <font color = "green">-2-</font>  
284396     			GenRspHead_0 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
284420     		case ( Stat_Rsp_Cxt )
           		<font color = "green">-1-</font>  
284421     			4'b1001 : u_8540 = GenRspHead_9 ;
           <font color = "green">			==></font>
284422     			4'b1000 : u_8540 = GenRspHead_8 ;
           <font color = "green">			==></font>
284423     			4'b0111 : u_8540 = GenRspHead_7 ;
           <font color = "green">			==></font>
284424     			4'b0110 : u_8540 = GenRspHead_6 ;
           <font color = "green">			==></font>
284425     			4'b0101 : u_8540 = GenRspHead_5 ;
           <font color = "green">			==></font>
284426     			4'b0100 : u_8540 = GenRspHead_4 ;
           <font color = "green">			==></font>
284427     			4'b0011 : u_8540 = GenRspHead_3 ;
           <font color = "green">			==></font>
284428     			4'b0010 : u_8540 = GenRspHead_2 ;
           <font color = "green">			==></font>
284429     			4'b0001 : u_8540 = GenRspHead_1 ;
           <font color = "green">			==></font>
284430     			4'b0    : u_8540 = GenRspHead_0 ;
           <font color = "green">			==></font>
284431     			default : u_8540 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b1001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0111 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0110 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_145383">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_52c5ba0d">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
