
*** Running vivado
    with args -log utilBROM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source utilBROM.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source utilBROM.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 292.793 ; gain = 83.246
INFO: [Synth 8-638] synthesizing module 'utilBROM' [c:/Users/edoardo/Desktop/GameZero/GameZero.srcs/sources_1/ip/utilBROM/synth/utilBROM.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'utilBROM' (11#1) [c:/Users/edoardo/Desktop/GameZero/GameZero.srcs/sources_1/ip/utilBROM/synth/utilBROM.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 501.531 ; gain = 291.984
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 501.531 ; gain = 291.984
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 657.438 ; gain = 0.035
Finished Constraint Validation : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 657.438 ; gain = 447.891
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 657.438 ; gain = 447.891
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 657.438 ; gain = 447.891
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 657.438 ; gain = 447.891
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 657.438 ; gain = 447.891
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 657.438 ; gain = 447.891
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 657.438 ; gain = 447.891
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 657.438 ; gain = 447.891
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 657.438 ; gain = 447.891
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 657.438 ; gain = 447.891
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 657.438 ; gain = 447.891
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 657.438 ; gain = 447.891
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 657.438 ; gain = 447.891
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 657.438 ; gain = 447.891

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT1        |     1|
|2     |LUT3        |     1|
|3     |LUT5        |    21|
|4     |LUT6        |    55|
|5     |MUXF7       |    18|
|6     |RAMB18E1    |     1|
|7     |RAMB18E1_1  |     1|
|8     |RAMB36E1    |     1|
|9     |RAMB36E1_1  |     1|
|10    |RAMB36E1_10 |     1|
|11    |RAMB36E1_11 |     1|
|12    |RAMB36E1_12 |     1|
|13    |RAMB36E1_13 |     1|
|14    |RAMB36E1_14 |     1|
|15    |RAMB36E1_15 |     1|
|16    |RAMB36E1_16 |     1|
|17    |RAMB36E1_17 |     1|
|18    |RAMB36E1_18 |     1|
|19    |RAMB36E1_19 |     1|
|20    |RAMB36E1_2  |     1|
|21    |RAMB36E1_20 |     1|
|22    |RAMB36E1_21 |     1|
|23    |RAMB36E1_22 |     1|
|24    |RAMB36E1_23 |     1|
|25    |RAMB36E1_24 |     1|
|26    |RAMB36E1_3  |     1|
|27    |RAMB36E1_4  |     1|
|28    |RAMB36E1_5  |     1|
|29    |RAMB36E1_6  |     1|
|30    |RAMB36E1_7  |     1|
|31    |RAMB36E1_8  |     1|
|32    |RAMB36E1_9  |     1|
|33    |FDRE        |     6|
+------+------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 657.438 ; gain = 447.891
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 683.164 ; gain = 467.332
