--------------------------------------------------------------------------------
-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.49d
--  \   \         Application: netgen
--  /   /         Filename: siki_synthesis.vhd
-- /___/   /\     Timestamp: Tue Oct 27 17:11:39 2015
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -ar Structure -tm siki -w -dir netgen/synthesis -ofmt vhdl -sim siki.ngc siki_synthesis.vhd 
-- Device	: xc5vlx50t-1-ff1136
-- Input file	: siki.ngc
-- Output file	: /home/shinno/cpu/siki/project/siki/netgen/synthesis/siki_synthesis.vhd
-- # of Entities	: 1
-- Design Name	: siki
-- Xilinx	: /home/shinno/Xilinx/14.4/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity siki is
  port (
    RS_RX : in STD_LOGIC := 'X'; 
    RS_TX : out STD_LOGIC; 
    XZCKE : out STD_LOGIC; 
    ZZA : out STD_LOGIC; 
    XE1 : out STD_LOGIC; 
    XE3 : out STD_LOGIC; 
    ADVA : out STD_LOGIC; 
    E2A : out STD_LOGIC; 
    XGA : out STD_LOGIC; 
    XFT : out STD_LOGIC; 
    MCLK1 : in STD_LOGIC := 'X'; 
    XLBO : out STD_LOGIC; 
    XWA : out STD_LOGIC; 
    ZD : inout STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ZCLKMA : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ZA : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
    XZBE : out STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end siki;

architecture Structure of siki is
  component BRAM
    port (
      clka : in STD_LOGIC := 'X'; 
      wea : in STD_LOGIC_VECTOR ( 0 downto 0 ); 
      addra : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      dina : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
      douta : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
    );
  end component;
  signal Mcount_write_BRAM_cy_10_rt_5 : STD_LOGIC; 
  signal Mcount_write_BRAM_cy_11_rt_7 : STD_LOGIC; 
  signal Mcount_write_BRAM_cy_12_rt_9 : STD_LOGIC; 
  signal Mcount_write_BRAM_cy_13_rt_11 : STD_LOGIC; 
  signal Mcount_write_BRAM_cy_14_rt_13 : STD_LOGIC; 
  signal Mcount_write_BRAM_cy_1_rt_15 : STD_LOGIC; 
  signal Mcount_write_BRAM_cy_2_rt_17 : STD_LOGIC; 
  signal Mcount_write_BRAM_cy_3_rt_19 : STD_LOGIC; 
  signal Mcount_write_BRAM_cy_4_rt_21 : STD_LOGIC; 
  signal Mcount_write_BRAM_cy_5_rt_23 : STD_LOGIC; 
  signal Mcount_write_BRAM_cy_6_rt_25 : STD_LOGIC; 
  signal Mcount_write_BRAM_cy_7_rt_27 : STD_LOGIC; 
  signal Mcount_write_BRAM_cy_8_rt_29 : STD_LOGIC; 
  signal Mcount_write_BRAM_cy_9_rt_31 : STD_LOGIC; 
  signal Mcount_write_BRAM_xor_15_rt_33 : STD_LOGIC; 
  signal Mmux_full_tran_10_34 : STD_LOGIC; 
  signal Mmux_full_tran_101_35 : STD_LOGIC; 
  signal Mmux_full_tran_1010_36 : STD_LOGIC; 
  signal Mmux_full_tran_1011_37 : STD_LOGIC; 
  signal Mmux_full_tran_1012_38 : STD_LOGIC; 
  signal Mmux_full_tran_1013_39 : STD_LOGIC; 
  signal Mmux_full_tran_1014_40 : STD_LOGIC; 
  signal Mmux_full_tran_1015_41 : STD_LOGIC; 
  signal Mmux_full_tran_1016_42 : STD_LOGIC; 
  signal Mmux_full_tran_1017_43 : STD_LOGIC; 
  signal Mmux_full_tran_1018_44 : STD_LOGIC; 
  signal Mmux_full_tran_1019_45 : STD_LOGIC; 
  signal Mmux_full_tran_102_46 : STD_LOGIC; 
  signal Mmux_full_tran_1020_47 : STD_LOGIC; 
  signal Mmux_full_tran_1021_48 : STD_LOGIC; 
  signal Mmux_full_tran_1022_49 : STD_LOGIC; 
  signal Mmux_full_tran_1023_50 : STD_LOGIC; 
  signal Mmux_full_tran_1024_51 : STD_LOGIC; 
  signal Mmux_full_tran_1025_52 : STD_LOGIC; 
  signal Mmux_full_tran_1026_53 : STD_LOGIC; 
  signal Mmux_full_tran_1027_54 : STD_LOGIC; 
  signal Mmux_full_tran_1028_55 : STD_LOGIC; 
  signal Mmux_full_tran_1029_56 : STD_LOGIC; 
  signal Mmux_full_tran_103_57 : STD_LOGIC; 
  signal Mmux_full_tran_1030_58 : STD_LOGIC; 
  signal Mmux_full_tran_1031_59 : STD_LOGIC; 
  signal Mmux_full_tran_104_60 : STD_LOGIC; 
  signal Mmux_full_tran_105_61 : STD_LOGIC; 
  signal Mmux_full_tran_106_62 : STD_LOGIC; 
  signal Mmux_full_tran_107_63 : STD_LOGIC; 
  signal Mmux_full_tran_108_64 : STD_LOGIC; 
  signal Mmux_full_tran_109_65 : STD_LOGIC; 
  signal Mmux_full_tran_3_66 : STD_LOGIC; 
  signal Mmux_full_tran_31_67 : STD_LOGIC; 
  signal Mmux_full_tran_310_68 : STD_LOGIC; 
  signal Mmux_full_tran_311_69 : STD_LOGIC; 
  signal Mmux_full_tran_312_70 : STD_LOGIC; 
  signal Mmux_full_tran_313_71 : STD_LOGIC; 
  signal Mmux_full_tran_314_72 : STD_LOGIC; 
  signal Mmux_full_tran_315_73 : STD_LOGIC; 
  signal Mmux_full_tran_316_74 : STD_LOGIC; 
  signal Mmux_full_tran_317_75 : STD_LOGIC; 
  signal Mmux_full_tran_318_76 : STD_LOGIC; 
  signal Mmux_full_tran_319_77 : STD_LOGIC; 
  signal Mmux_full_tran_32_78 : STD_LOGIC; 
  signal Mmux_full_tran_320_79 : STD_LOGIC; 
  signal Mmux_full_tran_321_80 : STD_LOGIC; 
  signal Mmux_full_tran_322_81 : STD_LOGIC; 
  signal Mmux_full_tran_323_82 : STD_LOGIC; 
  signal Mmux_full_tran_324_83 : STD_LOGIC; 
  signal Mmux_full_tran_325_84 : STD_LOGIC; 
  signal Mmux_full_tran_326_85 : STD_LOGIC; 
  signal Mmux_full_tran_327_86 : STD_LOGIC; 
  signal Mmux_full_tran_328_87 : STD_LOGIC; 
  signal Mmux_full_tran_329_88 : STD_LOGIC; 
  signal Mmux_full_tran_33_89 : STD_LOGIC; 
  signal Mmux_full_tran_330_90 : STD_LOGIC; 
  signal Mmux_full_tran_331_91 : STD_LOGIC; 
  signal Mmux_full_tran_34_92 : STD_LOGIC; 
  signal Mmux_full_tran_35_93 : STD_LOGIC; 
  signal Mmux_full_tran_36_94 : STD_LOGIC; 
  signal Mmux_full_tran_37_95 : STD_LOGIC; 
  signal Mmux_full_tran_38_96 : STD_LOGIC; 
  signal Mmux_full_tran_39_97 : STD_LOGIC; 
  signal Mmux_full_tran_4_98 : STD_LOGIC; 
  signal Mmux_full_tran_41_99 : STD_LOGIC; 
  signal Mmux_full_tran_410_100 : STD_LOGIC; 
  signal Mmux_full_tran_411_101 : STD_LOGIC; 
  signal Mmux_full_tran_412_102 : STD_LOGIC; 
  signal Mmux_full_tran_413_103 : STD_LOGIC; 
  signal Mmux_full_tran_414_104 : STD_LOGIC; 
  signal Mmux_full_tran_415_105 : STD_LOGIC; 
  signal Mmux_full_tran_416_106 : STD_LOGIC; 
  signal Mmux_full_tran_417_107 : STD_LOGIC; 
  signal Mmux_full_tran_418_108 : STD_LOGIC; 
  signal Mmux_full_tran_419_109 : STD_LOGIC; 
  signal Mmux_full_tran_42_110 : STD_LOGIC; 
  signal Mmux_full_tran_420_111 : STD_LOGIC; 
  signal Mmux_full_tran_421_112 : STD_LOGIC; 
  signal Mmux_full_tran_422_113 : STD_LOGIC; 
  signal Mmux_full_tran_423_114 : STD_LOGIC; 
  signal Mmux_full_tran_424_115 : STD_LOGIC; 
  signal Mmux_full_tran_425_116 : STD_LOGIC; 
  signal Mmux_full_tran_426_117 : STD_LOGIC; 
  signal Mmux_full_tran_427_118 : STD_LOGIC; 
  signal Mmux_full_tran_428_119 : STD_LOGIC; 
  signal Mmux_full_tran_429_120 : STD_LOGIC; 
  signal Mmux_full_tran_43_121 : STD_LOGIC; 
  signal Mmux_full_tran_430_122 : STD_LOGIC; 
  signal Mmux_full_tran_431_123 : STD_LOGIC; 
  signal Mmux_full_tran_44_124 : STD_LOGIC; 
  signal Mmux_full_tran_45_125 : STD_LOGIC; 
  signal Mmux_full_tran_46_126 : STD_LOGIC; 
  signal Mmux_full_tran_47_127 : STD_LOGIC; 
  signal Mmux_full_tran_48_128 : STD_LOGIC; 
  signal Mmux_full_tran_49_129 : STD_LOGIC; 
  signal Mmux_full_tran_7_130 : STD_LOGIC; 
  signal Mmux_full_tran_71_131 : STD_LOGIC; 
  signal Mmux_full_tran_710_132 : STD_LOGIC; 
  signal Mmux_full_tran_711_133 : STD_LOGIC; 
  signal Mmux_full_tran_712_134 : STD_LOGIC; 
  signal Mmux_full_tran_713_135 : STD_LOGIC; 
  signal Mmux_full_tran_714_136 : STD_LOGIC; 
  signal Mmux_full_tran_715_137 : STD_LOGIC; 
  signal Mmux_full_tran_716_138 : STD_LOGIC; 
  signal Mmux_full_tran_717_139 : STD_LOGIC; 
  signal Mmux_full_tran_718_140 : STD_LOGIC; 
  signal Mmux_full_tran_719_141 : STD_LOGIC; 
  signal Mmux_full_tran_72_142 : STD_LOGIC; 
  signal Mmux_full_tran_720_143 : STD_LOGIC; 
  signal Mmux_full_tran_721_144 : STD_LOGIC; 
  signal Mmux_full_tran_722_145 : STD_LOGIC; 
  signal Mmux_full_tran_723_146 : STD_LOGIC; 
  signal Mmux_full_tran_724_147 : STD_LOGIC; 
  signal Mmux_full_tran_725_148 : STD_LOGIC; 
  signal Mmux_full_tran_726_149 : STD_LOGIC; 
  signal Mmux_full_tran_727_150 : STD_LOGIC; 
  signal Mmux_full_tran_728_151 : STD_LOGIC; 
  signal Mmux_full_tran_729_152 : STD_LOGIC; 
  signal Mmux_full_tran_73_153 : STD_LOGIC; 
  signal Mmux_full_tran_730_154 : STD_LOGIC; 
  signal Mmux_full_tran_731_155 : STD_LOGIC; 
  signal Mmux_full_tran_74_156 : STD_LOGIC; 
  signal Mmux_full_tran_75_157 : STD_LOGIC; 
  signal Mmux_full_tran_76_158 : STD_LOGIC; 
  signal Mmux_full_tran_77_159 : STD_LOGIC; 
  signal Mmux_full_tran_78_160 : STD_LOGIC; 
  signal Mmux_full_tran_79_161 : STD_LOGIC; 
  signal Mmux_full_tran_8_162 : STD_LOGIC; 
  signal Mmux_full_tran_81_163 : STD_LOGIC; 
  signal Mmux_full_tran_810_164 : STD_LOGIC; 
  signal Mmux_full_tran_811_165 : STD_LOGIC; 
  signal Mmux_full_tran_812_166 : STD_LOGIC; 
  signal Mmux_full_tran_813_167 : STD_LOGIC; 
  signal Mmux_full_tran_814_168 : STD_LOGIC; 
  signal Mmux_full_tran_815_169 : STD_LOGIC; 
  signal Mmux_full_tran_816_170 : STD_LOGIC; 
  signal Mmux_full_tran_817_171 : STD_LOGIC; 
  signal Mmux_full_tran_818_172 : STD_LOGIC; 
  signal Mmux_full_tran_819_173 : STD_LOGIC; 
  signal Mmux_full_tran_82_174 : STD_LOGIC; 
  signal Mmux_full_tran_820_175 : STD_LOGIC; 
  signal Mmux_full_tran_821_176 : STD_LOGIC; 
  signal Mmux_full_tran_822_177 : STD_LOGIC; 
  signal Mmux_full_tran_823_178 : STD_LOGIC; 
  signal Mmux_full_tran_824_179 : STD_LOGIC; 
  signal Mmux_full_tran_825_180 : STD_LOGIC; 
  signal Mmux_full_tran_826_181 : STD_LOGIC; 
  signal Mmux_full_tran_827_182 : STD_LOGIC; 
  signal Mmux_full_tran_828_183 : STD_LOGIC; 
  signal Mmux_full_tran_829_184 : STD_LOGIC; 
  signal Mmux_full_tran_83_185 : STD_LOGIC; 
  signal Mmux_full_tran_830_186 : STD_LOGIC; 
  signal Mmux_full_tran_831_187 : STD_LOGIC; 
  signal Mmux_full_tran_832_188 : STD_LOGIC; 
  signal Mmux_full_tran_833_189 : STD_LOGIC; 
  signal Mmux_full_tran_834_190 : STD_LOGIC; 
  signal Mmux_full_tran_835_191 : STD_LOGIC; 
  signal Mmux_full_tran_836_192 : STD_LOGIC; 
  signal Mmux_full_tran_837_193 : STD_LOGIC; 
  signal Mmux_full_tran_838_194 : STD_LOGIC; 
  signal Mmux_full_tran_839_195 : STD_LOGIC; 
  signal Mmux_full_tran_84_196 : STD_LOGIC; 
  signal Mmux_full_tran_840_197 : STD_LOGIC; 
  signal Mmux_full_tran_841_198 : STD_LOGIC; 
  signal Mmux_full_tran_842_199 : STD_LOGIC; 
  signal Mmux_full_tran_843_200 : STD_LOGIC; 
  signal Mmux_full_tran_844_201 : STD_LOGIC; 
  signal Mmux_full_tran_845_202 : STD_LOGIC; 
  signal Mmux_full_tran_846_203 : STD_LOGIC; 
  signal Mmux_full_tran_847_204 : STD_LOGIC; 
  signal Mmux_full_tran_848_205 : STD_LOGIC; 
  signal Mmux_full_tran_849_206 : STD_LOGIC; 
  signal Mmux_full_tran_85_207 : STD_LOGIC; 
  signal Mmux_full_tran_850_208 : STD_LOGIC; 
  signal Mmux_full_tran_851_209 : STD_LOGIC; 
  signal Mmux_full_tran_852_210 : STD_LOGIC; 
  signal Mmux_full_tran_853_211 : STD_LOGIC; 
  signal Mmux_full_tran_854_212 : STD_LOGIC; 
  signal Mmux_full_tran_855_213 : STD_LOGIC; 
  signal Mmux_full_tran_856_214 : STD_LOGIC; 
  signal Mmux_full_tran_857_215 : STD_LOGIC; 
  signal Mmux_full_tran_858_216 : STD_LOGIC; 
  signal Mmux_full_tran_859_217 : STD_LOGIC; 
  signal Mmux_full_tran_86_218 : STD_LOGIC; 
  signal Mmux_full_tran_860_219 : STD_LOGIC; 
  signal Mmux_full_tran_861_220 : STD_LOGIC; 
  signal Mmux_full_tran_862_221 : STD_LOGIC; 
  signal Mmux_full_tran_863_222 : STD_LOGIC; 
  signal Mmux_full_tran_864_223 : STD_LOGIC; 
  signal Mmux_full_tran_865_224 : STD_LOGIC; 
  signal Mmux_full_tran_866_225 : STD_LOGIC; 
  signal Mmux_full_tran_867_226 : STD_LOGIC; 
  signal Mmux_full_tran_868_227 : STD_LOGIC; 
  signal Mmux_full_tran_869_228 : STD_LOGIC; 
  signal Mmux_full_tran_87_229 : STD_LOGIC; 
  signal Mmux_full_tran_870_230 : STD_LOGIC; 
  signal Mmux_full_tran_871_231 : STD_LOGIC; 
  signal Mmux_full_tran_872_232 : STD_LOGIC; 
  signal Mmux_full_tran_873_233 : STD_LOGIC; 
  signal Mmux_full_tran_874_234 : STD_LOGIC; 
  signal Mmux_full_tran_875_235 : STD_LOGIC; 
  signal Mmux_full_tran_876_236 : STD_LOGIC; 
  signal Mmux_full_tran_877_237 : STD_LOGIC; 
  signal Mmux_full_tran_878_238 : STD_LOGIC; 
  signal Mmux_full_tran_879_239 : STD_LOGIC; 
  signal Mmux_full_tran_88_240 : STD_LOGIC; 
  signal Mmux_full_tran_880_241 : STD_LOGIC; 
  signal Mmux_full_tran_881_242 : STD_LOGIC; 
  signal Mmux_full_tran_882_243 : STD_LOGIC; 
  signal Mmux_full_tran_883_244 : STD_LOGIC; 
  signal Mmux_full_tran_884_245 : STD_LOGIC; 
  signal Mmux_full_tran_885_246 : STD_LOGIC; 
  signal Mmux_full_tran_886_247 : STD_LOGIC; 
  signal Mmux_full_tran_887_248 : STD_LOGIC; 
  signal Mmux_full_tran_888_249 : STD_LOGIC; 
  signal Mmux_full_tran_889_250 : STD_LOGIC; 
  signal Mmux_full_tran_89_251 : STD_LOGIC; 
  signal Mmux_full_tran_890_252 : STD_LOGIC; 
  signal Mmux_full_tran_891_253 : STD_LOGIC; 
  signal Mmux_full_tran_892_254 : STD_LOGIC; 
  signal Mmux_full_tran_893_255 : STD_LOGIC; 
  signal Mmux_full_tran_894_256 : STD_LOGIC; 
  signal Mmux_full_tran_895_257 : STD_LOGIC; 
  signal Mmux_full_tran_9_258 : STD_LOGIC; 
  signal Mmux_full_tran_91_259 : STD_LOGIC; 
  signal Mmux_full_tran_910_260 : STD_LOGIC; 
  signal Mmux_full_tran_911_261 : STD_LOGIC; 
  signal Mmux_full_tran_912_262 : STD_LOGIC; 
  signal Mmux_full_tran_913_263 : STD_LOGIC; 
  signal Mmux_full_tran_914_264 : STD_LOGIC; 
  signal Mmux_full_tran_915_265 : STD_LOGIC; 
  signal Mmux_full_tran_916_266 : STD_LOGIC; 
  signal Mmux_full_tran_917_267 : STD_LOGIC; 
  signal Mmux_full_tran_918_268 : STD_LOGIC; 
  signal Mmux_full_tran_919_269 : STD_LOGIC; 
  signal Mmux_full_tran_92_270 : STD_LOGIC; 
  signal Mmux_full_tran_920_271 : STD_LOGIC; 
  signal Mmux_full_tran_921_272 : STD_LOGIC; 
  signal Mmux_full_tran_922_273 : STD_LOGIC; 
  signal Mmux_full_tran_923_274 : STD_LOGIC; 
  signal Mmux_full_tran_924_275 : STD_LOGIC; 
  signal Mmux_full_tran_925_276 : STD_LOGIC; 
  signal Mmux_full_tran_926_277 : STD_LOGIC; 
  signal Mmux_full_tran_927_278 : STD_LOGIC; 
  signal Mmux_full_tran_928_279 : STD_LOGIC; 
  signal Mmux_full_tran_929_280 : STD_LOGIC; 
  signal Mmux_full_tran_93_281 : STD_LOGIC; 
  signal Mmux_full_tran_930_282 : STD_LOGIC; 
  signal Mmux_full_tran_931_283 : STD_LOGIC; 
  signal Mmux_full_tran_932_284 : STD_LOGIC; 
  signal Mmux_full_tran_933_285 : STD_LOGIC; 
  signal Mmux_full_tran_934_286 : STD_LOGIC; 
  signal Mmux_full_tran_935_287 : STD_LOGIC; 
  signal Mmux_full_tran_936_288 : STD_LOGIC; 
  signal Mmux_full_tran_937_289 : STD_LOGIC; 
  signal Mmux_full_tran_938_290 : STD_LOGIC; 
  signal Mmux_full_tran_939_291 : STD_LOGIC; 
  signal Mmux_full_tran_94_292 : STD_LOGIC; 
  signal Mmux_full_tran_940_293 : STD_LOGIC; 
  signal Mmux_full_tran_941_294 : STD_LOGIC; 
  signal Mmux_full_tran_942_295 : STD_LOGIC; 
  signal Mmux_full_tran_943_296 : STD_LOGIC; 
  signal Mmux_full_tran_944_297 : STD_LOGIC; 
  signal Mmux_full_tran_945_298 : STD_LOGIC; 
  signal Mmux_full_tran_946_299 : STD_LOGIC; 
  signal Mmux_full_tran_947_300 : STD_LOGIC; 
  signal Mmux_full_tran_948_301 : STD_LOGIC; 
  signal Mmux_full_tran_949_302 : STD_LOGIC; 
  signal Mmux_full_tran_95_303 : STD_LOGIC; 
  signal Mmux_full_tran_950_304 : STD_LOGIC; 
  signal Mmux_full_tran_951_305 : STD_LOGIC; 
  signal Mmux_full_tran_952_306 : STD_LOGIC; 
  signal Mmux_full_tran_953_307 : STD_LOGIC; 
  signal Mmux_full_tran_954_308 : STD_LOGIC; 
  signal Mmux_full_tran_955_309 : STD_LOGIC; 
  signal Mmux_full_tran_956_310 : STD_LOGIC; 
  signal Mmux_full_tran_957_311 : STD_LOGIC; 
  signal Mmux_full_tran_958_312 : STD_LOGIC; 
  signal Mmux_full_tran_959_313 : STD_LOGIC; 
  signal Mmux_full_tran_96_314 : STD_LOGIC; 
  signal Mmux_full_tran_960_315 : STD_LOGIC; 
  signal Mmux_full_tran_961_316 : STD_LOGIC; 
  signal Mmux_full_tran_962_317 : STD_LOGIC; 
  signal Mmux_full_tran_963_318 : STD_LOGIC; 
  signal Mmux_full_tran_964_319 : STD_LOGIC; 
  signal Mmux_full_tran_965_320 : STD_LOGIC; 
  signal Mmux_full_tran_966_321 : STD_LOGIC; 
  signal Mmux_full_tran_967_322 : STD_LOGIC; 
  signal Mmux_full_tran_968_323 : STD_LOGIC; 
  signal Mmux_full_tran_969_324 : STD_LOGIC; 
  signal Mmux_full_tran_97_325 : STD_LOGIC; 
  signal Mmux_full_tran_970_326 : STD_LOGIC; 
  signal Mmux_full_tran_971_327 : STD_LOGIC; 
  signal Mmux_full_tran_972_328 : STD_LOGIC; 
  signal Mmux_full_tran_973_329 : STD_LOGIC; 
  signal Mmux_full_tran_974_330 : STD_LOGIC; 
  signal Mmux_full_tran_975_331 : STD_LOGIC; 
  signal Mmux_full_tran_976_332 : STD_LOGIC; 
  signal Mmux_full_tran_977_333 : STD_LOGIC; 
  signal Mmux_full_tran_978_334 : STD_LOGIC; 
  signal Mmux_full_tran_979_335 : STD_LOGIC; 
  signal Mmux_full_tran_98_336 : STD_LOGIC; 
  signal Mmux_full_tran_980_337 : STD_LOGIC; 
  signal Mmux_full_tran_981_338 : STD_LOGIC; 
  signal Mmux_full_tran_982_339 : STD_LOGIC; 
  signal Mmux_full_tran_983_340 : STD_LOGIC; 
  signal Mmux_full_tran_984_341 : STD_LOGIC; 
  signal Mmux_full_tran_985_342 : STD_LOGIC; 
  signal Mmux_full_tran_986_343 : STD_LOGIC; 
  signal Mmux_full_tran_987_344 : STD_LOGIC; 
  signal Mmux_full_tran_988_345 : STD_LOGIC; 
  signal Mmux_full_tran_989_346 : STD_LOGIC; 
  signal Mmux_full_tran_99_347 : STD_LOGIC; 
  signal Mmux_full_tran_990_348 : STD_LOGIC; 
  signal Mmux_full_tran_991_349 : STD_LOGIC; 
  signal Mmux_full_tran_992_350 : STD_LOGIC; 
  signal Mmux_full_tran_993_351 : STD_LOGIC; 
  signal Mmux_full_tran_994_352 : STD_LOGIC; 
  signal Mmux_full_tran_995_353 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal N151 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal N159 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N161 : STD_LOGIC; 
  signal N163 : STD_LOGIC; 
  signal N165 : STD_LOGIC; 
  signal N167 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal N171 : STD_LOGIC; 
  signal N173 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N181 : STD_LOGIC; 
  signal N183 : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal N189 : STD_LOGIC; 
  signal N191 : STD_LOGIC; 
  signal N193 : STD_LOGIC; 
  signal N195 : STD_LOGIC; 
  signal N197 : STD_LOGIC; 
  signal N199 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal N205 : STD_LOGIC; 
  signal N207 : STD_LOGIC; 
  signal N209 : STD_LOGIC; 
  signal N211 : STD_LOGIC; 
  signal N212 : STD_LOGIC; 
  signal N214 : STD_LOGIC; 
  signal N216 : STD_LOGIC; 
  signal N218 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N220 : STD_LOGIC; 
  signal N222 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N252 : STD_LOGIC; 
  signal N254 : STD_LOGIC; 
  signal N256 : STD_LOGIC; 
  signal N258 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N260 : STD_LOGIC; 
  signal N262 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N294 : STD_LOGIC; 
  signal N295 : STD_LOGIC; 
  signal N296 : STD_LOGIC; 
  signal N298 : STD_LOGIC; 
  signal N300 : STD_LOGIC; 
  signal N302 : STD_LOGIC; 
  signal N304 : STD_LOGIC; 
  signal N306 : STD_LOGIC; 
  signal N308 : STD_LOGIC; 
  signal N310 : STD_LOGIC; 
  signal N312 : STD_LOGIC; 
  signal N314 : STD_LOGIC; 
  signal N316 : STD_LOGIC; 
  signal N318 : STD_LOGIC; 
  signal N320 : STD_LOGIC; 
  signal N322 : STD_LOGIC; 
  signal N323 : STD_LOGIC; 
  signal N324 : STD_LOGIC; 
  signal N325 : STD_LOGIC; 
  signal N326 : STD_LOGIC; 
  signal N327 : STD_LOGIC; 
  signal N328 : STD_LOGIC; 
  signal N329 : STD_LOGIC; 
  signal N330 : STD_LOGIC; 
  signal N331 : STD_LOGIC; 
  signal N332 : STD_LOGIC; 
  signal N333 : STD_LOGIC; 
  signal N334 : STD_LOGIC; 
  signal N335 : STD_LOGIC; 
  signal N336 : STD_LOGIC; 
  signal N337 : STD_LOGIC; 
  signal N338 : STD_LOGIC; 
  signal N339 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N340 : STD_LOGIC; 
  signal N341 : STD_LOGIC; 
  signal N342 : STD_LOGIC; 
  signal N343 : STD_LOGIC; 
  signal N344 : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal N346 : STD_LOGIC; 
  signal N347 : STD_LOGIC; 
  signal N348 : STD_LOGIC; 
  signal N349 : STD_LOGIC; 
  signal N350 : STD_LOGIC; 
  signal N351 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal N73 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal N79 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal N811 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N85 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal N87 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal N89 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N91 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N93 : STD_LOGIC; 
  signal RS_RX_IBUF_503 : STD_LOGIC; 
  signal Result_0_1 : STD_LOGIC; 
  signal Result_1_1 : STD_LOGIC; 
  signal Result_2_1 : STD_LOGIC; 
  signal Result_3_1 : STD_LOGIC; 
  signal Result_4_1 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_0_612 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_1_613 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_10_614 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_11_615 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_12_616 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_13_617 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_14_618 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_15_619 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_16_620 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_17_621 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_18_622 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_19_623 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_2_624 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_20_625 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_21_626 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_22_627 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_23_628 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_24_629 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_25_630 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_26_631 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_27_632 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_28_633 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_29_634 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_3_635 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_30_636 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_31_637 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_4_638 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_5_639 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_6_640 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_7_641 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_8_642 : STD_LOGIC; 
  signal SIKI_ALU_Mshreg_write_D_buf_9_643 : STD_LOGIC; 
  signal SIKI_ALU_N02 : STD_LOGIC; 
  signal SIKI_ALU_N103 : STD_LOGIC; 
  signal SIKI_ALU_N106 : STD_LOGIC; 
  signal SIKI_ALU_N108 : STD_LOGIC; 
  signal SIKI_ALU_N1091 : STD_LOGIC; 
  signal SIKI_ALU_N1112 : STD_LOGIC; 
  signal SIKI_ALU_N112 : STD_LOGIC; 
  signal SIKI_ALU_N1131 : STD_LOGIC; 
  signal SIKI_ALU_N115 : STD_LOGIC; 
  signal SIKI_ALU_N116 : STD_LOGIC; 
  signal SIKI_ALU_N1181 : STD_LOGIC; 
  signal SIKI_ALU_N120 : STD_LOGIC; 
  signal SIKI_ALU_N1201 : STD_LOGIC; 
  signal SIKI_ALU_N123 : STD_LOGIC; 
  signal SIKI_ALU_N126 : STD_LOGIC; 
  signal SIKI_ALU_N133 : STD_LOGIC; 
  signal SIKI_ALU_N139 : STD_LOGIC; 
  signal SIKI_ALU_N140 : STD_LOGIC; 
  signal SIKI_ALU_N143 : STD_LOGIC; 
  signal SIKI_ALU_N145 : STD_LOGIC; 
  signal SIKI_ALU_N168 : STD_LOGIC; 
  signal SIKI_ALU_N169 : STD_LOGIC; 
  signal SIKI_ALU_N172 : STD_LOGIC; 
  signal SIKI_ALU_N176 : STD_LOGIC; 
  signal SIKI_ALU_N182 : STD_LOGIC; 
  signal SIKI_ALU_N210 : STD_LOGIC; 
  signal SIKI_ALU_N2111 : STD_LOGIC; 
  signal SIKI_ALU_N215 : STD_LOGIC; 
  signal SIKI_ALU_N23 : STD_LOGIC; 
  signal SIKI_ALU_N254 : STD_LOGIC; 
  signal SIKI_ALU_N255 : STD_LOGIC; 
  signal SIKI_ALU_N256 : STD_LOGIC; 
  signal SIKI_ALU_N281 : STD_LOGIC; 
  signal SIKI_ALU_N283 : STD_LOGIC; 
  signal SIKI_ALU_N288 : STD_LOGIC; 
  signal SIKI_ALU_N303 : STD_LOGIC; 
  signal SIKI_ALU_N304 : STD_LOGIC; 
  signal SIKI_ALU_N379 : STD_LOGIC; 
  signal SIKI_ALU_N3811 : STD_LOGIC; 
  signal SIKI_ALU_N382 : STD_LOGIC; 
  signal SIKI_ALU_N383 : STD_LOGIC; 
  signal SIKI_ALU_N398 : STD_LOGIC; 
  signal SIKI_ALU_N408 : STD_LOGIC; 
  signal SIKI_ALU_N410 : STD_LOGIC; 
  signal SIKI_ALU_N415 : STD_LOGIC; 
  signal SIKI_ALU_N419 : STD_LOGIC; 
  signal SIKI_ALU_N441 : STD_LOGIC; 
  signal SIKI_ALU_N471 : STD_LOGIC; 
  signal SIKI_ALU_N481 : STD_LOGIC; 
  signal SIKI_ALU_N501 : STD_LOGIC; 
  signal SIKI_ALU_N511_694 : STD_LOGIC; 
  signal SIKI_ALU_N541 : STD_LOGIC; 
  signal SIKI_ALU_N851 : STD_LOGIC; 
  signal SIKI_ALU_N881 : STD_LOGIC; 
  signal SIKI_ALU_N901 : STD_LOGIC; 
  signal SIKI_ALU_N911 : STD_LOGIC; 
  signal SIKI_ALU_N921 : STD_LOGIC; 
  signal SIKI_ALU_N931 : STD_LOGIC; 
  signal SIKI_ALU_check_gtz : STD_LOGIC; 
  signal SIKI_ALU_check_gtz_or0000106_703 : STD_LOGIC; 
  signal SIKI_ALU_check_gtz_or0000117_704 : STD_LOGIC; 
  signal SIKI_ALU_check_gtz_or0000125_705 : STD_LOGIC; 
  signal SIKI_ALU_check_gtz_or0000228_706 : STD_LOGIC; 
  signal SIKI_ALU_check_gtz_or0000264_707 : STD_LOGIC; 
  signal SIKI_ALU_check_gtz_or000028_708 : STD_LOGIC; 
  signal SIKI_ALU_check_gtz_or0000374_709 : STD_LOGIC; 
  signal SIKI_ALU_check_gtz_or0000410_710 : STD_LOGIC; 
  signal SIKI_ALU_check_gtz_or0000450_711 : STD_LOGIC; 
  signal SIKI_ALU_check_gtz_or0000472_712 : STD_LOGIC; 
  signal SIKI_ALU_check_gtz_or000072_713 : STD_LOGIC; 
  signal SIKI_ALU_check_ltz : STD_LOGIC; 
  signal SIKI_ALU_check_ltz_cmp_eq0014 : STD_LOGIC; 
  signal SIKI_ALU_check_ltz_cmp_eq0018 : STD_LOGIC; 
  signal SIKI_ALU_check_ltz_cmp_eq0022 : STD_LOGIC; 
  signal SIKI_ALU_check_ltz_or0000106_718 : STD_LOGIC; 
  signal SIKI_ALU_check_ltz_or0000130_719 : STD_LOGIC; 
  signal SIKI_ALU_check_ltz_or0000215_720 : STD_LOGIC; 
  signal SIKI_ALU_check_ltz_or0000300_721 : STD_LOGIC; 
  signal SIKI_ALU_check_ltz_or0000326_722 : STD_LOGIC; 
  signal SIKI_ALU_check_ltz_or0000334_723 : STD_LOGIC; 
  signal SIKI_ALU_check_ltz_or000037_724 : STD_LOGIC; 
  signal SIKI_ALU_check_ltz_or0000374_725 : STD_LOGIC; 
  signal SIKI_ALU_check_ltz_or0000409_726 : STD_LOGIC; 
  signal SIKI_ALU_data_xor_0_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_10_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_11_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_12_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_13_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_14_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_15_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_16_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_17_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_18_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_19_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_20_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_21_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_22_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_23_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_27_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_28_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_29_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_30_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_31_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_4_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_5_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_6_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_7_Q : STD_LOGIC; 
  signal SIKI_ALU_data_xor_9_Q : STD_LOGIC; 
  signal SIKI_ALU_dest_R_buf_cmp_eq0000 : STD_LOGIC; 
  signal SIKI_ALU_load_mem_buf_753 : STD_LOGIC; 
  signal SIKI_ALU_output_int_0_165_823 : STD_LOGIC; 
  signal SIKI_ALU_output_int_0_225 : STD_LOGIC; 
  signal SIKI_ALU_output_int_0_2251_825 : STD_LOGIC; 
  signal SIKI_ALU_output_int_0_272_826 : STD_LOGIC; 
  signal SIKI_ALU_output_int_0_311 : STD_LOGIC; 
  signal SIKI_ALU_output_int_0_363_828 : STD_LOGIC; 
  signal SIKI_ALU_output_int_0_414 : STD_LOGIC; 
  signal SIKI_ALU_output_int_0_4141_830 : STD_LOGIC; 
  signal SIKI_ALU_output_int_0_96_831 : STD_LOGIC; 
  signal SIKI_ALU_output_int_10_10_833 : STD_LOGIC; 
  signal SIKI_ALU_output_int_10_123_834 : STD_LOGIC; 
  signal SIKI_ALU_output_int_10_152_835 : STD_LOGIC; 
  signal SIKI_ALU_output_int_10_16_836 : STD_LOGIC; 
  signal SIKI_ALU_output_int_10_207_837 : STD_LOGIC; 
  signal SIKI_ALU_output_int_10_36_838 : STD_LOGIC; 
  signal SIKI_ALU_output_int_10_37_839 : STD_LOGIC; 
  signal SIKI_ALU_output_int_10_55_840 : STD_LOGIC; 
  signal SIKI_ALU_output_int_10_77_841 : STD_LOGIC; 
  signal SIKI_ALU_output_int_10_90_842 : STD_LOGIC; 
  signal SIKI_ALU_output_int_11_10_844 : STD_LOGIC; 
  signal SIKI_ALU_output_int_11_118_845 : STD_LOGIC; 
  signal SIKI_ALU_output_int_11_16_846 : STD_LOGIC; 
  signal SIKI_ALU_output_int_11_174_847 : STD_LOGIC; 
  signal SIKI_ALU_output_int_11_187_848 : STD_LOGIC; 
  signal SIKI_ALU_output_int_11_223_849 : STD_LOGIC; 
  signal SIKI_ALU_output_int_11_259_850 : STD_LOGIC; 
  signal SIKI_ALU_output_int_11_36_851 : STD_LOGIC; 
  signal SIKI_ALU_output_int_11_61_852 : STD_LOGIC; 
  signal SIKI_ALU_output_int_11_63_853 : STD_LOGIC; 
  signal SIKI_ALU_output_int_11_83_854 : STD_LOGIC; 
  signal SIKI_ALU_output_int_12_10_856 : STD_LOGIC; 
  signal SIKI_ALU_output_int_12_105_857 : STD_LOGIC; 
  signal SIKI_ALU_output_int_12_133_858 : STD_LOGIC; 
  signal SIKI_ALU_output_int_12_16_859 : STD_LOGIC; 
  signal SIKI_ALU_output_int_12_168_860 : STD_LOGIC; 
  signal SIKI_ALU_output_int_12_205_861 : STD_LOGIC; 
  signal SIKI_ALU_output_int_12_36_862 : STD_LOGIC; 
  signal SIKI_ALU_output_int_12_61_863 : STD_LOGIC; 
  signal SIKI_ALU_output_int_12_63_864 : STD_LOGIC; 
  signal SIKI_ALU_output_int_12_83_865 : STD_LOGIC; 
  signal SIKI_ALU_output_int_13_10_867 : STD_LOGIC; 
  signal SIKI_ALU_output_int_13_111_868 : STD_LOGIC; 
  signal SIKI_ALU_output_int_13_133_869 : STD_LOGIC; 
  signal SIKI_ALU_output_int_13_155_870 : STD_LOGIC; 
  signal SIKI_ALU_output_int_13_16_871 : STD_LOGIC; 
  signal SIKI_ALU_output_int_13_189_872 : STD_LOGIC; 
  signal SIKI_ALU_output_int_13_232_873 : STD_LOGIC; 
  signal SIKI_ALU_output_int_13_36_874 : STD_LOGIC; 
  signal SIKI_ALU_output_int_13_61_875 : STD_LOGIC; 
  signal SIKI_ALU_output_int_13_63_876 : STD_LOGIC; 
  signal SIKI_ALU_output_int_13_83_877 : STD_LOGIC; 
  signal SIKI_ALU_output_int_13_88_878 : STD_LOGIC; 
  signal SIKI_ALU_output_int_14_10_880 : STD_LOGIC; 
  signal SIKI_ALU_output_int_14_119_881 : STD_LOGIC; 
  signal SIKI_ALU_output_int_14_144_882 : STD_LOGIC; 
  signal SIKI_ALU_output_int_14_16_883 : STD_LOGIC; 
  signal SIKI_ALU_output_int_14_163_884 : STD_LOGIC; 
  signal SIKI_ALU_output_int_14_221_885 : STD_LOGIC; 
  signal SIKI_ALU_output_int_14_36_886 : STD_LOGIC; 
  signal SIKI_ALU_output_int_14_61_887 : STD_LOGIC; 
  signal SIKI_ALU_output_int_14_63_888 : STD_LOGIC; 
  signal SIKI_ALU_output_int_14_83_889 : STD_LOGIC; 
  signal SIKI_ALU_output_int_14_94_890 : STD_LOGIC; 
  signal SIKI_ALU_output_int_15_10_892 : STD_LOGIC; 
  signal SIKI_ALU_output_int_15_106_893 : STD_LOGIC; 
  signal SIKI_ALU_output_int_15_119_894 : STD_LOGIC; 
  signal SIKI_ALU_output_int_15_16_895 : STD_LOGIC; 
  signal SIKI_ALU_output_int_15_195_896 : STD_LOGIC; 
  signal SIKI_ALU_output_int_15_242 : STD_LOGIC; 
  signal SIKI_ALU_output_int_15_36_898 : STD_LOGIC; 
  signal SIKI_ALU_output_int_15_47_899 : STD_LOGIC; 
  signal SIKI_ALU_output_int_15_60_900 : STD_LOGIC; 
  signal SIKI_ALU_output_int_15_72_901 : STD_LOGIC; 
  signal SIKI_ALU_output_int_15_95_902 : STD_LOGIC; 
  signal SIKI_ALU_output_int_16_10_904 : STD_LOGIC; 
  signal SIKI_ALU_output_int_16_106_905 : STD_LOGIC; 
  signal SIKI_ALU_output_int_16_16_906 : STD_LOGIC; 
  signal SIKI_ALU_output_int_16_192_907 : STD_LOGIC; 
  signal SIKI_ALU_output_int_16_264_908 : STD_LOGIC; 
  signal SIKI_ALU_output_int_16_311_909 : STD_LOGIC; 
  signal SIKI_ALU_output_int_16_336_910 : STD_LOGIC; 
  signal SIKI_ALU_output_int_16_36_911 : STD_LOGIC; 
  signal SIKI_ALU_output_int_16_47_912 : STD_LOGIC; 
  signal SIKI_ALU_output_int_16_60_913 : STD_LOGIC; 
  signal SIKI_ALU_output_int_16_72_914 : STD_LOGIC; 
  signal SIKI_ALU_output_int_16_95_915 : STD_LOGIC; 
  signal SIKI_ALU_output_int_17_10_917 : STD_LOGIC; 
  signal SIKI_ALU_output_int_17_16_918 : STD_LOGIC; 
  signal SIKI_ALU_output_int_17_168_919 : STD_LOGIC; 
  signal SIKI_ALU_output_int_17_254_920 : STD_LOGIC; 
  signal SIKI_ALU_output_int_17_311_921 : STD_LOGIC; 
  signal SIKI_ALU_output_int_17_336_922 : STD_LOGIC; 
  signal SIKI_ALU_output_int_17_36_923 : STD_LOGIC; 
  signal SIKI_ALU_output_int_17_61_924 : STD_LOGIC; 
  signal SIKI_ALU_output_int_17_63_925 : STD_LOGIC; 
  signal SIKI_ALU_output_int_17_83_926 : STD_LOGIC; 
  signal SIKI_ALU_output_int_17_94_927 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_10_929 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_111_930 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_140_931 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_16_932 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_173 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_1731_934 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_1732_935 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_197_936 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_247_937 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_36_938 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_61_939 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_63_940 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_83_941 : STD_LOGIC; 
  signal SIKI_ALU_output_int_18_88_942 : STD_LOGIC; 
  signal SIKI_ALU_output_int_19_10_944 : STD_LOGIC; 
  signal SIKI_ALU_output_int_19_105_945 : STD_LOGIC; 
  signal SIKI_ALU_output_int_19_146_946 : STD_LOGIC; 
  signal SIKI_ALU_output_int_19_16_947 : STD_LOGIC; 
  signal SIKI_ALU_output_int_19_229_948 : STD_LOGIC; 
  signal SIKI_ALU_output_int_19_345_949 : STD_LOGIC; 
  signal SIKI_ALU_output_int_19_352_950 : STD_LOGIC; 
  signal SIKI_ALU_output_int_19_36_951 : STD_LOGIC; 
  signal SIKI_ALU_output_int_19_61_952 : STD_LOGIC; 
  signal SIKI_ALU_output_int_19_63_953 : STD_LOGIC; 
  signal SIKI_ALU_output_int_19_83_954 : STD_LOGIC; 
  signal SIKI_ALU_output_int_1_153_956 : STD_LOGIC; 
  signal SIKI_ALU_output_int_1_199_957 : STD_LOGIC; 
  signal SIKI_ALU_output_int_1_276_958 : STD_LOGIC; 
  signal SIKI_ALU_output_int_1_96_959 : STD_LOGIC; 
  signal SIKI_ALU_output_int_2_193_961 : STD_LOGIC; 
  signal SIKI_ALU_output_int_2_235_962 : STD_LOGIC; 
  signal SIKI_ALU_output_int_2_258_963 : STD_LOGIC; 
  signal SIKI_ALU_output_int_2_290 : STD_LOGIC; 
  signal SIKI_ALU_output_int_2_2901_965 : STD_LOGIC; 
  signal SIKI_ALU_output_int_2_96_966 : STD_LOGIC; 
  signal SIKI_ALU_output_int_3_107_968 : STD_LOGIC; 
  signal SIKI_ALU_output_int_3_170_969 : STD_LOGIC; 
  signal SIKI_ALU_output_int_3_223_970 : STD_LOGIC; 
  signal SIKI_ALU_output_int_3_267 : STD_LOGIC; 
  signal SIKI_ALU_output_int_3_2671_972 : STD_LOGIC; 
  signal SIKI_ALU_output_int_3_96_973 : STD_LOGIC; 
  signal SIKI_ALU_output_int_4_152_975 : STD_LOGIC; 
  signal SIKI_ALU_output_int_4_184_976 : STD_LOGIC; 
  signal SIKI_ALU_output_int_4_191_977 : STD_LOGIC; 
  signal SIKI_ALU_output_int_4_295_978 : STD_LOGIC; 
  signal SIKI_ALU_output_int_4_45_979 : STD_LOGIC; 
  signal SIKI_ALU_output_int_4_98_980 : STD_LOGIC; 
  signal SIKI_ALU_output_int_5_106_982 : STD_LOGIC; 
  signal SIKI_ALU_output_int_5_108_983 : STD_LOGIC; 
  signal SIKI_ALU_output_int_5_126_984 : STD_LOGIC; 
  signal SIKI_ALU_output_int_5_159_985 : STD_LOGIC; 
  signal SIKI_ALU_output_int_5_179_986 : STD_LOGIC; 
  signal SIKI_ALU_output_int_5_214_987 : STD_LOGIC; 
  signal SIKI_ALU_output_int_5_263_988 : STD_LOGIC; 
  signal SIKI_ALU_output_int_5_96_989 : STD_LOGIC; 
  signal SIKI_ALU_output_int_6_106_991 : STD_LOGIC; 
  signal SIKI_ALU_output_int_6_126_992 : STD_LOGIC; 
  signal SIKI_ALU_output_int_6_153_993 : STD_LOGIC; 
  signal SIKI_ALU_output_int_6_223_994 : STD_LOGIC; 
  signal SIKI_ALU_output_int_6_279_995 : STD_LOGIC; 
  signal SIKI_ALU_output_int_6_326 : STD_LOGIC; 
  signal SIKI_ALU_output_int_6_3261_997 : STD_LOGIC; 
  signal SIKI_ALU_output_int_6_96_998 : STD_LOGIC; 
  signal SIKI_ALU_output_int_7_10_1000 : STD_LOGIC; 
  signal SIKI_ALU_output_int_7_100_1001 : STD_LOGIC; 
  signal SIKI_ALU_output_int_7_138_1002 : STD_LOGIC; 
  signal SIKI_ALU_output_int_7_164_1003 : STD_LOGIC; 
  signal SIKI_ALU_output_int_7_192_1004 : STD_LOGIC; 
  signal SIKI_ALU_output_int_7_203_1005 : STD_LOGIC; 
  signal SIKI_ALU_output_int_7_242_1006 : STD_LOGIC; 
  signal SIKI_ALU_output_int_7_44_1007 : STD_LOGIC; 
  signal SIKI_ALU_output_int_8_144_1009 : STD_LOGIC; 
  signal SIKI_ALU_output_int_8_197_1010 : STD_LOGIC; 
  signal SIKI_ALU_output_int_8_262_1011 : STD_LOGIC; 
  signal SIKI_ALU_output_int_8_312_1012 : STD_LOGIC; 
  signal SIKI_ALU_output_int_8_340_1013 : STD_LOGIC; 
  signal SIKI_ALU_output_int_8_348_1014 : STD_LOGIC; 
  signal SIKI_ALU_output_int_8_386 : STD_LOGIC; 
  signal SIKI_ALU_output_int_8_3861_1016 : STD_LOGIC; 
  signal SIKI_ALU_output_int_8_96_1017 : STD_LOGIC; 
  signal SIKI_ALU_output_int_9_10_1019 : STD_LOGIC; 
  signal SIKI_ALU_output_int_9_144_1020 : STD_LOGIC; 
  signal SIKI_ALU_output_int_9_155_1021 : STD_LOGIC; 
  signal SIKI_ALU_output_int_9_16_1022 : STD_LOGIC; 
  signal SIKI_ALU_output_int_9_183_1023 : STD_LOGIC; 
  signal SIKI_ALU_output_int_9_187_1024 : STD_LOGIC; 
  signal SIKI_ALU_output_int_9_220 : STD_LOGIC; 
  signal SIKI_ALU_output_int_9_38_1026 : STD_LOGIC; 
  signal SIKI_ALU_output_int_9_58_1027 : STD_LOGIC; 
  signal SIKI_ALU_output_int_9_94_1028 : STD_LOGIC; 
  signal SIKI_ALU_output_int_cmp_eq0005 : STD_LOGIC; 
  signal SIKI_ALU_output_int_cmp_eq0006 : STD_LOGIC; 
  signal SIKI_ALU_output_int_mux0000 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_and0000 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_and0000128_1084 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_and0000184_1085 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_and0000193_1086 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_and000035_1087 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_and000071_1088 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0001 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0002 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0003 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0004 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0005 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0006 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0007 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0008 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0009 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0010 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0011 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0012 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0013 : STD_LOGIC; 
  signal SIKI_ALU_slr_data_cmp_eq0014 : STD_LOGIC; 
  signal SIKI_ALU_store_mem_buf_1103 : STD_LOGIC; 
  signal SIKI_ID_ALU_control_sub_or0000 : STD_LOGIC; 
  signal SIKI_ID_ALU_control_sub_or0001_1145 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_10_1146 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_101_1147 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1010_1148 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1011_1149 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1012_1150 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1013_1151 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1014_1152 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1015_1153 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1016_1154 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1017_1155 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1018_1156 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1019_1157 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_102_1158 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1020_1159 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1021_1160 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1022_1161 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1023_1162 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1024_1163 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1025_1164 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1026_1165 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1027_1166 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1028_1167 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1029_1168 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_103_1169 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1030_1170 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_1031_1171 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_104_1172 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_105_1173 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_106_1174 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_107_1175 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_108_1176 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_109_1177 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_3_1178 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_31_1179 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_310_1180 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_311_1181 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_312_1182 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_313_1183 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_314_1184 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_315_1185 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_316_1186 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_317_1187 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_318_1188 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_319_1189 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_32_1190 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_320_1191 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_321_1192 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_322_1193 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_323_1194 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_324_1195 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_325_1196 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_326_1197 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_327_1198 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_328_1199 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_329_1200 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_33_1201 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_330_1202 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_331_1203 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_34_1204 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_35_1205 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_36_1206 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_37_1207 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_38_1208 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_39_1209 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_4_1210 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_41_1211 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_410_1212 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_411_1213 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_412_1214 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_413_1215 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_414_1216 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_415_1217 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_416_1218 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_417_1219 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_418_1220 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_419_1221 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_42_1222 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_420_1223 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_421_1224 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_422_1225 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_423_1226 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_424_1227 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_425_1228 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_426_1229 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_427_1230 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_428_1231 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_429_1232 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_43_1233 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_430_1234 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_431_1235 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_44_1236 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_45_1237 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_46_1238 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_47_1239 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_48_1240 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_49_1241 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_7_1242 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_71_1243 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_710_1244 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_711_1245 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_712_1246 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_713_1247 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_714_1248 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_715_1249 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_716_1250 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_717_1251 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_718_1252 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_719_1253 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_72_1254 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_720_1255 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_721_1256 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_722_1257 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_723_1258 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_724_1259 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_725_1260 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_726_1261 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_727_1262 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_728_1263 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_729_1264 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_73_1265 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_730_1266 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_731_1267 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_74_1268 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_75_1269 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_76_1270 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_77_1271 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_78_1272 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_79_1273 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_8_1274 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_81_1275 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_810_1276 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_811_1277 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_812_1278 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_813_1279 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_814_1280 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_815_1281 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_816_1282 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_817_1283 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_818_1284 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_819_1285 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_82_1286 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_820_1287 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_821_1288 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_822_1289 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_823_1290 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_824_1291 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_825_1292 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_826_1293 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_827_1294 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_828_1295 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_829_1296 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_83_1297 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_830_1298 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_831_1299 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_832_1300 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_833_1301 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_834_1302 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_835_1303 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_836_1304 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_837_1305 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_838_1306 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_839_1307 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_84_1308 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_840_1309 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_841_1310 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_842_1311 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_843_1312 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_844_1313 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_845_1314 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_846_1315 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_847_1316 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_848_1317 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_849_1318 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_85_1319 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_850_1320 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_851_1321 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_852_1322 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_853_1323 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_854_1324 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_855_1325 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_856_1326 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_857_1327 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_858_1328 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_859_1329 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_86_1330 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_860_1331 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_861_1332 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_862_1333 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_863_1334 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_864_1335 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_865_1336 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_866_1337 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_867_1338 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_868_1339 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_869_1340 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_87_1341 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_870_1342 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_871_1343 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_872_1344 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_873_1345 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_874_1346 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_875_1347 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_876_1348 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_877_1349 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_878_1350 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_879_1351 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_88_1352 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_880_1353 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_881_1354 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_882_1355 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_883_1356 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_884_1357 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_885_1358 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_886_1359 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_887_1360 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_888_1361 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_889_1362 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_89_1363 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_890_1364 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_891_1365 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_892_1366 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_893_1367 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_894_1368 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_895_1369 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_9_1370 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_91_1371 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_910_1372 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_911_1373 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_912_1374 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_913_1375 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_914_1376 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_915_1377 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_916_1378 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_917_1379 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_918_1380 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_919_1381 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_92_1382 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_920_1383 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_921_1384 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_922_1385 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_923_1386 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_924_1387 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_925_1388 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_926_1389 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_927_1390 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_928_1391 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_929_1392 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_93_1393 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_930_1394 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_931_1395 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_932_1396 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_933_1397 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_934_1398 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_935_1399 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_936_1400 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_937_1401 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_938_1402 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_939_1403 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_94_1404 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_940_1405 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_941_1406 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_942_1407 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_943_1408 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_944_1409 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_945_1410 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_946_1411 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_947_1412 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_948_1413 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_949_1414 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_95_1415 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_950_1416 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_951_1417 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_952_1418 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_953_1419 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_954_1420 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_955_1421 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_956_1422 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_957_1423 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_958_1424 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_959_1425 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_96_1426 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_960_1427 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_961_1428 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_962_1429 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_963_1430 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_964_1431 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_965_1432 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_966_1433 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_967_1434 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_968_1435 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_969_1436 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_97_1437 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_970_1438 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_971_1439 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_972_1440 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_973_1441 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_974_1442 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_975_1443 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_976_1444 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_977_1445 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_978_1446 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_979_1447 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_98_1448 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_980_1449 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_981_1450 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_982_1451 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_983_1452 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_984_1453 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_985_1454 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_986_1455 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_987_1456 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_988_1457 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_989_1458 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_99_1459 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_990_1460 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_991_1461 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_992_1462 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_993_1463 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_994_1464 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rs_995_1465 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_10_1466 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_101_1467 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1010_1468 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1011_1469 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1012_1470 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1013_1471 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1014_1472 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1015_1473 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1016_1474 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1017_1475 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1018_1476 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1019_1477 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_102_1478 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1020_1479 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1021_1480 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1022_1481 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1023_1482 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1024_1483 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1025_1484 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1026_1485 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1027_1486 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1028_1487 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1029_1488 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_103_1489 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1030_1490 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_1031_1491 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_104_1492 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_105_1493 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_106_1494 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_107_1495 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_108_1496 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_109_1497 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_3_1498 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_31_1499 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_310_1500 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_311_1501 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_312_1502 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_313_1503 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_314_1504 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_315_1505 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_316_1506 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_317_1507 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_318_1508 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_319_1509 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_32_1510 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_320_1511 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_321_1512 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_322_1513 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_323_1514 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_324_1515 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_325_1516 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_326_1517 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_327_1518 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_328_1519 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_329_1520 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_33_1521 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_330_1522 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_331_1523 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_34_1524 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_35_1525 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_36_1526 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_37_1527 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_38_1528 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_39_1529 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_4_1530 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_41_1531 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_410_1532 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_411_1533 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_412_1534 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_413_1535 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_414_1536 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_415_1537 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_416_1538 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_417_1539 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_418_1540 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_419_1541 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_42_1542 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_420_1543 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_421_1544 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_422_1545 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_423_1546 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_424_1547 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_425_1548 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_426_1549 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_427_1550 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_428_1551 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_429_1552 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_43_1553 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_430_1554 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_431_1555 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_44_1556 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_45_1557 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_46_1558 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_47_1559 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_48_1560 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_49_1561 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_7_1562 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_71_1563 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_710_1564 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_711_1565 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_712_1566 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_713_1567 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_714_1568 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_715_1569 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_716_1570 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_717_1571 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_718_1572 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_719_1573 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_72_1574 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_720_1575 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_721_1576 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_722_1577 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_723_1578 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_724_1579 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_725_1580 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_726_1581 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_727_1582 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_728_1583 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_729_1584 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_73_1585 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_730_1586 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_731_1587 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_74_1588 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_75_1589 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_76_1590 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_77_1591 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_78_1592 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_79_1593 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_8_1594 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_81_1595 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_810_1596 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_811_1597 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_812_1598 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_813_1599 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_814_1600 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_815_1601 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_816_1602 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_817_1603 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_818_1604 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_819_1605 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_82_1606 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_820_1607 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_821_1608 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_822_1609 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_823_1610 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_824_1611 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_825_1612 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_826_1613 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_827_1614 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_828_1615 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_829_1616 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_83_1617 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_830_1618 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_831_1619 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_832_1620 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_833_1621 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_834_1622 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_835_1623 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_836_1624 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_837_1625 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_838_1626 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_839_1627 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_84_1628 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_840_1629 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_841_1630 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_842_1631 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_843_1632 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_844_1633 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_845_1634 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_846_1635 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_847_1636 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_848_1637 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_849_1638 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_85_1639 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_850_1640 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_851_1641 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_852_1642 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_853_1643 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_854_1644 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_855_1645 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_856_1646 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_857_1647 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_858_1648 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_859_1649 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_86_1650 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_860_1651 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_861_1652 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_862_1653 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_863_1654 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_864_1655 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_865_1656 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_866_1657 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_867_1658 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_868_1659 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_869_1660 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_87_1661 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_870_1662 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_871_1663 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_872_1664 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_873_1665 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_874_1666 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_875_1667 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_876_1668 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_877_1669 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_878_1670 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_879_1671 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_88_1672 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_880_1673 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_881_1674 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_882_1675 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_883_1676 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_884_1677 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_885_1678 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_886_1679 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_887_1680 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_888_1681 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_889_1682 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_89_1683 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_890_1684 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_891_1685 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_892_1686 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_893_1687 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_894_1688 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_895_1689 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_9_1690 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_91_1691 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_910_1692 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_911_1693 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_912_1694 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_913_1695 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_914_1696 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_915_1697 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_916_1698 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_917_1699 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_918_1700 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_919_1701 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_92_1702 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_920_1703 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_921_1704 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_922_1705 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_923_1706 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_924_1707 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_925_1708 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_926_1709 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_927_1710 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_928_1711 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_929_1712 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_93_1713 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_930_1714 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_931_1715 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_932_1716 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_933_1717 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_934_1718 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_935_1719 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_936_1720 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_937_1721 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_938_1722 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_939_1723 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_94_1724 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_940_1725 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_941_1726 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_942_1727 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_943_1728 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_944_1729 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_945_1730 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_946_1731 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_947_1732 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_948_1733 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_949_1734 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_95_1735 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_950_1736 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_951_1737 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_952_1738 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_953_1739 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_954_1740 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_955_1741 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_956_1742 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_957_1743 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_958_1744 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_959_1745 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_96_1746 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_960_1747 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_961_1748 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_962_1749 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_963_1750 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_964_1751 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_965_1752 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_966_1753 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_967_1754 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_968_1755 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_969_1756 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_97_1757 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_970_1758 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_971_1759 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_972_1760 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_973_1761 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_974_1762 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_975_1763 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_976_1764 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_977_1765 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_978_1766 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_979_1767 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_98_1768 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_980_1769 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_981_1770 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_982_1771 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_983_1772 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_984_1773 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_985_1774 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_986_1775 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_987_1776 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_988_1777 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_989_1778 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_99_1779 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_990_1780 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_991_1781 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_992_1782 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_993_1783 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_994_1784 : STD_LOGIC; 
  signal SIKI_ID_Mmux_rt_995_1785 : STD_LOGIC; 
  signal SIKI_ID_N10 : STD_LOGIC; 
  signal SIKI_ID_N111 : STD_LOGIC; 
  signal SIKI_ID_N34 : STD_LOGIC; 
  signal SIKI_ID_N39 : STD_LOGIC; 
  signal SIKI_ID_N45 : STD_LOGIC; 
  signal SIKI_ID_N47 : STD_LOGIC; 
  signal SIKI_ID_N5 : STD_LOGIC; 
  signal SIKI_ID_N6 : STD_LOGIC; 
  signal SIKI_ID_N63 : STD_LOGIC; 
  signal SIKI_ID_N7 : STD_LOGIC; 
  signal SIKI_ID_branch_instr_buf_1834 : STD_LOGIC; 
  signal SIKI_ID_branch_instr_sub : STD_LOGIC; 
  signal SIKI_ID_branch_instr_sub_and0000 : STD_LOGIC; 
  signal SIKI_ID_branch_instr_sub_or0000 : STD_LOGIC; 
  signal SIKI_ID_branch_instr_sub_or00001_1838 : STD_LOGIC; 
  signal SIKI_ID_data_1_sub_or0000_1903 : STD_LOGIC; 
  signal SIKI_ID_data_1_sub_or0001 : STD_LOGIC; 
  signal SIKI_ID_data_2_sub_or0000 : STD_LOGIC; 
  signal SIKI_ID_jump_instr_buf_1970 : STD_LOGIC; 
  signal SIKI_ID_jump_instr_sub : STD_LOGIC; 
  signal SIKI_ID_load_instr_sub : STD_LOGIC; 
  signal SIKI_ID_mem_to_R_sig_sub_and0004_1973 : STD_LOGIC; 
  signal SIKI_ID_mem_to_R_sig_sub_cmp_eq0000 : STD_LOGIC; 
  signal SIKI_ID_mem_to_R_sig_sub_cmp_eq0011 : STD_LOGIC; 
  signal SIKI_ID_mem_write_buf_1976 : STD_LOGIC; 
  signal SIKI_ID_r0_not0001 : STD_LOGIC; 
  signal SIKI_ID_r0_not0001_bdd6 : STD_LOGIC; 
  signal SIKI_ID_r10_not0001 : STD_LOGIC; 
  signal SIKI_ID_r11_not0001 : STD_LOGIC; 
  signal SIKI_ID_r12_not0001 : STD_LOGIC; 
  signal SIKI_ID_r12_not0001_bdd6 : STD_LOGIC; 
  signal SIKI_ID_r13_not0001 : STD_LOGIC; 
  signal SIKI_ID_r14_not0001 : STD_LOGIC; 
  signal SIKI_ID_r15_not0001 : STD_LOGIC; 
  signal SIKI_ID_r16_not0001 : STD_LOGIC; 
  signal SIKI_ID_r17_not0001 : STD_LOGIC; 
  signal SIKI_ID_r18_not0001 : STD_LOGIC; 
  signal SIKI_ID_r19_not0001 : STD_LOGIC; 
  signal SIKI_ID_r1_not0001 : STD_LOGIC; 
  signal SIKI_ID_r20_not0001 : STD_LOGIC; 
  signal SIKI_ID_r21_not0001 : STD_LOGIC; 
  signal SIKI_ID_r22_not0001 : STD_LOGIC; 
  signal SIKI_ID_r23_not0001 : STD_LOGIC; 
  signal SIKI_ID_r24_not0001 : STD_LOGIC; 
  signal SIKI_ID_r25_not0001 : STD_LOGIC; 
  signal SIKI_ID_r26_not0001 : STD_LOGIC; 
  signal SIKI_ID_r27_not0001 : STD_LOGIC; 
  signal SIKI_ID_r28_not0001 : STD_LOGIC; 
  signal SIKI_ID_r29_not0001 : STD_LOGIC; 
  signal SIKI_ID_r2_not0001 : STD_LOGIC; 
  signal SIKI_ID_r30_not0001 : STD_LOGIC; 
  signal SIKI_ID_r31_not0001 : STD_LOGIC; 
  signal SIKI_ID_r3_not0001 : STD_LOGIC; 
  signal SIKI_ID_r4_not0001 : STD_LOGIC; 
  signal SIKI_ID_r5_not0001 : STD_LOGIC; 
  signal SIKI_ID_r6_not0001 : STD_LOGIC; 
  signal SIKI_ID_r7_not0001 : STD_LOGIC; 
  signal SIKI_ID_r8_not0001 : STD_LOGIC; 
  signal SIKI_ID_r9_not0001 : STD_LOGIC; 
  signal SIKI_ID_store_instr_buf_3115 : STD_LOGIC; 
  signal SIKI_ID_store_instr_sub : STD_LOGIC; 
  signal SIKI_IFE_addra_buf_not0001 : STD_LOGIC; 
  signal SIKI_IFE_next_instr_not0001 : STD_LOGIC; 
  signal SIKI_IFE_recv_data_buf_not0001 : STD_LOGIC; 
  signal SIKI_IFE_wea_buf_0_rstpot1_3307 : STD_LOGIC; 
  signal SIKI_MEM_Mshreg_R_num_buf_0_3308 : STD_LOGIC; 
  signal SIKI_MEM_Mshreg_R_num_buf_1_3309 : STD_LOGIC; 
  signal SIKI_MEM_Mshreg_R_num_buf_2_3310 : STD_LOGIC; 
  signal SIKI_MEM_Mshreg_R_num_buf_3_3311 : STD_LOGIC; 
  signal SIKI_MEM_Mshreg_R_num_buf_4_3312 : STD_LOGIC; 
  signal SIKI_MEM_R_sig_buf_3318 : STD_LOGIC; 
  signal SIKI_RX_Msub_data_count_addsub0000_cy_0_rt_3384 : STD_LOGIC; 
  signal SIKI_RX_Msub_state_count_addsub0000_cy_0_rt_3415 : STD_LOGIC; 
  signal SIKI_RX_Result_0_1 : STD_LOGIC; 
  signal SIKI_RX_Result_1_1 : STD_LOGIC; 
  signal SIKI_RX_Result_2_1 : STD_LOGIC; 
  signal SIKI_RX_data_buf_not0001 : STD_LOGIC; 
  signal SIKI_RX_data_count_cmp_eq0000 : STD_LOGIC; 
  signal SIKI_RX_data_count_cmp_eq0000104_3493 : STD_LOGIC; 
  signal SIKI_RX_data_count_cmp_eq000035_3494 : STD_LOGIC; 
  signal SIKI_RX_data_count_not0002 : STD_LOGIC; 
  signal SIKI_RX_data_trim_3512 : STD_LOGIC; 
  signal SIKI_RX_output_buf_not0001 : STD_LOGIC; 
  signal SIKI_RX_received_buf_3522 : STD_LOGIC; 
  signal SIKI_RX_received_buf_rstpot1_3523 : STD_LOGIC; 
  signal SIKI_RX_run_count_not0001 : STD_LOGIC; 
  signal SIKI_RX_run_count_or0000 : STD_LOGIC; 
  signal SIKI_RX_run_count_or00006_3529 : STD_LOGIC; 
  signal SIKI_RX_state_and0000 : STD_LOGIC; 
  signal SIKI_RX_state_count_cmp_eq0000 : STD_LOGIC; 
  signal SIKI_RX_state_count_cmp_eq0000104_3568 : STD_LOGIC; 
  signal SIKI_RX_state_count_cmp_eq000035_3569 : STD_LOGIC; 
  signal SIKI_RX_state_count_not0002 : STD_LOGIC; 
  signal SIKI_RX_state_not0001 : STD_LOGIC; 
  signal SIKI_TX_Msub_state_count_addsub0000_cy_0_rt_3589 : STD_LOGIC; 
  signal SIKI_TX_data_buf_not0001 : STD_LOGIC; 
  signal SIKI_TX_sent_cmp_gt0001 : STD_LOGIC; 
  signal SIKI_TX_sent_cmp_gt0001226_3643 : STD_LOGIC; 
  signal SIKI_TX_state_and0000 : STD_LOGIC; 
  signal SIKI_TX_state_count_not0002 : STD_LOGIC; 
  signal SIKI_TX_state_not0001 : STD_LOGIC; 
  signal XWA_OBUF_3705 : STD_LOGIC; 
  signal byte_tran_0_rstpot_3767 : STD_LOGIC; 
  signal byte_tran_1_rstpot_3769 : STD_LOGIC; 
  signal byte_tran_2_rstpot_3771 : STD_LOGIC; 
  signal byte_tran_3_rstpot_3773 : STD_LOGIC; 
  signal byte_tran_4_rstpot_3775 : STD_LOGIC; 
  signal byte_tran_5_rstpot_3777 : STD_LOGIC; 
  signal byte_tran_6_rstpot_3779 : STD_LOGIC; 
  signal byte_tran_7_rstpot_3781 : STD_LOGIC; 
  signal check_rx : STD_LOGIC; 
  signal check_tx : STD_LOGIC; 
  signal clk : STD_LOGIC; 
  signal full_recv_0_not0001 : STD_LOGIC; 
  signal full_recv_10_not0001 : STD_LOGIC; 
  signal full_recv_20_not0001 : STD_LOGIC; 
  signal full_recv_24_mux0000 : STD_LOGIC; 
  signal full_recv_25_mux0000 : STD_LOGIC; 
  signal full_recv_26_mux0000 : STD_LOGIC; 
  signal full_recv_27_mux0000 : STD_LOGIC; 
  signal full_recv_28_mux0000 : STD_LOGIC; 
  signal full_recv_29_mux0000 : STD_LOGIC; 
  signal full_recv_30_mux0000 : STD_LOGIC; 
  signal full_recv_31_mux0000 : STD_LOGIC; 
  signal iclk : STD_LOGIC; 
  signal load_instr_3861 : STD_LOGIC; 
  signal load_instr_mux00001 : STD_LOGIC; 
  signal print_regs_not0001 : STD_LOGIC; 
  signal rx_go_3869 : STD_LOGIC; 
  signal rx_go_mux00001_3870 : STD_LOGIC; 
  signal state_mux0000_1_1 : STD_LOGIC; 
  signal state_mux0000_1_11_3876 : STD_LOGIC; 
  signal top_state_FSM_FFd10_3877 : STD_LOGIC; 
  signal top_state_FSM_FFd10_In : STD_LOGIC; 
  signal top_state_FSM_FFd11_3879 : STD_LOGIC; 
  signal top_state_FSM_FFd11_In : STD_LOGIC; 
  signal top_state_FSM_FFd12_3881 : STD_LOGIC; 
  signal top_state_FSM_FFd12_In1 : STD_LOGIC; 
  signal top_state_FSM_FFd13_3883 : STD_LOGIC; 
  signal top_state_FSM_FFd13_In_3884 : STD_LOGIC; 
  signal top_state_FSM_FFd14_3885 : STD_LOGIC; 
  signal top_state_FSM_FFd14_In : STD_LOGIC; 
  signal top_state_FSM_FFd15_3887 : STD_LOGIC; 
  signal top_state_FSM_FFd15_In1 : STD_LOGIC; 
  signal top_state_FSM_FFd16_3889 : STD_LOGIC; 
  signal top_state_FSM_FFd2_3890 : STD_LOGIC; 
  signal top_state_FSM_FFd2_rstpot_3891 : STD_LOGIC; 
  signal top_state_FSM_FFd3_3892 : STD_LOGIC; 
  signal top_state_FSM_FFd3_rstpot_3893 : STD_LOGIC; 
  signal top_state_FSM_FFd4_3894 : STD_LOGIC; 
  signal top_state_FSM_FFd4_rstpot_3895 : STD_LOGIC; 
  signal top_state_FSM_FFd5_3896 : STD_LOGIC; 
  signal top_state_FSM_FFd5_In1 : STD_LOGIC; 
  signal top_state_FSM_FFd6_3898 : STD_LOGIC; 
  signal top_state_FSM_FFd6_In : STD_LOGIC; 
  signal top_state_FSM_FFd7_3900 : STD_LOGIC; 
  signal top_state_FSM_FFd7_In : STD_LOGIC; 
  signal top_state_FSM_FFd8_3902 : STD_LOGIC; 
  signal top_state_FSM_FFd8_In : STD_LOGIC; 
  signal top_state_FSM_FFd9_3904 : STD_LOGIC; 
  signal top_state_FSM_FFd9_In : STD_LOGIC; 
  signal top_state_cmp_eq0000 : STD_LOGIC; 
  signal top_state_cmp_eq0000164_3907 : STD_LOGIC; 
  signal top_state_cmp_eq0000240_3908 : STD_LOGIC; 
  signal top_state_cmp_eq0000244_3909 : STD_LOGIC; 
  signal top_state_cmp_eq000035_3910 : STD_LOGIC; 
  signal top_state_cmp_eq000071_3911 : STD_LOGIC; 
  signal top_state_cmp_eq0002 : STD_LOGIC; 
  signal tx_go_3913 : STD_LOGIC; 
  signal tx_go_mux00001_3914 : STD_LOGIC; 
  signal write_BRAM_not0001 : STD_LOGIC; 
  signal NLW_SIKI_MEM_Mshreg_R_num_buf_2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_MEM_Mshreg_R_num_buf_4_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_MEM_Mshreg_R_num_buf_3_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_MEM_Mshreg_R_num_buf_1_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_MEM_Mshreg_R_num_buf_0_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_29_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_31_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_30_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_28_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_27_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_24_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_26_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_25_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_23_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_22_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_21_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_20_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_19_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_18_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_15_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_17_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_16_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_14_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_13_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_12_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_11_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_10_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_9_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_6_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_8_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_7_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_5_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_4_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_3_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_1_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_SIKI_ALU_Mshreg_write_D_buf_0_Q15_UNCONNECTED : STD_LOGIC; 
  signal Mcount_write_BRAM_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Mcount_write_BRAM_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Result : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_ALU_Madd_new_PC_sub_addsub0000_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal SIKI_ALU_Madd_new_PC_sub_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal SIKI_ALU_Madd_prov_PC_addsub0000_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal SIKI_ALU_Madd_prov_PC_addsub0000_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_ALU_Maddsub_output_int_addsub0000_cy : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal SIKI_ALU_Maddsub_output_int_addsub0000_lut : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal SIKI_ALU_new_PC_buf : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_ALU_new_PC_sub : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_ALU_new_PC_sub_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_ALU_output_buf : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal SIKI_ALU_output_int : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal SIKI_ALU_output_int_addsub0000 : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal SIKI_ALU_prov_PC : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal SIKI_ALU_prov_PC_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_ALU_write_D_buf : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_ALU_control_buf : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal SIKI_ID_ALU_control_sub : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal SIKI_ID_add_to_PC_buf : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_ID_add_to_PC_sub : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_ID_branch_cond_buf : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal SIKI_ID_branch_cond_sub : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal SIKI_ID_data_1_buf : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_data_1_sub : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_data_2_buf : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_data_2_sub : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_now_PC_buf : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_ID_r0 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r10 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r11 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r12 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r13 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r14 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r15 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r16 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r17 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r18 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r19 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r20 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r21 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r22 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r23 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r24 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r25 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r26 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r27 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r28 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r29 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r30 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r31 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r3 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r4 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r5 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r6 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r7 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r8 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_r9 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_rs : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_rt : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_ID_write_data_R_buf : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal SIKI_ID_write_data_R_sub : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal SIKI_IFE_addra_buf : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_IFE_addra_buf_mux0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_IFE_dina_buf : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_IFE_douta_buf : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_IFE_next_instr : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_IFE_prev_PC_buf : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_IFE_recv_data_buf : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_IFE_wea_buf : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal SIKI_MEM_R_num_buf : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal SIKI_MEM_data_out_buf : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_MEM_data_out_sub : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal SIKI_RX_Msub_data_count_addsub0000_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal SIKI_RX_Msub_data_count_addsub0000_lut : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal SIKI_RX_Msub_state_count_addsub0000_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal SIKI_RX_Msub_state_count_addsub0000_lut : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal SIKI_RX_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal SIKI_RX_data_buf : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal SIKI_RX_data_count : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_RX_data_count_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_RX_data_count_mux0001 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_RX_output_buf : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal SIKI_RX_run_count : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal SIKI_RX_state : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal SIKI_RX_state_count : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_RX_state_count_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_RX_state_count_mux0001 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_TX_Msub_state_count_addsub0000_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal SIKI_TX_Msub_state_count_addsub0000_lut : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal SIKI_TX_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal SIKI_TX_data_buf : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal SIKI_TX_data_buf_mux0000 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal SIKI_TX_state : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal SIKI_TX_state_count : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_TX_state_count_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal SIKI_TX_state_count_mux0001 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal byte_tran : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal full_recv : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal full_tran : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal print_regs : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal state_mux0000 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal write_BRAM : STD_LOGIC_VECTOR ( 15 downto 0 ); 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  state_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => state_mux0000(0),
      Q => state(0)
    );
  state_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => state_mux0000(1),
      Q => state(1)
    );
  full_recv_24 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => full_recv_24_mux0000,
      Q => full_recv(24)
    );
  full_recv_30 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => full_recv_30_mux0000,
      Q => full_recv(30)
    );
  full_recv_25 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => full_recv_25_mux0000,
      Q => full_recv(25)
    );
  full_recv_31 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => full_recv_31_mux0000,
      Q => full_recv(31)
    );
  full_recv_26 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => full_recv_26_mux0000,
      Q => full_recv(26)
    );
  full_recv_28 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => full_recv_28_mux0000,
      Q => full_recv(28)
    );
  full_recv_27 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => full_recv_27_mux0000,
      Q => full_recv(27)
    );
  full_recv_29 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => full_recv_29_mux0000,
      Q => full_recv(29)
    );
  full_recv_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_10_not0001,
      D => SIKI_RX_output_buf(3),
      Q => full_recv(11)
    );
  full_recv_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_10_not0001,
      D => SIKI_RX_output_buf(2),
      Q => full_recv(10)
    );
  full_recv_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_10_not0001,
      D => SIKI_RX_output_buf(4),
      Q => full_recv(12)
    );
  full_recv_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_10_not0001,
      D => SIKI_RX_output_buf(5),
      Q => full_recv(13)
    );
  full_recv_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_10_not0001,
      D => SIKI_RX_output_buf(7),
      Q => full_recv(15)
    );
  full_recv_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_10_not0001,
      D => SIKI_RX_output_buf(6),
      Q => full_recv(14)
    );
  full_recv_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_20_not0001,
      D => SIKI_RX_output_buf(4),
      Q => full_recv(20)
    );
  full_recv_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_20_not0001,
      D => SIKI_RX_output_buf(0),
      Q => full_recv(16)
    );
  full_recv_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_0_not0001,
      D => SIKI_RX_output_buf(0),
      Q => full_recv(0)
    );
  full_recv_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_20_not0001,
      D => SIKI_RX_output_buf(5),
      Q => full_recv(21)
    );
  full_recv_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_0_not0001,
      D => SIKI_RX_output_buf(1),
      Q => full_recv(1)
    );
  full_recv_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_20_not0001,
      D => SIKI_RX_output_buf(6),
      Q => full_recv(22)
    );
  full_recv_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_20_not0001,
      D => SIKI_RX_output_buf(1),
      Q => full_recv(17)
    );
  full_recv_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_0_not0001,
      D => SIKI_RX_output_buf(2),
      Q => full_recv(2)
    );
  full_recv_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_0_not0001,
      D => SIKI_RX_output_buf(3),
      Q => full_recv(3)
    );
  full_recv_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_20_not0001,
      D => SIKI_RX_output_buf(7),
      Q => full_recv(23)
    );
  full_recv_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_20_not0001,
      D => SIKI_RX_output_buf(2),
      Q => full_recv(18)
    );
  full_recv_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_0_not0001,
      D => SIKI_RX_output_buf(4),
      Q => full_recv(4)
    );
  full_recv_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_20_not0001,
      D => SIKI_RX_output_buf(3),
      Q => full_recv(19)
    );
  full_recv_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_0_not0001,
      D => SIKI_RX_output_buf(5),
      Q => full_recv(5)
    );
  full_recv_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_0_not0001,
      D => SIKI_RX_output_buf(6),
      Q => full_recv(6)
    );
  full_recv_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_0_not0001,
      D => SIKI_RX_output_buf(7),
      Q => full_recv(7)
    );
  full_recv_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_10_not0001,
      D => SIKI_RX_output_buf(0),
      Q => full_recv(8)
    );
  full_recv_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => full_recv_10_not0001,
      D => SIKI_RX_output_buf(1),
      Q => full_recv(9)
    );
  write_BRAM_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(0),
      Q => write_BRAM(0)
    );
  write_BRAM_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(1),
      Q => write_BRAM(1)
    );
  write_BRAM_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(2),
      Q => write_BRAM(2)
    );
  write_BRAM_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(3),
      Q => write_BRAM(3)
    );
  write_BRAM_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(4),
      Q => write_BRAM(4)
    );
  write_BRAM_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(5),
      Q => write_BRAM(5)
    );
  write_BRAM_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(6),
      Q => write_BRAM(6)
    );
  write_BRAM_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(7),
      Q => write_BRAM(7)
    );
  write_BRAM_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(8),
      Q => write_BRAM(8)
    );
  write_BRAM_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(9),
      Q => write_BRAM(9)
    );
  write_BRAM_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(10),
      Q => write_BRAM(10)
    );
  write_BRAM_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(11),
      Q => write_BRAM(11)
    );
  write_BRAM_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(12),
      Q => write_BRAM(12)
    );
  write_BRAM_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(13),
      Q => write_BRAM(13)
    );
  write_BRAM_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(14),
      Q => write_BRAM(14)
    );
  write_BRAM_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => write_BRAM_not0001,
      D => Result(15),
      Q => write_BRAM(15)
    );
  print_regs_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => print_regs_not0001,
      D => Result_0_1,
      Q => print_regs(0)
    );
  print_regs_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => print_regs_not0001,
      D => Result_1_1,
      Q => print_regs(1)
    );
  print_regs_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => print_regs_not0001,
      D => Result_2_1,
      Q => print_regs(2)
    );
  print_regs_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => print_regs_not0001,
      D => Result_3_1,
      Q => print_regs(3)
    );
  print_regs_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => print_regs_not0001,
      D => Result_4_1,
      Q => print_regs(4)
    );
  Mcount_write_BRAM_cy_0_Q : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => Mcount_write_BRAM_lut(0),
      O => Mcount_write_BRAM_cy(0)
    );
  Mcount_write_BRAM_xor_0_Q : XORCY
    port map (
      CI => N0,
      LI => Mcount_write_BRAM_lut(0),
      O => Result(0)
    );
  Mcount_write_BRAM_cy_1_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(0),
      DI => N0,
      S => Mcount_write_BRAM_cy_1_rt_15,
      O => Mcount_write_BRAM_cy(1)
    );
  Mcount_write_BRAM_xor_1_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(0),
      LI => Mcount_write_BRAM_cy_1_rt_15,
      O => Result(1)
    );
  Mcount_write_BRAM_cy_2_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(1),
      DI => N0,
      S => Mcount_write_BRAM_cy_2_rt_17,
      O => Mcount_write_BRAM_cy(2)
    );
  Mcount_write_BRAM_xor_2_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(1),
      LI => Mcount_write_BRAM_cy_2_rt_17,
      O => Result(2)
    );
  Mcount_write_BRAM_cy_3_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(2),
      DI => N0,
      S => Mcount_write_BRAM_cy_3_rt_19,
      O => Mcount_write_BRAM_cy(3)
    );
  Mcount_write_BRAM_xor_3_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(2),
      LI => Mcount_write_BRAM_cy_3_rt_19,
      O => Result(3)
    );
  Mcount_write_BRAM_cy_4_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(3),
      DI => N0,
      S => Mcount_write_BRAM_cy_4_rt_21,
      O => Mcount_write_BRAM_cy(4)
    );
  Mcount_write_BRAM_xor_4_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(3),
      LI => Mcount_write_BRAM_cy_4_rt_21,
      O => Result(4)
    );
  Mcount_write_BRAM_cy_5_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(4),
      DI => N0,
      S => Mcount_write_BRAM_cy_5_rt_23,
      O => Mcount_write_BRAM_cy(5)
    );
  Mcount_write_BRAM_xor_5_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(4),
      LI => Mcount_write_BRAM_cy_5_rt_23,
      O => Result(5)
    );
  Mcount_write_BRAM_cy_6_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(5),
      DI => N0,
      S => Mcount_write_BRAM_cy_6_rt_25,
      O => Mcount_write_BRAM_cy(6)
    );
  Mcount_write_BRAM_xor_6_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(5),
      LI => Mcount_write_BRAM_cy_6_rt_25,
      O => Result(6)
    );
  Mcount_write_BRAM_cy_7_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(6),
      DI => N0,
      S => Mcount_write_BRAM_cy_7_rt_27,
      O => Mcount_write_BRAM_cy(7)
    );
  Mcount_write_BRAM_xor_7_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(6),
      LI => Mcount_write_BRAM_cy_7_rt_27,
      O => Result(7)
    );
  Mcount_write_BRAM_cy_8_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(7),
      DI => N0,
      S => Mcount_write_BRAM_cy_8_rt_29,
      O => Mcount_write_BRAM_cy(8)
    );
  Mcount_write_BRAM_xor_8_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(7),
      LI => Mcount_write_BRAM_cy_8_rt_29,
      O => Result(8)
    );
  Mcount_write_BRAM_cy_9_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(8),
      DI => N0,
      S => Mcount_write_BRAM_cy_9_rt_31,
      O => Mcount_write_BRAM_cy(9)
    );
  Mcount_write_BRAM_xor_9_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(8),
      LI => Mcount_write_BRAM_cy_9_rt_31,
      O => Result(9)
    );
  Mcount_write_BRAM_cy_10_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(9),
      DI => N0,
      S => Mcount_write_BRAM_cy_10_rt_5,
      O => Mcount_write_BRAM_cy(10)
    );
  Mcount_write_BRAM_xor_10_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(9),
      LI => Mcount_write_BRAM_cy_10_rt_5,
      O => Result(10)
    );
  Mcount_write_BRAM_cy_11_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(10),
      DI => N0,
      S => Mcount_write_BRAM_cy_11_rt_7,
      O => Mcount_write_BRAM_cy(11)
    );
  Mcount_write_BRAM_xor_11_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(10),
      LI => Mcount_write_BRAM_cy_11_rt_7,
      O => Result(11)
    );
  Mcount_write_BRAM_cy_12_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(11),
      DI => N0,
      S => Mcount_write_BRAM_cy_12_rt_9,
      O => Mcount_write_BRAM_cy(12)
    );
  Mcount_write_BRAM_xor_12_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(11),
      LI => Mcount_write_BRAM_cy_12_rt_9,
      O => Result(12)
    );
  Mcount_write_BRAM_cy_13_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(12),
      DI => N0,
      S => Mcount_write_BRAM_cy_13_rt_11,
      O => Mcount_write_BRAM_cy(13)
    );
  Mcount_write_BRAM_xor_13_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(12),
      LI => Mcount_write_BRAM_cy_13_rt_11,
      O => Result(13)
    );
  Mcount_write_BRAM_cy_14_Q : MUXCY
    port map (
      CI => Mcount_write_BRAM_cy(13),
      DI => N0,
      S => Mcount_write_BRAM_cy_14_rt_13,
      O => Mcount_write_BRAM_cy(14)
    );
  Mcount_write_BRAM_xor_14_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(13),
      LI => Mcount_write_BRAM_cy_14_rt_13,
      O => Result(14)
    );
  Mcount_write_BRAM_xor_15_Q : XORCY
    port map (
      CI => Mcount_write_BRAM_cy(14),
      LI => Mcount_write_BRAM_xor_15_rt_33,
      O => Result(15)
    );
  Mmux_full_tran_2_f7_30 : MUXF7
    port map (
      I0 => Mmux_full_tran_431_123,
      I1 => Mmux_full_tran_331_91,
      S => print_regs(4),
      O => full_tran(9)
    );
  Mmux_full_tran_431 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_995_353,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_994_352,
      I4 => Mmux_full_tran_895_257,
      I5 => Mmux_full_tran_1031_59,
      O => Mmux_full_tran_431_123
    );
  Mmux_full_tran_1031 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(9),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(9),
      I4 => SIKI_ID_r12(9),
      I5 => SIKI_ID_r15(9),
      O => Mmux_full_tran_1031_59
    );
  Mmux_full_tran_995 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(9),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(9),
      I4 => SIKI_ID_r8(9),
      I5 => SIKI_ID_r11(9),
      O => Mmux_full_tran_995_353
    );
  Mmux_full_tran_994 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(9),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(9),
      I4 => SIKI_ID_r4(9),
      I5 => SIKI_ID_r7(9),
      O => Mmux_full_tran_994_352
    );
  Mmux_full_tran_895 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(9),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(9),
      I4 => SIKI_ID_r0(9),
      I5 => SIKI_ID_r3(9),
      O => Mmux_full_tran_895_257
    );
  Mmux_full_tran_331 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_894_256,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_893_255,
      I4 => Mmux_full_tran_731_155,
      I5 => Mmux_full_tran_993_351,
      O => Mmux_full_tran_331_91
    );
  Mmux_full_tran_993 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(9),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(9),
      I4 => SIKI_ID_r28(9),
      I5 => SIKI_ID_r31(9),
      O => Mmux_full_tran_993_351
    );
  Mmux_full_tran_894 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(9),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(9),
      I4 => SIKI_ID_r24(9),
      I5 => SIKI_ID_r27(9),
      O => Mmux_full_tran_894_256
    );
  Mmux_full_tran_893 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(9),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(9),
      I4 => SIKI_ID_r20(9),
      I5 => SIKI_ID_r23(9),
      O => Mmux_full_tran_893_255
    );
  Mmux_full_tran_731 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(9),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(9),
      I4 => SIKI_ID_r16(9),
      I5 => SIKI_ID_r19(9),
      O => Mmux_full_tran_731_155
    );
  Mmux_full_tran_2_f7_29 : MUXF7
    port map (
      I0 => Mmux_full_tran_430_122,
      I1 => Mmux_full_tran_330_90,
      S => print_regs(4),
      O => full_tran(8)
    );
  Mmux_full_tran_430 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_992_350,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_991_349,
      I4 => Mmux_full_tran_892_254,
      I5 => Mmux_full_tran_1030_58,
      O => Mmux_full_tran_430_122
    );
  Mmux_full_tran_1030 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(8),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(8),
      I4 => SIKI_ID_r12(8),
      I5 => SIKI_ID_r15(8),
      O => Mmux_full_tran_1030_58
    );
  Mmux_full_tran_992 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(8),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(8),
      I4 => SIKI_ID_r8(8),
      I5 => SIKI_ID_r11(8),
      O => Mmux_full_tran_992_350
    );
  Mmux_full_tran_991 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(8),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(8),
      I4 => SIKI_ID_r4(8),
      I5 => SIKI_ID_r7(8),
      O => Mmux_full_tran_991_349
    );
  Mmux_full_tran_892 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(8),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(8),
      I4 => SIKI_ID_r0(8),
      I5 => SIKI_ID_r3(8),
      O => Mmux_full_tran_892_254
    );
  Mmux_full_tran_330 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_891_253,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_890_252,
      I4 => Mmux_full_tran_730_154,
      I5 => Mmux_full_tran_990_348,
      O => Mmux_full_tran_330_90
    );
  Mmux_full_tran_990 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(8),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(8),
      I4 => SIKI_ID_r28(8),
      I5 => SIKI_ID_r31(8),
      O => Mmux_full_tran_990_348
    );
  Mmux_full_tran_891 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(8),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(8),
      I4 => SIKI_ID_r24(8),
      I5 => SIKI_ID_r27(8),
      O => Mmux_full_tran_891_253
    );
  Mmux_full_tran_890 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(8),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(8),
      I4 => SIKI_ID_r20(8),
      I5 => SIKI_ID_r23(8),
      O => Mmux_full_tran_890_252
    );
  Mmux_full_tran_730 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(8),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(8),
      I4 => SIKI_ID_r16(8),
      I5 => SIKI_ID_r19(8),
      O => Mmux_full_tran_730_154
    );
  Mmux_full_tran_2_f7_28 : MUXF7
    port map (
      I0 => Mmux_full_tran_429_120,
      I1 => Mmux_full_tran_329_88,
      S => print_regs(4),
      O => full_tran(7)
    );
  Mmux_full_tran_429 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_989_346,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_988_345,
      I4 => Mmux_full_tran_889_250,
      I5 => Mmux_full_tran_1029_56,
      O => Mmux_full_tran_429_120
    );
  Mmux_full_tran_1029 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(7),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(7),
      I4 => SIKI_ID_r12(7),
      I5 => SIKI_ID_r15(7),
      O => Mmux_full_tran_1029_56
    );
  Mmux_full_tran_989 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(7),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(7),
      I4 => SIKI_ID_r8(7),
      I5 => SIKI_ID_r11(7),
      O => Mmux_full_tran_989_346
    );
  Mmux_full_tran_988 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(7),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(7),
      I4 => SIKI_ID_r4(7),
      I5 => SIKI_ID_r7(7),
      O => Mmux_full_tran_988_345
    );
  Mmux_full_tran_889 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(7),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(7),
      I4 => SIKI_ID_r0(7),
      I5 => SIKI_ID_r3(7),
      O => Mmux_full_tran_889_250
    );
  Mmux_full_tran_329 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_888_249,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_887_248,
      I4 => Mmux_full_tran_729_152,
      I5 => Mmux_full_tran_987_344,
      O => Mmux_full_tran_329_88
    );
  Mmux_full_tran_987 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(7),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(7),
      I4 => SIKI_ID_r28(7),
      I5 => SIKI_ID_r31(7),
      O => Mmux_full_tran_987_344
    );
  Mmux_full_tran_888 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(7),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(7),
      I4 => SIKI_ID_r24(7),
      I5 => SIKI_ID_r27(7),
      O => Mmux_full_tran_888_249
    );
  Mmux_full_tran_887 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(7),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(7),
      I4 => SIKI_ID_r20(7),
      I5 => SIKI_ID_r23(7),
      O => Mmux_full_tran_887_248
    );
  Mmux_full_tran_729 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(7),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(7),
      I4 => SIKI_ID_r16(7),
      I5 => SIKI_ID_r19(7),
      O => Mmux_full_tran_729_152
    );
  Mmux_full_tran_2_f7_27 : MUXF7
    port map (
      I0 => Mmux_full_tran_428_119,
      I1 => Mmux_full_tran_328_87,
      S => print_regs(4),
      O => full_tran(6)
    );
  Mmux_full_tran_428 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_986_343,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_985_342,
      I4 => Mmux_full_tran_886_247,
      I5 => Mmux_full_tran_1028_55,
      O => Mmux_full_tran_428_119
    );
  Mmux_full_tran_1028 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(6),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(6),
      I4 => SIKI_ID_r12(6),
      I5 => SIKI_ID_r15(6),
      O => Mmux_full_tran_1028_55
    );
  Mmux_full_tran_986 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(6),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(6),
      I4 => SIKI_ID_r8(6),
      I5 => SIKI_ID_r11(6),
      O => Mmux_full_tran_986_343
    );
  Mmux_full_tran_985 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(6),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(6),
      I4 => SIKI_ID_r4(6),
      I5 => SIKI_ID_r7(6),
      O => Mmux_full_tran_985_342
    );
  Mmux_full_tran_886 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(6),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(6),
      I4 => SIKI_ID_r0(6),
      I5 => SIKI_ID_r3(6),
      O => Mmux_full_tran_886_247
    );
  Mmux_full_tran_328 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_885_246,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_884_245,
      I4 => Mmux_full_tran_728_151,
      I5 => Mmux_full_tran_984_341,
      O => Mmux_full_tran_328_87
    );
  Mmux_full_tran_984 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(6),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(6),
      I4 => SIKI_ID_r28(6),
      I5 => SIKI_ID_r31(6),
      O => Mmux_full_tran_984_341
    );
  Mmux_full_tran_885 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(6),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(6),
      I4 => SIKI_ID_r24(6),
      I5 => SIKI_ID_r27(6),
      O => Mmux_full_tran_885_246
    );
  Mmux_full_tran_884 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(6),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(6),
      I4 => SIKI_ID_r20(6),
      I5 => SIKI_ID_r23(6),
      O => Mmux_full_tran_884_245
    );
  Mmux_full_tran_728 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(6),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(6),
      I4 => SIKI_ID_r16(6),
      I5 => SIKI_ID_r19(6),
      O => Mmux_full_tran_728_151
    );
  Mmux_full_tran_2_f7_26 : MUXF7
    port map (
      I0 => Mmux_full_tran_427_118,
      I1 => Mmux_full_tran_327_86,
      S => print_regs(4),
      O => full_tran(5)
    );
  Mmux_full_tran_427 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_983_340,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_982_339,
      I4 => Mmux_full_tran_883_244,
      I5 => Mmux_full_tran_1027_54,
      O => Mmux_full_tran_427_118
    );
  Mmux_full_tran_1027 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(5),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(5),
      I4 => SIKI_ID_r12(5),
      I5 => SIKI_ID_r15(5),
      O => Mmux_full_tran_1027_54
    );
  Mmux_full_tran_983 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(5),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(5),
      I4 => SIKI_ID_r8(5),
      I5 => SIKI_ID_r11(5),
      O => Mmux_full_tran_983_340
    );
  Mmux_full_tran_982 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(5),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(5),
      I4 => SIKI_ID_r4(5),
      I5 => SIKI_ID_r7(5),
      O => Mmux_full_tran_982_339
    );
  Mmux_full_tran_883 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(5),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(5),
      I4 => SIKI_ID_r0(5),
      I5 => SIKI_ID_r3(5),
      O => Mmux_full_tran_883_244
    );
  Mmux_full_tran_327 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_882_243,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_881_242,
      I4 => Mmux_full_tran_727_150,
      I5 => Mmux_full_tran_981_338,
      O => Mmux_full_tran_327_86
    );
  Mmux_full_tran_981 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(5),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(5),
      I4 => SIKI_ID_r28(5),
      I5 => SIKI_ID_r31(5),
      O => Mmux_full_tran_981_338
    );
  Mmux_full_tran_882 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(5),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(5),
      I4 => SIKI_ID_r24(5),
      I5 => SIKI_ID_r27(5),
      O => Mmux_full_tran_882_243
    );
  Mmux_full_tran_881 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(5),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(5),
      I4 => SIKI_ID_r20(5),
      I5 => SIKI_ID_r23(5),
      O => Mmux_full_tran_881_242
    );
  Mmux_full_tran_727 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(5),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(5),
      I4 => SIKI_ID_r16(5),
      I5 => SIKI_ID_r19(5),
      O => Mmux_full_tran_727_150
    );
  Mmux_full_tran_2_f7_25 : MUXF7
    port map (
      I0 => Mmux_full_tran_426_117,
      I1 => Mmux_full_tran_326_85,
      S => print_regs(4),
      O => full_tran(4)
    );
  Mmux_full_tran_426 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_980_337,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_979_335,
      I4 => Mmux_full_tran_880_241,
      I5 => Mmux_full_tran_1026_53,
      O => Mmux_full_tran_426_117
    );
  Mmux_full_tran_1026 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(4),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(4),
      I4 => SIKI_ID_r12(4),
      I5 => SIKI_ID_r15(4),
      O => Mmux_full_tran_1026_53
    );
  Mmux_full_tran_980 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(4),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(4),
      I4 => SIKI_ID_r8(4),
      I5 => SIKI_ID_r11(4),
      O => Mmux_full_tran_980_337
    );
  Mmux_full_tran_979 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(4),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(4),
      I4 => SIKI_ID_r4(4),
      I5 => SIKI_ID_r7(4),
      O => Mmux_full_tran_979_335
    );
  Mmux_full_tran_880 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(4),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(4),
      I4 => SIKI_ID_r0(4),
      I5 => SIKI_ID_r3(4),
      O => Mmux_full_tran_880_241
    );
  Mmux_full_tran_326 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_879_239,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_878_238,
      I4 => Mmux_full_tran_726_149,
      I5 => Mmux_full_tran_978_334,
      O => Mmux_full_tran_326_85
    );
  Mmux_full_tran_978 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(4),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(4),
      I4 => SIKI_ID_r28(4),
      I5 => SIKI_ID_r31(4),
      O => Mmux_full_tran_978_334
    );
  Mmux_full_tran_879 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(4),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(4),
      I4 => SIKI_ID_r24(4),
      I5 => SIKI_ID_r27(4),
      O => Mmux_full_tran_879_239
    );
  Mmux_full_tran_878 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(4),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(4),
      I4 => SIKI_ID_r20(4),
      I5 => SIKI_ID_r23(4),
      O => Mmux_full_tran_878_238
    );
  Mmux_full_tran_726 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(4),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(4),
      I4 => SIKI_ID_r16(4),
      I5 => SIKI_ID_r19(4),
      O => Mmux_full_tran_726_149
    );
  Mmux_full_tran_2_f7_24 : MUXF7
    port map (
      I0 => Mmux_full_tran_425_116,
      I1 => Mmux_full_tran_325_84,
      S => print_regs(4),
      O => full_tran(3)
    );
  Mmux_full_tran_425 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_977_333,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_976_332,
      I4 => Mmux_full_tran_877_237,
      I5 => Mmux_full_tran_1025_52,
      O => Mmux_full_tran_425_116
    );
  Mmux_full_tran_1025 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(3),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(3),
      I4 => SIKI_ID_r12(3),
      I5 => SIKI_ID_r15(3),
      O => Mmux_full_tran_1025_52
    );
  Mmux_full_tran_977 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(3),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(3),
      I4 => SIKI_ID_r8(3),
      I5 => SIKI_ID_r11(3),
      O => Mmux_full_tran_977_333
    );
  Mmux_full_tran_976 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(3),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(3),
      I4 => SIKI_ID_r4(3),
      I5 => SIKI_ID_r7(3),
      O => Mmux_full_tran_976_332
    );
  Mmux_full_tran_877 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(3),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(3),
      I4 => SIKI_ID_r0(3),
      I5 => SIKI_ID_r3(3),
      O => Mmux_full_tran_877_237
    );
  Mmux_full_tran_325 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_876_236,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_875_235,
      I4 => Mmux_full_tran_725_148,
      I5 => Mmux_full_tran_975_331,
      O => Mmux_full_tran_325_84
    );
  Mmux_full_tran_975 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(3),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(3),
      I4 => SIKI_ID_r28(3),
      I5 => SIKI_ID_r31(3),
      O => Mmux_full_tran_975_331
    );
  Mmux_full_tran_876 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(3),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(3),
      I4 => SIKI_ID_r24(3),
      I5 => SIKI_ID_r27(3),
      O => Mmux_full_tran_876_236
    );
  Mmux_full_tran_875 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(3),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(3),
      I4 => SIKI_ID_r20(3),
      I5 => SIKI_ID_r23(3),
      O => Mmux_full_tran_875_235
    );
  Mmux_full_tran_725 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(3),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(3),
      I4 => SIKI_ID_r16(3),
      I5 => SIKI_ID_r19(3),
      O => Mmux_full_tran_725_148
    );
  Mmux_full_tran_2_f7_23 : MUXF7
    port map (
      I0 => Mmux_full_tran_424_115,
      I1 => Mmux_full_tran_324_83,
      S => print_regs(4),
      O => full_tran(31)
    );
  Mmux_full_tran_424 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_974_330,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_973_329,
      I4 => Mmux_full_tran_874_234,
      I5 => Mmux_full_tran_1024_51,
      O => Mmux_full_tran_424_115
    );
  Mmux_full_tran_1024 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(31),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(31),
      I4 => SIKI_ID_r12(31),
      I5 => SIKI_ID_r15(31),
      O => Mmux_full_tran_1024_51
    );
  Mmux_full_tran_974 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(31),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(31),
      I4 => SIKI_ID_r8(31),
      I5 => SIKI_ID_r11(31),
      O => Mmux_full_tran_974_330
    );
  Mmux_full_tran_973 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(31),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(31),
      I4 => SIKI_ID_r4(31),
      I5 => SIKI_ID_r7(31),
      O => Mmux_full_tran_973_329
    );
  Mmux_full_tran_874 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(31),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(31),
      I4 => SIKI_ID_r0(31),
      I5 => SIKI_ID_r3(31),
      O => Mmux_full_tran_874_234
    );
  Mmux_full_tran_324 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_873_233,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_872_232,
      I4 => Mmux_full_tran_724_147,
      I5 => Mmux_full_tran_972_328,
      O => Mmux_full_tran_324_83
    );
  Mmux_full_tran_972 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(31),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(31),
      I4 => SIKI_ID_r28(31),
      I5 => SIKI_ID_r31(31),
      O => Mmux_full_tran_972_328
    );
  Mmux_full_tran_873 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(31),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(31),
      I4 => SIKI_ID_r24(31),
      I5 => SIKI_ID_r27(31),
      O => Mmux_full_tran_873_233
    );
  Mmux_full_tran_872 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(31),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(31),
      I4 => SIKI_ID_r20(31),
      I5 => SIKI_ID_r23(31),
      O => Mmux_full_tran_872_232
    );
  Mmux_full_tran_724 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(31),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(31),
      I4 => SIKI_ID_r16(31),
      I5 => SIKI_ID_r19(31),
      O => Mmux_full_tran_724_147
    );
  Mmux_full_tran_2_f7_22 : MUXF7
    port map (
      I0 => Mmux_full_tran_423_114,
      I1 => Mmux_full_tran_323_82,
      S => print_regs(4),
      O => full_tran(30)
    );
  Mmux_full_tran_423 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_971_327,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_970_326,
      I4 => Mmux_full_tran_871_231,
      I5 => Mmux_full_tran_1023_50,
      O => Mmux_full_tran_423_114
    );
  Mmux_full_tran_1023 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(30),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(30),
      I4 => SIKI_ID_r12(30),
      I5 => SIKI_ID_r15(30),
      O => Mmux_full_tran_1023_50
    );
  Mmux_full_tran_971 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(30),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(30),
      I4 => SIKI_ID_r8(30),
      I5 => SIKI_ID_r11(30),
      O => Mmux_full_tran_971_327
    );
  Mmux_full_tran_970 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(30),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(30),
      I4 => SIKI_ID_r4(30),
      I5 => SIKI_ID_r7(30),
      O => Mmux_full_tran_970_326
    );
  Mmux_full_tran_871 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(30),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(30),
      I4 => SIKI_ID_r0(30),
      I5 => SIKI_ID_r3(30),
      O => Mmux_full_tran_871_231
    );
  Mmux_full_tran_323 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_870_230,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_869_228,
      I4 => Mmux_full_tran_723_146,
      I5 => Mmux_full_tran_969_324,
      O => Mmux_full_tran_323_82
    );
  Mmux_full_tran_969 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(30),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(30),
      I4 => SIKI_ID_r28(30),
      I5 => SIKI_ID_r31(30),
      O => Mmux_full_tran_969_324
    );
  Mmux_full_tran_870 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(30),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(30),
      I4 => SIKI_ID_r24(30),
      I5 => SIKI_ID_r27(30),
      O => Mmux_full_tran_870_230
    );
  Mmux_full_tran_869 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(30),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(30),
      I4 => SIKI_ID_r20(30),
      I5 => SIKI_ID_r23(30),
      O => Mmux_full_tran_869_228
    );
  Mmux_full_tran_723 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(30),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(30),
      I4 => SIKI_ID_r16(30),
      I5 => SIKI_ID_r19(30),
      O => Mmux_full_tran_723_146
    );
  Mmux_full_tran_2_f7_21 : MUXF7
    port map (
      I0 => Mmux_full_tran_422_113,
      I1 => Mmux_full_tran_322_81,
      S => print_regs(4),
      O => full_tran(2)
    );
  Mmux_full_tran_422 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_968_323,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_967_322,
      I4 => Mmux_full_tran_868_227,
      I5 => Mmux_full_tran_1022_49,
      O => Mmux_full_tran_422_113
    );
  Mmux_full_tran_1022 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(2),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(2),
      I4 => SIKI_ID_r12(2),
      I5 => SIKI_ID_r15(2),
      O => Mmux_full_tran_1022_49
    );
  Mmux_full_tran_968 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(2),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(2),
      I4 => SIKI_ID_r8(2),
      I5 => SIKI_ID_r11(2),
      O => Mmux_full_tran_968_323
    );
  Mmux_full_tran_967 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(2),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(2),
      I4 => SIKI_ID_r4(2),
      I5 => SIKI_ID_r7(2),
      O => Mmux_full_tran_967_322
    );
  Mmux_full_tran_868 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(2),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(2),
      I4 => SIKI_ID_r0(2),
      I5 => SIKI_ID_r3(2),
      O => Mmux_full_tran_868_227
    );
  Mmux_full_tran_322 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_867_226,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_866_225,
      I4 => Mmux_full_tran_722_145,
      I5 => Mmux_full_tran_966_321,
      O => Mmux_full_tran_322_81
    );
  Mmux_full_tran_966 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(2),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(2),
      I4 => SIKI_ID_r28(2),
      I5 => SIKI_ID_r31(2),
      O => Mmux_full_tran_966_321
    );
  Mmux_full_tran_867 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(2),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(2),
      I4 => SIKI_ID_r24(2),
      I5 => SIKI_ID_r27(2),
      O => Mmux_full_tran_867_226
    );
  Mmux_full_tran_866 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(2),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(2),
      I4 => SIKI_ID_r20(2),
      I5 => SIKI_ID_r23(2),
      O => Mmux_full_tran_866_225
    );
  Mmux_full_tran_722 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(2),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(2),
      I4 => SIKI_ID_r16(2),
      I5 => SIKI_ID_r19(2),
      O => Mmux_full_tran_722_145
    );
  Mmux_full_tran_2_f7_20 : MUXF7
    port map (
      I0 => Mmux_full_tran_421_112,
      I1 => Mmux_full_tran_321_80,
      S => print_regs(4),
      O => full_tran(29)
    );
  Mmux_full_tran_421 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_965_320,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_964_319,
      I4 => Mmux_full_tran_865_224,
      I5 => Mmux_full_tran_1021_48,
      O => Mmux_full_tran_421_112
    );
  Mmux_full_tran_1021 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(29),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(29),
      I4 => SIKI_ID_r12(29),
      I5 => SIKI_ID_r15(29),
      O => Mmux_full_tran_1021_48
    );
  Mmux_full_tran_965 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(29),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(29),
      I4 => SIKI_ID_r8(29),
      I5 => SIKI_ID_r11(29),
      O => Mmux_full_tran_965_320
    );
  Mmux_full_tran_964 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(29),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(29),
      I4 => SIKI_ID_r4(29),
      I5 => SIKI_ID_r7(29),
      O => Mmux_full_tran_964_319
    );
  Mmux_full_tran_865 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(29),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(29),
      I4 => SIKI_ID_r0(29),
      I5 => SIKI_ID_r3(29),
      O => Mmux_full_tran_865_224
    );
  Mmux_full_tran_321 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_864_223,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_863_222,
      I4 => Mmux_full_tran_721_144,
      I5 => Mmux_full_tran_963_318,
      O => Mmux_full_tran_321_80
    );
  Mmux_full_tran_963 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(29),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(29),
      I4 => SIKI_ID_r28(29),
      I5 => SIKI_ID_r31(29),
      O => Mmux_full_tran_963_318
    );
  Mmux_full_tran_864 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(29),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(29),
      I4 => SIKI_ID_r24(29),
      I5 => SIKI_ID_r27(29),
      O => Mmux_full_tran_864_223
    );
  Mmux_full_tran_863 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(29),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(29),
      I4 => SIKI_ID_r20(29),
      I5 => SIKI_ID_r23(29),
      O => Mmux_full_tran_863_222
    );
  Mmux_full_tran_721 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(29),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(29),
      I4 => SIKI_ID_r16(29),
      I5 => SIKI_ID_r19(29),
      O => Mmux_full_tran_721_144
    );
  Mmux_full_tran_2_f7_19 : MUXF7
    port map (
      I0 => Mmux_full_tran_420_111,
      I1 => Mmux_full_tran_320_79,
      S => print_regs(4),
      O => full_tran(28)
    );
  Mmux_full_tran_420 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_962_317,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_961_316,
      I4 => Mmux_full_tran_862_221,
      I5 => Mmux_full_tran_1020_47,
      O => Mmux_full_tran_420_111
    );
  Mmux_full_tran_1020 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(28),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(28),
      I4 => SIKI_ID_r12(28),
      I5 => SIKI_ID_r15(28),
      O => Mmux_full_tran_1020_47
    );
  Mmux_full_tran_962 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(28),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(28),
      I4 => SIKI_ID_r8(28),
      I5 => SIKI_ID_r11(28),
      O => Mmux_full_tran_962_317
    );
  Mmux_full_tran_961 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(28),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(28),
      I4 => SIKI_ID_r4(28),
      I5 => SIKI_ID_r7(28),
      O => Mmux_full_tran_961_316
    );
  Mmux_full_tran_862 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(28),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(28),
      I4 => SIKI_ID_r0(28),
      I5 => SIKI_ID_r3(28),
      O => Mmux_full_tran_862_221
    );
  Mmux_full_tran_320 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_861_220,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_860_219,
      I4 => Mmux_full_tran_720_143,
      I5 => Mmux_full_tran_960_315,
      O => Mmux_full_tran_320_79
    );
  Mmux_full_tran_960 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(28),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(28),
      I4 => SIKI_ID_r28(28),
      I5 => SIKI_ID_r31(28),
      O => Mmux_full_tran_960_315
    );
  Mmux_full_tran_861 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(28),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(28),
      I4 => SIKI_ID_r24(28),
      I5 => SIKI_ID_r27(28),
      O => Mmux_full_tran_861_220
    );
  Mmux_full_tran_860 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(28),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(28),
      I4 => SIKI_ID_r20(28),
      I5 => SIKI_ID_r23(28),
      O => Mmux_full_tran_860_219
    );
  Mmux_full_tran_720 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(28),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(28),
      I4 => SIKI_ID_r16(28),
      I5 => SIKI_ID_r19(28),
      O => Mmux_full_tran_720_143
    );
  Mmux_full_tran_2_f7_18 : MUXF7
    port map (
      I0 => Mmux_full_tran_419_109,
      I1 => Mmux_full_tran_319_77,
      S => print_regs(4),
      O => full_tran(27)
    );
  Mmux_full_tran_419 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_959_313,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_958_312,
      I4 => Mmux_full_tran_859_217,
      I5 => Mmux_full_tran_1019_45,
      O => Mmux_full_tran_419_109
    );
  Mmux_full_tran_1019 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(27),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(27),
      I4 => SIKI_ID_r12(27),
      I5 => SIKI_ID_r15(27),
      O => Mmux_full_tran_1019_45
    );
  Mmux_full_tran_959 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(27),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(27),
      I4 => SIKI_ID_r8(27),
      I5 => SIKI_ID_r11(27),
      O => Mmux_full_tran_959_313
    );
  Mmux_full_tran_958 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(27),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(27),
      I4 => SIKI_ID_r4(27),
      I5 => SIKI_ID_r7(27),
      O => Mmux_full_tran_958_312
    );
  Mmux_full_tran_859 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(27),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(27),
      I4 => SIKI_ID_r0(27),
      I5 => SIKI_ID_r3(27),
      O => Mmux_full_tran_859_217
    );
  Mmux_full_tran_319 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_858_216,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_857_215,
      I4 => Mmux_full_tran_719_141,
      I5 => Mmux_full_tran_957_311,
      O => Mmux_full_tran_319_77
    );
  Mmux_full_tran_957 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(27),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(27),
      I4 => SIKI_ID_r28(27),
      I5 => SIKI_ID_r31(27),
      O => Mmux_full_tran_957_311
    );
  Mmux_full_tran_858 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(27),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(27),
      I4 => SIKI_ID_r24(27),
      I5 => SIKI_ID_r27(27),
      O => Mmux_full_tran_858_216
    );
  Mmux_full_tran_857 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(27),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(27),
      I4 => SIKI_ID_r20(27),
      I5 => SIKI_ID_r23(27),
      O => Mmux_full_tran_857_215
    );
  Mmux_full_tran_719 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(27),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(27),
      I4 => SIKI_ID_r16(27),
      I5 => SIKI_ID_r19(27),
      O => Mmux_full_tran_719_141
    );
  Mmux_full_tran_2_f7_17 : MUXF7
    port map (
      I0 => Mmux_full_tran_418_108,
      I1 => Mmux_full_tran_318_76,
      S => print_regs(4),
      O => full_tran(26)
    );
  Mmux_full_tran_418 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_956_310,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_955_309,
      I4 => Mmux_full_tran_856_214,
      I5 => Mmux_full_tran_1018_44,
      O => Mmux_full_tran_418_108
    );
  Mmux_full_tran_1018 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(26),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(26),
      I4 => SIKI_ID_r12(26),
      I5 => SIKI_ID_r15(26),
      O => Mmux_full_tran_1018_44
    );
  Mmux_full_tran_956 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(26),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(26),
      I4 => SIKI_ID_r8(26),
      I5 => SIKI_ID_r11(26),
      O => Mmux_full_tran_956_310
    );
  Mmux_full_tran_955 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(26),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(26),
      I4 => SIKI_ID_r4(26),
      I5 => SIKI_ID_r7(26),
      O => Mmux_full_tran_955_309
    );
  Mmux_full_tran_856 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(26),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(26),
      I4 => SIKI_ID_r0(26),
      I5 => SIKI_ID_r3(26),
      O => Mmux_full_tran_856_214
    );
  Mmux_full_tran_318 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_855_213,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_854_212,
      I4 => Mmux_full_tran_718_140,
      I5 => Mmux_full_tran_954_308,
      O => Mmux_full_tran_318_76
    );
  Mmux_full_tran_954 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(26),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(26),
      I4 => SIKI_ID_r28(26),
      I5 => SIKI_ID_r31(26),
      O => Mmux_full_tran_954_308
    );
  Mmux_full_tran_855 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(26),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(26),
      I4 => SIKI_ID_r24(26),
      I5 => SIKI_ID_r27(26),
      O => Mmux_full_tran_855_213
    );
  Mmux_full_tran_854 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(26),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(26),
      I4 => SIKI_ID_r20(26),
      I5 => SIKI_ID_r23(26),
      O => Mmux_full_tran_854_212
    );
  Mmux_full_tran_718 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(26),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(26),
      I4 => SIKI_ID_r16(26),
      I5 => SIKI_ID_r19(26),
      O => Mmux_full_tran_718_140
    );
  Mmux_full_tran_2_f7_16 : MUXF7
    port map (
      I0 => Mmux_full_tran_417_107,
      I1 => Mmux_full_tran_317_75,
      S => print_regs(4),
      O => full_tran(25)
    );
  Mmux_full_tran_417 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_953_307,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_952_306,
      I4 => Mmux_full_tran_853_211,
      I5 => Mmux_full_tran_1017_43,
      O => Mmux_full_tran_417_107
    );
  Mmux_full_tran_1017 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(25),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(25),
      I4 => SIKI_ID_r12(25),
      I5 => SIKI_ID_r15(25),
      O => Mmux_full_tran_1017_43
    );
  Mmux_full_tran_953 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(25),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(25),
      I4 => SIKI_ID_r8(25),
      I5 => SIKI_ID_r11(25),
      O => Mmux_full_tran_953_307
    );
  Mmux_full_tran_952 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(25),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(25),
      I4 => SIKI_ID_r4(25),
      I5 => SIKI_ID_r7(25),
      O => Mmux_full_tran_952_306
    );
  Mmux_full_tran_853 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(25),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(25),
      I4 => SIKI_ID_r0(25),
      I5 => SIKI_ID_r3(25),
      O => Mmux_full_tran_853_211
    );
  Mmux_full_tran_317 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_852_210,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_851_209,
      I4 => Mmux_full_tran_717_139,
      I5 => Mmux_full_tran_951_305,
      O => Mmux_full_tran_317_75
    );
  Mmux_full_tran_951 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(25),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(25),
      I4 => SIKI_ID_r28(25),
      I5 => SIKI_ID_r31(25),
      O => Mmux_full_tran_951_305
    );
  Mmux_full_tran_852 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(25),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(25),
      I4 => SIKI_ID_r24(25),
      I5 => SIKI_ID_r27(25),
      O => Mmux_full_tran_852_210
    );
  Mmux_full_tran_851 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(25),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(25),
      I4 => SIKI_ID_r20(25),
      I5 => SIKI_ID_r23(25),
      O => Mmux_full_tran_851_209
    );
  Mmux_full_tran_717 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(25),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(25),
      I4 => SIKI_ID_r16(25),
      I5 => SIKI_ID_r19(25),
      O => Mmux_full_tran_717_139
    );
  Mmux_full_tran_2_f7_15 : MUXF7
    port map (
      I0 => Mmux_full_tran_416_106,
      I1 => Mmux_full_tran_316_74,
      S => print_regs(4),
      O => full_tran(24)
    );
  Mmux_full_tran_416 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_950_304,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_949_302,
      I4 => Mmux_full_tran_850_208,
      I5 => Mmux_full_tran_1016_42,
      O => Mmux_full_tran_416_106
    );
  Mmux_full_tran_1016 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(24),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(24),
      I4 => SIKI_ID_r12(24),
      I5 => SIKI_ID_r15(24),
      O => Mmux_full_tran_1016_42
    );
  Mmux_full_tran_950 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(24),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(24),
      I4 => SIKI_ID_r8(24),
      I5 => SIKI_ID_r11(24),
      O => Mmux_full_tran_950_304
    );
  Mmux_full_tran_949 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(24),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(24),
      I4 => SIKI_ID_r4(24),
      I5 => SIKI_ID_r7(24),
      O => Mmux_full_tran_949_302
    );
  Mmux_full_tran_850 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(24),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(24),
      I4 => SIKI_ID_r0(24),
      I5 => SIKI_ID_r3(24),
      O => Mmux_full_tran_850_208
    );
  Mmux_full_tran_316 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_849_206,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_848_205,
      I4 => Mmux_full_tran_716_138,
      I5 => Mmux_full_tran_948_301,
      O => Mmux_full_tran_316_74
    );
  Mmux_full_tran_948 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(24),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(24),
      I4 => SIKI_ID_r28(24),
      I5 => SIKI_ID_r31(24),
      O => Mmux_full_tran_948_301
    );
  Mmux_full_tran_849 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(24),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(24),
      I4 => SIKI_ID_r24(24),
      I5 => SIKI_ID_r27(24),
      O => Mmux_full_tran_849_206
    );
  Mmux_full_tran_848 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(24),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(24),
      I4 => SIKI_ID_r20(24),
      I5 => SIKI_ID_r23(24),
      O => Mmux_full_tran_848_205
    );
  Mmux_full_tran_716 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(24),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(24),
      I4 => SIKI_ID_r16(24),
      I5 => SIKI_ID_r19(24),
      O => Mmux_full_tran_716_138
    );
  Mmux_full_tran_2_f7_14 : MUXF7
    port map (
      I0 => Mmux_full_tran_415_105,
      I1 => Mmux_full_tran_315_73,
      S => print_regs(4),
      O => full_tran(23)
    );
  Mmux_full_tran_415 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_947_300,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_946_299,
      I4 => Mmux_full_tran_847_204,
      I5 => Mmux_full_tran_1015_41,
      O => Mmux_full_tran_415_105
    );
  Mmux_full_tran_1015 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(23),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(23),
      I4 => SIKI_ID_r12(23),
      I5 => SIKI_ID_r15(23),
      O => Mmux_full_tran_1015_41
    );
  Mmux_full_tran_947 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(23),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(23),
      I4 => SIKI_ID_r8(23),
      I5 => SIKI_ID_r11(23),
      O => Mmux_full_tran_947_300
    );
  Mmux_full_tran_946 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(23),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(23),
      I4 => SIKI_ID_r4(23),
      I5 => SIKI_ID_r7(23),
      O => Mmux_full_tran_946_299
    );
  Mmux_full_tran_847 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(23),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(23),
      I4 => SIKI_ID_r0(23),
      I5 => SIKI_ID_r3(23),
      O => Mmux_full_tran_847_204
    );
  Mmux_full_tran_315 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_846_203,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_845_202,
      I4 => Mmux_full_tran_715_137,
      I5 => Mmux_full_tran_945_298,
      O => Mmux_full_tran_315_73
    );
  Mmux_full_tran_945 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(23),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(23),
      I4 => SIKI_ID_r28(23),
      I5 => SIKI_ID_r31(23),
      O => Mmux_full_tran_945_298
    );
  Mmux_full_tran_846 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(23),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(23),
      I4 => SIKI_ID_r24(23),
      I5 => SIKI_ID_r27(23),
      O => Mmux_full_tran_846_203
    );
  Mmux_full_tran_845 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(23),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(23),
      I4 => SIKI_ID_r20(23),
      I5 => SIKI_ID_r23(23),
      O => Mmux_full_tran_845_202
    );
  Mmux_full_tran_715 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(23),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(23),
      I4 => SIKI_ID_r16(23),
      I5 => SIKI_ID_r19(23),
      O => Mmux_full_tran_715_137
    );
  Mmux_full_tran_2_f7_13 : MUXF7
    port map (
      I0 => Mmux_full_tran_414_104,
      I1 => Mmux_full_tran_314_72,
      S => print_regs(4),
      O => full_tran(22)
    );
  Mmux_full_tran_414 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_944_297,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_943_296,
      I4 => Mmux_full_tran_844_201,
      I5 => Mmux_full_tran_1014_40,
      O => Mmux_full_tran_414_104
    );
  Mmux_full_tran_1014 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(22),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(22),
      I4 => SIKI_ID_r12(22),
      I5 => SIKI_ID_r15(22),
      O => Mmux_full_tran_1014_40
    );
  Mmux_full_tran_944 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(22),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(22),
      I4 => SIKI_ID_r8(22),
      I5 => SIKI_ID_r11(22),
      O => Mmux_full_tran_944_297
    );
  Mmux_full_tran_943 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(22),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(22),
      I4 => SIKI_ID_r4(22),
      I5 => SIKI_ID_r7(22),
      O => Mmux_full_tran_943_296
    );
  Mmux_full_tran_844 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(22),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(22),
      I4 => SIKI_ID_r0(22),
      I5 => SIKI_ID_r3(22),
      O => Mmux_full_tran_844_201
    );
  Mmux_full_tran_314 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_843_200,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_842_199,
      I4 => Mmux_full_tran_714_136,
      I5 => Mmux_full_tran_942_295,
      O => Mmux_full_tran_314_72
    );
  Mmux_full_tran_942 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(22),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(22),
      I4 => SIKI_ID_r28(22),
      I5 => SIKI_ID_r31(22),
      O => Mmux_full_tran_942_295
    );
  Mmux_full_tran_843 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(22),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(22),
      I4 => SIKI_ID_r24(22),
      I5 => SIKI_ID_r27(22),
      O => Mmux_full_tran_843_200
    );
  Mmux_full_tran_842 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(22),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(22),
      I4 => SIKI_ID_r20(22),
      I5 => SIKI_ID_r23(22),
      O => Mmux_full_tran_842_199
    );
  Mmux_full_tran_714 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(22),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(22),
      I4 => SIKI_ID_r16(22),
      I5 => SIKI_ID_r19(22),
      O => Mmux_full_tran_714_136
    );
  Mmux_full_tran_2_f7_12 : MUXF7
    port map (
      I0 => Mmux_full_tran_413_103,
      I1 => Mmux_full_tran_313_71,
      S => print_regs(4),
      O => full_tran(21)
    );
  Mmux_full_tran_413 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_941_294,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_940_293,
      I4 => Mmux_full_tran_841_198,
      I5 => Mmux_full_tran_1013_39,
      O => Mmux_full_tran_413_103
    );
  Mmux_full_tran_1013 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(21),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(21),
      I4 => SIKI_ID_r12(21),
      I5 => SIKI_ID_r15(21),
      O => Mmux_full_tran_1013_39
    );
  Mmux_full_tran_941 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(21),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(21),
      I4 => SIKI_ID_r8(21),
      I5 => SIKI_ID_r11(21),
      O => Mmux_full_tran_941_294
    );
  Mmux_full_tran_940 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(21),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(21),
      I4 => SIKI_ID_r4(21),
      I5 => SIKI_ID_r7(21),
      O => Mmux_full_tran_940_293
    );
  Mmux_full_tran_841 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(21),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(21),
      I4 => SIKI_ID_r0(21),
      I5 => SIKI_ID_r3(21),
      O => Mmux_full_tran_841_198
    );
  Mmux_full_tran_313 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_840_197,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_839_195,
      I4 => Mmux_full_tran_713_135,
      I5 => Mmux_full_tran_939_291,
      O => Mmux_full_tran_313_71
    );
  Mmux_full_tran_939 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(21),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(21),
      I4 => SIKI_ID_r28(21),
      I5 => SIKI_ID_r31(21),
      O => Mmux_full_tran_939_291
    );
  Mmux_full_tran_840 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(21),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(21),
      I4 => SIKI_ID_r24(21),
      I5 => SIKI_ID_r27(21),
      O => Mmux_full_tran_840_197
    );
  Mmux_full_tran_839 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(21),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(21),
      I4 => SIKI_ID_r20(21),
      I5 => SIKI_ID_r23(21),
      O => Mmux_full_tran_839_195
    );
  Mmux_full_tran_713 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(21),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(21),
      I4 => SIKI_ID_r16(21),
      I5 => SIKI_ID_r19(21),
      O => Mmux_full_tran_713_135
    );
  Mmux_full_tran_2_f7_11 : MUXF7
    port map (
      I0 => Mmux_full_tran_412_102,
      I1 => Mmux_full_tran_312_70,
      S => print_regs(4),
      O => full_tran(20)
    );
  Mmux_full_tran_412 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_938_290,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_937_289,
      I4 => Mmux_full_tran_838_194,
      I5 => Mmux_full_tran_1012_38,
      O => Mmux_full_tran_412_102
    );
  Mmux_full_tran_1012 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(20),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(20),
      I4 => SIKI_ID_r12(20),
      I5 => SIKI_ID_r15(20),
      O => Mmux_full_tran_1012_38
    );
  Mmux_full_tran_938 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(20),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(20),
      I4 => SIKI_ID_r8(20),
      I5 => SIKI_ID_r11(20),
      O => Mmux_full_tran_938_290
    );
  Mmux_full_tran_937 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(20),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(20),
      I4 => SIKI_ID_r4(20),
      I5 => SIKI_ID_r7(20),
      O => Mmux_full_tran_937_289
    );
  Mmux_full_tran_838 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(20),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(20),
      I4 => SIKI_ID_r0(20),
      I5 => SIKI_ID_r3(20),
      O => Mmux_full_tran_838_194
    );
  Mmux_full_tran_312 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_837_193,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_836_192,
      I4 => Mmux_full_tran_712_134,
      I5 => Mmux_full_tran_936_288,
      O => Mmux_full_tran_312_70
    );
  Mmux_full_tran_936 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(20),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(20),
      I4 => SIKI_ID_r28(20),
      I5 => SIKI_ID_r31(20),
      O => Mmux_full_tran_936_288
    );
  Mmux_full_tran_837 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(20),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(20),
      I4 => SIKI_ID_r24(20),
      I5 => SIKI_ID_r27(20),
      O => Mmux_full_tran_837_193
    );
  Mmux_full_tran_836 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(20),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(20),
      I4 => SIKI_ID_r20(20),
      I5 => SIKI_ID_r23(20),
      O => Mmux_full_tran_836_192
    );
  Mmux_full_tran_712 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(20),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(20),
      I4 => SIKI_ID_r16(20),
      I5 => SIKI_ID_r19(20),
      O => Mmux_full_tran_712_134
    );
  Mmux_full_tran_2_f7_10 : MUXF7
    port map (
      I0 => Mmux_full_tran_411_101,
      I1 => Mmux_full_tran_311_69,
      S => print_regs(4),
      O => full_tran(1)
    );
  Mmux_full_tran_411 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_935_287,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_934_286,
      I4 => Mmux_full_tran_835_191,
      I5 => Mmux_full_tran_1011_37,
      O => Mmux_full_tran_411_101
    );
  Mmux_full_tran_1011 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(1),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(1),
      I4 => SIKI_ID_r12(1),
      I5 => SIKI_ID_r15(1),
      O => Mmux_full_tran_1011_37
    );
  Mmux_full_tran_935 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(1),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(1),
      I4 => SIKI_ID_r8(1),
      I5 => SIKI_ID_r11(1),
      O => Mmux_full_tran_935_287
    );
  Mmux_full_tran_934 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(1),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(1),
      I4 => SIKI_ID_r4(1),
      I5 => SIKI_ID_r7(1),
      O => Mmux_full_tran_934_286
    );
  Mmux_full_tran_835 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(1),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(1),
      I4 => SIKI_ID_r0(1),
      I5 => SIKI_ID_r3(1),
      O => Mmux_full_tran_835_191
    );
  Mmux_full_tran_311 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_834_190,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_833_189,
      I4 => Mmux_full_tran_711_133,
      I5 => Mmux_full_tran_933_285,
      O => Mmux_full_tran_311_69
    );
  Mmux_full_tran_933 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(1),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(1),
      I4 => SIKI_ID_r28(1),
      I5 => SIKI_ID_r31(1),
      O => Mmux_full_tran_933_285
    );
  Mmux_full_tran_834 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(1),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(1),
      I4 => SIKI_ID_r24(1),
      I5 => SIKI_ID_r27(1),
      O => Mmux_full_tran_834_190
    );
  Mmux_full_tran_833 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(1),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(1),
      I4 => SIKI_ID_r20(1),
      I5 => SIKI_ID_r23(1),
      O => Mmux_full_tran_833_189
    );
  Mmux_full_tran_711 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(1),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(1),
      I4 => SIKI_ID_r16(1),
      I5 => SIKI_ID_r19(1),
      O => Mmux_full_tran_711_133
    );
  Mmux_full_tran_2_f7_9 : MUXF7
    port map (
      I0 => Mmux_full_tran_410_100,
      I1 => Mmux_full_tran_310_68,
      S => print_regs(4),
      O => full_tran(19)
    );
  Mmux_full_tran_410 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_932_284,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_931_283,
      I4 => Mmux_full_tran_832_188,
      I5 => Mmux_full_tran_1010_36,
      O => Mmux_full_tran_410_100
    );
  Mmux_full_tran_1010 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(19),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(19),
      I4 => SIKI_ID_r12(19),
      I5 => SIKI_ID_r15(19),
      O => Mmux_full_tran_1010_36
    );
  Mmux_full_tran_932 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(19),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(19),
      I4 => SIKI_ID_r8(19),
      I5 => SIKI_ID_r11(19),
      O => Mmux_full_tran_932_284
    );
  Mmux_full_tran_931 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(19),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(19),
      I4 => SIKI_ID_r4(19),
      I5 => SIKI_ID_r7(19),
      O => Mmux_full_tran_931_283
    );
  Mmux_full_tran_832 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(19),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(19),
      I4 => SIKI_ID_r0(19),
      I5 => SIKI_ID_r3(19),
      O => Mmux_full_tran_832_188
    );
  Mmux_full_tran_310 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_831_187,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_830_186,
      I4 => Mmux_full_tran_710_132,
      I5 => Mmux_full_tran_930_282,
      O => Mmux_full_tran_310_68
    );
  Mmux_full_tran_930 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(19),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(19),
      I4 => SIKI_ID_r28(19),
      I5 => SIKI_ID_r31(19),
      O => Mmux_full_tran_930_282
    );
  Mmux_full_tran_831 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(19),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(19),
      I4 => SIKI_ID_r24(19),
      I5 => SIKI_ID_r27(19),
      O => Mmux_full_tran_831_187
    );
  Mmux_full_tran_830 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(19),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(19),
      I4 => SIKI_ID_r20(19),
      I5 => SIKI_ID_r23(19),
      O => Mmux_full_tran_830_186
    );
  Mmux_full_tran_710 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(19),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(19),
      I4 => SIKI_ID_r16(19),
      I5 => SIKI_ID_r19(19),
      O => Mmux_full_tran_710_132
    );
  Mmux_full_tran_2_f7_8 : MUXF7
    port map (
      I0 => Mmux_full_tran_49_129,
      I1 => Mmux_full_tran_39_97,
      S => print_regs(4),
      O => full_tran(18)
    );
  Mmux_full_tran_49 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_929_280,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_928_279,
      I4 => Mmux_full_tran_829_184,
      I5 => Mmux_full_tran_109_65,
      O => Mmux_full_tran_49_129
    );
  Mmux_full_tran_109 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(18),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(18),
      I4 => SIKI_ID_r12(18),
      I5 => SIKI_ID_r15(18),
      O => Mmux_full_tran_109_65
    );
  Mmux_full_tran_929 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(18),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(18),
      I4 => SIKI_ID_r8(18),
      I5 => SIKI_ID_r11(18),
      O => Mmux_full_tran_929_280
    );
  Mmux_full_tran_928 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(18),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(18),
      I4 => SIKI_ID_r4(18),
      I5 => SIKI_ID_r7(18),
      O => Mmux_full_tran_928_279
    );
  Mmux_full_tran_829 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(18),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(18),
      I4 => SIKI_ID_r0(18),
      I5 => SIKI_ID_r3(18),
      O => Mmux_full_tran_829_184
    );
  Mmux_full_tran_39 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_828_183,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_827_182,
      I4 => Mmux_full_tran_79_161,
      I5 => Mmux_full_tran_927_278,
      O => Mmux_full_tran_39_97
    );
  Mmux_full_tran_927 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(18),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(18),
      I4 => SIKI_ID_r28(18),
      I5 => SIKI_ID_r31(18),
      O => Mmux_full_tran_927_278
    );
  Mmux_full_tran_828 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(18),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(18),
      I4 => SIKI_ID_r24(18),
      I5 => SIKI_ID_r27(18),
      O => Mmux_full_tran_828_183
    );
  Mmux_full_tran_827 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(18),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(18),
      I4 => SIKI_ID_r20(18),
      I5 => SIKI_ID_r23(18),
      O => Mmux_full_tran_827_182
    );
  Mmux_full_tran_79 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(18),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(18),
      I4 => SIKI_ID_r16(18),
      I5 => SIKI_ID_r19(18),
      O => Mmux_full_tran_79_161
    );
  Mmux_full_tran_2_f7_7 : MUXF7
    port map (
      I0 => Mmux_full_tran_48_128,
      I1 => Mmux_full_tran_38_96,
      S => print_regs(4),
      O => full_tran(17)
    );
  Mmux_full_tran_48 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_926_277,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_925_276,
      I4 => Mmux_full_tran_826_181,
      I5 => Mmux_full_tran_108_64,
      O => Mmux_full_tran_48_128
    );
  Mmux_full_tran_108 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(17),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(17),
      I4 => SIKI_ID_r12(17),
      I5 => SIKI_ID_r15(17),
      O => Mmux_full_tran_108_64
    );
  Mmux_full_tran_926 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(17),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(17),
      I4 => SIKI_ID_r8(17),
      I5 => SIKI_ID_r11(17),
      O => Mmux_full_tran_926_277
    );
  Mmux_full_tran_925 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(17),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(17),
      I4 => SIKI_ID_r4(17),
      I5 => SIKI_ID_r7(17),
      O => Mmux_full_tran_925_276
    );
  Mmux_full_tran_826 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(17),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(17),
      I4 => SIKI_ID_r0(17),
      I5 => SIKI_ID_r3(17),
      O => Mmux_full_tran_826_181
    );
  Mmux_full_tran_38 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_825_180,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_824_179,
      I4 => Mmux_full_tran_78_160,
      I5 => Mmux_full_tran_924_275,
      O => Mmux_full_tran_38_96
    );
  Mmux_full_tran_924 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(17),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(17),
      I4 => SIKI_ID_r28(17),
      I5 => SIKI_ID_r31(17),
      O => Mmux_full_tran_924_275
    );
  Mmux_full_tran_825 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(17),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(17),
      I4 => SIKI_ID_r24(17),
      I5 => SIKI_ID_r27(17),
      O => Mmux_full_tran_825_180
    );
  Mmux_full_tran_824 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(17),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(17),
      I4 => SIKI_ID_r20(17),
      I5 => SIKI_ID_r23(17),
      O => Mmux_full_tran_824_179
    );
  Mmux_full_tran_78 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(17),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(17),
      I4 => SIKI_ID_r16(17),
      I5 => SIKI_ID_r19(17),
      O => Mmux_full_tran_78_160
    );
  Mmux_full_tran_2_f7_6 : MUXF7
    port map (
      I0 => Mmux_full_tran_47_127,
      I1 => Mmux_full_tran_37_95,
      S => print_regs(4),
      O => full_tran(16)
    );
  Mmux_full_tran_47 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_923_274,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_922_273,
      I4 => Mmux_full_tran_823_178,
      I5 => Mmux_full_tran_107_63,
      O => Mmux_full_tran_47_127
    );
  Mmux_full_tran_107 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(16),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(16),
      I4 => SIKI_ID_r12(16),
      I5 => SIKI_ID_r15(16),
      O => Mmux_full_tran_107_63
    );
  Mmux_full_tran_923 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(16),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(16),
      I4 => SIKI_ID_r8(16),
      I5 => SIKI_ID_r11(16),
      O => Mmux_full_tran_923_274
    );
  Mmux_full_tran_922 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(16),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(16),
      I4 => SIKI_ID_r4(16),
      I5 => SIKI_ID_r7(16),
      O => Mmux_full_tran_922_273
    );
  Mmux_full_tran_823 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(16),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(16),
      I4 => SIKI_ID_r0(16),
      I5 => SIKI_ID_r3(16),
      O => Mmux_full_tran_823_178
    );
  Mmux_full_tran_37 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_822_177,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_821_176,
      I4 => Mmux_full_tran_77_159,
      I5 => Mmux_full_tran_921_272,
      O => Mmux_full_tran_37_95
    );
  Mmux_full_tran_921 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(16),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(16),
      I4 => SIKI_ID_r28(16),
      I5 => SIKI_ID_r31(16),
      O => Mmux_full_tran_921_272
    );
  Mmux_full_tran_822 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(16),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(16),
      I4 => SIKI_ID_r24(16),
      I5 => SIKI_ID_r27(16),
      O => Mmux_full_tran_822_177
    );
  Mmux_full_tran_821 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(16),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(16),
      I4 => SIKI_ID_r20(16),
      I5 => SIKI_ID_r23(16),
      O => Mmux_full_tran_821_176
    );
  Mmux_full_tran_77 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(16),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(16),
      I4 => SIKI_ID_r16(16),
      I5 => SIKI_ID_r19(16),
      O => Mmux_full_tran_77_159
    );
  Mmux_full_tran_2_f7_5 : MUXF7
    port map (
      I0 => Mmux_full_tran_46_126,
      I1 => Mmux_full_tran_36_94,
      S => print_regs(4),
      O => full_tran(15)
    );
  Mmux_full_tran_46 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_920_271,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_919_269,
      I4 => Mmux_full_tran_820_175,
      I5 => Mmux_full_tran_106_62,
      O => Mmux_full_tran_46_126
    );
  Mmux_full_tran_106 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(15),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(15),
      I4 => SIKI_ID_r12(15),
      I5 => SIKI_ID_r15(15),
      O => Mmux_full_tran_106_62
    );
  Mmux_full_tran_920 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(15),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(15),
      I4 => SIKI_ID_r8(15),
      I5 => SIKI_ID_r11(15),
      O => Mmux_full_tran_920_271
    );
  Mmux_full_tran_919 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(15),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(15),
      I4 => SIKI_ID_r4(15),
      I5 => SIKI_ID_r7(15),
      O => Mmux_full_tran_919_269
    );
  Mmux_full_tran_820 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(15),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(15),
      I4 => SIKI_ID_r0(15),
      I5 => SIKI_ID_r3(15),
      O => Mmux_full_tran_820_175
    );
  Mmux_full_tran_36 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_819_173,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_818_172,
      I4 => Mmux_full_tran_76_158,
      I5 => Mmux_full_tran_918_268,
      O => Mmux_full_tran_36_94
    );
  Mmux_full_tran_918 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(15),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(15),
      I4 => SIKI_ID_r28(15),
      I5 => SIKI_ID_r31(15),
      O => Mmux_full_tran_918_268
    );
  Mmux_full_tran_819 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(15),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(15),
      I4 => SIKI_ID_r24(15),
      I5 => SIKI_ID_r27(15),
      O => Mmux_full_tran_819_173
    );
  Mmux_full_tran_818 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(15),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(15),
      I4 => SIKI_ID_r20(15),
      I5 => SIKI_ID_r23(15),
      O => Mmux_full_tran_818_172
    );
  Mmux_full_tran_76 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(15),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(15),
      I4 => SIKI_ID_r16(15),
      I5 => SIKI_ID_r19(15),
      O => Mmux_full_tran_76_158
    );
  Mmux_full_tran_2_f7_4 : MUXF7
    port map (
      I0 => Mmux_full_tran_45_125,
      I1 => Mmux_full_tran_35_93,
      S => print_regs(4),
      O => full_tran(14)
    );
  Mmux_full_tran_45 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_917_267,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_916_266,
      I4 => Mmux_full_tran_817_171,
      I5 => Mmux_full_tran_105_61,
      O => Mmux_full_tran_45_125
    );
  Mmux_full_tran_105 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(14),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(14),
      I4 => SIKI_ID_r12(14),
      I5 => SIKI_ID_r15(14),
      O => Mmux_full_tran_105_61
    );
  Mmux_full_tran_917 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(14),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(14),
      I4 => SIKI_ID_r8(14),
      I5 => SIKI_ID_r11(14),
      O => Mmux_full_tran_917_267
    );
  Mmux_full_tran_916 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(14),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(14),
      I4 => SIKI_ID_r4(14),
      I5 => SIKI_ID_r7(14),
      O => Mmux_full_tran_916_266
    );
  Mmux_full_tran_817 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(14),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(14),
      I4 => SIKI_ID_r0(14),
      I5 => SIKI_ID_r3(14),
      O => Mmux_full_tran_817_171
    );
  Mmux_full_tran_35 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_816_170,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_815_169,
      I4 => Mmux_full_tran_75_157,
      I5 => Mmux_full_tran_915_265,
      O => Mmux_full_tran_35_93
    );
  Mmux_full_tran_915 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(14),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(14),
      I4 => SIKI_ID_r28(14),
      I5 => SIKI_ID_r31(14),
      O => Mmux_full_tran_915_265
    );
  Mmux_full_tran_816 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(14),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(14),
      I4 => SIKI_ID_r24(14),
      I5 => SIKI_ID_r27(14),
      O => Mmux_full_tran_816_170
    );
  Mmux_full_tran_815 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(14),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(14),
      I4 => SIKI_ID_r20(14),
      I5 => SIKI_ID_r23(14),
      O => Mmux_full_tran_815_169
    );
  Mmux_full_tran_75 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(14),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(14),
      I4 => SIKI_ID_r16(14),
      I5 => SIKI_ID_r19(14),
      O => Mmux_full_tran_75_157
    );
  Mmux_full_tran_2_f7_3 : MUXF7
    port map (
      I0 => Mmux_full_tran_44_124,
      I1 => Mmux_full_tran_34_92,
      S => print_regs(4),
      O => full_tran(13)
    );
  Mmux_full_tran_44 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_914_264,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_913_263,
      I4 => Mmux_full_tran_814_168,
      I5 => Mmux_full_tran_104_60,
      O => Mmux_full_tran_44_124
    );
  Mmux_full_tran_104 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(13),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(13),
      I4 => SIKI_ID_r12(13),
      I5 => SIKI_ID_r15(13),
      O => Mmux_full_tran_104_60
    );
  Mmux_full_tran_914 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(13),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(13),
      I4 => SIKI_ID_r8(13),
      I5 => SIKI_ID_r11(13),
      O => Mmux_full_tran_914_264
    );
  Mmux_full_tran_913 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(13),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(13),
      I4 => SIKI_ID_r4(13),
      I5 => SIKI_ID_r7(13),
      O => Mmux_full_tran_913_263
    );
  Mmux_full_tran_814 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(13),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(13),
      I4 => SIKI_ID_r0(13),
      I5 => SIKI_ID_r3(13),
      O => Mmux_full_tran_814_168
    );
  Mmux_full_tran_34 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_813_167,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_812_166,
      I4 => Mmux_full_tran_74_156,
      I5 => Mmux_full_tran_912_262,
      O => Mmux_full_tran_34_92
    );
  Mmux_full_tran_912 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(13),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(13),
      I4 => SIKI_ID_r28(13),
      I5 => SIKI_ID_r31(13),
      O => Mmux_full_tran_912_262
    );
  Mmux_full_tran_813 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(13),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(13),
      I4 => SIKI_ID_r24(13),
      I5 => SIKI_ID_r27(13),
      O => Mmux_full_tran_813_167
    );
  Mmux_full_tran_812 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(13),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(13),
      I4 => SIKI_ID_r20(13),
      I5 => SIKI_ID_r23(13),
      O => Mmux_full_tran_812_166
    );
  Mmux_full_tran_74 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(13),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(13),
      I4 => SIKI_ID_r16(13),
      I5 => SIKI_ID_r19(13),
      O => Mmux_full_tran_74_156
    );
  Mmux_full_tran_2_f7_2 : MUXF7
    port map (
      I0 => Mmux_full_tran_43_121,
      I1 => Mmux_full_tran_33_89,
      S => print_regs(4),
      O => full_tran(12)
    );
  Mmux_full_tran_43 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_911_261,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_910_260,
      I4 => Mmux_full_tran_811_165,
      I5 => Mmux_full_tran_103_57,
      O => Mmux_full_tran_43_121
    );
  Mmux_full_tran_103 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(12),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(12),
      I4 => SIKI_ID_r12(12),
      I5 => SIKI_ID_r15(12),
      O => Mmux_full_tran_103_57
    );
  Mmux_full_tran_911 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(12),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(12),
      I4 => SIKI_ID_r8(12),
      I5 => SIKI_ID_r11(12),
      O => Mmux_full_tran_911_261
    );
  Mmux_full_tran_910 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(12),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(12),
      I4 => SIKI_ID_r4(12),
      I5 => SIKI_ID_r7(12),
      O => Mmux_full_tran_910_260
    );
  Mmux_full_tran_811 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(12),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(12),
      I4 => SIKI_ID_r0(12),
      I5 => SIKI_ID_r3(12),
      O => Mmux_full_tran_811_165
    );
  Mmux_full_tran_33 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_810_164,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_89_251,
      I4 => Mmux_full_tran_73_153,
      I5 => Mmux_full_tran_99_347,
      O => Mmux_full_tran_33_89
    );
  Mmux_full_tran_99 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(12),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(12),
      I4 => SIKI_ID_r28(12),
      I5 => SIKI_ID_r31(12),
      O => Mmux_full_tran_99_347
    );
  Mmux_full_tran_810 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(12),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(12),
      I4 => SIKI_ID_r24(12),
      I5 => SIKI_ID_r27(12),
      O => Mmux_full_tran_810_164
    );
  Mmux_full_tran_89 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(12),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(12),
      I4 => SIKI_ID_r20(12),
      I5 => SIKI_ID_r23(12),
      O => Mmux_full_tran_89_251
    );
  Mmux_full_tran_73 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(12),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(12),
      I4 => SIKI_ID_r16(12),
      I5 => SIKI_ID_r19(12),
      O => Mmux_full_tran_73_153
    );
  Mmux_full_tran_2_f7_1 : MUXF7
    port map (
      I0 => Mmux_full_tran_42_110,
      I1 => Mmux_full_tran_32_78,
      S => print_regs(4),
      O => full_tran(11)
    );
  Mmux_full_tran_42 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_98_336,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_97_325,
      I4 => Mmux_full_tran_88_240,
      I5 => Mmux_full_tran_102_46,
      O => Mmux_full_tran_42_110
    );
  Mmux_full_tran_102 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(11),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(11),
      I4 => SIKI_ID_r12(11),
      I5 => SIKI_ID_r15(11),
      O => Mmux_full_tran_102_46
    );
  Mmux_full_tran_98 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(11),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(11),
      I4 => SIKI_ID_r8(11),
      I5 => SIKI_ID_r11(11),
      O => Mmux_full_tran_98_336
    );
  Mmux_full_tran_97 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(11),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(11),
      I4 => SIKI_ID_r4(11),
      I5 => SIKI_ID_r7(11),
      O => Mmux_full_tran_97_325
    );
  Mmux_full_tran_88 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(11),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(11),
      I4 => SIKI_ID_r0(11),
      I5 => SIKI_ID_r3(11),
      O => Mmux_full_tran_88_240
    );
  Mmux_full_tran_32 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_87_229,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_86_218,
      I4 => Mmux_full_tran_72_142,
      I5 => Mmux_full_tran_96_314,
      O => Mmux_full_tran_32_78
    );
  Mmux_full_tran_96 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(11),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(11),
      I4 => SIKI_ID_r28(11),
      I5 => SIKI_ID_r31(11),
      O => Mmux_full_tran_96_314
    );
  Mmux_full_tran_87 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(11),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(11),
      I4 => SIKI_ID_r24(11),
      I5 => SIKI_ID_r27(11),
      O => Mmux_full_tran_87_229
    );
  Mmux_full_tran_86 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(11),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(11),
      I4 => SIKI_ID_r20(11),
      I5 => SIKI_ID_r23(11),
      O => Mmux_full_tran_86_218
    );
  Mmux_full_tran_72 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(11),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(11),
      I4 => SIKI_ID_r16(11),
      I5 => SIKI_ID_r19(11),
      O => Mmux_full_tran_72_142
    );
  Mmux_full_tran_2_f7_0 : MUXF7
    port map (
      I0 => Mmux_full_tran_41_99,
      I1 => Mmux_full_tran_31_67,
      S => print_regs(4),
      O => full_tran(10)
    );
  Mmux_full_tran_41 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_95_303,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_94_292,
      I4 => Mmux_full_tran_85_207,
      I5 => Mmux_full_tran_101_35,
      O => Mmux_full_tran_41_99
    );
  Mmux_full_tran_101 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(10),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(10),
      I4 => SIKI_ID_r12(10),
      I5 => SIKI_ID_r15(10),
      O => Mmux_full_tran_101_35
    );
  Mmux_full_tran_95 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(10),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(10),
      I4 => SIKI_ID_r8(10),
      I5 => SIKI_ID_r11(10),
      O => Mmux_full_tran_95_303
    );
  Mmux_full_tran_94 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(10),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(10),
      I4 => SIKI_ID_r4(10),
      I5 => SIKI_ID_r7(10),
      O => Mmux_full_tran_94_292
    );
  Mmux_full_tran_85 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(10),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(10),
      I4 => SIKI_ID_r0(10),
      I5 => SIKI_ID_r3(10),
      O => Mmux_full_tran_85_207
    );
  Mmux_full_tran_31 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_84_196,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_83_185,
      I4 => Mmux_full_tran_71_131,
      I5 => Mmux_full_tran_93_281,
      O => Mmux_full_tran_31_67
    );
  Mmux_full_tran_93 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(10),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(10),
      I4 => SIKI_ID_r28(10),
      I5 => SIKI_ID_r31(10),
      O => Mmux_full_tran_93_281
    );
  Mmux_full_tran_84 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(10),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(10),
      I4 => SIKI_ID_r24(10),
      I5 => SIKI_ID_r27(10),
      O => Mmux_full_tran_84_196
    );
  Mmux_full_tran_83 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(10),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(10),
      I4 => SIKI_ID_r20(10),
      I5 => SIKI_ID_r23(10),
      O => Mmux_full_tran_83_185
    );
  Mmux_full_tran_71 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(10),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(10),
      I4 => SIKI_ID_r16(10),
      I5 => SIKI_ID_r19(10),
      O => Mmux_full_tran_71_131
    );
  Mmux_full_tran_2_f7 : MUXF7
    port map (
      I0 => Mmux_full_tran_4_98,
      I1 => Mmux_full_tran_3_66,
      S => print_regs(4),
      O => full_tran(0)
    );
  Mmux_full_tran_4 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_92_270,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_91_259,
      I4 => Mmux_full_tran_82_174,
      I5 => Mmux_full_tran_10_34,
      O => Mmux_full_tran_4_98
    );
  Mmux_full_tran_10 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r14(0),
      I2 => print_regs(1),
      I3 => SIKI_ID_r13(0),
      I4 => SIKI_ID_r12(0),
      I5 => SIKI_ID_r15(0),
      O => Mmux_full_tran_10_34
    );
  Mmux_full_tran_92 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r10(0),
      I2 => print_regs(1),
      I3 => SIKI_ID_r9(0),
      I4 => SIKI_ID_r8(0),
      I5 => SIKI_ID_r11(0),
      O => Mmux_full_tran_92_270
    );
  Mmux_full_tran_91 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r6(0),
      I2 => print_regs(1),
      I3 => SIKI_ID_r5(0),
      I4 => SIKI_ID_r4(0),
      I5 => SIKI_ID_r7(0),
      O => Mmux_full_tran_91_259
    );
  Mmux_full_tran_82 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r2(0),
      I2 => print_regs(1),
      I3 => SIKI_ID_r1(0),
      I4 => SIKI_ID_r0(0),
      I5 => SIKI_ID_r3(0),
      O => Mmux_full_tran_82_174
    );
  Mmux_full_tran_3 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(2),
      I1 => Mmux_full_tran_81_163,
      I2 => print_regs(3),
      I3 => Mmux_full_tran_8_162,
      I4 => Mmux_full_tran_7_130,
      I5 => Mmux_full_tran_9_258,
      O => Mmux_full_tran_3_66
    );
  Mmux_full_tran_9 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r30(0),
      I2 => print_regs(1),
      I3 => SIKI_ID_r29(0),
      I4 => SIKI_ID_r28(0),
      I5 => SIKI_ID_r31(0),
      O => Mmux_full_tran_9_258
    );
  Mmux_full_tran_81 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r26(0),
      I2 => print_regs(1),
      I3 => SIKI_ID_r25(0),
      I4 => SIKI_ID_r24(0),
      I5 => SIKI_ID_r27(0),
      O => Mmux_full_tran_81_163
    );
  Mmux_full_tran_8 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r22(0),
      I2 => print_regs(1),
      I3 => SIKI_ID_r21(0),
      I4 => SIKI_ID_r20(0),
      I5 => SIKI_ID_r23(0),
      O => Mmux_full_tran_8_162
    );
  Mmux_full_tran_7 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => print_regs(0),
      I1 => SIKI_ID_r18(0),
      I2 => print_regs(1),
      I3 => SIKI_ID_r17(0),
      I4 => SIKI_ID_r16(0),
      I5 => SIKI_ID_r19(0),
      O => Mmux_full_tran_7_130
    );
  ib : IBUFG
    generic map(
      CAPACITANCE => "DONT_CARE",
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => MCLK1,
      O => iclk
    );
  bg : BUFG
    port map (
      I => iclk,
      O => clk
    );
  top_state_FSM_FFd6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd6_In,
      Q => top_state_FSM_FFd6_3898
    );
  top_state_FSM_FFd7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd7_In,
      Q => top_state_FSM_FFd7_3900
    );
  top_state_FSM_FFd8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd8_In,
      Q => top_state_FSM_FFd8_3902
    );
  top_state_FSM_FFd9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd9_In,
      Q => top_state_FSM_FFd9_3904
    );
  top_state_FSM_FFd10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd10_In,
      Q => top_state_FSM_FFd10_3877
    );
  top_state_FSM_FFd11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd11_In,
      Q => top_state_FSM_FFd11_3879
    );
  top_state_FSM_FFd13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd13_In_3884,
      Q => top_state_FSM_FFd13_3883
    );
  top_state_FSM_FFd16 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => N0,
      Q => top_state_FSM_FFd16_3889
    );
  top_state_FSM_FFd14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd14_In,
      Q => top_state_FSM_FFd14_3885
    );
  SIKI_MEM_data_out_buf_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(31),
      Q => SIKI_MEM_data_out_buf(31)
    );
  SIKI_MEM_data_out_buf_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(30),
      Q => SIKI_MEM_data_out_buf(30)
    );
  SIKI_MEM_data_out_buf_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(29),
      Q => SIKI_MEM_data_out_buf(29)
    );
  SIKI_MEM_data_out_buf_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(28),
      Q => SIKI_MEM_data_out_buf(28)
    );
  SIKI_MEM_data_out_buf_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(27),
      Q => SIKI_MEM_data_out_buf(27)
    );
  SIKI_MEM_data_out_buf_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(26),
      Q => SIKI_MEM_data_out_buf(26)
    );
  SIKI_MEM_data_out_buf_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(25),
      Q => SIKI_MEM_data_out_buf(25)
    );
  SIKI_MEM_data_out_buf_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(24),
      Q => SIKI_MEM_data_out_buf(24)
    );
  SIKI_MEM_data_out_buf_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(23),
      Q => SIKI_MEM_data_out_buf(23)
    );
  SIKI_MEM_data_out_buf_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(22),
      Q => SIKI_MEM_data_out_buf(22)
    );
  SIKI_MEM_data_out_buf_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(21),
      Q => SIKI_MEM_data_out_buf(21)
    );
  SIKI_MEM_data_out_buf_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(20),
      Q => SIKI_MEM_data_out_buf(20)
    );
  SIKI_MEM_data_out_buf_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(19),
      Q => SIKI_MEM_data_out_buf(19)
    );
  SIKI_MEM_data_out_buf_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(18),
      Q => SIKI_MEM_data_out_buf(18)
    );
  SIKI_MEM_data_out_buf_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(17),
      Q => SIKI_MEM_data_out_buf(17)
    );
  SIKI_MEM_data_out_buf_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(16),
      Q => SIKI_MEM_data_out_buf(16)
    );
  SIKI_MEM_data_out_buf_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(15),
      Q => SIKI_MEM_data_out_buf(15)
    );
  SIKI_MEM_data_out_buf_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(14),
      Q => SIKI_MEM_data_out_buf(14)
    );
  SIKI_MEM_data_out_buf_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(13),
      Q => SIKI_MEM_data_out_buf(13)
    );
  SIKI_MEM_data_out_buf_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(12),
      Q => SIKI_MEM_data_out_buf(12)
    );
  SIKI_MEM_data_out_buf_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(11),
      Q => SIKI_MEM_data_out_buf(11)
    );
  SIKI_MEM_data_out_buf_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(10),
      Q => SIKI_MEM_data_out_buf(10)
    );
  SIKI_MEM_data_out_buf_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(9),
      Q => SIKI_MEM_data_out_buf(9)
    );
  SIKI_MEM_data_out_buf_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(8),
      Q => SIKI_MEM_data_out_buf(8)
    );
  SIKI_MEM_data_out_buf_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(7),
      Q => SIKI_MEM_data_out_buf(7)
    );
  SIKI_MEM_data_out_buf_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(6),
      Q => SIKI_MEM_data_out_buf(6)
    );
  SIKI_MEM_data_out_buf_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(5),
      Q => SIKI_MEM_data_out_buf(5)
    );
  SIKI_MEM_data_out_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(4),
      Q => SIKI_MEM_data_out_buf(4)
    );
  SIKI_MEM_data_out_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(3),
      Q => SIKI_MEM_data_out_buf(3)
    );
  SIKI_MEM_data_out_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(2),
      Q => SIKI_MEM_data_out_buf(2)
    );
  SIKI_MEM_data_out_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(1),
      Q => SIKI_MEM_data_out_buf(1)
    );
  SIKI_MEM_data_out_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_data_out_sub(0),
      Q => SIKI_MEM_data_out_buf(0)
    );
  SIKI_MEM_R_sig_buf : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_store_mem_buf_1103,
      Q => SIKI_MEM_R_sig_buf_3318
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_15_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(14),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(15),
      O => SIKI_RX_data_count_addsub0000(15)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_14_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(13),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(14),
      O => SIKI_RX_data_count_addsub0000(14)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(13),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(14),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(14)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_13_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(12),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(13),
      O => SIKI_RX_data_count_addsub0000(13)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(12),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(13),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(13)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_12_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(11),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(12),
      O => SIKI_RX_data_count_addsub0000(12)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(11),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(12),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(12)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_11_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(10),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(11),
      O => SIKI_RX_data_count_addsub0000(11)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(10),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(11),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(11)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_10_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(9),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(10),
      O => SIKI_RX_data_count_addsub0000(10)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(9),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(10),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(10)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_9_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(8),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(9),
      O => SIKI_RX_data_count_addsub0000(9)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(8),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(9),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(9)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_8_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(7),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(8),
      O => SIKI_RX_data_count_addsub0000(8)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(7),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(8),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(8)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_7_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(6),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(7),
      O => SIKI_RX_data_count_addsub0000(7)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(6),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(7),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(7)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_6_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(5),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(6),
      O => SIKI_RX_data_count_addsub0000(6)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(5),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(6),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(6)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_5_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(4),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(5),
      O => SIKI_RX_data_count_addsub0000(5)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(4),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(5),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(5)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_4_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(3),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(4),
      O => SIKI_RX_data_count_addsub0000(4)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(3),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(4),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(4)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_3_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(2),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(3),
      O => SIKI_RX_data_count_addsub0000(3)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(2),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(3),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(3)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_2_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(1),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(2),
      O => SIKI_RX_data_count_addsub0000(2)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(1),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(2),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(2)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_1_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(0),
      LI => SIKI_RX_Msub_data_count_addsub0000_lut(1),
      O => SIKI_RX_data_count_addsub0000(1)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_data_count_addsub0000_cy(0),
      DI => N1,
      S => SIKI_RX_Msub_data_count_addsub0000_lut(1),
      O => SIKI_RX_Msub_data_count_addsub0000_cy(1)
    );
  SIKI_RX_Msub_data_count_addsub0000_xor_0_Q : XORCY
    port map (
      CI => N1,
      LI => SIKI_RX_Msub_data_count_addsub0000_cy_0_rt_3384,
      O => SIKI_RX_data_count_addsub0000(0)
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => SIKI_RX_Msub_data_count_addsub0000_cy_0_rt_3384,
      O => SIKI_RX_Msub_data_count_addsub0000_cy(0)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_15_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(14),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(15),
      O => SIKI_RX_state_count_addsub0000(15)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_14_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(13),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(14),
      O => SIKI_RX_state_count_addsub0000(14)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(13),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(14),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(14)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_13_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(12),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(13),
      O => SIKI_RX_state_count_addsub0000(13)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(12),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(13),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(13)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_12_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(11),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(12),
      O => SIKI_RX_state_count_addsub0000(12)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(11),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(12),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(12)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_11_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(10),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(11),
      O => SIKI_RX_state_count_addsub0000(11)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(10),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(11),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(11)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_10_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(9),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(10),
      O => SIKI_RX_state_count_addsub0000(10)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(9),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(10),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(10)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_9_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(8),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(9),
      O => SIKI_RX_state_count_addsub0000(9)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(8),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(9),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(9)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_8_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(7),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(8),
      O => SIKI_RX_state_count_addsub0000(8)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(7),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(8),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(8)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_7_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(6),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(7),
      O => SIKI_RX_state_count_addsub0000(7)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(6),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(7),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(7)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_6_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(5),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(6),
      O => SIKI_RX_state_count_addsub0000(6)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(5),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(6),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(6)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_5_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(4),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(5),
      O => SIKI_RX_state_count_addsub0000(5)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(4),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(5),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(5)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_4_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(3),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(4),
      O => SIKI_RX_state_count_addsub0000(4)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(3),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(4),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(4)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_3_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(2),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(3),
      O => SIKI_RX_state_count_addsub0000(3)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(2),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(3),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(3)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_2_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(1),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(2),
      O => SIKI_RX_state_count_addsub0000(2)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(1),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(2),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(2)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_1_Q : XORCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(0),
      LI => SIKI_RX_Msub_state_count_addsub0000_lut(1),
      O => SIKI_RX_state_count_addsub0000(1)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => SIKI_RX_Msub_state_count_addsub0000_cy(0),
      DI => N1,
      S => SIKI_RX_Msub_state_count_addsub0000_lut(1),
      O => SIKI_RX_Msub_state_count_addsub0000_cy(1)
    );
  SIKI_RX_Msub_state_count_addsub0000_xor_0_Q : XORCY
    port map (
      CI => N1,
      LI => SIKI_RX_Msub_state_count_addsub0000_cy_0_rt_3415,
      O => SIKI_RX_state_count_addsub0000(0)
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => SIKI_RX_Msub_state_count_addsub0000_cy_0_rt_3415,
      O => SIKI_RX_Msub_state_count_addsub0000_cy(0)
    );
  SIKI_RX_state_3 : FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_not0001,
      D => SIKI_RX_Result(3),
      R => SIKI_RX_state_and0000,
      Q => SIKI_RX_state(3)
    );
  SIKI_RX_state_2 : FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_not0001,
      D => SIKI_RX_Result_2_1,
      R => SIKI_RX_state_and0000,
      Q => SIKI_RX_state(2)
    );
  SIKI_RX_state_1 : FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_not0001,
      D => SIKI_RX_Result_1_1,
      R => SIKI_RX_state_and0000,
      Q => SIKI_RX_state(1)
    );
  SIKI_RX_state_0 : FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_not0001,
      D => SIKI_RX_Result_0_1,
      R => SIKI_RX_state_and0000,
      Q => SIKI_RX_state(0)
    );
  SIKI_RX_run_count_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_run_count_not0001,
      D => SIKI_RX_Result(2),
      R => SIKI_RX_run_count_or0000,
      Q => SIKI_RX_run_count(2)
    );
  SIKI_RX_run_count_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_run_count_not0001,
      D => SIKI_RX_Result(1),
      R => SIKI_RX_run_count_or0000,
      Q => SIKI_RX_run_count(1)
    );
  SIKI_RX_run_count_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_run_count_not0001,
      D => SIKI_RX_Result(0),
      R => SIKI_RX_run_count_or0000,
      Q => SIKI_RX_run_count(0)
    );
  SIKI_RX_output_buf_7 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_output_buf_not0001,
      D => SIKI_RX_data_trim_3512,
      Q => SIKI_RX_output_buf(7)
    );
  SIKI_RX_output_buf_6 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_output_buf_not0001,
      D => SIKI_RX_data_buf(7),
      Q => SIKI_RX_output_buf(6)
    );
  SIKI_RX_output_buf_5 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_output_buf_not0001,
      D => SIKI_RX_data_buf(6),
      Q => SIKI_RX_output_buf(5)
    );
  SIKI_RX_output_buf_4 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_output_buf_not0001,
      D => SIKI_RX_data_buf(5),
      Q => SIKI_RX_output_buf(4)
    );
  SIKI_RX_output_buf_3 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_output_buf_not0001,
      D => SIKI_RX_data_buf(4),
      Q => SIKI_RX_output_buf(3)
    );
  SIKI_RX_output_buf_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_output_buf_not0001,
      D => SIKI_RX_data_buf(3),
      Q => SIKI_RX_output_buf(2)
    );
  SIKI_RX_output_buf_1 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_output_buf_not0001,
      D => SIKI_RX_data_buf(2),
      Q => SIKI_RX_output_buf(1)
    );
  SIKI_RX_output_buf_0 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_output_buf_not0001,
      D => SIKI_RX_data_buf(1),
      Q => SIKI_RX_output_buf(0)
    );
  SIKI_RX_data_buf_7 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_buf_not0001,
      D => SIKI_RX_data_trim_3512,
      Q => SIKI_RX_data_buf(7)
    );
  SIKI_RX_data_buf_6 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_buf_not0001,
      D => SIKI_RX_data_buf(7),
      Q => SIKI_RX_data_buf(6)
    );
  SIKI_RX_data_buf_5 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_buf_not0001,
      D => SIKI_RX_data_buf(6),
      Q => SIKI_RX_data_buf(5)
    );
  SIKI_RX_data_buf_4 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_buf_not0001,
      D => SIKI_RX_data_buf(5),
      Q => SIKI_RX_data_buf(4)
    );
  SIKI_RX_data_buf_3 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_buf_not0001,
      D => SIKI_RX_data_buf(4),
      Q => SIKI_RX_data_buf(3)
    );
  SIKI_RX_data_buf_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_buf_not0001,
      D => SIKI_RX_data_buf(3),
      Q => SIKI_RX_data_buf(2)
    );
  SIKI_RX_data_buf_1 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_buf_not0001,
      D => SIKI_RX_data_buf(2),
      Q => SIKI_RX_data_buf(1)
    );
  SIKI_RX_data_trim : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => RS_RX_IBUF_503,
      Q => SIKI_RX_data_trim_3512
    );
  SIKI_RX_data_count_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(0),
      Q => SIKI_RX_data_count(15)
    );
  SIKI_RX_data_count_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(1),
      Q => SIKI_RX_data_count(14)
    );
  SIKI_RX_data_count_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(2),
      Q => SIKI_RX_data_count(13)
    );
  SIKI_RX_data_count_12 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(3),
      Q => SIKI_RX_data_count(12)
    );
  SIKI_RX_data_count_11 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(4),
      Q => SIKI_RX_data_count(11)
    );
  SIKI_RX_data_count_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(5),
      Q => SIKI_RX_data_count(10)
    );
  SIKI_RX_data_count_9 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(6),
      Q => SIKI_RX_data_count(9)
    );
  SIKI_RX_data_count_8 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(7),
      Q => SIKI_RX_data_count(8)
    );
  SIKI_RX_data_count_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(8),
      Q => SIKI_RX_data_count(7)
    );
  SIKI_RX_data_count_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(9),
      Q => SIKI_RX_data_count(6)
    );
  SIKI_RX_data_count_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(10),
      Q => SIKI_RX_data_count(5)
    );
  SIKI_RX_data_count_4 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(11),
      Q => SIKI_RX_data_count(4)
    );
  SIKI_RX_data_count_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(12),
      Q => SIKI_RX_data_count(3)
    );
  SIKI_RX_data_count_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(13),
      Q => SIKI_RX_data_count(2)
    );
  SIKI_RX_data_count_1 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(14),
      Q => SIKI_RX_data_count(1)
    );
  SIKI_RX_data_count_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_data_count_not0002,
      D => SIKI_RX_data_count_mux0001(15),
      Q => SIKI_RX_data_count(0)
    );
  SIKI_RX_state_count_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(0),
      Q => SIKI_RX_state_count(15)
    );
  SIKI_RX_state_count_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(1),
      Q => SIKI_RX_state_count(14)
    );
  SIKI_RX_state_count_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(2),
      Q => SIKI_RX_state_count(13)
    );
  SIKI_RX_state_count_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(3),
      Q => SIKI_RX_state_count(12)
    );
  SIKI_RX_state_count_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(4),
      Q => SIKI_RX_state_count(11)
    );
  SIKI_RX_state_count_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(5),
      Q => SIKI_RX_state_count(10)
    );
  SIKI_RX_state_count_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(6),
      Q => SIKI_RX_state_count(9)
    );
  SIKI_RX_state_count_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(7),
      Q => SIKI_RX_state_count(8)
    );
  SIKI_RX_state_count_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(8),
      Q => SIKI_RX_state_count(7)
    );
  SIKI_RX_state_count_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(9),
      Q => SIKI_RX_state_count(6)
    );
  SIKI_RX_state_count_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(10),
      Q => SIKI_RX_state_count(5)
    );
  SIKI_RX_state_count_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(11),
      Q => SIKI_RX_state_count(4)
    );
  SIKI_RX_state_count_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(12),
      Q => SIKI_RX_state_count(3)
    );
  SIKI_RX_state_count_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(13),
      Q => SIKI_RX_state_count(2)
    );
  SIKI_RX_state_count_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(14),
      Q => SIKI_RX_state_count(1)
    );
  SIKI_RX_state_count_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_RX_state_count_not0002,
      D => SIKI_RX_state_count_mux0001(15),
      Q => SIKI_RX_state_count(0)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_15_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(14),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(15),
      O => SIKI_TX_state_count_addsub0000(15)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_14_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(13),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(14),
      O => SIKI_TX_state_count_addsub0000(14)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(13),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(14),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(14)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_13_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(12),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(13),
      O => SIKI_TX_state_count_addsub0000(13)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(12),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(13),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(13)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_12_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(11),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(12),
      O => SIKI_TX_state_count_addsub0000(12)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(11),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(12),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(12)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_11_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(10),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(11),
      O => SIKI_TX_state_count_addsub0000(11)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(10),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(11),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(11)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_10_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(9),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(10),
      O => SIKI_TX_state_count_addsub0000(10)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(9),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(10),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(10)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_9_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(8),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(9),
      O => SIKI_TX_state_count_addsub0000(9)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(8),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(9),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(9)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_8_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(7),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(8),
      O => SIKI_TX_state_count_addsub0000(8)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(7),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(8),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(8)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_7_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(6),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(7),
      O => SIKI_TX_state_count_addsub0000(7)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(6),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(7),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(7)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_6_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(5),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(6),
      O => SIKI_TX_state_count_addsub0000(6)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(5),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(6),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(6)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_5_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(4),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(5),
      O => SIKI_TX_state_count_addsub0000(5)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(4),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(5),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(5)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_4_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(3),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(4),
      O => SIKI_TX_state_count_addsub0000(4)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(3),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(4),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(4)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_3_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(2),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(3),
      O => SIKI_TX_state_count_addsub0000(3)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(2),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(3),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(3)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_2_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(1),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(2),
      O => SIKI_TX_state_count_addsub0000(2)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(1),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(2),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(2)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_1_Q : XORCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(0),
      LI => SIKI_TX_Msub_state_count_addsub0000_lut(1),
      O => SIKI_TX_state_count_addsub0000(1)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => SIKI_TX_Msub_state_count_addsub0000_cy(0),
      DI => N1,
      S => SIKI_TX_Msub_state_count_addsub0000_lut(1),
      O => SIKI_TX_Msub_state_count_addsub0000_cy(1)
    );
  SIKI_TX_Msub_state_count_addsub0000_xor_0_Q : XORCY
    port map (
      CI => N1,
      LI => SIKI_TX_Msub_state_count_addsub0000_cy_0_rt_3589,
      O => SIKI_TX_state_count_addsub0000(0)
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => SIKI_TX_Msub_state_count_addsub0000_cy_0_rt_3589,
      O => SIKI_TX_Msub_state_count_addsub0000_cy(0)
    );
  SIKI_TX_state_3 : FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_not0001,
      D => SIKI_TX_Result(3),
      R => SIKI_TX_state_and0000,
      Q => SIKI_TX_state(3)
    );
  SIKI_TX_state_2 : FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_not0001,
      D => SIKI_TX_Result(2),
      R => SIKI_TX_state_and0000,
      Q => SIKI_TX_state(2)
    );
  SIKI_TX_state_1 : FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_not0001,
      D => SIKI_TX_Result(1),
      R => SIKI_TX_state_and0000,
      Q => SIKI_TX_state(1)
    );
  SIKI_TX_state_0 : FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_not0001,
      D => SIKI_TX_Result(0),
      R => SIKI_TX_state_and0000,
      Q => SIKI_TX_state(0)
    );
  SIKI_TX_state_count_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(0),
      Q => SIKI_TX_state_count(15)
    );
  SIKI_TX_state_count_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(1),
      Q => SIKI_TX_state_count(14)
    );
  SIKI_TX_state_count_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(2),
      Q => SIKI_TX_state_count(13)
    );
  SIKI_TX_state_count_12 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(3),
      Q => SIKI_TX_state_count(12)
    );
  SIKI_TX_state_count_11 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(4),
      Q => SIKI_TX_state_count(11)
    );
  SIKI_TX_state_count_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(5),
      Q => SIKI_TX_state_count(10)
    );
  SIKI_TX_state_count_9 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(6),
      Q => SIKI_TX_state_count(9)
    );
  SIKI_TX_state_count_8 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(7),
      Q => SIKI_TX_state_count(8)
    );
  SIKI_TX_state_count_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(8),
      Q => SIKI_TX_state_count(7)
    );
  SIKI_TX_state_count_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(9),
      Q => SIKI_TX_state_count(6)
    );
  SIKI_TX_state_count_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(10),
      Q => SIKI_TX_state_count(5)
    );
  SIKI_TX_state_count_4 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(11),
      Q => SIKI_TX_state_count(4)
    );
  SIKI_TX_state_count_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(12),
      Q => SIKI_TX_state_count(3)
    );
  SIKI_TX_state_count_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(13),
      Q => SIKI_TX_state_count(2)
    );
  SIKI_TX_state_count_1 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(14),
      Q => SIKI_TX_state_count(1)
    );
  SIKI_TX_state_count_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_TX_state_count_not0002,
      D => SIKI_TX_state_count_mux0001(15),
      Q => SIKI_TX_state_count(0)
    );
  SIKI_TX_data_buf_8 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_data_buf_not0001,
      D => SIKI_TX_data_buf_mux0000(8),
      Q => SIKI_TX_data_buf(8)
    );
  SIKI_TX_data_buf_7 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_data_buf_not0001,
      D => SIKI_TX_data_buf_mux0000(7),
      Q => SIKI_TX_data_buf(7)
    );
  SIKI_TX_data_buf_6 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_data_buf_not0001,
      D => SIKI_TX_data_buf_mux0000(6),
      Q => SIKI_TX_data_buf(6)
    );
  SIKI_TX_data_buf_5 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_data_buf_not0001,
      D => SIKI_TX_data_buf_mux0000(5),
      Q => SIKI_TX_data_buf(5)
    );
  SIKI_TX_data_buf_4 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_data_buf_not0001,
      D => SIKI_TX_data_buf_mux0000(4),
      Q => SIKI_TX_data_buf(4)
    );
  SIKI_TX_data_buf_3 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_data_buf_not0001,
      D => SIKI_TX_data_buf_mux0000(3),
      Q => SIKI_TX_data_buf(3)
    );
  SIKI_TX_data_buf_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_data_buf_not0001,
      D => SIKI_TX_data_buf_mux0000(2),
      Q => SIKI_TX_data_buf(2)
    );
  SIKI_TX_data_buf_1 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_data_buf_not0001,
      D => SIKI_TX_data_buf_mux0000(1),
      Q => SIKI_TX_data_buf(1)
    );
  SIKI_TX_data_buf_0 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => SIKI_TX_data_buf_not0001,
      D => SIKI_TX_data_buf_mux0000(0),
      Q => SIKI_TX_data_buf(0)
    );
  SIKI_ID_Mmux_rt_7 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(0),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(0),
      I4 => SIKI_ID_r16(0),
      I5 => SIKI_ID_r19(0),
      O => SIKI_ID_Mmux_rt_7_1562
    );
  SIKI_ID_Mmux_rt_8 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(0),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(0),
      I4 => SIKI_ID_r20(0),
      I5 => SIKI_ID_r23(0),
      O => SIKI_ID_Mmux_rt_8_1594
    );
  SIKI_ID_Mmux_rt_81 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(0),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(0),
      I4 => SIKI_ID_r24(0),
      I5 => SIKI_ID_r27(0),
      O => SIKI_ID_Mmux_rt_81_1595
    );
  SIKI_ID_Mmux_rt_9 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(0),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(0),
      I4 => SIKI_ID_r28(0),
      I5 => SIKI_ID_r31(0),
      O => SIKI_ID_Mmux_rt_9_1690
    );
  SIKI_ID_Mmux_rt_3 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_81_1595,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_8_1594,
      I4 => SIKI_ID_Mmux_rt_7_1562,
      I5 => SIKI_ID_Mmux_rt_9_1690,
      O => SIKI_ID_Mmux_rt_3_1498
    );
  SIKI_ID_Mmux_rt_82 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(0),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(0),
      I4 => SIKI_ID_r0(0),
      I5 => SIKI_ID_r3(0),
      O => SIKI_ID_Mmux_rt_82_1606
    );
  SIKI_ID_Mmux_rt_91 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(0),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(0),
      I4 => SIKI_ID_r4(0),
      I5 => SIKI_ID_r7(0),
      O => SIKI_ID_Mmux_rt_91_1691
    );
  SIKI_ID_Mmux_rt_92 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(0),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(0),
      I4 => SIKI_ID_r8(0),
      I5 => SIKI_ID_r11(0),
      O => SIKI_ID_Mmux_rt_92_1702
    );
  SIKI_ID_Mmux_rt_10 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(0),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(0),
      I4 => SIKI_ID_r12(0),
      I5 => SIKI_ID_r15(0),
      O => SIKI_ID_Mmux_rt_10_1466
    );
  SIKI_ID_Mmux_rt_4 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_92_1702,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_91_1691,
      I4 => SIKI_ID_Mmux_rt_82_1606,
      I5 => SIKI_ID_Mmux_rt_10_1466,
      O => SIKI_ID_Mmux_rt_4_1530
    );
  SIKI_ID_Mmux_rt_2_f7 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_4_1530,
      I1 => SIKI_ID_Mmux_rt_3_1498,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(0)
    );
  SIKI_ID_Mmux_rt_71 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(10),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(10),
      I4 => SIKI_ID_r16(10),
      I5 => SIKI_ID_r19(10),
      O => SIKI_ID_Mmux_rt_71_1563
    );
  SIKI_ID_Mmux_rt_83 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(10),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(10),
      I4 => SIKI_ID_r20(10),
      I5 => SIKI_ID_r23(10),
      O => SIKI_ID_Mmux_rt_83_1617
    );
  SIKI_ID_Mmux_rt_84 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(10),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(10),
      I4 => SIKI_ID_r24(10),
      I5 => SIKI_ID_r27(10),
      O => SIKI_ID_Mmux_rt_84_1628
    );
  SIKI_ID_Mmux_rt_93 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(10),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(10),
      I4 => SIKI_ID_r28(10),
      I5 => SIKI_ID_r31(10),
      O => SIKI_ID_Mmux_rt_93_1713
    );
  SIKI_ID_Mmux_rt_31 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_84_1628,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_83_1617,
      I4 => SIKI_ID_Mmux_rt_71_1563,
      I5 => SIKI_ID_Mmux_rt_93_1713,
      O => SIKI_ID_Mmux_rt_31_1499
    );
  SIKI_ID_Mmux_rt_85 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(10),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(10),
      I4 => SIKI_ID_r0(10),
      I5 => SIKI_ID_r3(10),
      O => SIKI_ID_Mmux_rt_85_1639
    );
  SIKI_ID_Mmux_rt_94 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(10),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(10),
      I4 => SIKI_ID_r4(10),
      I5 => SIKI_ID_r7(10),
      O => SIKI_ID_Mmux_rt_94_1724
    );
  SIKI_ID_Mmux_rt_95 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(10),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(10),
      I4 => SIKI_ID_r8(10),
      I5 => SIKI_ID_r11(10),
      O => SIKI_ID_Mmux_rt_95_1735
    );
  SIKI_ID_Mmux_rt_101 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(10),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(10),
      I4 => SIKI_ID_r12(10),
      I5 => SIKI_ID_r15(10),
      O => SIKI_ID_Mmux_rt_101_1467
    );
  SIKI_ID_Mmux_rt_41 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_95_1735,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_94_1724,
      I4 => SIKI_ID_Mmux_rt_85_1639,
      I5 => SIKI_ID_Mmux_rt_101_1467,
      O => SIKI_ID_Mmux_rt_41_1531
    );
  SIKI_ID_Mmux_rt_2_f7_0 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_41_1531,
      I1 => SIKI_ID_Mmux_rt_31_1499,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(10)
    );
  SIKI_ID_Mmux_rt_72 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(11),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(11),
      I4 => SIKI_ID_r16(11),
      I5 => SIKI_ID_r19(11),
      O => SIKI_ID_Mmux_rt_72_1574
    );
  SIKI_ID_Mmux_rt_86 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(11),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(11),
      I4 => SIKI_ID_r20(11),
      I5 => SIKI_ID_r23(11),
      O => SIKI_ID_Mmux_rt_86_1650
    );
  SIKI_ID_Mmux_rt_87 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(11),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(11),
      I4 => SIKI_ID_r24(11),
      I5 => SIKI_ID_r27(11),
      O => SIKI_ID_Mmux_rt_87_1661
    );
  SIKI_ID_Mmux_rt_96 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(11),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(11),
      I4 => SIKI_ID_r28(11),
      I5 => SIKI_ID_r31(11),
      O => SIKI_ID_Mmux_rt_96_1746
    );
  SIKI_ID_Mmux_rt_32 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_87_1661,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_86_1650,
      I4 => SIKI_ID_Mmux_rt_72_1574,
      I5 => SIKI_ID_Mmux_rt_96_1746,
      O => SIKI_ID_Mmux_rt_32_1510
    );
  SIKI_ID_Mmux_rt_88 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(11),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(11),
      I4 => SIKI_ID_r0(11),
      I5 => SIKI_ID_r3(11),
      O => SIKI_ID_Mmux_rt_88_1672
    );
  SIKI_ID_Mmux_rt_97 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(11),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(11),
      I4 => SIKI_ID_r4(11),
      I5 => SIKI_ID_r7(11),
      O => SIKI_ID_Mmux_rt_97_1757
    );
  SIKI_ID_Mmux_rt_98 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(11),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(11),
      I4 => SIKI_ID_r8(11),
      I5 => SIKI_ID_r11(11),
      O => SIKI_ID_Mmux_rt_98_1768
    );
  SIKI_ID_Mmux_rt_102 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(11),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(11),
      I4 => SIKI_ID_r12(11),
      I5 => SIKI_ID_r15(11),
      O => SIKI_ID_Mmux_rt_102_1478
    );
  SIKI_ID_Mmux_rt_42 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_98_1768,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_97_1757,
      I4 => SIKI_ID_Mmux_rt_88_1672,
      I5 => SIKI_ID_Mmux_rt_102_1478,
      O => SIKI_ID_Mmux_rt_42_1542
    );
  SIKI_ID_Mmux_rt_2_f7_1 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_42_1542,
      I1 => SIKI_ID_Mmux_rt_32_1510,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(11)
    );
  SIKI_ID_Mmux_rt_73 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(12),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(12),
      I4 => SIKI_ID_r16(12),
      I5 => SIKI_ID_r19(12),
      O => SIKI_ID_Mmux_rt_73_1585
    );
  SIKI_ID_Mmux_rt_89 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(12),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(12),
      I4 => SIKI_ID_r20(12),
      I5 => SIKI_ID_r23(12),
      O => SIKI_ID_Mmux_rt_89_1683
    );
  SIKI_ID_Mmux_rt_810 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(12),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(12),
      I4 => SIKI_ID_r24(12),
      I5 => SIKI_ID_r27(12),
      O => SIKI_ID_Mmux_rt_810_1596
    );
  SIKI_ID_Mmux_rt_99 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(12),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(12),
      I4 => SIKI_ID_r28(12),
      I5 => SIKI_ID_r31(12),
      O => SIKI_ID_Mmux_rt_99_1779
    );
  SIKI_ID_Mmux_rt_33 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_810_1596,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_89_1683,
      I4 => SIKI_ID_Mmux_rt_73_1585,
      I5 => SIKI_ID_Mmux_rt_99_1779,
      O => SIKI_ID_Mmux_rt_33_1521
    );
  SIKI_ID_Mmux_rt_811 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(12),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(12),
      I4 => SIKI_ID_r0(12),
      I5 => SIKI_ID_r3(12),
      O => SIKI_ID_Mmux_rt_811_1597
    );
  SIKI_ID_Mmux_rt_910 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(12),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(12),
      I4 => SIKI_ID_r4(12),
      I5 => SIKI_ID_r7(12),
      O => SIKI_ID_Mmux_rt_910_1692
    );
  SIKI_ID_Mmux_rt_911 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(12),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(12),
      I4 => SIKI_ID_r8(12),
      I5 => SIKI_ID_r11(12),
      O => SIKI_ID_Mmux_rt_911_1693
    );
  SIKI_ID_Mmux_rt_103 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(12),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(12),
      I4 => SIKI_ID_r12(12),
      I5 => SIKI_ID_r15(12),
      O => SIKI_ID_Mmux_rt_103_1489
    );
  SIKI_ID_Mmux_rt_43 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_911_1693,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_910_1692,
      I4 => SIKI_ID_Mmux_rt_811_1597,
      I5 => SIKI_ID_Mmux_rt_103_1489,
      O => SIKI_ID_Mmux_rt_43_1553
    );
  SIKI_ID_Mmux_rt_2_f7_2 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_43_1553,
      I1 => SIKI_ID_Mmux_rt_33_1521,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(12)
    );
  SIKI_ID_Mmux_rt_74 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(13),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(13),
      I4 => SIKI_ID_r16(13),
      I5 => SIKI_ID_r19(13),
      O => SIKI_ID_Mmux_rt_74_1588
    );
  SIKI_ID_Mmux_rt_812 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(13),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(13),
      I4 => SIKI_ID_r20(13),
      I5 => SIKI_ID_r23(13),
      O => SIKI_ID_Mmux_rt_812_1598
    );
  SIKI_ID_Mmux_rt_813 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(13),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(13),
      I4 => SIKI_ID_r24(13),
      I5 => SIKI_ID_r27(13),
      O => SIKI_ID_Mmux_rt_813_1599
    );
  SIKI_ID_Mmux_rt_912 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(13),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(13),
      I4 => SIKI_ID_r28(13),
      I5 => SIKI_ID_r31(13),
      O => SIKI_ID_Mmux_rt_912_1694
    );
  SIKI_ID_Mmux_rt_34 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_813_1599,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_812_1598,
      I4 => SIKI_ID_Mmux_rt_74_1588,
      I5 => SIKI_ID_Mmux_rt_912_1694,
      O => SIKI_ID_Mmux_rt_34_1524
    );
  SIKI_ID_Mmux_rt_814 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(13),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(13),
      I4 => SIKI_ID_r0(13),
      I5 => SIKI_ID_r3(13),
      O => SIKI_ID_Mmux_rt_814_1600
    );
  SIKI_ID_Mmux_rt_913 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(13),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(13),
      I4 => SIKI_ID_r4(13),
      I5 => SIKI_ID_r7(13),
      O => SIKI_ID_Mmux_rt_913_1695
    );
  SIKI_ID_Mmux_rt_914 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(13),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(13),
      I4 => SIKI_ID_r8(13),
      I5 => SIKI_ID_r11(13),
      O => SIKI_ID_Mmux_rt_914_1696
    );
  SIKI_ID_Mmux_rt_104 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(13),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(13),
      I4 => SIKI_ID_r12(13),
      I5 => SIKI_ID_r15(13),
      O => SIKI_ID_Mmux_rt_104_1492
    );
  SIKI_ID_Mmux_rt_44 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_914_1696,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_913_1695,
      I4 => SIKI_ID_Mmux_rt_814_1600,
      I5 => SIKI_ID_Mmux_rt_104_1492,
      O => SIKI_ID_Mmux_rt_44_1556
    );
  SIKI_ID_Mmux_rt_2_f7_3 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_44_1556,
      I1 => SIKI_ID_Mmux_rt_34_1524,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(13)
    );
  SIKI_ID_Mmux_rt_75 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(14),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(14),
      I4 => SIKI_ID_r16(14),
      I5 => SIKI_ID_r19(14),
      O => SIKI_ID_Mmux_rt_75_1589
    );
  SIKI_ID_Mmux_rt_815 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(14),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(14),
      I4 => SIKI_ID_r20(14),
      I5 => SIKI_ID_r23(14),
      O => SIKI_ID_Mmux_rt_815_1601
    );
  SIKI_ID_Mmux_rt_816 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(14),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(14),
      I4 => SIKI_ID_r24(14),
      I5 => SIKI_ID_r27(14),
      O => SIKI_ID_Mmux_rt_816_1602
    );
  SIKI_ID_Mmux_rt_915 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(14),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(14),
      I4 => SIKI_ID_r28(14),
      I5 => SIKI_ID_r31(14),
      O => SIKI_ID_Mmux_rt_915_1697
    );
  SIKI_ID_Mmux_rt_35 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_816_1602,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_815_1601,
      I4 => SIKI_ID_Mmux_rt_75_1589,
      I5 => SIKI_ID_Mmux_rt_915_1697,
      O => SIKI_ID_Mmux_rt_35_1525
    );
  SIKI_ID_Mmux_rt_817 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(14),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(14),
      I4 => SIKI_ID_r0(14),
      I5 => SIKI_ID_r3(14),
      O => SIKI_ID_Mmux_rt_817_1603
    );
  SIKI_ID_Mmux_rt_916 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(14),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(14),
      I4 => SIKI_ID_r4(14),
      I5 => SIKI_ID_r7(14),
      O => SIKI_ID_Mmux_rt_916_1698
    );
  SIKI_ID_Mmux_rt_917 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(14),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(14),
      I4 => SIKI_ID_r8(14),
      I5 => SIKI_ID_r11(14),
      O => SIKI_ID_Mmux_rt_917_1699
    );
  SIKI_ID_Mmux_rt_105 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(14),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(14),
      I4 => SIKI_ID_r12(14),
      I5 => SIKI_ID_r15(14),
      O => SIKI_ID_Mmux_rt_105_1493
    );
  SIKI_ID_Mmux_rt_45 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_917_1699,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_916_1698,
      I4 => SIKI_ID_Mmux_rt_817_1603,
      I5 => SIKI_ID_Mmux_rt_105_1493,
      O => SIKI_ID_Mmux_rt_45_1557
    );
  SIKI_ID_Mmux_rt_2_f7_4 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_45_1557,
      I1 => SIKI_ID_Mmux_rt_35_1525,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(14)
    );
  SIKI_ID_Mmux_rt_76 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(15),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(15),
      I4 => SIKI_ID_r16(15),
      I5 => SIKI_ID_r19(15),
      O => SIKI_ID_Mmux_rt_76_1590
    );
  SIKI_ID_Mmux_rt_818 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(15),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(15),
      I4 => SIKI_ID_r20(15),
      I5 => SIKI_ID_r23(15),
      O => SIKI_ID_Mmux_rt_818_1604
    );
  SIKI_ID_Mmux_rt_819 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(15),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(15),
      I4 => SIKI_ID_r24(15),
      I5 => SIKI_ID_r27(15),
      O => SIKI_ID_Mmux_rt_819_1605
    );
  SIKI_ID_Mmux_rt_918 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(15),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(15),
      I4 => SIKI_ID_r28(15),
      I5 => SIKI_ID_r31(15),
      O => SIKI_ID_Mmux_rt_918_1700
    );
  SIKI_ID_Mmux_rt_36 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_819_1605,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_818_1604,
      I4 => SIKI_ID_Mmux_rt_76_1590,
      I5 => SIKI_ID_Mmux_rt_918_1700,
      O => SIKI_ID_Mmux_rt_36_1526
    );
  SIKI_ID_Mmux_rt_820 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(15),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(15),
      I4 => SIKI_ID_r0(15),
      I5 => SIKI_ID_r3(15),
      O => SIKI_ID_Mmux_rt_820_1607
    );
  SIKI_ID_Mmux_rt_919 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(15),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(15),
      I4 => SIKI_ID_r4(15),
      I5 => SIKI_ID_r7(15),
      O => SIKI_ID_Mmux_rt_919_1701
    );
  SIKI_ID_Mmux_rt_920 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(15),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(15),
      I4 => SIKI_ID_r8(15),
      I5 => SIKI_ID_r11(15),
      O => SIKI_ID_Mmux_rt_920_1703
    );
  SIKI_ID_Mmux_rt_106 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(15),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(15),
      I4 => SIKI_ID_r12(15),
      I5 => SIKI_ID_r15(15),
      O => SIKI_ID_Mmux_rt_106_1494
    );
  SIKI_ID_Mmux_rt_46 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_920_1703,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_919_1701,
      I4 => SIKI_ID_Mmux_rt_820_1607,
      I5 => SIKI_ID_Mmux_rt_106_1494,
      O => SIKI_ID_Mmux_rt_46_1558
    );
  SIKI_ID_Mmux_rt_2_f7_5 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_46_1558,
      I1 => SIKI_ID_Mmux_rt_36_1526,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(15)
    );
  SIKI_ID_Mmux_rt_77 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(16),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(16),
      I4 => SIKI_ID_r16(16),
      I5 => SIKI_ID_r19(16),
      O => SIKI_ID_Mmux_rt_77_1591
    );
  SIKI_ID_Mmux_rt_821 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(16),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(16),
      I4 => SIKI_ID_r20(16),
      I5 => SIKI_ID_r23(16),
      O => SIKI_ID_Mmux_rt_821_1608
    );
  SIKI_ID_Mmux_rt_822 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(16),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(16),
      I4 => SIKI_ID_r24(16),
      I5 => SIKI_ID_r27(16),
      O => SIKI_ID_Mmux_rt_822_1609
    );
  SIKI_ID_Mmux_rt_921 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(16),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(16),
      I4 => SIKI_ID_r28(16),
      I5 => SIKI_ID_r31(16),
      O => SIKI_ID_Mmux_rt_921_1704
    );
  SIKI_ID_Mmux_rt_37 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_822_1609,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_821_1608,
      I4 => SIKI_ID_Mmux_rt_77_1591,
      I5 => SIKI_ID_Mmux_rt_921_1704,
      O => SIKI_ID_Mmux_rt_37_1527
    );
  SIKI_ID_Mmux_rt_823 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(16),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(16),
      I4 => SIKI_ID_r0(16),
      I5 => SIKI_ID_r3(16),
      O => SIKI_ID_Mmux_rt_823_1610
    );
  SIKI_ID_Mmux_rt_922 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(16),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(16),
      I4 => SIKI_ID_r4(16),
      I5 => SIKI_ID_r7(16),
      O => SIKI_ID_Mmux_rt_922_1705
    );
  SIKI_ID_Mmux_rt_923 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(16),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(16),
      I4 => SIKI_ID_r8(16),
      I5 => SIKI_ID_r11(16),
      O => SIKI_ID_Mmux_rt_923_1706
    );
  SIKI_ID_Mmux_rt_107 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(16),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(16),
      I4 => SIKI_ID_r12(16),
      I5 => SIKI_ID_r15(16),
      O => SIKI_ID_Mmux_rt_107_1495
    );
  SIKI_ID_Mmux_rt_47 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_923_1706,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_922_1705,
      I4 => SIKI_ID_Mmux_rt_823_1610,
      I5 => SIKI_ID_Mmux_rt_107_1495,
      O => SIKI_ID_Mmux_rt_47_1559
    );
  SIKI_ID_Mmux_rt_2_f7_6 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_47_1559,
      I1 => SIKI_ID_Mmux_rt_37_1527,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(16)
    );
  SIKI_ID_Mmux_rt_78 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(17),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(17),
      I4 => SIKI_ID_r16(17),
      I5 => SIKI_ID_r19(17),
      O => SIKI_ID_Mmux_rt_78_1592
    );
  SIKI_ID_Mmux_rt_824 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(17),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(17),
      I4 => SIKI_ID_r20(17),
      I5 => SIKI_ID_r23(17),
      O => SIKI_ID_Mmux_rt_824_1611
    );
  SIKI_ID_Mmux_rt_825 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(17),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(17),
      I4 => SIKI_ID_r24(17),
      I5 => SIKI_ID_r27(17),
      O => SIKI_ID_Mmux_rt_825_1612
    );
  SIKI_ID_Mmux_rt_924 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(17),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(17),
      I4 => SIKI_ID_r28(17),
      I5 => SIKI_ID_r31(17),
      O => SIKI_ID_Mmux_rt_924_1707
    );
  SIKI_ID_Mmux_rt_38 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_825_1612,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_824_1611,
      I4 => SIKI_ID_Mmux_rt_78_1592,
      I5 => SIKI_ID_Mmux_rt_924_1707,
      O => SIKI_ID_Mmux_rt_38_1528
    );
  SIKI_ID_Mmux_rt_826 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(17),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(17),
      I4 => SIKI_ID_r0(17),
      I5 => SIKI_ID_r3(17),
      O => SIKI_ID_Mmux_rt_826_1613
    );
  SIKI_ID_Mmux_rt_925 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(17),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(17),
      I4 => SIKI_ID_r4(17),
      I5 => SIKI_ID_r7(17),
      O => SIKI_ID_Mmux_rt_925_1708
    );
  SIKI_ID_Mmux_rt_926 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(17),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(17),
      I4 => SIKI_ID_r8(17),
      I5 => SIKI_ID_r11(17),
      O => SIKI_ID_Mmux_rt_926_1709
    );
  SIKI_ID_Mmux_rt_108 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(17),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(17),
      I4 => SIKI_ID_r12(17),
      I5 => SIKI_ID_r15(17),
      O => SIKI_ID_Mmux_rt_108_1496
    );
  SIKI_ID_Mmux_rt_48 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_926_1709,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_925_1708,
      I4 => SIKI_ID_Mmux_rt_826_1613,
      I5 => SIKI_ID_Mmux_rt_108_1496,
      O => SIKI_ID_Mmux_rt_48_1560
    );
  SIKI_ID_Mmux_rt_2_f7_7 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_48_1560,
      I1 => SIKI_ID_Mmux_rt_38_1528,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(17)
    );
  SIKI_ID_Mmux_rt_79 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(18),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(18),
      I4 => SIKI_ID_r16(18),
      I5 => SIKI_ID_r19(18),
      O => SIKI_ID_Mmux_rt_79_1593
    );
  SIKI_ID_Mmux_rt_827 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(18),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(18),
      I4 => SIKI_ID_r20(18),
      I5 => SIKI_ID_r23(18),
      O => SIKI_ID_Mmux_rt_827_1614
    );
  SIKI_ID_Mmux_rt_828 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(18),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(18),
      I4 => SIKI_ID_r24(18),
      I5 => SIKI_ID_r27(18),
      O => SIKI_ID_Mmux_rt_828_1615
    );
  SIKI_ID_Mmux_rt_927 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(18),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(18),
      I4 => SIKI_ID_r28(18),
      I5 => SIKI_ID_r31(18),
      O => SIKI_ID_Mmux_rt_927_1710
    );
  SIKI_ID_Mmux_rt_39 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_828_1615,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_827_1614,
      I4 => SIKI_ID_Mmux_rt_79_1593,
      I5 => SIKI_ID_Mmux_rt_927_1710,
      O => SIKI_ID_Mmux_rt_39_1529
    );
  SIKI_ID_Mmux_rt_829 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(18),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(18),
      I4 => SIKI_ID_r0(18),
      I5 => SIKI_ID_r3(18),
      O => SIKI_ID_Mmux_rt_829_1616
    );
  SIKI_ID_Mmux_rt_928 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(18),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(18),
      I4 => SIKI_ID_r4(18),
      I5 => SIKI_ID_r7(18),
      O => SIKI_ID_Mmux_rt_928_1711
    );
  SIKI_ID_Mmux_rt_929 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(18),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(18),
      I4 => SIKI_ID_r8(18),
      I5 => SIKI_ID_r11(18),
      O => SIKI_ID_Mmux_rt_929_1712
    );
  SIKI_ID_Mmux_rt_109 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(18),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(18),
      I4 => SIKI_ID_r12(18),
      I5 => SIKI_ID_r15(18),
      O => SIKI_ID_Mmux_rt_109_1497
    );
  SIKI_ID_Mmux_rt_49 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_929_1712,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_928_1711,
      I4 => SIKI_ID_Mmux_rt_829_1616,
      I5 => SIKI_ID_Mmux_rt_109_1497,
      O => SIKI_ID_Mmux_rt_49_1561
    );
  SIKI_ID_Mmux_rt_2_f7_8 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_49_1561,
      I1 => SIKI_ID_Mmux_rt_39_1529,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(18)
    );
  SIKI_ID_Mmux_rt_710 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(19),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(19),
      I4 => SIKI_ID_r16(19),
      I5 => SIKI_ID_r19(19),
      O => SIKI_ID_Mmux_rt_710_1564
    );
  SIKI_ID_Mmux_rt_830 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(19),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(19),
      I4 => SIKI_ID_r20(19),
      I5 => SIKI_ID_r23(19),
      O => SIKI_ID_Mmux_rt_830_1618
    );
  SIKI_ID_Mmux_rt_831 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(19),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(19),
      I4 => SIKI_ID_r24(19),
      I5 => SIKI_ID_r27(19),
      O => SIKI_ID_Mmux_rt_831_1619
    );
  SIKI_ID_Mmux_rt_930 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(19),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(19),
      I4 => SIKI_ID_r28(19),
      I5 => SIKI_ID_r31(19),
      O => SIKI_ID_Mmux_rt_930_1714
    );
  SIKI_ID_Mmux_rt_310 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_831_1619,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_830_1618,
      I4 => SIKI_ID_Mmux_rt_710_1564,
      I5 => SIKI_ID_Mmux_rt_930_1714,
      O => SIKI_ID_Mmux_rt_310_1500
    );
  SIKI_ID_Mmux_rt_832 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(19),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(19),
      I4 => SIKI_ID_r0(19),
      I5 => SIKI_ID_r3(19),
      O => SIKI_ID_Mmux_rt_832_1620
    );
  SIKI_ID_Mmux_rt_931 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(19),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(19),
      I4 => SIKI_ID_r4(19),
      I5 => SIKI_ID_r7(19),
      O => SIKI_ID_Mmux_rt_931_1715
    );
  SIKI_ID_Mmux_rt_932 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(19),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(19),
      I4 => SIKI_ID_r8(19),
      I5 => SIKI_ID_r11(19),
      O => SIKI_ID_Mmux_rt_932_1716
    );
  SIKI_ID_Mmux_rt_1010 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(19),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(19),
      I4 => SIKI_ID_r12(19),
      I5 => SIKI_ID_r15(19),
      O => SIKI_ID_Mmux_rt_1010_1468
    );
  SIKI_ID_Mmux_rt_410 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_932_1716,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_931_1715,
      I4 => SIKI_ID_Mmux_rt_832_1620,
      I5 => SIKI_ID_Mmux_rt_1010_1468,
      O => SIKI_ID_Mmux_rt_410_1532
    );
  SIKI_ID_Mmux_rt_2_f7_9 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_410_1532,
      I1 => SIKI_ID_Mmux_rt_310_1500,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(19)
    );
  SIKI_ID_Mmux_rt_711 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(1),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(1),
      I4 => SIKI_ID_r16(1),
      I5 => SIKI_ID_r19(1),
      O => SIKI_ID_Mmux_rt_711_1565
    );
  SIKI_ID_Mmux_rt_833 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(1),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(1),
      I4 => SIKI_ID_r20(1),
      I5 => SIKI_ID_r23(1),
      O => SIKI_ID_Mmux_rt_833_1621
    );
  SIKI_ID_Mmux_rt_834 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(1),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(1),
      I4 => SIKI_ID_r24(1),
      I5 => SIKI_ID_r27(1),
      O => SIKI_ID_Mmux_rt_834_1622
    );
  SIKI_ID_Mmux_rt_933 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(1),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(1),
      I4 => SIKI_ID_r28(1),
      I5 => SIKI_ID_r31(1),
      O => SIKI_ID_Mmux_rt_933_1717
    );
  SIKI_ID_Mmux_rt_311 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_834_1622,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_833_1621,
      I4 => SIKI_ID_Mmux_rt_711_1565,
      I5 => SIKI_ID_Mmux_rt_933_1717,
      O => SIKI_ID_Mmux_rt_311_1501
    );
  SIKI_ID_Mmux_rt_835 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(1),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(1),
      I4 => SIKI_ID_r0(1),
      I5 => SIKI_ID_r3(1),
      O => SIKI_ID_Mmux_rt_835_1623
    );
  SIKI_ID_Mmux_rt_934 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(1),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(1),
      I4 => SIKI_ID_r4(1),
      I5 => SIKI_ID_r7(1),
      O => SIKI_ID_Mmux_rt_934_1718
    );
  SIKI_ID_Mmux_rt_935 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(1),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(1),
      I4 => SIKI_ID_r8(1),
      I5 => SIKI_ID_r11(1),
      O => SIKI_ID_Mmux_rt_935_1719
    );
  SIKI_ID_Mmux_rt_1011 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(1),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(1),
      I4 => SIKI_ID_r12(1),
      I5 => SIKI_ID_r15(1),
      O => SIKI_ID_Mmux_rt_1011_1469
    );
  SIKI_ID_Mmux_rt_411 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_935_1719,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_934_1718,
      I4 => SIKI_ID_Mmux_rt_835_1623,
      I5 => SIKI_ID_Mmux_rt_1011_1469,
      O => SIKI_ID_Mmux_rt_411_1533
    );
  SIKI_ID_Mmux_rt_2_f7_10 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_411_1533,
      I1 => SIKI_ID_Mmux_rt_311_1501,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(1)
    );
  SIKI_ID_Mmux_rt_712 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(20),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(20),
      I4 => SIKI_ID_r16(20),
      I5 => SIKI_ID_r19(20),
      O => SIKI_ID_Mmux_rt_712_1566
    );
  SIKI_ID_Mmux_rt_836 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(20),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(20),
      I4 => SIKI_ID_r20(20),
      I5 => SIKI_ID_r23(20),
      O => SIKI_ID_Mmux_rt_836_1624
    );
  SIKI_ID_Mmux_rt_837 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(20),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(20),
      I4 => SIKI_ID_r24(20),
      I5 => SIKI_ID_r27(20),
      O => SIKI_ID_Mmux_rt_837_1625
    );
  SIKI_ID_Mmux_rt_936 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(20),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(20),
      I4 => SIKI_ID_r28(20),
      I5 => SIKI_ID_r31(20),
      O => SIKI_ID_Mmux_rt_936_1720
    );
  SIKI_ID_Mmux_rt_312 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_837_1625,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_836_1624,
      I4 => SIKI_ID_Mmux_rt_712_1566,
      I5 => SIKI_ID_Mmux_rt_936_1720,
      O => SIKI_ID_Mmux_rt_312_1502
    );
  SIKI_ID_Mmux_rt_838 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(20),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(20),
      I4 => SIKI_ID_r0(20),
      I5 => SIKI_ID_r3(20),
      O => SIKI_ID_Mmux_rt_838_1626
    );
  SIKI_ID_Mmux_rt_937 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(20),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(20),
      I4 => SIKI_ID_r4(20),
      I5 => SIKI_ID_r7(20),
      O => SIKI_ID_Mmux_rt_937_1721
    );
  SIKI_ID_Mmux_rt_938 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(20),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(20),
      I4 => SIKI_ID_r8(20),
      I5 => SIKI_ID_r11(20),
      O => SIKI_ID_Mmux_rt_938_1722
    );
  SIKI_ID_Mmux_rt_1012 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(20),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(20),
      I4 => SIKI_ID_r12(20),
      I5 => SIKI_ID_r15(20),
      O => SIKI_ID_Mmux_rt_1012_1470
    );
  SIKI_ID_Mmux_rt_412 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_938_1722,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_937_1721,
      I4 => SIKI_ID_Mmux_rt_838_1626,
      I5 => SIKI_ID_Mmux_rt_1012_1470,
      O => SIKI_ID_Mmux_rt_412_1534
    );
  SIKI_ID_Mmux_rt_2_f7_11 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_412_1534,
      I1 => SIKI_ID_Mmux_rt_312_1502,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(20)
    );
  SIKI_ID_Mmux_rt_713 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(21),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(21),
      I4 => SIKI_ID_r16(21),
      I5 => SIKI_ID_r19(21),
      O => SIKI_ID_Mmux_rt_713_1567
    );
  SIKI_ID_Mmux_rt_839 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(21),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(21),
      I4 => SIKI_ID_r20(21),
      I5 => SIKI_ID_r23(21),
      O => SIKI_ID_Mmux_rt_839_1627
    );
  SIKI_ID_Mmux_rt_840 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(21),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(21),
      I4 => SIKI_ID_r24(21),
      I5 => SIKI_ID_r27(21),
      O => SIKI_ID_Mmux_rt_840_1629
    );
  SIKI_ID_Mmux_rt_939 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(21),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(21),
      I4 => SIKI_ID_r28(21),
      I5 => SIKI_ID_r31(21),
      O => SIKI_ID_Mmux_rt_939_1723
    );
  SIKI_ID_Mmux_rt_313 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_840_1629,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_839_1627,
      I4 => SIKI_ID_Mmux_rt_713_1567,
      I5 => SIKI_ID_Mmux_rt_939_1723,
      O => SIKI_ID_Mmux_rt_313_1503
    );
  SIKI_ID_Mmux_rt_841 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(21),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(21),
      I4 => SIKI_ID_r0(21),
      I5 => SIKI_ID_r3(21),
      O => SIKI_ID_Mmux_rt_841_1630
    );
  SIKI_ID_Mmux_rt_940 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(21),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(21),
      I4 => SIKI_ID_r4(21),
      I5 => SIKI_ID_r7(21),
      O => SIKI_ID_Mmux_rt_940_1725
    );
  SIKI_ID_Mmux_rt_941 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(21),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(21),
      I4 => SIKI_ID_r8(21),
      I5 => SIKI_ID_r11(21),
      O => SIKI_ID_Mmux_rt_941_1726
    );
  SIKI_ID_Mmux_rt_1013 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(21),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(21),
      I4 => SIKI_ID_r12(21),
      I5 => SIKI_ID_r15(21),
      O => SIKI_ID_Mmux_rt_1013_1471
    );
  SIKI_ID_Mmux_rt_413 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_941_1726,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_940_1725,
      I4 => SIKI_ID_Mmux_rt_841_1630,
      I5 => SIKI_ID_Mmux_rt_1013_1471,
      O => SIKI_ID_Mmux_rt_413_1535
    );
  SIKI_ID_Mmux_rt_2_f7_12 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_413_1535,
      I1 => SIKI_ID_Mmux_rt_313_1503,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(21)
    );
  SIKI_ID_Mmux_rt_714 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(22),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(22),
      I4 => SIKI_ID_r16(22),
      I5 => SIKI_ID_r19(22),
      O => SIKI_ID_Mmux_rt_714_1568
    );
  SIKI_ID_Mmux_rt_842 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(22),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(22),
      I4 => SIKI_ID_r20(22),
      I5 => SIKI_ID_r23(22),
      O => SIKI_ID_Mmux_rt_842_1631
    );
  SIKI_ID_Mmux_rt_843 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(22),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(22),
      I4 => SIKI_ID_r24(22),
      I5 => SIKI_ID_r27(22),
      O => SIKI_ID_Mmux_rt_843_1632
    );
  SIKI_ID_Mmux_rt_942 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(22),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(22),
      I4 => SIKI_ID_r28(22),
      I5 => SIKI_ID_r31(22),
      O => SIKI_ID_Mmux_rt_942_1727
    );
  SIKI_ID_Mmux_rt_314 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_843_1632,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_842_1631,
      I4 => SIKI_ID_Mmux_rt_714_1568,
      I5 => SIKI_ID_Mmux_rt_942_1727,
      O => SIKI_ID_Mmux_rt_314_1504
    );
  SIKI_ID_Mmux_rt_844 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(22),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(22),
      I4 => SIKI_ID_r0(22),
      I5 => SIKI_ID_r3(22),
      O => SIKI_ID_Mmux_rt_844_1633
    );
  SIKI_ID_Mmux_rt_943 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(22),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(22),
      I4 => SIKI_ID_r4(22),
      I5 => SIKI_ID_r7(22),
      O => SIKI_ID_Mmux_rt_943_1728
    );
  SIKI_ID_Mmux_rt_944 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(22),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(22),
      I4 => SIKI_ID_r8(22),
      I5 => SIKI_ID_r11(22),
      O => SIKI_ID_Mmux_rt_944_1729
    );
  SIKI_ID_Mmux_rt_1014 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(22),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(22),
      I4 => SIKI_ID_r12(22),
      I5 => SIKI_ID_r15(22),
      O => SIKI_ID_Mmux_rt_1014_1472
    );
  SIKI_ID_Mmux_rt_414 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_944_1729,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_943_1728,
      I4 => SIKI_ID_Mmux_rt_844_1633,
      I5 => SIKI_ID_Mmux_rt_1014_1472,
      O => SIKI_ID_Mmux_rt_414_1536
    );
  SIKI_ID_Mmux_rt_2_f7_13 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_414_1536,
      I1 => SIKI_ID_Mmux_rt_314_1504,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(22)
    );
  SIKI_ID_Mmux_rt_715 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(23),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(23),
      I4 => SIKI_ID_r16(23),
      I5 => SIKI_ID_r19(23),
      O => SIKI_ID_Mmux_rt_715_1569
    );
  SIKI_ID_Mmux_rt_845 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(23),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(23),
      I4 => SIKI_ID_r20(23),
      I5 => SIKI_ID_r23(23),
      O => SIKI_ID_Mmux_rt_845_1634
    );
  SIKI_ID_Mmux_rt_846 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(23),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(23),
      I4 => SIKI_ID_r24(23),
      I5 => SIKI_ID_r27(23),
      O => SIKI_ID_Mmux_rt_846_1635
    );
  SIKI_ID_Mmux_rt_945 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(23),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(23),
      I4 => SIKI_ID_r28(23),
      I5 => SIKI_ID_r31(23),
      O => SIKI_ID_Mmux_rt_945_1730
    );
  SIKI_ID_Mmux_rt_315 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_846_1635,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_845_1634,
      I4 => SIKI_ID_Mmux_rt_715_1569,
      I5 => SIKI_ID_Mmux_rt_945_1730,
      O => SIKI_ID_Mmux_rt_315_1505
    );
  SIKI_ID_Mmux_rt_847 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(23),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(23),
      I4 => SIKI_ID_r0(23),
      I5 => SIKI_ID_r3(23),
      O => SIKI_ID_Mmux_rt_847_1636
    );
  SIKI_ID_Mmux_rt_946 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(23),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(23),
      I4 => SIKI_ID_r4(23),
      I5 => SIKI_ID_r7(23),
      O => SIKI_ID_Mmux_rt_946_1731
    );
  SIKI_ID_Mmux_rt_947 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(23),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(23),
      I4 => SIKI_ID_r8(23),
      I5 => SIKI_ID_r11(23),
      O => SIKI_ID_Mmux_rt_947_1732
    );
  SIKI_ID_Mmux_rt_1015 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(23),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(23),
      I4 => SIKI_ID_r12(23),
      I5 => SIKI_ID_r15(23),
      O => SIKI_ID_Mmux_rt_1015_1473
    );
  SIKI_ID_Mmux_rt_415 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_947_1732,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_946_1731,
      I4 => SIKI_ID_Mmux_rt_847_1636,
      I5 => SIKI_ID_Mmux_rt_1015_1473,
      O => SIKI_ID_Mmux_rt_415_1537
    );
  SIKI_ID_Mmux_rt_2_f7_14 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_415_1537,
      I1 => SIKI_ID_Mmux_rt_315_1505,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(23)
    );
  SIKI_ID_Mmux_rt_716 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(24),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(24),
      I4 => SIKI_ID_r16(24),
      I5 => SIKI_ID_r19(24),
      O => SIKI_ID_Mmux_rt_716_1570
    );
  SIKI_ID_Mmux_rt_848 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(24),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(24),
      I4 => SIKI_ID_r20(24),
      I5 => SIKI_ID_r23(24),
      O => SIKI_ID_Mmux_rt_848_1637
    );
  SIKI_ID_Mmux_rt_849 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(24),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(24),
      I4 => SIKI_ID_r24(24),
      I5 => SIKI_ID_r27(24),
      O => SIKI_ID_Mmux_rt_849_1638
    );
  SIKI_ID_Mmux_rt_948 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(24),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(24),
      I4 => SIKI_ID_r28(24),
      I5 => SIKI_ID_r31(24),
      O => SIKI_ID_Mmux_rt_948_1733
    );
  SIKI_ID_Mmux_rt_316 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_849_1638,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_848_1637,
      I4 => SIKI_ID_Mmux_rt_716_1570,
      I5 => SIKI_ID_Mmux_rt_948_1733,
      O => SIKI_ID_Mmux_rt_316_1506
    );
  SIKI_ID_Mmux_rt_850 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(24),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(24),
      I4 => SIKI_ID_r0(24),
      I5 => SIKI_ID_r3(24),
      O => SIKI_ID_Mmux_rt_850_1640
    );
  SIKI_ID_Mmux_rt_949 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(24),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(24),
      I4 => SIKI_ID_r4(24),
      I5 => SIKI_ID_r7(24),
      O => SIKI_ID_Mmux_rt_949_1734
    );
  SIKI_ID_Mmux_rt_950 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(24),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(24),
      I4 => SIKI_ID_r8(24),
      I5 => SIKI_ID_r11(24),
      O => SIKI_ID_Mmux_rt_950_1736
    );
  SIKI_ID_Mmux_rt_1016 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(24),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(24),
      I4 => SIKI_ID_r12(24),
      I5 => SIKI_ID_r15(24),
      O => SIKI_ID_Mmux_rt_1016_1474
    );
  SIKI_ID_Mmux_rt_416 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_950_1736,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_949_1734,
      I4 => SIKI_ID_Mmux_rt_850_1640,
      I5 => SIKI_ID_Mmux_rt_1016_1474,
      O => SIKI_ID_Mmux_rt_416_1538
    );
  SIKI_ID_Mmux_rt_2_f7_15 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_416_1538,
      I1 => SIKI_ID_Mmux_rt_316_1506,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(24)
    );
  SIKI_ID_Mmux_rt_717 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(25),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(25),
      I4 => SIKI_ID_r16(25),
      I5 => SIKI_ID_r19(25),
      O => SIKI_ID_Mmux_rt_717_1571
    );
  SIKI_ID_Mmux_rt_851 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(25),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(25),
      I4 => SIKI_ID_r20(25),
      I5 => SIKI_ID_r23(25),
      O => SIKI_ID_Mmux_rt_851_1641
    );
  SIKI_ID_Mmux_rt_852 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(25),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(25),
      I4 => SIKI_ID_r24(25),
      I5 => SIKI_ID_r27(25),
      O => SIKI_ID_Mmux_rt_852_1642
    );
  SIKI_ID_Mmux_rt_951 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(25),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(25),
      I4 => SIKI_ID_r28(25),
      I5 => SIKI_ID_r31(25),
      O => SIKI_ID_Mmux_rt_951_1737
    );
  SIKI_ID_Mmux_rt_317 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_852_1642,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_851_1641,
      I4 => SIKI_ID_Mmux_rt_717_1571,
      I5 => SIKI_ID_Mmux_rt_951_1737,
      O => SIKI_ID_Mmux_rt_317_1507
    );
  SIKI_ID_Mmux_rt_853 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(25),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(25),
      I4 => SIKI_ID_r0(25),
      I5 => SIKI_ID_r3(25),
      O => SIKI_ID_Mmux_rt_853_1643
    );
  SIKI_ID_Mmux_rt_952 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(25),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(25),
      I4 => SIKI_ID_r4(25),
      I5 => SIKI_ID_r7(25),
      O => SIKI_ID_Mmux_rt_952_1738
    );
  SIKI_ID_Mmux_rt_953 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(25),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(25),
      I4 => SIKI_ID_r8(25),
      I5 => SIKI_ID_r11(25),
      O => SIKI_ID_Mmux_rt_953_1739
    );
  SIKI_ID_Mmux_rt_1017 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(25),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(25),
      I4 => SIKI_ID_r12(25),
      I5 => SIKI_ID_r15(25),
      O => SIKI_ID_Mmux_rt_1017_1475
    );
  SIKI_ID_Mmux_rt_417 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_953_1739,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_952_1738,
      I4 => SIKI_ID_Mmux_rt_853_1643,
      I5 => SIKI_ID_Mmux_rt_1017_1475,
      O => SIKI_ID_Mmux_rt_417_1539
    );
  SIKI_ID_Mmux_rt_2_f7_16 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_417_1539,
      I1 => SIKI_ID_Mmux_rt_317_1507,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(25)
    );
  SIKI_ID_Mmux_rt_718 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(26),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(26),
      I4 => SIKI_ID_r16(26),
      I5 => SIKI_ID_r19(26),
      O => SIKI_ID_Mmux_rt_718_1572
    );
  SIKI_ID_Mmux_rt_854 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(26),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(26),
      I4 => SIKI_ID_r20(26),
      I5 => SIKI_ID_r23(26),
      O => SIKI_ID_Mmux_rt_854_1644
    );
  SIKI_ID_Mmux_rt_855 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(26),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(26),
      I4 => SIKI_ID_r24(26),
      I5 => SIKI_ID_r27(26),
      O => SIKI_ID_Mmux_rt_855_1645
    );
  SIKI_ID_Mmux_rt_954 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(26),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(26),
      I4 => SIKI_ID_r28(26),
      I5 => SIKI_ID_r31(26),
      O => SIKI_ID_Mmux_rt_954_1740
    );
  SIKI_ID_Mmux_rt_318 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_855_1645,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_854_1644,
      I4 => SIKI_ID_Mmux_rt_718_1572,
      I5 => SIKI_ID_Mmux_rt_954_1740,
      O => SIKI_ID_Mmux_rt_318_1508
    );
  SIKI_ID_Mmux_rt_856 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(26),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(26),
      I4 => SIKI_ID_r0(26),
      I5 => SIKI_ID_r3(26),
      O => SIKI_ID_Mmux_rt_856_1646
    );
  SIKI_ID_Mmux_rt_955 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(26),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(26),
      I4 => SIKI_ID_r4(26),
      I5 => SIKI_ID_r7(26),
      O => SIKI_ID_Mmux_rt_955_1741
    );
  SIKI_ID_Mmux_rt_956 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(26),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(26),
      I4 => SIKI_ID_r8(26),
      I5 => SIKI_ID_r11(26),
      O => SIKI_ID_Mmux_rt_956_1742
    );
  SIKI_ID_Mmux_rt_1018 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(26),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(26),
      I4 => SIKI_ID_r12(26),
      I5 => SIKI_ID_r15(26),
      O => SIKI_ID_Mmux_rt_1018_1476
    );
  SIKI_ID_Mmux_rt_418 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_956_1742,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_955_1741,
      I4 => SIKI_ID_Mmux_rt_856_1646,
      I5 => SIKI_ID_Mmux_rt_1018_1476,
      O => SIKI_ID_Mmux_rt_418_1540
    );
  SIKI_ID_Mmux_rt_2_f7_17 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_418_1540,
      I1 => SIKI_ID_Mmux_rt_318_1508,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(26)
    );
  SIKI_ID_Mmux_rt_719 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(27),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(27),
      I4 => SIKI_ID_r16(27),
      I5 => SIKI_ID_r19(27),
      O => SIKI_ID_Mmux_rt_719_1573
    );
  SIKI_ID_Mmux_rt_857 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(27),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(27),
      I4 => SIKI_ID_r20(27),
      I5 => SIKI_ID_r23(27),
      O => SIKI_ID_Mmux_rt_857_1647
    );
  SIKI_ID_Mmux_rt_858 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(27),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(27),
      I4 => SIKI_ID_r24(27),
      I5 => SIKI_ID_r27(27),
      O => SIKI_ID_Mmux_rt_858_1648
    );
  SIKI_ID_Mmux_rt_957 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(27),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(27),
      I4 => SIKI_ID_r28(27),
      I5 => SIKI_ID_r31(27),
      O => SIKI_ID_Mmux_rt_957_1743
    );
  SIKI_ID_Mmux_rt_319 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_858_1648,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_857_1647,
      I4 => SIKI_ID_Mmux_rt_719_1573,
      I5 => SIKI_ID_Mmux_rt_957_1743,
      O => SIKI_ID_Mmux_rt_319_1509
    );
  SIKI_ID_Mmux_rt_859 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(27),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(27),
      I4 => SIKI_ID_r0(27),
      I5 => SIKI_ID_r3(27),
      O => SIKI_ID_Mmux_rt_859_1649
    );
  SIKI_ID_Mmux_rt_958 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(27),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(27),
      I4 => SIKI_ID_r4(27),
      I5 => SIKI_ID_r7(27),
      O => SIKI_ID_Mmux_rt_958_1744
    );
  SIKI_ID_Mmux_rt_959 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(27),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(27),
      I4 => SIKI_ID_r8(27),
      I5 => SIKI_ID_r11(27),
      O => SIKI_ID_Mmux_rt_959_1745
    );
  SIKI_ID_Mmux_rt_1019 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(27),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(27),
      I4 => SIKI_ID_r12(27),
      I5 => SIKI_ID_r15(27),
      O => SIKI_ID_Mmux_rt_1019_1477
    );
  SIKI_ID_Mmux_rt_419 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_959_1745,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_958_1744,
      I4 => SIKI_ID_Mmux_rt_859_1649,
      I5 => SIKI_ID_Mmux_rt_1019_1477,
      O => SIKI_ID_Mmux_rt_419_1541
    );
  SIKI_ID_Mmux_rt_2_f7_18 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_419_1541,
      I1 => SIKI_ID_Mmux_rt_319_1509,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(27)
    );
  SIKI_ID_Mmux_rt_720 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(28),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(28),
      I4 => SIKI_ID_r16(28),
      I5 => SIKI_ID_r19(28),
      O => SIKI_ID_Mmux_rt_720_1575
    );
  SIKI_ID_Mmux_rt_860 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(28),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(28),
      I4 => SIKI_ID_r20(28),
      I5 => SIKI_ID_r23(28),
      O => SIKI_ID_Mmux_rt_860_1651
    );
  SIKI_ID_Mmux_rt_861 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(28),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(28),
      I4 => SIKI_ID_r24(28),
      I5 => SIKI_ID_r27(28),
      O => SIKI_ID_Mmux_rt_861_1652
    );
  SIKI_ID_Mmux_rt_960 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(28),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(28),
      I4 => SIKI_ID_r28(28),
      I5 => SIKI_ID_r31(28),
      O => SIKI_ID_Mmux_rt_960_1747
    );
  SIKI_ID_Mmux_rt_320 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_861_1652,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_860_1651,
      I4 => SIKI_ID_Mmux_rt_720_1575,
      I5 => SIKI_ID_Mmux_rt_960_1747,
      O => SIKI_ID_Mmux_rt_320_1511
    );
  SIKI_ID_Mmux_rt_862 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(28),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(28),
      I4 => SIKI_ID_r0(28),
      I5 => SIKI_ID_r3(28),
      O => SIKI_ID_Mmux_rt_862_1653
    );
  SIKI_ID_Mmux_rt_961 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(28),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(28),
      I4 => SIKI_ID_r4(28),
      I5 => SIKI_ID_r7(28),
      O => SIKI_ID_Mmux_rt_961_1748
    );
  SIKI_ID_Mmux_rt_962 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(28),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(28),
      I4 => SIKI_ID_r8(28),
      I5 => SIKI_ID_r11(28),
      O => SIKI_ID_Mmux_rt_962_1749
    );
  SIKI_ID_Mmux_rt_1020 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(28),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(28),
      I4 => SIKI_ID_r12(28),
      I5 => SIKI_ID_r15(28),
      O => SIKI_ID_Mmux_rt_1020_1479
    );
  SIKI_ID_Mmux_rt_420 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_962_1749,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_961_1748,
      I4 => SIKI_ID_Mmux_rt_862_1653,
      I5 => SIKI_ID_Mmux_rt_1020_1479,
      O => SIKI_ID_Mmux_rt_420_1543
    );
  SIKI_ID_Mmux_rt_2_f7_19 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_420_1543,
      I1 => SIKI_ID_Mmux_rt_320_1511,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(28)
    );
  SIKI_ID_Mmux_rt_721 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(29),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(29),
      I4 => SIKI_ID_r16(29),
      I5 => SIKI_ID_r19(29),
      O => SIKI_ID_Mmux_rt_721_1576
    );
  SIKI_ID_Mmux_rt_863 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(29),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(29),
      I4 => SIKI_ID_r20(29),
      I5 => SIKI_ID_r23(29),
      O => SIKI_ID_Mmux_rt_863_1654
    );
  SIKI_ID_Mmux_rt_864 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(29),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(29),
      I4 => SIKI_ID_r24(29),
      I5 => SIKI_ID_r27(29),
      O => SIKI_ID_Mmux_rt_864_1655
    );
  SIKI_ID_Mmux_rt_963 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(29),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(29),
      I4 => SIKI_ID_r28(29),
      I5 => SIKI_ID_r31(29),
      O => SIKI_ID_Mmux_rt_963_1750
    );
  SIKI_ID_Mmux_rt_321 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_864_1655,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_863_1654,
      I4 => SIKI_ID_Mmux_rt_721_1576,
      I5 => SIKI_ID_Mmux_rt_963_1750,
      O => SIKI_ID_Mmux_rt_321_1512
    );
  SIKI_ID_Mmux_rt_865 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(29),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(29),
      I4 => SIKI_ID_r0(29),
      I5 => SIKI_ID_r3(29),
      O => SIKI_ID_Mmux_rt_865_1656
    );
  SIKI_ID_Mmux_rt_964 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(29),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(29),
      I4 => SIKI_ID_r4(29),
      I5 => SIKI_ID_r7(29),
      O => SIKI_ID_Mmux_rt_964_1751
    );
  SIKI_ID_Mmux_rt_965 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(29),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(29),
      I4 => SIKI_ID_r8(29),
      I5 => SIKI_ID_r11(29),
      O => SIKI_ID_Mmux_rt_965_1752
    );
  SIKI_ID_Mmux_rt_1021 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(29),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(29),
      I4 => SIKI_ID_r12(29),
      I5 => SIKI_ID_r15(29),
      O => SIKI_ID_Mmux_rt_1021_1480
    );
  SIKI_ID_Mmux_rt_421 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_965_1752,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_964_1751,
      I4 => SIKI_ID_Mmux_rt_865_1656,
      I5 => SIKI_ID_Mmux_rt_1021_1480,
      O => SIKI_ID_Mmux_rt_421_1544
    );
  SIKI_ID_Mmux_rt_2_f7_20 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_421_1544,
      I1 => SIKI_ID_Mmux_rt_321_1512,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(29)
    );
  SIKI_ID_Mmux_rt_722 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(2),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(2),
      I4 => SIKI_ID_r16(2),
      I5 => SIKI_ID_r19(2),
      O => SIKI_ID_Mmux_rt_722_1577
    );
  SIKI_ID_Mmux_rt_866 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(2),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(2),
      I4 => SIKI_ID_r20(2),
      I5 => SIKI_ID_r23(2),
      O => SIKI_ID_Mmux_rt_866_1657
    );
  SIKI_ID_Mmux_rt_867 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(2),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(2),
      I4 => SIKI_ID_r24(2),
      I5 => SIKI_ID_r27(2),
      O => SIKI_ID_Mmux_rt_867_1658
    );
  SIKI_ID_Mmux_rt_966 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(2),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(2),
      I4 => SIKI_ID_r28(2),
      I5 => SIKI_ID_r31(2),
      O => SIKI_ID_Mmux_rt_966_1753
    );
  SIKI_ID_Mmux_rt_322 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_867_1658,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_866_1657,
      I4 => SIKI_ID_Mmux_rt_722_1577,
      I5 => SIKI_ID_Mmux_rt_966_1753,
      O => SIKI_ID_Mmux_rt_322_1513
    );
  SIKI_ID_Mmux_rt_868 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(2),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(2),
      I4 => SIKI_ID_r0(2),
      I5 => SIKI_ID_r3(2),
      O => SIKI_ID_Mmux_rt_868_1659
    );
  SIKI_ID_Mmux_rt_967 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(2),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(2),
      I4 => SIKI_ID_r4(2),
      I5 => SIKI_ID_r7(2),
      O => SIKI_ID_Mmux_rt_967_1754
    );
  SIKI_ID_Mmux_rt_968 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(2),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(2),
      I4 => SIKI_ID_r8(2),
      I5 => SIKI_ID_r11(2),
      O => SIKI_ID_Mmux_rt_968_1755
    );
  SIKI_ID_Mmux_rt_1022 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(2),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(2),
      I4 => SIKI_ID_r12(2),
      I5 => SIKI_ID_r15(2),
      O => SIKI_ID_Mmux_rt_1022_1481
    );
  SIKI_ID_Mmux_rt_422 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_968_1755,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_967_1754,
      I4 => SIKI_ID_Mmux_rt_868_1659,
      I5 => SIKI_ID_Mmux_rt_1022_1481,
      O => SIKI_ID_Mmux_rt_422_1545
    );
  SIKI_ID_Mmux_rt_2_f7_21 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_422_1545,
      I1 => SIKI_ID_Mmux_rt_322_1513,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(2)
    );
  SIKI_ID_Mmux_rt_723 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(30),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(30),
      I4 => SIKI_ID_r16(30),
      I5 => SIKI_ID_r19(30),
      O => SIKI_ID_Mmux_rt_723_1578
    );
  SIKI_ID_Mmux_rt_869 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(30),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(30),
      I4 => SIKI_ID_r20(30),
      I5 => SIKI_ID_r23(30),
      O => SIKI_ID_Mmux_rt_869_1660
    );
  SIKI_ID_Mmux_rt_870 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(30),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(30),
      I4 => SIKI_ID_r24(30),
      I5 => SIKI_ID_r27(30),
      O => SIKI_ID_Mmux_rt_870_1662
    );
  SIKI_ID_Mmux_rt_969 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(30),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(30),
      I4 => SIKI_ID_r28(30),
      I5 => SIKI_ID_r31(30),
      O => SIKI_ID_Mmux_rt_969_1756
    );
  SIKI_ID_Mmux_rt_323 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_870_1662,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_869_1660,
      I4 => SIKI_ID_Mmux_rt_723_1578,
      I5 => SIKI_ID_Mmux_rt_969_1756,
      O => SIKI_ID_Mmux_rt_323_1514
    );
  SIKI_ID_Mmux_rt_871 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(30),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(30),
      I4 => SIKI_ID_r0(30),
      I5 => SIKI_ID_r3(30),
      O => SIKI_ID_Mmux_rt_871_1663
    );
  SIKI_ID_Mmux_rt_970 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(30),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(30),
      I4 => SIKI_ID_r4(30),
      I5 => SIKI_ID_r7(30),
      O => SIKI_ID_Mmux_rt_970_1758
    );
  SIKI_ID_Mmux_rt_971 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(30),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(30),
      I4 => SIKI_ID_r8(30),
      I5 => SIKI_ID_r11(30),
      O => SIKI_ID_Mmux_rt_971_1759
    );
  SIKI_ID_Mmux_rt_1023 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(30),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(30),
      I4 => SIKI_ID_r12(30),
      I5 => SIKI_ID_r15(30),
      O => SIKI_ID_Mmux_rt_1023_1482
    );
  SIKI_ID_Mmux_rt_423 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_971_1759,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_970_1758,
      I4 => SIKI_ID_Mmux_rt_871_1663,
      I5 => SIKI_ID_Mmux_rt_1023_1482,
      O => SIKI_ID_Mmux_rt_423_1546
    );
  SIKI_ID_Mmux_rt_2_f7_22 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_423_1546,
      I1 => SIKI_ID_Mmux_rt_323_1514,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(30)
    );
  SIKI_ID_Mmux_rt_724 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(31),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(31),
      I4 => SIKI_ID_r16(31),
      I5 => SIKI_ID_r19(31),
      O => SIKI_ID_Mmux_rt_724_1579
    );
  SIKI_ID_Mmux_rt_872 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(31),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(31),
      I4 => SIKI_ID_r20(31),
      I5 => SIKI_ID_r23(31),
      O => SIKI_ID_Mmux_rt_872_1664
    );
  SIKI_ID_Mmux_rt_873 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(31),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(31),
      I4 => SIKI_ID_r24(31),
      I5 => SIKI_ID_r27(31),
      O => SIKI_ID_Mmux_rt_873_1665
    );
  SIKI_ID_Mmux_rt_972 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(31),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(31),
      I4 => SIKI_ID_r28(31),
      I5 => SIKI_ID_r31(31),
      O => SIKI_ID_Mmux_rt_972_1760
    );
  SIKI_ID_Mmux_rt_324 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_873_1665,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_872_1664,
      I4 => SIKI_ID_Mmux_rt_724_1579,
      I5 => SIKI_ID_Mmux_rt_972_1760,
      O => SIKI_ID_Mmux_rt_324_1515
    );
  SIKI_ID_Mmux_rt_874 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(31),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(31),
      I4 => SIKI_ID_r0(31),
      I5 => SIKI_ID_r3(31),
      O => SIKI_ID_Mmux_rt_874_1666
    );
  SIKI_ID_Mmux_rt_973 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(31),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(31),
      I4 => SIKI_ID_r4(31),
      I5 => SIKI_ID_r7(31),
      O => SIKI_ID_Mmux_rt_973_1761
    );
  SIKI_ID_Mmux_rt_974 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(31),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(31),
      I4 => SIKI_ID_r8(31),
      I5 => SIKI_ID_r11(31),
      O => SIKI_ID_Mmux_rt_974_1762
    );
  SIKI_ID_Mmux_rt_1024 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(31),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(31),
      I4 => SIKI_ID_r12(31),
      I5 => SIKI_ID_r15(31),
      O => SIKI_ID_Mmux_rt_1024_1483
    );
  SIKI_ID_Mmux_rt_424 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_974_1762,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_973_1761,
      I4 => SIKI_ID_Mmux_rt_874_1666,
      I5 => SIKI_ID_Mmux_rt_1024_1483,
      O => SIKI_ID_Mmux_rt_424_1547
    );
  SIKI_ID_Mmux_rt_2_f7_23 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_424_1547,
      I1 => SIKI_ID_Mmux_rt_324_1515,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(31)
    );
  SIKI_ID_Mmux_rt_725 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(3),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(3),
      I4 => SIKI_ID_r16(3),
      I5 => SIKI_ID_r19(3),
      O => SIKI_ID_Mmux_rt_725_1580
    );
  SIKI_ID_Mmux_rt_875 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(3),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(3),
      I4 => SIKI_ID_r20(3),
      I5 => SIKI_ID_r23(3),
      O => SIKI_ID_Mmux_rt_875_1667
    );
  SIKI_ID_Mmux_rt_876 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(3),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(3),
      I4 => SIKI_ID_r24(3),
      I5 => SIKI_ID_r27(3),
      O => SIKI_ID_Mmux_rt_876_1668
    );
  SIKI_ID_Mmux_rt_975 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(3),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(3),
      I4 => SIKI_ID_r28(3),
      I5 => SIKI_ID_r31(3),
      O => SIKI_ID_Mmux_rt_975_1763
    );
  SIKI_ID_Mmux_rt_325 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_876_1668,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_875_1667,
      I4 => SIKI_ID_Mmux_rt_725_1580,
      I5 => SIKI_ID_Mmux_rt_975_1763,
      O => SIKI_ID_Mmux_rt_325_1516
    );
  SIKI_ID_Mmux_rt_877 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(3),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(3),
      I4 => SIKI_ID_r0(3),
      I5 => SIKI_ID_r3(3),
      O => SIKI_ID_Mmux_rt_877_1669
    );
  SIKI_ID_Mmux_rt_976 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(3),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(3),
      I4 => SIKI_ID_r4(3),
      I5 => SIKI_ID_r7(3),
      O => SIKI_ID_Mmux_rt_976_1764
    );
  SIKI_ID_Mmux_rt_977 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(3),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(3),
      I4 => SIKI_ID_r8(3),
      I5 => SIKI_ID_r11(3),
      O => SIKI_ID_Mmux_rt_977_1765
    );
  SIKI_ID_Mmux_rt_1025 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(3),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(3),
      I4 => SIKI_ID_r12(3),
      I5 => SIKI_ID_r15(3),
      O => SIKI_ID_Mmux_rt_1025_1484
    );
  SIKI_ID_Mmux_rt_425 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_977_1765,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_976_1764,
      I4 => SIKI_ID_Mmux_rt_877_1669,
      I5 => SIKI_ID_Mmux_rt_1025_1484,
      O => SIKI_ID_Mmux_rt_425_1548
    );
  SIKI_ID_Mmux_rt_2_f7_24 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_425_1548,
      I1 => SIKI_ID_Mmux_rt_325_1516,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(3)
    );
  SIKI_ID_Mmux_rt_726 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(4),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(4),
      I4 => SIKI_ID_r16(4),
      I5 => SIKI_ID_r19(4),
      O => SIKI_ID_Mmux_rt_726_1581
    );
  SIKI_ID_Mmux_rt_878 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(4),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(4),
      I4 => SIKI_ID_r20(4),
      I5 => SIKI_ID_r23(4),
      O => SIKI_ID_Mmux_rt_878_1670
    );
  SIKI_ID_Mmux_rt_879 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(4),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(4),
      I4 => SIKI_ID_r24(4),
      I5 => SIKI_ID_r27(4),
      O => SIKI_ID_Mmux_rt_879_1671
    );
  SIKI_ID_Mmux_rt_978 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(4),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(4),
      I4 => SIKI_ID_r28(4),
      I5 => SIKI_ID_r31(4),
      O => SIKI_ID_Mmux_rt_978_1766
    );
  SIKI_ID_Mmux_rt_326 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_879_1671,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_878_1670,
      I4 => SIKI_ID_Mmux_rt_726_1581,
      I5 => SIKI_ID_Mmux_rt_978_1766,
      O => SIKI_ID_Mmux_rt_326_1517
    );
  SIKI_ID_Mmux_rt_880 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(4),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(4),
      I4 => SIKI_ID_r0(4),
      I5 => SIKI_ID_r3(4),
      O => SIKI_ID_Mmux_rt_880_1673
    );
  SIKI_ID_Mmux_rt_979 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(4),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(4),
      I4 => SIKI_ID_r4(4),
      I5 => SIKI_ID_r7(4),
      O => SIKI_ID_Mmux_rt_979_1767
    );
  SIKI_ID_Mmux_rt_980 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(4),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(4),
      I4 => SIKI_ID_r8(4),
      I5 => SIKI_ID_r11(4),
      O => SIKI_ID_Mmux_rt_980_1769
    );
  SIKI_ID_Mmux_rt_1026 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(4),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(4),
      I4 => SIKI_ID_r12(4),
      I5 => SIKI_ID_r15(4),
      O => SIKI_ID_Mmux_rt_1026_1485
    );
  SIKI_ID_Mmux_rt_426 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_980_1769,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_979_1767,
      I4 => SIKI_ID_Mmux_rt_880_1673,
      I5 => SIKI_ID_Mmux_rt_1026_1485,
      O => SIKI_ID_Mmux_rt_426_1549
    );
  SIKI_ID_Mmux_rt_2_f7_25 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_426_1549,
      I1 => SIKI_ID_Mmux_rt_326_1517,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(4)
    );
  SIKI_ID_Mmux_rt_727 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(5),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(5),
      I4 => SIKI_ID_r16(5),
      I5 => SIKI_ID_r19(5),
      O => SIKI_ID_Mmux_rt_727_1582
    );
  SIKI_ID_Mmux_rt_881 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(5),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(5),
      I4 => SIKI_ID_r20(5),
      I5 => SIKI_ID_r23(5),
      O => SIKI_ID_Mmux_rt_881_1674
    );
  SIKI_ID_Mmux_rt_882 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(5),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(5),
      I4 => SIKI_ID_r24(5),
      I5 => SIKI_ID_r27(5),
      O => SIKI_ID_Mmux_rt_882_1675
    );
  SIKI_ID_Mmux_rt_981 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(5),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(5),
      I4 => SIKI_ID_r28(5),
      I5 => SIKI_ID_r31(5),
      O => SIKI_ID_Mmux_rt_981_1770
    );
  SIKI_ID_Mmux_rt_327 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_882_1675,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_881_1674,
      I4 => SIKI_ID_Mmux_rt_727_1582,
      I5 => SIKI_ID_Mmux_rt_981_1770,
      O => SIKI_ID_Mmux_rt_327_1518
    );
  SIKI_ID_Mmux_rt_883 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(5),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(5),
      I4 => SIKI_ID_r0(5),
      I5 => SIKI_ID_r3(5),
      O => SIKI_ID_Mmux_rt_883_1676
    );
  SIKI_ID_Mmux_rt_982 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(5),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(5),
      I4 => SIKI_ID_r4(5),
      I5 => SIKI_ID_r7(5),
      O => SIKI_ID_Mmux_rt_982_1771
    );
  SIKI_ID_Mmux_rt_983 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(5),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(5),
      I4 => SIKI_ID_r8(5),
      I5 => SIKI_ID_r11(5),
      O => SIKI_ID_Mmux_rt_983_1772
    );
  SIKI_ID_Mmux_rt_1027 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(5),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(5),
      I4 => SIKI_ID_r12(5),
      I5 => SIKI_ID_r15(5),
      O => SIKI_ID_Mmux_rt_1027_1486
    );
  SIKI_ID_Mmux_rt_427 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_983_1772,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_982_1771,
      I4 => SIKI_ID_Mmux_rt_883_1676,
      I5 => SIKI_ID_Mmux_rt_1027_1486,
      O => SIKI_ID_Mmux_rt_427_1550
    );
  SIKI_ID_Mmux_rt_2_f7_26 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_427_1550,
      I1 => SIKI_ID_Mmux_rt_327_1518,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(5)
    );
  SIKI_ID_Mmux_rt_728 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(6),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(6),
      I4 => SIKI_ID_r16(6),
      I5 => SIKI_ID_r19(6),
      O => SIKI_ID_Mmux_rt_728_1583
    );
  SIKI_ID_Mmux_rt_884 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(6),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(6),
      I4 => SIKI_ID_r20(6),
      I5 => SIKI_ID_r23(6),
      O => SIKI_ID_Mmux_rt_884_1677
    );
  SIKI_ID_Mmux_rt_885 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(6),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(6),
      I4 => SIKI_ID_r24(6),
      I5 => SIKI_ID_r27(6),
      O => SIKI_ID_Mmux_rt_885_1678
    );
  SIKI_ID_Mmux_rt_984 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(6),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(6),
      I4 => SIKI_ID_r28(6),
      I5 => SIKI_ID_r31(6),
      O => SIKI_ID_Mmux_rt_984_1773
    );
  SIKI_ID_Mmux_rt_328 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_885_1678,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_884_1677,
      I4 => SIKI_ID_Mmux_rt_728_1583,
      I5 => SIKI_ID_Mmux_rt_984_1773,
      O => SIKI_ID_Mmux_rt_328_1519
    );
  SIKI_ID_Mmux_rt_886 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(6),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(6),
      I4 => SIKI_ID_r0(6),
      I5 => SIKI_ID_r3(6),
      O => SIKI_ID_Mmux_rt_886_1679
    );
  SIKI_ID_Mmux_rt_985 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(6),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(6),
      I4 => SIKI_ID_r4(6),
      I5 => SIKI_ID_r7(6),
      O => SIKI_ID_Mmux_rt_985_1774
    );
  SIKI_ID_Mmux_rt_986 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(6),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(6),
      I4 => SIKI_ID_r8(6),
      I5 => SIKI_ID_r11(6),
      O => SIKI_ID_Mmux_rt_986_1775
    );
  SIKI_ID_Mmux_rt_1028 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(6),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(6),
      I4 => SIKI_ID_r12(6),
      I5 => SIKI_ID_r15(6),
      O => SIKI_ID_Mmux_rt_1028_1487
    );
  SIKI_ID_Mmux_rt_428 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_986_1775,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_985_1774,
      I4 => SIKI_ID_Mmux_rt_886_1679,
      I5 => SIKI_ID_Mmux_rt_1028_1487,
      O => SIKI_ID_Mmux_rt_428_1551
    );
  SIKI_ID_Mmux_rt_2_f7_27 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_428_1551,
      I1 => SIKI_ID_Mmux_rt_328_1519,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(6)
    );
  SIKI_ID_Mmux_rt_729 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(7),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(7),
      I4 => SIKI_ID_r16(7),
      I5 => SIKI_ID_r19(7),
      O => SIKI_ID_Mmux_rt_729_1584
    );
  SIKI_ID_Mmux_rt_887 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(7),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(7),
      I4 => SIKI_ID_r20(7),
      I5 => SIKI_ID_r23(7),
      O => SIKI_ID_Mmux_rt_887_1680
    );
  SIKI_ID_Mmux_rt_888 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(7),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(7),
      I4 => SIKI_ID_r24(7),
      I5 => SIKI_ID_r27(7),
      O => SIKI_ID_Mmux_rt_888_1681
    );
  SIKI_ID_Mmux_rt_987 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(7),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(7),
      I4 => SIKI_ID_r28(7),
      I5 => SIKI_ID_r31(7),
      O => SIKI_ID_Mmux_rt_987_1776
    );
  SIKI_ID_Mmux_rt_329 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_888_1681,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_887_1680,
      I4 => SIKI_ID_Mmux_rt_729_1584,
      I5 => SIKI_ID_Mmux_rt_987_1776,
      O => SIKI_ID_Mmux_rt_329_1520
    );
  SIKI_ID_Mmux_rt_889 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(7),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(7),
      I4 => SIKI_ID_r0(7),
      I5 => SIKI_ID_r3(7),
      O => SIKI_ID_Mmux_rt_889_1682
    );
  SIKI_ID_Mmux_rt_988 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(7),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(7),
      I4 => SIKI_ID_r4(7),
      I5 => SIKI_ID_r7(7),
      O => SIKI_ID_Mmux_rt_988_1777
    );
  SIKI_ID_Mmux_rt_989 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(7),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(7),
      I4 => SIKI_ID_r8(7),
      I5 => SIKI_ID_r11(7),
      O => SIKI_ID_Mmux_rt_989_1778
    );
  SIKI_ID_Mmux_rt_1029 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(7),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(7),
      I4 => SIKI_ID_r12(7),
      I5 => SIKI_ID_r15(7),
      O => SIKI_ID_Mmux_rt_1029_1488
    );
  SIKI_ID_Mmux_rt_429 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_989_1778,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_988_1777,
      I4 => SIKI_ID_Mmux_rt_889_1682,
      I5 => SIKI_ID_Mmux_rt_1029_1488,
      O => SIKI_ID_Mmux_rt_429_1552
    );
  SIKI_ID_Mmux_rt_2_f7_28 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_429_1552,
      I1 => SIKI_ID_Mmux_rt_329_1520,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(7)
    );
  SIKI_ID_Mmux_rt_730 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(8),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(8),
      I4 => SIKI_ID_r16(8),
      I5 => SIKI_ID_r19(8),
      O => SIKI_ID_Mmux_rt_730_1586
    );
  SIKI_ID_Mmux_rt_890 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(8),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(8),
      I4 => SIKI_ID_r20(8),
      I5 => SIKI_ID_r23(8),
      O => SIKI_ID_Mmux_rt_890_1684
    );
  SIKI_ID_Mmux_rt_891 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(8),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(8),
      I4 => SIKI_ID_r24(8),
      I5 => SIKI_ID_r27(8),
      O => SIKI_ID_Mmux_rt_891_1685
    );
  SIKI_ID_Mmux_rt_990 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(8),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(8),
      I4 => SIKI_ID_r28(8),
      I5 => SIKI_ID_r31(8),
      O => SIKI_ID_Mmux_rt_990_1780
    );
  SIKI_ID_Mmux_rt_330 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_891_1685,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_890_1684,
      I4 => SIKI_ID_Mmux_rt_730_1586,
      I5 => SIKI_ID_Mmux_rt_990_1780,
      O => SIKI_ID_Mmux_rt_330_1522
    );
  SIKI_ID_Mmux_rt_892 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(8),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(8),
      I4 => SIKI_ID_r0(8),
      I5 => SIKI_ID_r3(8),
      O => SIKI_ID_Mmux_rt_892_1686
    );
  SIKI_ID_Mmux_rt_991 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(8),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(8),
      I4 => SIKI_ID_r4(8),
      I5 => SIKI_ID_r7(8),
      O => SIKI_ID_Mmux_rt_991_1781
    );
  SIKI_ID_Mmux_rt_992 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(8),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(8),
      I4 => SIKI_ID_r8(8),
      I5 => SIKI_ID_r11(8),
      O => SIKI_ID_Mmux_rt_992_1782
    );
  SIKI_ID_Mmux_rt_1030 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(8),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(8),
      I4 => SIKI_ID_r12(8),
      I5 => SIKI_ID_r15(8),
      O => SIKI_ID_Mmux_rt_1030_1490
    );
  SIKI_ID_Mmux_rt_430 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_992_1782,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_991_1781,
      I4 => SIKI_ID_Mmux_rt_892_1686,
      I5 => SIKI_ID_Mmux_rt_1030_1490,
      O => SIKI_ID_Mmux_rt_430_1554
    );
  SIKI_ID_Mmux_rt_2_f7_29 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_430_1554,
      I1 => SIKI_ID_Mmux_rt_330_1522,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(8)
    );
  SIKI_ID_Mmux_rt_731 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r18(9),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r17(9),
      I4 => SIKI_ID_r16(9),
      I5 => SIKI_ID_r19(9),
      O => SIKI_ID_Mmux_rt_731_1587
    );
  SIKI_ID_Mmux_rt_893 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r22(9),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r21(9),
      I4 => SIKI_ID_r20(9),
      I5 => SIKI_ID_r23(9),
      O => SIKI_ID_Mmux_rt_893_1687
    );
  SIKI_ID_Mmux_rt_894 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r26(9),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r25(9),
      I4 => SIKI_ID_r24(9),
      I5 => SIKI_ID_r27(9),
      O => SIKI_ID_Mmux_rt_894_1688
    );
  SIKI_ID_Mmux_rt_993 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r30(9),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r29(9),
      I4 => SIKI_ID_r28(9),
      I5 => SIKI_ID_r31(9),
      O => SIKI_ID_Mmux_rt_993_1783
    );
  SIKI_ID_Mmux_rt_331 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_894_1688,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_893_1687,
      I4 => SIKI_ID_Mmux_rt_731_1587,
      I5 => SIKI_ID_Mmux_rt_993_1783,
      O => SIKI_ID_Mmux_rt_331_1523
    );
  SIKI_ID_Mmux_rt_895 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r2(9),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r1(9),
      I4 => SIKI_ID_r0(9),
      I5 => SIKI_ID_r3(9),
      O => SIKI_ID_Mmux_rt_895_1689
    );
  SIKI_ID_Mmux_rt_994 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r6(9),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r5(9),
      I4 => SIKI_ID_r4(9),
      I5 => SIKI_ID_r7(9),
      O => SIKI_ID_Mmux_rt_994_1784
    );
  SIKI_ID_Mmux_rt_995 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r10(9),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r9(9),
      I4 => SIKI_ID_r8(9),
      I5 => SIKI_ID_r11(9),
      O => SIKI_ID_Mmux_rt_995_1785
    );
  SIKI_ID_Mmux_rt_1031 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_ID_r14(9),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_ID_r13(9),
      I4 => SIKI_ID_r12(9),
      I5 => SIKI_ID_r15(9),
      O => SIKI_ID_Mmux_rt_1031_1491
    );
  SIKI_ID_Mmux_rt_431 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_ID_Mmux_rt_995_1785,
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_ID_Mmux_rt_994_1784,
      I4 => SIKI_ID_Mmux_rt_895_1689,
      I5 => SIKI_ID_Mmux_rt_1031_1491,
      O => SIKI_ID_Mmux_rt_431_1555
    );
  SIKI_ID_Mmux_rt_2_f7_30 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rt_431_1555,
      I1 => SIKI_ID_Mmux_rt_331_1523,
      S => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_rt(9)
    );
  SIKI_ID_Mmux_rs_7 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(0),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(0),
      I4 => SIKI_ID_r16(0),
      I5 => SIKI_ID_r19(0),
      O => SIKI_ID_Mmux_rs_7_1242
    );
  SIKI_ID_Mmux_rs_8 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(0),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(0),
      I4 => SIKI_ID_r20(0),
      I5 => SIKI_ID_r23(0),
      O => SIKI_ID_Mmux_rs_8_1274
    );
  SIKI_ID_Mmux_rs_81 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(0),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(0),
      I4 => SIKI_ID_r24(0),
      I5 => SIKI_ID_r27(0),
      O => SIKI_ID_Mmux_rs_81_1275
    );
  SIKI_ID_Mmux_rs_9 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(0),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(0),
      I4 => SIKI_ID_r28(0),
      I5 => SIKI_ID_r31(0),
      O => SIKI_ID_Mmux_rs_9_1370
    );
  SIKI_ID_Mmux_rs_3 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_81_1275,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_8_1274,
      I4 => SIKI_ID_Mmux_rs_7_1242,
      I5 => SIKI_ID_Mmux_rs_9_1370,
      O => SIKI_ID_Mmux_rs_3_1178
    );
  SIKI_ID_Mmux_rs_82 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(0),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(0),
      I4 => SIKI_ID_r0(0),
      I5 => SIKI_ID_r3(0),
      O => SIKI_ID_Mmux_rs_82_1286
    );
  SIKI_ID_Mmux_rs_91 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(0),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(0),
      I4 => SIKI_ID_r4(0),
      I5 => SIKI_ID_r7(0),
      O => SIKI_ID_Mmux_rs_91_1371
    );
  SIKI_ID_Mmux_rs_92 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(0),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(0),
      I4 => SIKI_ID_r8(0),
      I5 => SIKI_ID_r11(0),
      O => SIKI_ID_Mmux_rs_92_1382
    );
  SIKI_ID_Mmux_rs_10 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(0),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(0),
      I4 => SIKI_ID_r12(0),
      I5 => SIKI_ID_r15(0),
      O => SIKI_ID_Mmux_rs_10_1146
    );
  SIKI_ID_Mmux_rs_4 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_92_1382,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_91_1371,
      I4 => SIKI_ID_Mmux_rs_82_1286,
      I5 => SIKI_ID_Mmux_rs_10_1146,
      O => SIKI_ID_Mmux_rs_4_1210
    );
  SIKI_ID_Mmux_rs_2_f7 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_4_1210,
      I1 => SIKI_ID_Mmux_rs_3_1178,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(0)
    );
  SIKI_ID_Mmux_rs_71 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(10),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(10),
      I4 => SIKI_ID_r16(10),
      I5 => SIKI_ID_r19(10),
      O => SIKI_ID_Mmux_rs_71_1243
    );
  SIKI_ID_Mmux_rs_83 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(10),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(10),
      I4 => SIKI_ID_r20(10),
      I5 => SIKI_ID_r23(10),
      O => SIKI_ID_Mmux_rs_83_1297
    );
  SIKI_ID_Mmux_rs_84 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(10),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(10),
      I4 => SIKI_ID_r24(10),
      I5 => SIKI_ID_r27(10),
      O => SIKI_ID_Mmux_rs_84_1308
    );
  SIKI_ID_Mmux_rs_93 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(10),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(10),
      I4 => SIKI_ID_r28(10),
      I5 => SIKI_ID_r31(10),
      O => SIKI_ID_Mmux_rs_93_1393
    );
  SIKI_ID_Mmux_rs_31 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_84_1308,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_83_1297,
      I4 => SIKI_ID_Mmux_rs_71_1243,
      I5 => SIKI_ID_Mmux_rs_93_1393,
      O => SIKI_ID_Mmux_rs_31_1179
    );
  SIKI_ID_Mmux_rs_85 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(10),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(10),
      I4 => SIKI_ID_r0(10),
      I5 => SIKI_ID_r3(10),
      O => SIKI_ID_Mmux_rs_85_1319
    );
  SIKI_ID_Mmux_rs_94 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(10),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(10),
      I4 => SIKI_ID_r4(10),
      I5 => SIKI_ID_r7(10),
      O => SIKI_ID_Mmux_rs_94_1404
    );
  SIKI_ID_Mmux_rs_95 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(10),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(10),
      I4 => SIKI_ID_r8(10),
      I5 => SIKI_ID_r11(10),
      O => SIKI_ID_Mmux_rs_95_1415
    );
  SIKI_ID_Mmux_rs_101 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(10),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(10),
      I4 => SIKI_ID_r12(10),
      I5 => SIKI_ID_r15(10),
      O => SIKI_ID_Mmux_rs_101_1147
    );
  SIKI_ID_Mmux_rs_41 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_95_1415,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_94_1404,
      I4 => SIKI_ID_Mmux_rs_85_1319,
      I5 => SIKI_ID_Mmux_rs_101_1147,
      O => SIKI_ID_Mmux_rs_41_1211
    );
  SIKI_ID_Mmux_rs_2_f7_0 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_41_1211,
      I1 => SIKI_ID_Mmux_rs_31_1179,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(10)
    );
  SIKI_ID_Mmux_rs_72 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(11),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(11),
      I4 => SIKI_ID_r16(11),
      I5 => SIKI_ID_r19(11),
      O => SIKI_ID_Mmux_rs_72_1254
    );
  SIKI_ID_Mmux_rs_86 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(11),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(11),
      I4 => SIKI_ID_r20(11),
      I5 => SIKI_ID_r23(11),
      O => SIKI_ID_Mmux_rs_86_1330
    );
  SIKI_ID_Mmux_rs_87 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(11),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(11),
      I4 => SIKI_ID_r24(11),
      I5 => SIKI_ID_r27(11),
      O => SIKI_ID_Mmux_rs_87_1341
    );
  SIKI_ID_Mmux_rs_96 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(11),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(11),
      I4 => SIKI_ID_r28(11),
      I5 => SIKI_ID_r31(11),
      O => SIKI_ID_Mmux_rs_96_1426
    );
  SIKI_ID_Mmux_rs_32 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_87_1341,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_86_1330,
      I4 => SIKI_ID_Mmux_rs_72_1254,
      I5 => SIKI_ID_Mmux_rs_96_1426,
      O => SIKI_ID_Mmux_rs_32_1190
    );
  SIKI_ID_Mmux_rs_88 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(11),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(11),
      I4 => SIKI_ID_r0(11),
      I5 => SIKI_ID_r3(11),
      O => SIKI_ID_Mmux_rs_88_1352
    );
  SIKI_ID_Mmux_rs_97 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(11),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(11),
      I4 => SIKI_ID_r4(11),
      I5 => SIKI_ID_r7(11),
      O => SIKI_ID_Mmux_rs_97_1437
    );
  SIKI_ID_Mmux_rs_98 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(11),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(11),
      I4 => SIKI_ID_r8(11),
      I5 => SIKI_ID_r11(11),
      O => SIKI_ID_Mmux_rs_98_1448
    );
  SIKI_ID_Mmux_rs_102 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(11),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(11),
      I4 => SIKI_ID_r12(11),
      I5 => SIKI_ID_r15(11),
      O => SIKI_ID_Mmux_rs_102_1158
    );
  SIKI_ID_Mmux_rs_42 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_98_1448,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_97_1437,
      I4 => SIKI_ID_Mmux_rs_88_1352,
      I5 => SIKI_ID_Mmux_rs_102_1158,
      O => SIKI_ID_Mmux_rs_42_1222
    );
  SIKI_ID_Mmux_rs_2_f7_1 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_42_1222,
      I1 => SIKI_ID_Mmux_rs_32_1190,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(11)
    );
  SIKI_ID_Mmux_rs_73 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(12),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(12),
      I4 => SIKI_ID_r16(12),
      I5 => SIKI_ID_r19(12),
      O => SIKI_ID_Mmux_rs_73_1265
    );
  SIKI_ID_Mmux_rs_89 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(12),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(12),
      I4 => SIKI_ID_r20(12),
      I5 => SIKI_ID_r23(12),
      O => SIKI_ID_Mmux_rs_89_1363
    );
  SIKI_ID_Mmux_rs_810 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(12),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(12),
      I4 => SIKI_ID_r24(12),
      I5 => SIKI_ID_r27(12),
      O => SIKI_ID_Mmux_rs_810_1276
    );
  SIKI_ID_Mmux_rs_99 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(12),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(12),
      I4 => SIKI_ID_r28(12),
      I5 => SIKI_ID_r31(12),
      O => SIKI_ID_Mmux_rs_99_1459
    );
  SIKI_ID_Mmux_rs_33 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_810_1276,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_89_1363,
      I4 => SIKI_ID_Mmux_rs_73_1265,
      I5 => SIKI_ID_Mmux_rs_99_1459,
      O => SIKI_ID_Mmux_rs_33_1201
    );
  SIKI_ID_Mmux_rs_811 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(12),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(12),
      I4 => SIKI_ID_r0(12),
      I5 => SIKI_ID_r3(12),
      O => SIKI_ID_Mmux_rs_811_1277
    );
  SIKI_ID_Mmux_rs_910 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(12),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(12),
      I4 => SIKI_ID_r4(12),
      I5 => SIKI_ID_r7(12),
      O => SIKI_ID_Mmux_rs_910_1372
    );
  SIKI_ID_Mmux_rs_911 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(12),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(12),
      I4 => SIKI_ID_r8(12),
      I5 => SIKI_ID_r11(12),
      O => SIKI_ID_Mmux_rs_911_1373
    );
  SIKI_ID_Mmux_rs_103 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(12),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(12),
      I4 => SIKI_ID_r12(12),
      I5 => SIKI_ID_r15(12),
      O => SIKI_ID_Mmux_rs_103_1169
    );
  SIKI_ID_Mmux_rs_43 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_911_1373,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_910_1372,
      I4 => SIKI_ID_Mmux_rs_811_1277,
      I5 => SIKI_ID_Mmux_rs_103_1169,
      O => SIKI_ID_Mmux_rs_43_1233
    );
  SIKI_ID_Mmux_rs_2_f7_2 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_43_1233,
      I1 => SIKI_ID_Mmux_rs_33_1201,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(12)
    );
  SIKI_ID_Mmux_rs_74 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(13),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(13),
      I4 => SIKI_ID_r16(13),
      I5 => SIKI_ID_r19(13),
      O => SIKI_ID_Mmux_rs_74_1268
    );
  SIKI_ID_Mmux_rs_812 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(13),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(13),
      I4 => SIKI_ID_r20(13),
      I5 => SIKI_ID_r23(13),
      O => SIKI_ID_Mmux_rs_812_1278
    );
  SIKI_ID_Mmux_rs_813 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(13),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(13),
      I4 => SIKI_ID_r24(13),
      I5 => SIKI_ID_r27(13),
      O => SIKI_ID_Mmux_rs_813_1279
    );
  SIKI_ID_Mmux_rs_912 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(13),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(13),
      I4 => SIKI_ID_r28(13),
      I5 => SIKI_ID_r31(13),
      O => SIKI_ID_Mmux_rs_912_1374
    );
  SIKI_ID_Mmux_rs_34 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_813_1279,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_812_1278,
      I4 => SIKI_ID_Mmux_rs_74_1268,
      I5 => SIKI_ID_Mmux_rs_912_1374,
      O => SIKI_ID_Mmux_rs_34_1204
    );
  SIKI_ID_Mmux_rs_814 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(13),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(13),
      I4 => SIKI_ID_r0(13),
      I5 => SIKI_ID_r3(13),
      O => SIKI_ID_Mmux_rs_814_1280
    );
  SIKI_ID_Mmux_rs_913 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(13),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(13),
      I4 => SIKI_ID_r4(13),
      I5 => SIKI_ID_r7(13),
      O => SIKI_ID_Mmux_rs_913_1375
    );
  SIKI_ID_Mmux_rs_914 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(13),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(13),
      I4 => SIKI_ID_r8(13),
      I5 => SIKI_ID_r11(13),
      O => SIKI_ID_Mmux_rs_914_1376
    );
  SIKI_ID_Mmux_rs_104 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(13),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(13),
      I4 => SIKI_ID_r12(13),
      I5 => SIKI_ID_r15(13),
      O => SIKI_ID_Mmux_rs_104_1172
    );
  SIKI_ID_Mmux_rs_44 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_914_1376,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_913_1375,
      I4 => SIKI_ID_Mmux_rs_814_1280,
      I5 => SIKI_ID_Mmux_rs_104_1172,
      O => SIKI_ID_Mmux_rs_44_1236
    );
  SIKI_ID_Mmux_rs_2_f7_3 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_44_1236,
      I1 => SIKI_ID_Mmux_rs_34_1204,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(13)
    );
  SIKI_ID_Mmux_rs_75 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(14),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(14),
      I4 => SIKI_ID_r16(14),
      I5 => SIKI_ID_r19(14),
      O => SIKI_ID_Mmux_rs_75_1269
    );
  SIKI_ID_Mmux_rs_815 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(14),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(14),
      I4 => SIKI_ID_r20(14),
      I5 => SIKI_ID_r23(14),
      O => SIKI_ID_Mmux_rs_815_1281
    );
  SIKI_ID_Mmux_rs_816 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(14),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(14),
      I4 => SIKI_ID_r24(14),
      I5 => SIKI_ID_r27(14),
      O => SIKI_ID_Mmux_rs_816_1282
    );
  SIKI_ID_Mmux_rs_915 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(14),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(14),
      I4 => SIKI_ID_r28(14),
      I5 => SIKI_ID_r31(14),
      O => SIKI_ID_Mmux_rs_915_1377
    );
  SIKI_ID_Mmux_rs_35 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_816_1282,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_815_1281,
      I4 => SIKI_ID_Mmux_rs_75_1269,
      I5 => SIKI_ID_Mmux_rs_915_1377,
      O => SIKI_ID_Mmux_rs_35_1205
    );
  SIKI_ID_Mmux_rs_817 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(14),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(14),
      I4 => SIKI_ID_r0(14),
      I5 => SIKI_ID_r3(14),
      O => SIKI_ID_Mmux_rs_817_1283
    );
  SIKI_ID_Mmux_rs_916 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(14),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(14),
      I4 => SIKI_ID_r4(14),
      I5 => SIKI_ID_r7(14),
      O => SIKI_ID_Mmux_rs_916_1378
    );
  SIKI_ID_Mmux_rs_917 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(14),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(14),
      I4 => SIKI_ID_r8(14),
      I5 => SIKI_ID_r11(14),
      O => SIKI_ID_Mmux_rs_917_1379
    );
  SIKI_ID_Mmux_rs_105 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(14),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(14),
      I4 => SIKI_ID_r12(14),
      I5 => SIKI_ID_r15(14),
      O => SIKI_ID_Mmux_rs_105_1173
    );
  SIKI_ID_Mmux_rs_45 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_917_1379,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_916_1378,
      I4 => SIKI_ID_Mmux_rs_817_1283,
      I5 => SIKI_ID_Mmux_rs_105_1173,
      O => SIKI_ID_Mmux_rs_45_1237
    );
  SIKI_ID_Mmux_rs_2_f7_4 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_45_1237,
      I1 => SIKI_ID_Mmux_rs_35_1205,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(14)
    );
  SIKI_ID_Mmux_rs_76 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(15),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(15),
      I4 => SIKI_ID_r16(15),
      I5 => SIKI_ID_r19(15),
      O => SIKI_ID_Mmux_rs_76_1270
    );
  SIKI_ID_Mmux_rs_818 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(15),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(15),
      I4 => SIKI_ID_r20(15),
      I5 => SIKI_ID_r23(15),
      O => SIKI_ID_Mmux_rs_818_1284
    );
  SIKI_ID_Mmux_rs_819 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(15),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(15),
      I4 => SIKI_ID_r24(15),
      I5 => SIKI_ID_r27(15),
      O => SIKI_ID_Mmux_rs_819_1285
    );
  SIKI_ID_Mmux_rs_918 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(15),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(15),
      I4 => SIKI_ID_r28(15),
      I5 => SIKI_ID_r31(15),
      O => SIKI_ID_Mmux_rs_918_1380
    );
  SIKI_ID_Mmux_rs_36 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_819_1285,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_818_1284,
      I4 => SIKI_ID_Mmux_rs_76_1270,
      I5 => SIKI_ID_Mmux_rs_918_1380,
      O => SIKI_ID_Mmux_rs_36_1206
    );
  SIKI_ID_Mmux_rs_820 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(15),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(15),
      I4 => SIKI_ID_r0(15),
      I5 => SIKI_ID_r3(15),
      O => SIKI_ID_Mmux_rs_820_1287
    );
  SIKI_ID_Mmux_rs_919 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(15),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(15),
      I4 => SIKI_ID_r4(15),
      I5 => SIKI_ID_r7(15),
      O => SIKI_ID_Mmux_rs_919_1381
    );
  SIKI_ID_Mmux_rs_920 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(15),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(15),
      I4 => SIKI_ID_r8(15),
      I5 => SIKI_ID_r11(15),
      O => SIKI_ID_Mmux_rs_920_1383
    );
  SIKI_ID_Mmux_rs_106 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(15),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(15),
      I4 => SIKI_ID_r12(15),
      I5 => SIKI_ID_r15(15),
      O => SIKI_ID_Mmux_rs_106_1174
    );
  SIKI_ID_Mmux_rs_46 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_920_1383,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_919_1381,
      I4 => SIKI_ID_Mmux_rs_820_1287,
      I5 => SIKI_ID_Mmux_rs_106_1174,
      O => SIKI_ID_Mmux_rs_46_1238
    );
  SIKI_ID_Mmux_rs_2_f7_5 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_46_1238,
      I1 => SIKI_ID_Mmux_rs_36_1206,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(15)
    );
  SIKI_ID_Mmux_rs_77 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(16),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(16),
      I4 => SIKI_ID_r16(16),
      I5 => SIKI_ID_r19(16),
      O => SIKI_ID_Mmux_rs_77_1271
    );
  SIKI_ID_Mmux_rs_821 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(16),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(16),
      I4 => SIKI_ID_r20(16),
      I5 => SIKI_ID_r23(16),
      O => SIKI_ID_Mmux_rs_821_1288
    );
  SIKI_ID_Mmux_rs_822 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(16),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(16),
      I4 => SIKI_ID_r24(16),
      I5 => SIKI_ID_r27(16),
      O => SIKI_ID_Mmux_rs_822_1289
    );
  SIKI_ID_Mmux_rs_921 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(16),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(16),
      I4 => SIKI_ID_r28(16),
      I5 => SIKI_ID_r31(16),
      O => SIKI_ID_Mmux_rs_921_1384
    );
  SIKI_ID_Mmux_rs_37 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_822_1289,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_821_1288,
      I4 => SIKI_ID_Mmux_rs_77_1271,
      I5 => SIKI_ID_Mmux_rs_921_1384,
      O => SIKI_ID_Mmux_rs_37_1207
    );
  SIKI_ID_Mmux_rs_823 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(16),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(16),
      I4 => SIKI_ID_r0(16),
      I5 => SIKI_ID_r3(16),
      O => SIKI_ID_Mmux_rs_823_1290
    );
  SIKI_ID_Mmux_rs_922 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(16),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(16),
      I4 => SIKI_ID_r4(16),
      I5 => SIKI_ID_r7(16),
      O => SIKI_ID_Mmux_rs_922_1385
    );
  SIKI_ID_Mmux_rs_923 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(16),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(16),
      I4 => SIKI_ID_r8(16),
      I5 => SIKI_ID_r11(16),
      O => SIKI_ID_Mmux_rs_923_1386
    );
  SIKI_ID_Mmux_rs_107 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(16),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(16),
      I4 => SIKI_ID_r12(16),
      I5 => SIKI_ID_r15(16),
      O => SIKI_ID_Mmux_rs_107_1175
    );
  SIKI_ID_Mmux_rs_47 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_923_1386,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_922_1385,
      I4 => SIKI_ID_Mmux_rs_823_1290,
      I5 => SIKI_ID_Mmux_rs_107_1175,
      O => SIKI_ID_Mmux_rs_47_1239
    );
  SIKI_ID_Mmux_rs_2_f7_6 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_47_1239,
      I1 => SIKI_ID_Mmux_rs_37_1207,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(16)
    );
  SIKI_ID_Mmux_rs_78 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(17),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(17),
      I4 => SIKI_ID_r16(17),
      I5 => SIKI_ID_r19(17),
      O => SIKI_ID_Mmux_rs_78_1272
    );
  SIKI_ID_Mmux_rs_824 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(17),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(17),
      I4 => SIKI_ID_r20(17),
      I5 => SIKI_ID_r23(17),
      O => SIKI_ID_Mmux_rs_824_1291
    );
  SIKI_ID_Mmux_rs_825 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(17),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(17),
      I4 => SIKI_ID_r24(17),
      I5 => SIKI_ID_r27(17),
      O => SIKI_ID_Mmux_rs_825_1292
    );
  SIKI_ID_Mmux_rs_924 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(17),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(17),
      I4 => SIKI_ID_r28(17),
      I5 => SIKI_ID_r31(17),
      O => SIKI_ID_Mmux_rs_924_1387
    );
  SIKI_ID_Mmux_rs_38 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_825_1292,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_824_1291,
      I4 => SIKI_ID_Mmux_rs_78_1272,
      I5 => SIKI_ID_Mmux_rs_924_1387,
      O => SIKI_ID_Mmux_rs_38_1208
    );
  SIKI_ID_Mmux_rs_826 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(17),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(17),
      I4 => SIKI_ID_r0(17),
      I5 => SIKI_ID_r3(17),
      O => SIKI_ID_Mmux_rs_826_1293
    );
  SIKI_ID_Mmux_rs_925 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(17),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(17),
      I4 => SIKI_ID_r4(17),
      I5 => SIKI_ID_r7(17),
      O => SIKI_ID_Mmux_rs_925_1388
    );
  SIKI_ID_Mmux_rs_926 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(17),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(17),
      I4 => SIKI_ID_r8(17),
      I5 => SIKI_ID_r11(17),
      O => SIKI_ID_Mmux_rs_926_1389
    );
  SIKI_ID_Mmux_rs_108 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(17),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(17),
      I4 => SIKI_ID_r12(17),
      I5 => SIKI_ID_r15(17),
      O => SIKI_ID_Mmux_rs_108_1176
    );
  SIKI_ID_Mmux_rs_48 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_926_1389,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_925_1388,
      I4 => SIKI_ID_Mmux_rs_826_1293,
      I5 => SIKI_ID_Mmux_rs_108_1176,
      O => SIKI_ID_Mmux_rs_48_1240
    );
  SIKI_ID_Mmux_rs_2_f7_7 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_48_1240,
      I1 => SIKI_ID_Mmux_rs_38_1208,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(17)
    );
  SIKI_ID_Mmux_rs_79 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(18),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(18),
      I4 => SIKI_ID_r16(18),
      I5 => SIKI_ID_r19(18),
      O => SIKI_ID_Mmux_rs_79_1273
    );
  SIKI_ID_Mmux_rs_827 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(18),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(18),
      I4 => SIKI_ID_r20(18),
      I5 => SIKI_ID_r23(18),
      O => SIKI_ID_Mmux_rs_827_1294
    );
  SIKI_ID_Mmux_rs_828 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(18),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(18),
      I4 => SIKI_ID_r24(18),
      I5 => SIKI_ID_r27(18),
      O => SIKI_ID_Mmux_rs_828_1295
    );
  SIKI_ID_Mmux_rs_927 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(18),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(18),
      I4 => SIKI_ID_r28(18),
      I5 => SIKI_ID_r31(18),
      O => SIKI_ID_Mmux_rs_927_1390
    );
  SIKI_ID_Mmux_rs_39 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_828_1295,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_827_1294,
      I4 => SIKI_ID_Mmux_rs_79_1273,
      I5 => SIKI_ID_Mmux_rs_927_1390,
      O => SIKI_ID_Mmux_rs_39_1209
    );
  SIKI_ID_Mmux_rs_829 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(18),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(18),
      I4 => SIKI_ID_r0(18),
      I5 => SIKI_ID_r3(18),
      O => SIKI_ID_Mmux_rs_829_1296
    );
  SIKI_ID_Mmux_rs_928 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(18),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(18),
      I4 => SIKI_ID_r4(18),
      I5 => SIKI_ID_r7(18),
      O => SIKI_ID_Mmux_rs_928_1391
    );
  SIKI_ID_Mmux_rs_929 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(18),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(18),
      I4 => SIKI_ID_r8(18),
      I5 => SIKI_ID_r11(18),
      O => SIKI_ID_Mmux_rs_929_1392
    );
  SIKI_ID_Mmux_rs_109 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(18),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(18),
      I4 => SIKI_ID_r12(18),
      I5 => SIKI_ID_r15(18),
      O => SIKI_ID_Mmux_rs_109_1177
    );
  SIKI_ID_Mmux_rs_49 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_929_1392,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_928_1391,
      I4 => SIKI_ID_Mmux_rs_829_1296,
      I5 => SIKI_ID_Mmux_rs_109_1177,
      O => SIKI_ID_Mmux_rs_49_1241
    );
  SIKI_ID_Mmux_rs_2_f7_8 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_49_1241,
      I1 => SIKI_ID_Mmux_rs_39_1209,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(18)
    );
  SIKI_ID_Mmux_rs_710 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(19),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(19),
      I4 => SIKI_ID_r16(19),
      I5 => SIKI_ID_r19(19),
      O => SIKI_ID_Mmux_rs_710_1244
    );
  SIKI_ID_Mmux_rs_830 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(19),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(19),
      I4 => SIKI_ID_r20(19),
      I5 => SIKI_ID_r23(19),
      O => SIKI_ID_Mmux_rs_830_1298
    );
  SIKI_ID_Mmux_rs_831 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(19),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(19),
      I4 => SIKI_ID_r24(19),
      I5 => SIKI_ID_r27(19),
      O => SIKI_ID_Mmux_rs_831_1299
    );
  SIKI_ID_Mmux_rs_930 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(19),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(19),
      I4 => SIKI_ID_r28(19),
      I5 => SIKI_ID_r31(19),
      O => SIKI_ID_Mmux_rs_930_1394
    );
  SIKI_ID_Mmux_rs_310 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_831_1299,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_830_1298,
      I4 => SIKI_ID_Mmux_rs_710_1244,
      I5 => SIKI_ID_Mmux_rs_930_1394,
      O => SIKI_ID_Mmux_rs_310_1180
    );
  SIKI_ID_Mmux_rs_832 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(19),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(19),
      I4 => SIKI_ID_r0(19),
      I5 => SIKI_ID_r3(19),
      O => SIKI_ID_Mmux_rs_832_1300
    );
  SIKI_ID_Mmux_rs_931 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(19),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(19),
      I4 => SIKI_ID_r4(19),
      I5 => SIKI_ID_r7(19),
      O => SIKI_ID_Mmux_rs_931_1395
    );
  SIKI_ID_Mmux_rs_932 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(19),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(19),
      I4 => SIKI_ID_r8(19),
      I5 => SIKI_ID_r11(19),
      O => SIKI_ID_Mmux_rs_932_1396
    );
  SIKI_ID_Mmux_rs_1010 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(19),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(19),
      I4 => SIKI_ID_r12(19),
      I5 => SIKI_ID_r15(19),
      O => SIKI_ID_Mmux_rs_1010_1148
    );
  SIKI_ID_Mmux_rs_410 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_932_1396,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_931_1395,
      I4 => SIKI_ID_Mmux_rs_832_1300,
      I5 => SIKI_ID_Mmux_rs_1010_1148,
      O => SIKI_ID_Mmux_rs_410_1212
    );
  SIKI_ID_Mmux_rs_2_f7_9 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_410_1212,
      I1 => SIKI_ID_Mmux_rs_310_1180,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(19)
    );
  SIKI_ID_Mmux_rs_711 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(1),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(1),
      I4 => SIKI_ID_r16(1),
      I5 => SIKI_ID_r19(1),
      O => SIKI_ID_Mmux_rs_711_1245
    );
  SIKI_ID_Mmux_rs_833 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(1),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(1),
      I4 => SIKI_ID_r20(1),
      I5 => SIKI_ID_r23(1),
      O => SIKI_ID_Mmux_rs_833_1301
    );
  SIKI_ID_Mmux_rs_834 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(1),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(1),
      I4 => SIKI_ID_r24(1),
      I5 => SIKI_ID_r27(1),
      O => SIKI_ID_Mmux_rs_834_1302
    );
  SIKI_ID_Mmux_rs_933 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(1),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(1),
      I4 => SIKI_ID_r28(1),
      I5 => SIKI_ID_r31(1),
      O => SIKI_ID_Mmux_rs_933_1397
    );
  SIKI_ID_Mmux_rs_311 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_834_1302,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_833_1301,
      I4 => SIKI_ID_Mmux_rs_711_1245,
      I5 => SIKI_ID_Mmux_rs_933_1397,
      O => SIKI_ID_Mmux_rs_311_1181
    );
  SIKI_ID_Mmux_rs_835 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(1),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(1),
      I4 => SIKI_ID_r0(1),
      I5 => SIKI_ID_r3(1),
      O => SIKI_ID_Mmux_rs_835_1303
    );
  SIKI_ID_Mmux_rs_934 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(1),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(1),
      I4 => SIKI_ID_r4(1),
      I5 => SIKI_ID_r7(1),
      O => SIKI_ID_Mmux_rs_934_1398
    );
  SIKI_ID_Mmux_rs_935 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(1),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(1),
      I4 => SIKI_ID_r8(1),
      I5 => SIKI_ID_r11(1),
      O => SIKI_ID_Mmux_rs_935_1399
    );
  SIKI_ID_Mmux_rs_1011 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(1),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(1),
      I4 => SIKI_ID_r12(1),
      I5 => SIKI_ID_r15(1),
      O => SIKI_ID_Mmux_rs_1011_1149
    );
  SIKI_ID_Mmux_rs_411 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_935_1399,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_934_1398,
      I4 => SIKI_ID_Mmux_rs_835_1303,
      I5 => SIKI_ID_Mmux_rs_1011_1149,
      O => SIKI_ID_Mmux_rs_411_1213
    );
  SIKI_ID_Mmux_rs_2_f7_10 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_411_1213,
      I1 => SIKI_ID_Mmux_rs_311_1181,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(1)
    );
  SIKI_ID_Mmux_rs_712 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(20),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(20),
      I4 => SIKI_ID_r16(20),
      I5 => SIKI_ID_r19(20),
      O => SIKI_ID_Mmux_rs_712_1246
    );
  SIKI_ID_Mmux_rs_836 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(20),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(20),
      I4 => SIKI_ID_r20(20),
      I5 => SIKI_ID_r23(20),
      O => SIKI_ID_Mmux_rs_836_1304
    );
  SIKI_ID_Mmux_rs_837 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(20),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(20),
      I4 => SIKI_ID_r24(20),
      I5 => SIKI_ID_r27(20),
      O => SIKI_ID_Mmux_rs_837_1305
    );
  SIKI_ID_Mmux_rs_936 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(20),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(20),
      I4 => SIKI_ID_r28(20),
      I5 => SIKI_ID_r31(20),
      O => SIKI_ID_Mmux_rs_936_1400
    );
  SIKI_ID_Mmux_rs_312 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_837_1305,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_836_1304,
      I4 => SIKI_ID_Mmux_rs_712_1246,
      I5 => SIKI_ID_Mmux_rs_936_1400,
      O => SIKI_ID_Mmux_rs_312_1182
    );
  SIKI_ID_Mmux_rs_838 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(20),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(20),
      I4 => SIKI_ID_r0(20),
      I5 => SIKI_ID_r3(20),
      O => SIKI_ID_Mmux_rs_838_1306
    );
  SIKI_ID_Mmux_rs_937 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(20),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(20),
      I4 => SIKI_ID_r4(20),
      I5 => SIKI_ID_r7(20),
      O => SIKI_ID_Mmux_rs_937_1401
    );
  SIKI_ID_Mmux_rs_938 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(20),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(20),
      I4 => SIKI_ID_r8(20),
      I5 => SIKI_ID_r11(20),
      O => SIKI_ID_Mmux_rs_938_1402
    );
  SIKI_ID_Mmux_rs_1012 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(20),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(20),
      I4 => SIKI_ID_r12(20),
      I5 => SIKI_ID_r15(20),
      O => SIKI_ID_Mmux_rs_1012_1150
    );
  SIKI_ID_Mmux_rs_412 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_938_1402,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_937_1401,
      I4 => SIKI_ID_Mmux_rs_838_1306,
      I5 => SIKI_ID_Mmux_rs_1012_1150,
      O => SIKI_ID_Mmux_rs_412_1214
    );
  SIKI_ID_Mmux_rs_2_f7_11 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_412_1214,
      I1 => SIKI_ID_Mmux_rs_312_1182,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(20)
    );
  SIKI_ID_Mmux_rs_713 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(21),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(21),
      I4 => SIKI_ID_r16(21),
      I5 => SIKI_ID_r19(21),
      O => SIKI_ID_Mmux_rs_713_1247
    );
  SIKI_ID_Mmux_rs_839 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(21),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(21),
      I4 => SIKI_ID_r20(21),
      I5 => SIKI_ID_r23(21),
      O => SIKI_ID_Mmux_rs_839_1307
    );
  SIKI_ID_Mmux_rs_840 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(21),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(21),
      I4 => SIKI_ID_r24(21),
      I5 => SIKI_ID_r27(21),
      O => SIKI_ID_Mmux_rs_840_1309
    );
  SIKI_ID_Mmux_rs_939 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(21),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(21),
      I4 => SIKI_ID_r28(21),
      I5 => SIKI_ID_r31(21),
      O => SIKI_ID_Mmux_rs_939_1403
    );
  SIKI_ID_Mmux_rs_313 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_840_1309,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_839_1307,
      I4 => SIKI_ID_Mmux_rs_713_1247,
      I5 => SIKI_ID_Mmux_rs_939_1403,
      O => SIKI_ID_Mmux_rs_313_1183
    );
  SIKI_ID_Mmux_rs_841 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(21),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(21),
      I4 => SIKI_ID_r0(21),
      I5 => SIKI_ID_r3(21),
      O => SIKI_ID_Mmux_rs_841_1310
    );
  SIKI_ID_Mmux_rs_940 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(21),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(21),
      I4 => SIKI_ID_r4(21),
      I5 => SIKI_ID_r7(21),
      O => SIKI_ID_Mmux_rs_940_1405
    );
  SIKI_ID_Mmux_rs_941 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(21),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(21),
      I4 => SIKI_ID_r8(21),
      I5 => SIKI_ID_r11(21),
      O => SIKI_ID_Mmux_rs_941_1406
    );
  SIKI_ID_Mmux_rs_1013 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(21),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(21),
      I4 => SIKI_ID_r12(21),
      I5 => SIKI_ID_r15(21),
      O => SIKI_ID_Mmux_rs_1013_1151
    );
  SIKI_ID_Mmux_rs_413 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_941_1406,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_940_1405,
      I4 => SIKI_ID_Mmux_rs_841_1310,
      I5 => SIKI_ID_Mmux_rs_1013_1151,
      O => SIKI_ID_Mmux_rs_413_1215
    );
  SIKI_ID_Mmux_rs_2_f7_12 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_413_1215,
      I1 => SIKI_ID_Mmux_rs_313_1183,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(21)
    );
  SIKI_ID_Mmux_rs_714 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(22),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(22),
      I4 => SIKI_ID_r16(22),
      I5 => SIKI_ID_r19(22),
      O => SIKI_ID_Mmux_rs_714_1248
    );
  SIKI_ID_Mmux_rs_842 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(22),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(22),
      I4 => SIKI_ID_r20(22),
      I5 => SIKI_ID_r23(22),
      O => SIKI_ID_Mmux_rs_842_1311
    );
  SIKI_ID_Mmux_rs_843 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(22),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(22),
      I4 => SIKI_ID_r24(22),
      I5 => SIKI_ID_r27(22),
      O => SIKI_ID_Mmux_rs_843_1312
    );
  SIKI_ID_Mmux_rs_942 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(22),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(22),
      I4 => SIKI_ID_r28(22),
      I5 => SIKI_ID_r31(22),
      O => SIKI_ID_Mmux_rs_942_1407
    );
  SIKI_ID_Mmux_rs_314 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_843_1312,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_842_1311,
      I4 => SIKI_ID_Mmux_rs_714_1248,
      I5 => SIKI_ID_Mmux_rs_942_1407,
      O => SIKI_ID_Mmux_rs_314_1184
    );
  SIKI_ID_Mmux_rs_844 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(22),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(22),
      I4 => SIKI_ID_r0(22),
      I5 => SIKI_ID_r3(22),
      O => SIKI_ID_Mmux_rs_844_1313
    );
  SIKI_ID_Mmux_rs_943 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(22),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(22),
      I4 => SIKI_ID_r4(22),
      I5 => SIKI_ID_r7(22),
      O => SIKI_ID_Mmux_rs_943_1408
    );
  SIKI_ID_Mmux_rs_944 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(22),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(22),
      I4 => SIKI_ID_r8(22),
      I5 => SIKI_ID_r11(22),
      O => SIKI_ID_Mmux_rs_944_1409
    );
  SIKI_ID_Mmux_rs_1014 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(22),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(22),
      I4 => SIKI_ID_r12(22),
      I5 => SIKI_ID_r15(22),
      O => SIKI_ID_Mmux_rs_1014_1152
    );
  SIKI_ID_Mmux_rs_414 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_944_1409,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_943_1408,
      I4 => SIKI_ID_Mmux_rs_844_1313,
      I5 => SIKI_ID_Mmux_rs_1014_1152,
      O => SIKI_ID_Mmux_rs_414_1216
    );
  SIKI_ID_Mmux_rs_2_f7_13 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_414_1216,
      I1 => SIKI_ID_Mmux_rs_314_1184,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(22)
    );
  SIKI_ID_Mmux_rs_715 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(23),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(23),
      I4 => SIKI_ID_r16(23),
      I5 => SIKI_ID_r19(23),
      O => SIKI_ID_Mmux_rs_715_1249
    );
  SIKI_ID_Mmux_rs_845 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(23),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(23),
      I4 => SIKI_ID_r20(23),
      I5 => SIKI_ID_r23(23),
      O => SIKI_ID_Mmux_rs_845_1314
    );
  SIKI_ID_Mmux_rs_846 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(23),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(23),
      I4 => SIKI_ID_r24(23),
      I5 => SIKI_ID_r27(23),
      O => SIKI_ID_Mmux_rs_846_1315
    );
  SIKI_ID_Mmux_rs_945 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(23),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(23),
      I4 => SIKI_ID_r28(23),
      I5 => SIKI_ID_r31(23),
      O => SIKI_ID_Mmux_rs_945_1410
    );
  SIKI_ID_Mmux_rs_315 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_846_1315,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_845_1314,
      I4 => SIKI_ID_Mmux_rs_715_1249,
      I5 => SIKI_ID_Mmux_rs_945_1410,
      O => SIKI_ID_Mmux_rs_315_1185
    );
  SIKI_ID_Mmux_rs_847 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(23),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(23),
      I4 => SIKI_ID_r0(23),
      I5 => SIKI_ID_r3(23),
      O => SIKI_ID_Mmux_rs_847_1316
    );
  SIKI_ID_Mmux_rs_946 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(23),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(23),
      I4 => SIKI_ID_r4(23),
      I5 => SIKI_ID_r7(23),
      O => SIKI_ID_Mmux_rs_946_1411
    );
  SIKI_ID_Mmux_rs_947 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(23),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(23),
      I4 => SIKI_ID_r8(23),
      I5 => SIKI_ID_r11(23),
      O => SIKI_ID_Mmux_rs_947_1412
    );
  SIKI_ID_Mmux_rs_1015 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(23),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(23),
      I4 => SIKI_ID_r12(23),
      I5 => SIKI_ID_r15(23),
      O => SIKI_ID_Mmux_rs_1015_1153
    );
  SIKI_ID_Mmux_rs_415 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_947_1412,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_946_1411,
      I4 => SIKI_ID_Mmux_rs_847_1316,
      I5 => SIKI_ID_Mmux_rs_1015_1153,
      O => SIKI_ID_Mmux_rs_415_1217
    );
  SIKI_ID_Mmux_rs_2_f7_14 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_415_1217,
      I1 => SIKI_ID_Mmux_rs_315_1185,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(23)
    );
  SIKI_ID_Mmux_rs_716 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(24),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(24),
      I4 => SIKI_ID_r16(24),
      I5 => SIKI_ID_r19(24),
      O => SIKI_ID_Mmux_rs_716_1250
    );
  SIKI_ID_Mmux_rs_848 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(24),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(24),
      I4 => SIKI_ID_r20(24),
      I5 => SIKI_ID_r23(24),
      O => SIKI_ID_Mmux_rs_848_1317
    );
  SIKI_ID_Mmux_rs_849 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(24),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(24),
      I4 => SIKI_ID_r24(24),
      I5 => SIKI_ID_r27(24),
      O => SIKI_ID_Mmux_rs_849_1318
    );
  SIKI_ID_Mmux_rs_948 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(24),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(24),
      I4 => SIKI_ID_r28(24),
      I5 => SIKI_ID_r31(24),
      O => SIKI_ID_Mmux_rs_948_1413
    );
  SIKI_ID_Mmux_rs_316 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_849_1318,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_848_1317,
      I4 => SIKI_ID_Mmux_rs_716_1250,
      I5 => SIKI_ID_Mmux_rs_948_1413,
      O => SIKI_ID_Mmux_rs_316_1186
    );
  SIKI_ID_Mmux_rs_850 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(24),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(24),
      I4 => SIKI_ID_r0(24),
      I5 => SIKI_ID_r3(24),
      O => SIKI_ID_Mmux_rs_850_1320
    );
  SIKI_ID_Mmux_rs_949 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(24),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(24),
      I4 => SIKI_ID_r4(24),
      I5 => SIKI_ID_r7(24),
      O => SIKI_ID_Mmux_rs_949_1414
    );
  SIKI_ID_Mmux_rs_950 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(24),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(24),
      I4 => SIKI_ID_r8(24),
      I5 => SIKI_ID_r11(24),
      O => SIKI_ID_Mmux_rs_950_1416
    );
  SIKI_ID_Mmux_rs_1016 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(24),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(24),
      I4 => SIKI_ID_r12(24),
      I5 => SIKI_ID_r15(24),
      O => SIKI_ID_Mmux_rs_1016_1154
    );
  SIKI_ID_Mmux_rs_416 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_950_1416,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_949_1414,
      I4 => SIKI_ID_Mmux_rs_850_1320,
      I5 => SIKI_ID_Mmux_rs_1016_1154,
      O => SIKI_ID_Mmux_rs_416_1218
    );
  SIKI_ID_Mmux_rs_2_f7_15 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_416_1218,
      I1 => SIKI_ID_Mmux_rs_316_1186,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(24)
    );
  SIKI_ID_Mmux_rs_717 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(25),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(25),
      I4 => SIKI_ID_r16(25),
      I5 => SIKI_ID_r19(25),
      O => SIKI_ID_Mmux_rs_717_1251
    );
  SIKI_ID_Mmux_rs_851 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(25),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(25),
      I4 => SIKI_ID_r20(25),
      I5 => SIKI_ID_r23(25),
      O => SIKI_ID_Mmux_rs_851_1321
    );
  SIKI_ID_Mmux_rs_852 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(25),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(25),
      I4 => SIKI_ID_r24(25),
      I5 => SIKI_ID_r27(25),
      O => SIKI_ID_Mmux_rs_852_1322
    );
  SIKI_ID_Mmux_rs_951 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(25),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(25),
      I4 => SIKI_ID_r28(25),
      I5 => SIKI_ID_r31(25),
      O => SIKI_ID_Mmux_rs_951_1417
    );
  SIKI_ID_Mmux_rs_317 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_852_1322,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_851_1321,
      I4 => SIKI_ID_Mmux_rs_717_1251,
      I5 => SIKI_ID_Mmux_rs_951_1417,
      O => SIKI_ID_Mmux_rs_317_1187
    );
  SIKI_ID_Mmux_rs_853 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(25),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(25),
      I4 => SIKI_ID_r0(25),
      I5 => SIKI_ID_r3(25),
      O => SIKI_ID_Mmux_rs_853_1323
    );
  SIKI_ID_Mmux_rs_952 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(25),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(25),
      I4 => SIKI_ID_r4(25),
      I5 => SIKI_ID_r7(25),
      O => SIKI_ID_Mmux_rs_952_1418
    );
  SIKI_ID_Mmux_rs_953 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(25),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(25),
      I4 => SIKI_ID_r8(25),
      I5 => SIKI_ID_r11(25),
      O => SIKI_ID_Mmux_rs_953_1419
    );
  SIKI_ID_Mmux_rs_1017 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(25),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(25),
      I4 => SIKI_ID_r12(25),
      I5 => SIKI_ID_r15(25),
      O => SIKI_ID_Mmux_rs_1017_1155
    );
  SIKI_ID_Mmux_rs_417 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_953_1419,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_952_1418,
      I4 => SIKI_ID_Mmux_rs_853_1323,
      I5 => SIKI_ID_Mmux_rs_1017_1155,
      O => SIKI_ID_Mmux_rs_417_1219
    );
  SIKI_ID_Mmux_rs_2_f7_16 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_417_1219,
      I1 => SIKI_ID_Mmux_rs_317_1187,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(25)
    );
  SIKI_ID_Mmux_rs_718 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(26),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(26),
      I4 => SIKI_ID_r16(26),
      I5 => SIKI_ID_r19(26),
      O => SIKI_ID_Mmux_rs_718_1252
    );
  SIKI_ID_Mmux_rs_854 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(26),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(26),
      I4 => SIKI_ID_r20(26),
      I5 => SIKI_ID_r23(26),
      O => SIKI_ID_Mmux_rs_854_1324
    );
  SIKI_ID_Mmux_rs_855 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(26),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(26),
      I4 => SIKI_ID_r24(26),
      I5 => SIKI_ID_r27(26),
      O => SIKI_ID_Mmux_rs_855_1325
    );
  SIKI_ID_Mmux_rs_954 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(26),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(26),
      I4 => SIKI_ID_r28(26),
      I5 => SIKI_ID_r31(26),
      O => SIKI_ID_Mmux_rs_954_1420
    );
  SIKI_ID_Mmux_rs_318 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_855_1325,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_854_1324,
      I4 => SIKI_ID_Mmux_rs_718_1252,
      I5 => SIKI_ID_Mmux_rs_954_1420,
      O => SIKI_ID_Mmux_rs_318_1188
    );
  SIKI_ID_Mmux_rs_856 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(26),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(26),
      I4 => SIKI_ID_r0(26),
      I5 => SIKI_ID_r3(26),
      O => SIKI_ID_Mmux_rs_856_1326
    );
  SIKI_ID_Mmux_rs_955 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(26),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(26),
      I4 => SIKI_ID_r4(26),
      I5 => SIKI_ID_r7(26),
      O => SIKI_ID_Mmux_rs_955_1421
    );
  SIKI_ID_Mmux_rs_956 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(26),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(26),
      I4 => SIKI_ID_r8(26),
      I5 => SIKI_ID_r11(26),
      O => SIKI_ID_Mmux_rs_956_1422
    );
  SIKI_ID_Mmux_rs_1018 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(26),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(26),
      I4 => SIKI_ID_r12(26),
      I5 => SIKI_ID_r15(26),
      O => SIKI_ID_Mmux_rs_1018_1156
    );
  SIKI_ID_Mmux_rs_418 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_956_1422,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_955_1421,
      I4 => SIKI_ID_Mmux_rs_856_1326,
      I5 => SIKI_ID_Mmux_rs_1018_1156,
      O => SIKI_ID_Mmux_rs_418_1220
    );
  SIKI_ID_Mmux_rs_2_f7_17 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_418_1220,
      I1 => SIKI_ID_Mmux_rs_318_1188,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(26)
    );
  SIKI_ID_Mmux_rs_719 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(27),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(27),
      I4 => SIKI_ID_r16(27),
      I5 => SIKI_ID_r19(27),
      O => SIKI_ID_Mmux_rs_719_1253
    );
  SIKI_ID_Mmux_rs_857 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(27),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(27),
      I4 => SIKI_ID_r20(27),
      I5 => SIKI_ID_r23(27),
      O => SIKI_ID_Mmux_rs_857_1327
    );
  SIKI_ID_Mmux_rs_858 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(27),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(27),
      I4 => SIKI_ID_r24(27),
      I5 => SIKI_ID_r27(27),
      O => SIKI_ID_Mmux_rs_858_1328
    );
  SIKI_ID_Mmux_rs_957 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(27),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(27),
      I4 => SIKI_ID_r28(27),
      I5 => SIKI_ID_r31(27),
      O => SIKI_ID_Mmux_rs_957_1423
    );
  SIKI_ID_Mmux_rs_319 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_858_1328,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_857_1327,
      I4 => SIKI_ID_Mmux_rs_719_1253,
      I5 => SIKI_ID_Mmux_rs_957_1423,
      O => SIKI_ID_Mmux_rs_319_1189
    );
  SIKI_ID_Mmux_rs_859 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(27),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(27),
      I4 => SIKI_ID_r0(27),
      I5 => SIKI_ID_r3(27),
      O => SIKI_ID_Mmux_rs_859_1329
    );
  SIKI_ID_Mmux_rs_958 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(27),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(27),
      I4 => SIKI_ID_r4(27),
      I5 => SIKI_ID_r7(27),
      O => SIKI_ID_Mmux_rs_958_1424
    );
  SIKI_ID_Mmux_rs_959 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(27),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(27),
      I4 => SIKI_ID_r8(27),
      I5 => SIKI_ID_r11(27),
      O => SIKI_ID_Mmux_rs_959_1425
    );
  SIKI_ID_Mmux_rs_1019 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(27),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(27),
      I4 => SIKI_ID_r12(27),
      I5 => SIKI_ID_r15(27),
      O => SIKI_ID_Mmux_rs_1019_1157
    );
  SIKI_ID_Mmux_rs_419 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_959_1425,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_958_1424,
      I4 => SIKI_ID_Mmux_rs_859_1329,
      I5 => SIKI_ID_Mmux_rs_1019_1157,
      O => SIKI_ID_Mmux_rs_419_1221
    );
  SIKI_ID_Mmux_rs_2_f7_18 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_419_1221,
      I1 => SIKI_ID_Mmux_rs_319_1189,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(27)
    );
  SIKI_ID_Mmux_rs_720 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(28),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(28),
      I4 => SIKI_ID_r16(28),
      I5 => SIKI_ID_r19(28),
      O => SIKI_ID_Mmux_rs_720_1255
    );
  SIKI_ID_Mmux_rs_860 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(28),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(28),
      I4 => SIKI_ID_r20(28),
      I5 => SIKI_ID_r23(28),
      O => SIKI_ID_Mmux_rs_860_1331
    );
  SIKI_ID_Mmux_rs_861 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(28),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(28),
      I4 => SIKI_ID_r24(28),
      I5 => SIKI_ID_r27(28),
      O => SIKI_ID_Mmux_rs_861_1332
    );
  SIKI_ID_Mmux_rs_960 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(28),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(28),
      I4 => SIKI_ID_r28(28),
      I5 => SIKI_ID_r31(28),
      O => SIKI_ID_Mmux_rs_960_1427
    );
  SIKI_ID_Mmux_rs_320 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_861_1332,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_860_1331,
      I4 => SIKI_ID_Mmux_rs_720_1255,
      I5 => SIKI_ID_Mmux_rs_960_1427,
      O => SIKI_ID_Mmux_rs_320_1191
    );
  SIKI_ID_Mmux_rs_862 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(28),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(28),
      I4 => SIKI_ID_r0(28),
      I5 => SIKI_ID_r3(28),
      O => SIKI_ID_Mmux_rs_862_1333
    );
  SIKI_ID_Mmux_rs_961 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(28),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(28),
      I4 => SIKI_ID_r4(28),
      I5 => SIKI_ID_r7(28),
      O => SIKI_ID_Mmux_rs_961_1428
    );
  SIKI_ID_Mmux_rs_962 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(28),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(28),
      I4 => SIKI_ID_r8(28),
      I5 => SIKI_ID_r11(28),
      O => SIKI_ID_Mmux_rs_962_1429
    );
  SIKI_ID_Mmux_rs_1020 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(28),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(28),
      I4 => SIKI_ID_r12(28),
      I5 => SIKI_ID_r15(28),
      O => SIKI_ID_Mmux_rs_1020_1159
    );
  SIKI_ID_Mmux_rs_420 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_962_1429,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_961_1428,
      I4 => SIKI_ID_Mmux_rs_862_1333,
      I5 => SIKI_ID_Mmux_rs_1020_1159,
      O => SIKI_ID_Mmux_rs_420_1223
    );
  SIKI_ID_Mmux_rs_2_f7_19 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_420_1223,
      I1 => SIKI_ID_Mmux_rs_320_1191,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(28)
    );
  SIKI_ID_Mmux_rs_721 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(29),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(29),
      I4 => SIKI_ID_r16(29),
      I5 => SIKI_ID_r19(29),
      O => SIKI_ID_Mmux_rs_721_1256
    );
  SIKI_ID_Mmux_rs_863 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(29),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(29),
      I4 => SIKI_ID_r20(29),
      I5 => SIKI_ID_r23(29),
      O => SIKI_ID_Mmux_rs_863_1334
    );
  SIKI_ID_Mmux_rs_864 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(29),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(29),
      I4 => SIKI_ID_r24(29),
      I5 => SIKI_ID_r27(29),
      O => SIKI_ID_Mmux_rs_864_1335
    );
  SIKI_ID_Mmux_rs_963 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(29),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(29),
      I4 => SIKI_ID_r28(29),
      I5 => SIKI_ID_r31(29),
      O => SIKI_ID_Mmux_rs_963_1430
    );
  SIKI_ID_Mmux_rs_321 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_864_1335,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_863_1334,
      I4 => SIKI_ID_Mmux_rs_721_1256,
      I5 => SIKI_ID_Mmux_rs_963_1430,
      O => SIKI_ID_Mmux_rs_321_1192
    );
  SIKI_ID_Mmux_rs_865 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(29),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(29),
      I4 => SIKI_ID_r0(29),
      I5 => SIKI_ID_r3(29),
      O => SIKI_ID_Mmux_rs_865_1336
    );
  SIKI_ID_Mmux_rs_964 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(29),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(29),
      I4 => SIKI_ID_r4(29),
      I5 => SIKI_ID_r7(29),
      O => SIKI_ID_Mmux_rs_964_1431
    );
  SIKI_ID_Mmux_rs_965 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(29),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(29),
      I4 => SIKI_ID_r8(29),
      I5 => SIKI_ID_r11(29),
      O => SIKI_ID_Mmux_rs_965_1432
    );
  SIKI_ID_Mmux_rs_1021 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(29),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(29),
      I4 => SIKI_ID_r12(29),
      I5 => SIKI_ID_r15(29),
      O => SIKI_ID_Mmux_rs_1021_1160
    );
  SIKI_ID_Mmux_rs_421 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_965_1432,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_964_1431,
      I4 => SIKI_ID_Mmux_rs_865_1336,
      I5 => SIKI_ID_Mmux_rs_1021_1160,
      O => SIKI_ID_Mmux_rs_421_1224
    );
  SIKI_ID_Mmux_rs_2_f7_20 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_421_1224,
      I1 => SIKI_ID_Mmux_rs_321_1192,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(29)
    );
  SIKI_ID_Mmux_rs_722 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(2),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(2),
      I4 => SIKI_ID_r16(2),
      I5 => SIKI_ID_r19(2),
      O => SIKI_ID_Mmux_rs_722_1257
    );
  SIKI_ID_Mmux_rs_866 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(2),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(2),
      I4 => SIKI_ID_r20(2),
      I5 => SIKI_ID_r23(2),
      O => SIKI_ID_Mmux_rs_866_1337
    );
  SIKI_ID_Mmux_rs_867 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(2),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(2),
      I4 => SIKI_ID_r24(2),
      I5 => SIKI_ID_r27(2),
      O => SIKI_ID_Mmux_rs_867_1338
    );
  SIKI_ID_Mmux_rs_966 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(2),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(2),
      I4 => SIKI_ID_r28(2),
      I5 => SIKI_ID_r31(2),
      O => SIKI_ID_Mmux_rs_966_1433
    );
  SIKI_ID_Mmux_rs_322 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_867_1338,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_866_1337,
      I4 => SIKI_ID_Mmux_rs_722_1257,
      I5 => SIKI_ID_Mmux_rs_966_1433,
      O => SIKI_ID_Mmux_rs_322_1193
    );
  SIKI_ID_Mmux_rs_868 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(2),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(2),
      I4 => SIKI_ID_r0(2),
      I5 => SIKI_ID_r3(2),
      O => SIKI_ID_Mmux_rs_868_1339
    );
  SIKI_ID_Mmux_rs_967 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(2),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(2),
      I4 => SIKI_ID_r4(2),
      I5 => SIKI_ID_r7(2),
      O => SIKI_ID_Mmux_rs_967_1434
    );
  SIKI_ID_Mmux_rs_968 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(2),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(2),
      I4 => SIKI_ID_r8(2),
      I5 => SIKI_ID_r11(2),
      O => SIKI_ID_Mmux_rs_968_1435
    );
  SIKI_ID_Mmux_rs_1022 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(2),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(2),
      I4 => SIKI_ID_r12(2),
      I5 => SIKI_ID_r15(2),
      O => SIKI_ID_Mmux_rs_1022_1161
    );
  SIKI_ID_Mmux_rs_422 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_968_1435,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_967_1434,
      I4 => SIKI_ID_Mmux_rs_868_1339,
      I5 => SIKI_ID_Mmux_rs_1022_1161,
      O => SIKI_ID_Mmux_rs_422_1225
    );
  SIKI_ID_Mmux_rs_2_f7_21 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_422_1225,
      I1 => SIKI_ID_Mmux_rs_322_1193,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(2)
    );
  SIKI_ID_Mmux_rs_723 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(30),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(30),
      I4 => SIKI_ID_r16(30),
      I5 => SIKI_ID_r19(30),
      O => SIKI_ID_Mmux_rs_723_1258
    );
  SIKI_ID_Mmux_rs_869 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(30),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(30),
      I4 => SIKI_ID_r20(30),
      I5 => SIKI_ID_r23(30),
      O => SIKI_ID_Mmux_rs_869_1340
    );
  SIKI_ID_Mmux_rs_870 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(30),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(30),
      I4 => SIKI_ID_r24(30),
      I5 => SIKI_ID_r27(30),
      O => SIKI_ID_Mmux_rs_870_1342
    );
  SIKI_ID_Mmux_rs_969 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(30),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(30),
      I4 => SIKI_ID_r28(30),
      I5 => SIKI_ID_r31(30),
      O => SIKI_ID_Mmux_rs_969_1436
    );
  SIKI_ID_Mmux_rs_323 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_870_1342,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_869_1340,
      I4 => SIKI_ID_Mmux_rs_723_1258,
      I5 => SIKI_ID_Mmux_rs_969_1436,
      O => SIKI_ID_Mmux_rs_323_1194
    );
  SIKI_ID_Mmux_rs_871 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(30),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(30),
      I4 => SIKI_ID_r0(30),
      I5 => SIKI_ID_r3(30),
      O => SIKI_ID_Mmux_rs_871_1343
    );
  SIKI_ID_Mmux_rs_970 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(30),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(30),
      I4 => SIKI_ID_r4(30),
      I5 => SIKI_ID_r7(30),
      O => SIKI_ID_Mmux_rs_970_1438
    );
  SIKI_ID_Mmux_rs_971 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(30),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(30),
      I4 => SIKI_ID_r8(30),
      I5 => SIKI_ID_r11(30),
      O => SIKI_ID_Mmux_rs_971_1439
    );
  SIKI_ID_Mmux_rs_1023 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(30),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(30),
      I4 => SIKI_ID_r12(30),
      I5 => SIKI_ID_r15(30),
      O => SIKI_ID_Mmux_rs_1023_1162
    );
  SIKI_ID_Mmux_rs_423 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_971_1439,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_970_1438,
      I4 => SIKI_ID_Mmux_rs_871_1343,
      I5 => SIKI_ID_Mmux_rs_1023_1162,
      O => SIKI_ID_Mmux_rs_423_1226
    );
  SIKI_ID_Mmux_rs_2_f7_22 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_423_1226,
      I1 => SIKI_ID_Mmux_rs_323_1194,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(30)
    );
  SIKI_ID_Mmux_rs_724 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(31),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(31),
      I4 => SIKI_ID_r16(31),
      I5 => SIKI_ID_r19(31),
      O => SIKI_ID_Mmux_rs_724_1259
    );
  SIKI_ID_Mmux_rs_872 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(31),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(31),
      I4 => SIKI_ID_r20(31),
      I5 => SIKI_ID_r23(31),
      O => SIKI_ID_Mmux_rs_872_1344
    );
  SIKI_ID_Mmux_rs_873 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(31),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(31),
      I4 => SIKI_ID_r24(31),
      I5 => SIKI_ID_r27(31),
      O => SIKI_ID_Mmux_rs_873_1345
    );
  SIKI_ID_Mmux_rs_972 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(31),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(31),
      I4 => SIKI_ID_r28(31),
      I5 => SIKI_ID_r31(31),
      O => SIKI_ID_Mmux_rs_972_1440
    );
  SIKI_ID_Mmux_rs_324 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_873_1345,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_872_1344,
      I4 => SIKI_ID_Mmux_rs_724_1259,
      I5 => SIKI_ID_Mmux_rs_972_1440,
      O => SIKI_ID_Mmux_rs_324_1195
    );
  SIKI_ID_Mmux_rs_874 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(31),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(31),
      I4 => SIKI_ID_r0(31),
      I5 => SIKI_ID_r3(31),
      O => SIKI_ID_Mmux_rs_874_1346
    );
  SIKI_ID_Mmux_rs_973 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(31),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(31),
      I4 => SIKI_ID_r4(31),
      I5 => SIKI_ID_r7(31),
      O => SIKI_ID_Mmux_rs_973_1441
    );
  SIKI_ID_Mmux_rs_974 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(31),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(31),
      I4 => SIKI_ID_r8(31),
      I5 => SIKI_ID_r11(31),
      O => SIKI_ID_Mmux_rs_974_1442
    );
  SIKI_ID_Mmux_rs_1024 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(31),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(31),
      I4 => SIKI_ID_r12(31),
      I5 => SIKI_ID_r15(31),
      O => SIKI_ID_Mmux_rs_1024_1163
    );
  SIKI_ID_Mmux_rs_424 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_974_1442,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_973_1441,
      I4 => SIKI_ID_Mmux_rs_874_1346,
      I5 => SIKI_ID_Mmux_rs_1024_1163,
      O => SIKI_ID_Mmux_rs_424_1227
    );
  SIKI_ID_Mmux_rs_2_f7_23 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_424_1227,
      I1 => SIKI_ID_Mmux_rs_324_1195,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(31)
    );
  SIKI_ID_Mmux_rs_725 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(3),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(3),
      I4 => SIKI_ID_r16(3),
      I5 => SIKI_ID_r19(3),
      O => SIKI_ID_Mmux_rs_725_1260
    );
  SIKI_ID_Mmux_rs_875 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(3),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(3),
      I4 => SIKI_ID_r20(3),
      I5 => SIKI_ID_r23(3),
      O => SIKI_ID_Mmux_rs_875_1347
    );
  SIKI_ID_Mmux_rs_876 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(3),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(3),
      I4 => SIKI_ID_r24(3),
      I5 => SIKI_ID_r27(3),
      O => SIKI_ID_Mmux_rs_876_1348
    );
  SIKI_ID_Mmux_rs_975 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(3),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(3),
      I4 => SIKI_ID_r28(3),
      I5 => SIKI_ID_r31(3),
      O => SIKI_ID_Mmux_rs_975_1443
    );
  SIKI_ID_Mmux_rs_325 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_876_1348,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_875_1347,
      I4 => SIKI_ID_Mmux_rs_725_1260,
      I5 => SIKI_ID_Mmux_rs_975_1443,
      O => SIKI_ID_Mmux_rs_325_1196
    );
  SIKI_ID_Mmux_rs_877 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(3),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(3),
      I4 => SIKI_ID_r0(3),
      I5 => SIKI_ID_r3(3),
      O => SIKI_ID_Mmux_rs_877_1349
    );
  SIKI_ID_Mmux_rs_976 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(3),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(3),
      I4 => SIKI_ID_r4(3),
      I5 => SIKI_ID_r7(3),
      O => SIKI_ID_Mmux_rs_976_1444
    );
  SIKI_ID_Mmux_rs_977 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(3),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(3),
      I4 => SIKI_ID_r8(3),
      I5 => SIKI_ID_r11(3),
      O => SIKI_ID_Mmux_rs_977_1445
    );
  SIKI_ID_Mmux_rs_1025 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(3),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(3),
      I4 => SIKI_ID_r12(3),
      I5 => SIKI_ID_r15(3),
      O => SIKI_ID_Mmux_rs_1025_1164
    );
  SIKI_ID_Mmux_rs_425 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_977_1445,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_976_1444,
      I4 => SIKI_ID_Mmux_rs_877_1349,
      I5 => SIKI_ID_Mmux_rs_1025_1164,
      O => SIKI_ID_Mmux_rs_425_1228
    );
  SIKI_ID_Mmux_rs_2_f7_24 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_425_1228,
      I1 => SIKI_ID_Mmux_rs_325_1196,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(3)
    );
  SIKI_ID_Mmux_rs_726 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(4),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(4),
      I4 => SIKI_ID_r16(4),
      I5 => SIKI_ID_r19(4),
      O => SIKI_ID_Mmux_rs_726_1261
    );
  SIKI_ID_Mmux_rs_878 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(4),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(4),
      I4 => SIKI_ID_r20(4),
      I5 => SIKI_ID_r23(4),
      O => SIKI_ID_Mmux_rs_878_1350
    );
  SIKI_ID_Mmux_rs_879 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(4),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(4),
      I4 => SIKI_ID_r24(4),
      I5 => SIKI_ID_r27(4),
      O => SIKI_ID_Mmux_rs_879_1351
    );
  SIKI_ID_Mmux_rs_978 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(4),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(4),
      I4 => SIKI_ID_r28(4),
      I5 => SIKI_ID_r31(4),
      O => SIKI_ID_Mmux_rs_978_1446
    );
  SIKI_ID_Mmux_rs_326 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_879_1351,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_878_1350,
      I4 => SIKI_ID_Mmux_rs_726_1261,
      I5 => SIKI_ID_Mmux_rs_978_1446,
      O => SIKI_ID_Mmux_rs_326_1197
    );
  SIKI_ID_Mmux_rs_880 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(4),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(4),
      I4 => SIKI_ID_r0(4),
      I5 => SIKI_ID_r3(4),
      O => SIKI_ID_Mmux_rs_880_1353
    );
  SIKI_ID_Mmux_rs_979 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(4),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(4),
      I4 => SIKI_ID_r4(4),
      I5 => SIKI_ID_r7(4),
      O => SIKI_ID_Mmux_rs_979_1447
    );
  SIKI_ID_Mmux_rs_980 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(4),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(4),
      I4 => SIKI_ID_r8(4),
      I5 => SIKI_ID_r11(4),
      O => SIKI_ID_Mmux_rs_980_1449
    );
  SIKI_ID_Mmux_rs_1026 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(4),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(4),
      I4 => SIKI_ID_r12(4),
      I5 => SIKI_ID_r15(4),
      O => SIKI_ID_Mmux_rs_1026_1165
    );
  SIKI_ID_Mmux_rs_426 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_980_1449,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_979_1447,
      I4 => SIKI_ID_Mmux_rs_880_1353,
      I5 => SIKI_ID_Mmux_rs_1026_1165,
      O => SIKI_ID_Mmux_rs_426_1229
    );
  SIKI_ID_Mmux_rs_2_f7_25 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_426_1229,
      I1 => SIKI_ID_Mmux_rs_326_1197,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(4)
    );
  SIKI_ID_Mmux_rs_727 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(5),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(5),
      I4 => SIKI_ID_r16(5),
      I5 => SIKI_ID_r19(5),
      O => SIKI_ID_Mmux_rs_727_1262
    );
  SIKI_ID_Mmux_rs_881 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(5),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(5),
      I4 => SIKI_ID_r20(5),
      I5 => SIKI_ID_r23(5),
      O => SIKI_ID_Mmux_rs_881_1354
    );
  SIKI_ID_Mmux_rs_882 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(5),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(5),
      I4 => SIKI_ID_r24(5),
      I5 => SIKI_ID_r27(5),
      O => SIKI_ID_Mmux_rs_882_1355
    );
  SIKI_ID_Mmux_rs_981 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(5),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(5),
      I4 => SIKI_ID_r28(5),
      I5 => SIKI_ID_r31(5),
      O => SIKI_ID_Mmux_rs_981_1450
    );
  SIKI_ID_Mmux_rs_327 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_882_1355,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_881_1354,
      I4 => SIKI_ID_Mmux_rs_727_1262,
      I5 => SIKI_ID_Mmux_rs_981_1450,
      O => SIKI_ID_Mmux_rs_327_1198
    );
  SIKI_ID_Mmux_rs_883 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(5),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(5),
      I4 => SIKI_ID_r0(5),
      I5 => SIKI_ID_r3(5),
      O => SIKI_ID_Mmux_rs_883_1356
    );
  SIKI_ID_Mmux_rs_982 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(5),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(5),
      I4 => SIKI_ID_r4(5),
      I5 => SIKI_ID_r7(5),
      O => SIKI_ID_Mmux_rs_982_1451
    );
  SIKI_ID_Mmux_rs_983 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(5),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(5),
      I4 => SIKI_ID_r8(5),
      I5 => SIKI_ID_r11(5),
      O => SIKI_ID_Mmux_rs_983_1452
    );
  SIKI_ID_Mmux_rs_1027 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(5),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(5),
      I4 => SIKI_ID_r12(5),
      I5 => SIKI_ID_r15(5),
      O => SIKI_ID_Mmux_rs_1027_1166
    );
  SIKI_ID_Mmux_rs_427 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_983_1452,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_982_1451,
      I4 => SIKI_ID_Mmux_rs_883_1356,
      I5 => SIKI_ID_Mmux_rs_1027_1166,
      O => SIKI_ID_Mmux_rs_427_1230
    );
  SIKI_ID_Mmux_rs_2_f7_26 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_427_1230,
      I1 => SIKI_ID_Mmux_rs_327_1198,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(5)
    );
  SIKI_ID_Mmux_rs_728 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(6),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(6),
      I4 => SIKI_ID_r16(6),
      I5 => SIKI_ID_r19(6),
      O => SIKI_ID_Mmux_rs_728_1263
    );
  SIKI_ID_Mmux_rs_884 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(6),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(6),
      I4 => SIKI_ID_r20(6),
      I5 => SIKI_ID_r23(6),
      O => SIKI_ID_Mmux_rs_884_1357
    );
  SIKI_ID_Mmux_rs_885 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(6),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(6),
      I4 => SIKI_ID_r24(6),
      I5 => SIKI_ID_r27(6),
      O => SIKI_ID_Mmux_rs_885_1358
    );
  SIKI_ID_Mmux_rs_984 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(6),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(6),
      I4 => SIKI_ID_r28(6),
      I5 => SIKI_ID_r31(6),
      O => SIKI_ID_Mmux_rs_984_1453
    );
  SIKI_ID_Mmux_rs_328 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_885_1358,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_884_1357,
      I4 => SIKI_ID_Mmux_rs_728_1263,
      I5 => SIKI_ID_Mmux_rs_984_1453,
      O => SIKI_ID_Mmux_rs_328_1199
    );
  SIKI_ID_Mmux_rs_886 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(6),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(6),
      I4 => SIKI_ID_r0(6),
      I5 => SIKI_ID_r3(6),
      O => SIKI_ID_Mmux_rs_886_1359
    );
  SIKI_ID_Mmux_rs_985 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(6),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(6),
      I4 => SIKI_ID_r4(6),
      I5 => SIKI_ID_r7(6),
      O => SIKI_ID_Mmux_rs_985_1454
    );
  SIKI_ID_Mmux_rs_986 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(6),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(6),
      I4 => SIKI_ID_r8(6),
      I5 => SIKI_ID_r11(6),
      O => SIKI_ID_Mmux_rs_986_1455
    );
  SIKI_ID_Mmux_rs_1028 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(6),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(6),
      I4 => SIKI_ID_r12(6),
      I5 => SIKI_ID_r15(6),
      O => SIKI_ID_Mmux_rs_1028_1167
    );
  SIKI_ID_Mmux_rs_428 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_986_1455,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_985_1454,
      I4 => SIKI_ID_Mmux_rs_886_1359,
      I5 => SIKI_ID_Mmux_rs_1028_1167,
      O => SIKI_ID_Mmux_rs_428_1231
    );
  SIKI_ID_Mmux_rs_2_f7_27 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_428_1231,
      I1 => SIKI_ID_Mmux_rs_328_1199,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(6)
    );
  SIKI_ID_Mmux_rs_729 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(7),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(7),
      I4 => SIKI_ID_r16(7),
      I5 => SIKI_ID_r19(7),
      O => SIKI_ID_Mmux_rs_729_1264
    );
  SIKI_ID_Mmux_rs_887 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(7),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(7),
      I4 => SIKI_ID_r20(7),
      I5 => SIKI_ID_r23(7),
      O => SIKI_ID_Mmux_rs_887_1360
    );
  SIKI_ID_Mmux_rs_888 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(7),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(7),
      I4 => SIKI_ID_r24(7),
      I5 => SIKI_ID_r27(7),
      O => SIKI_ID_Mmux_rs_888_1361
    );
  SIKI_ID_Mmux_rs_987 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(7),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(7),
      I4 => SIKI_ID_r28(7),
      I5 => SIKI_ID_r31(7),
      O => SIKI_ID_Mmux_rs_987_1456
    );
  SIKI_ID_Mmux_rs_329 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_888_1361,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_887_1360,
      I4 => SIKI_ID_Mmux_rs_729_1264,
      I5 => SIKI_ID_Mmux_rs_987_1456,
      O => SIKI_ID_Mmux_rs_329_1200
    );
  SIKI_ID_Mmux_rs_889 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(7),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(7),
      I4 => SIKI_ID_r0(7),
      I5 => SIKI_ID_r3(7),
      O => SIKI_ID_Mmux_rs_889_1362
    );
  SIKI_ID_Mmux_rs_988 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(7),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(7),
      I4 => SIKI_ID_r4(7),
      I5 => SIKI_ID_r7(7),
      O => SIKI_ID_Mmux_rs_988_1457
    );
  SIKI_ID_Mmux_rs_989 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(7),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(7),
      I4 => SIKI_ID_r8(7),
      I5 => SIKI_ID_r11(7),
      O => SIKI_ID_Mmux_rs_989_1458
    );
  SIKI_ID_Mmux_rs_1029 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(7),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(7),
      I4 => SIKI_ID_r12(7),
      I5 => SIKI_ID_r15(7),
      O => SIKI_ID_Mmux_rs_1029_1168
    );
  SIKI_ID_Mmux_rs_429 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_989_1458,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_988_1457,
      I4 => SIKI_ID_Mmux_rs_889_1362,
      I5 => SIKI_ID_Mmux_rs_1029_1168,
      O => SIKI_ID_Mmux_rs_429_1232
    );
  SIKI_ID_Mmux_rs_2_f7_28 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_429_1232,
      I1 => SIKI_ID_Mmux_rs_329_1200,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(7)
    );
  SIKI_ID_Mmux_rs_730 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(8),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(8),
      I4 => SIKI_ID_r16(8),
      I5 => SIKI_ID_r19(8),
      O => SIKI_ID_Mmux_rs_730_1266
    );
  SIKI_ID_Mmux_rs_890 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(8),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(8),
      I4 => SIKI_ID_r20(8),
      I5 => SIKI_ID_r23(8),
      O => SIKI_ID_Mmux_rs_890_1364
    );
  SIKI_ID_Mmux_rs_891 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(8),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(8),
      I4 => SIKI_ID_r24(8),
      I5 => SIKI_ID_r27(8),
      O => SIKI_ID_Mmux_rs_891_1365
    );
  SIKI_ID_Mmux_rs_990 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(8),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(8),
      I4 => SIKI_ID_r28(8),
      I5 => SIKI_ID_r31(8),
      O => SIKI_ID_Mmux_rs_990_1460
    );
  SIKI_ID_Mmux_rs_330 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_891_1365,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_890_1364,
      I4 => SIKI_ID_Mmux_rs_730_1266,
      I5 => SIKI_ID_Mmux_rs_990_1460,
      O => SIKI_ID_Mmux_rs_330_1202
    );
  SIKI_ID_Mmux_rs_892 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(8),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(8),
      I4 => SIKI_ID_r0(8),
      I5 => SIKI_ID_r3(8),
      O => SIKI_ID_Mmux_rs_892_1366
    );
  SIKI_ID_Mmux_rs_991 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(8),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(8),
      I4 => SIKI_ID_r4(8),
      I5 => SIKI_ID_r7(8),
      O => SIKI_ID_Mmux_rs_991_1461
    );
  SIKI_ID_Mmux_rs_992 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(8),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(8),
      I4 => SIKI_ID_r8(8),
      I5 => SIKI_ID_r11(8),
      O => SIKI_ID_Mmux_rs_992_1462
    );
  SIKI_ID_Mmux_rs_1030 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(8),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(8),
      I4 => SIKI_ID_r12(8),
      I5 => SIKI_ID_r15(8),
      O => SIKI_ID_Mmux_rs_1030_1170
    );
  SIKI_ID_Mmux_rs_430 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_992_1462,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_991_1461,
      I4 => SIKI_ID_Mmux_rs_892_1366,
      I5 => SIKI_ID_Mmux_rs_1030_1170,
      O => SIKI_ID_Mmux_rs_430_1234
    );
  SIKI_ID_Mmux_rs_2_f7_29 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_430_1234,
      I1 => SIKI_ID_Mmux_rs_330_1202,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(8)
    );
  SIKI_ID_Mmux_rs_731 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r18(9),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r17(9),
      I4 => SIKI_ID_r16(9),
      I5 => SIKI_ID_r19(9),
      O => SIKI_ID_Mmux_rs_731_1267
    );
  SIKI_ID_Mmux_rs_893 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r22(9),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r21(9),
      I4 => SIKI_ID_r20(9),
      I5 => SIKI_ID_r23(9),
      O => SIKI_ID_Mmux_rs_893_1367
    );
  SIKI_ID_Mmux_rs_894 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r26(9),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r25(9),
      I4 => SIKI_ID_r24(9),
      I5 => SIKI_ID_r27(9),
      O => SIKI_ID_Mmux_rs_894_1368
    );
  SIKI_ID_Mmux_rs_993 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r30(9),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r29(9),
      I4 => SIKI_ID_r28(9),
      I5 => SIKI_ID_r31(9),
      O => SIKI_ID_Mmux_rs_993_1463
    );
  SIKI_ID_Mmux_rs_331 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_894_1368,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_893_1367,
      I4 => SIKI_ID_Mmux_rs_731_1267,
      I5 => SIKI_ID_Mmux_rs_993_1463,
      O => SIKI_ID_Mmux_rs_331_1203
    );
  SIKI_ID_Mmux_rs_895 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r2(9),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r1(9),
      I4 => SIKI_ID_r0(9),
      I5 => SIKI_ID_r3(9),
      O => SIKI_ID_Mmux_rs_895_1369
    );
  SIKI_ID_Mmux_rs_994 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r6(9),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r5(9),
      I4 => SIKI_ID_r4(9),
      I5 => SIKI_ID_r7(9),
      O => SIKI_ID_Mmux_rs_994_1464
    );
  SIKI_ID_Mmux_rs_995 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r10(9),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r9(9),
      I4 => SIKI_ID_r8(9),
      I5 => SIKI_ID_r11(9),
      O => SIKI_ID_Mmux_rs_995_1465
    );
  SIKI_ID_Mmux_rs_1031 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(21),
      I1 => SIKI_ID_r14(9),
      I2 => SIKI_IFE_recv_data_buf(22),
      I3 => SIKI_ID_r13(9),
      I4 => SIKI_ID_r12(9),
      I5 => SIKI_ID_r15(9),
      O => SIKI_ID_Mmux_rs_1031_1171
    );
  SIKI_ID_Mmux_rs_431 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(23),
      I1 => SIKI_ID_Mmux_rs_995_1465,
      I2 => SIKI_IFE_recv_data_buf(24),
      I3 => SIKI_ID_Mmux_rs_994_1464,
      I4 => SIKI_ID_Mmux_rs_895_1369,
      I5 => SIKI_ID_Mmux_rs_1031_1171,
      O => SIKI_ID_Mmux_rs_431_1235
    );
  SIKI_ID_Mmux_rs_2_f7_30 : MUXF7
    port map (
      I0 => SIKI_ID_Mmux_rs_431_1235,
      I1 => SIKI_ID_Mmux_rs_331_1203,
      S => SIKI_IFE_recv_data_buf(25),
      O => SIKI_ID_rs(9)
    );
  SIKI_ID_branch_cond_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_branch_cond_sub(2),
      Q => SIKI_ID_branch_cond_buf(2)
    );
  SIKI_ID_branch_cond_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_branch_cond_sub(1),
      Q => SIKI_ID_branch_cond_buf(1)
    );
  SIKI_ID_branch_cond_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_branch_cond_sub(0),
      Q => SIKI_ID_branch_cond_buf(0)
    );
  SIKI_ID_data_1_buf_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(31),
      Q => SIKI_ID_data_1_buf(31)
    );
  SIKI_ID_data_1_buf_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(30),
      Q => SIKI_ID_data_1_buf(30)
    );
  SIKI_ID_data_1_buf_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(29),
      Q => SIKI_ID_data_1_buf(29)
    );
  SIKI_ID_data_1_buf_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(28),
      Q => SIKI_ID_data_1_buf(28)
    );
  SIKI_ID_data_1_buf_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(27),
      Q => SIKI_ID_data_1_buf(27)
    );
  SIKI_ID_data_1_buf_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(26),
      Q => SIKI_ID_data_1_buf(26)
    );
  SIKI_ID_data_1_buf_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(25),
      Q => SIKI_ID_data_1_buf(25)
    );
  SIKI_ID_data_1_buf_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(24),
      Q => SIKI_ID_data_1_buf(24)
    );
  SIKI_ID_data_1_buf_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(23),
      Q => SIKI_ID_data_1_buf(23)
    );
  SIKI_ID_data_1_buf_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(22),
      Q => SIKI_ID_data_1_buf(22)
    );
  SIKI_ID_data_1_buf_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(21),
      Q => SIKI_ID_data_1_buf(21)
    );
  SIKI_ID_data_1_buf_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(20),
      Q => SIKI_ID_data_1_buf(20)
    );
  SIKI_ID_data_1_buf_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(19),
      Q => SIKI_ID_data_1_buf(19)
    );
  SIKI_ID_data_1_buf_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(18),
      Q => SIKI_ID_data_1_buf(18)
    );
  SIKI_ID_data_1_buf_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(17),
      Q => SIKI_ID_data_1_buf(17)
    );
  SIKI_ID_data_1_buf_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(16),
      Q => SIKI_ID_data_1_buf(16)
    );
  SIKI_ID_data_1_buf_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(15),
      Q => SIKI_ID_data_1_buf(15)
    );
  SIKI_ID_data_1_buf_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(14),
      Q => SIKI_ID_data_1_buf(14)
    );
  SIKI_ID_data_1_buf_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(13),
      Q => SIKI_ID_data_1_buf(13)
    );
  SIKI_ID_data_1_buf_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(12),
      Q => SIKI_ID_data_1_buf(12)
    );
  SIKI_ID_data_1_buf_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(11),
      Q => SIKI_ID_data_1_buf(11)
    );
  SIKI_ID_data_1_buf_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(10),
      Q => SIKI_ID_data_1_buf(10)
    );
  SIKI_ID_data_1_buf_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(9),
      Q => SIKI_ID_data_1_buf(9)
    );
  SIKI_ID_data_1_buf_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(8),
      Q => SIKI_ID_data_1_buf(8)
    );
  SIKI_ID_data_1_buf_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(7),
      Q => SIKI_ID_data_1_buf(7)
    );
  SIKI_ID_data_1_buf_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(6),
      Q => SIKI_ID_data_1_buf(6)
    );
  SIKI_ID_data_1_buf_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(5),
      Q => SIKI_ID_data_1_buf(5)
    );
  SIKI_ID_data_1_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(4),
      Q => SIKI_ID_data_1_buf(4)
    );
  SIKI_ID_data_1_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(3),
      Q => SIKI_ID_data_1_buf(3)
    );
  SIKI_ID_data_1_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(2),
      Q => SIKI_ID_data_1_buf(2)
    );
  SIKI_ID_data_1_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(1),
      Q => SIKI_ID_data_1_buf(1)
    );
  SIKI_ID_data_1_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_1_sub(0),
      Q => SIKI_ID_data_1_buf(0)
    );
  SIKI_ID_store_instr_buf : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_store_instr_sub,
      Q => SIKI_ID_store_instr_buf_3115
    );
  SIKI_ID_now_PC_buf_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(15),
      Q => SIKI_ID_now_PC_buf(15)
    );
  SIKI_ID_now_PC_buf_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(14),
      Q => SIKI_ID_now_PC_buf(14)
    );
  SIKI_ID_now_PC_buf_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(13),
      Q => SIKI_ID_now_PC_buf(13)
    );
  SIKI_ID_now_PC_buf_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(12),
      Q => SIKI_ID_now_PC_buf(12)
    );
  SIKI_ID_now_PC_buf_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(11),
      Q => SIKI_ID_now_PC_buf(11)
    );
  SIKI_ID_now_PC_buf_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(10),
      Q => SIKI_ID_now_PC_buf(10)
    );
  SIKI_ID_now_PC_buf_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(9),
      Q => SIKI_ID_now_PC_buf(9)
    );
  SIKI_ID_now_PC_buf_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(8),
      Q => SIKI_ID_now_PC_buf(8)
    );
  SIKI_ID_now_PC_buf_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(7),
      Q => SIKI_ID_now_PC_buf(7)
    );
  SIKI_ID_now_PC_buf_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(6),
      Q => SIKI_ID_now_PC_buf(6)
    );
  SIKI_ID_now_PC_buf_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(5),
      Q => SIKI_ID_now_PC_buf(5)
    );
  SIKI_ID_now_PC_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(4),
      Q => SIKI_ID_now_PC_buf(4)
    );
  SIKI_ID_now_PC_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(3),
      Q => SIKI_ID_now_PC_buf(3)
    );
  SIKI_ID_now_PC_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(2),
      Q => SIKI_ID_now_PC_buf(2)
    );
  SIKI_ID_now_PC_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(1),
      Q => SIKI_ID_now_PC_buf(1)
    );
  SIKI_ID_now_PC_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_IFE_prev_PC_buf(0),
      Q => SIKI_ID_now_PC_buf(0)
    );
  SIKI_ID_r29_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r29(31)
    );
  SIKI_ID_r29_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r29(30)
    );
  SIKI_ID_r29_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r29(29)
    );
  SIKI_ID_r29_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r29(28)
    );
  SIKI_ID_r29_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r29(27)
    );
  SIKI_ID_r29_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r29(26)
    );
  SIKI_ID_r29_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r29(25)
    );
  SIKI_ID_r29_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r29(24)
    );
  SIKI_ID_r29_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r29(23)
    );
  SIKI_ID_r29_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r29(22)
    );
  SIKI_ID_r29_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r29(21)
    );
  SIKI_ID_r29_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r29(20)
    );
  SIKI_ID_r29_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r29(19)
    );
  SIKI_ID_r29_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r29(18)
    );
  SIKI_ID_r29_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r29(17)
    );
  SIKI_ID_r29_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r29(16)
    );
  SIKI_ID_r29_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r29(15)
    );
  SIKI_ID_r29_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r29(14)
    );
  SIKI_ID_r29_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r29(13)
    );
  SIKI_ID_r29_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r29(12)
    );
  SIKI_ID_r29_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r29(11)
    );
  SIKI_ID_r29_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r29(10)
    );
  SIKI_ID_r29_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r29(9)
    );
  SIKI_ID_r29_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r29(8)
    );
  SIKI_ID_r29_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r29(7)
    );
  SIKI_ID_r29_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r29(6)
    );
  SIKI_ID_r29_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r29(5)
    );
  SIKI_ID_r29_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r29(4)
    );
  SIKI_ID_r29_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r29(3)
    );
  SIKI_ID_r29_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r29(2)
    );
  SIKI_ID_r29_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r29(1)
    );
  SIKI_ID_r29_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r29_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r29(0)
    );
  SIKI_ID_ALU_control_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_ALU_control_sub(3),
      Q => SIKI_ID_ALU_control_buf(3)
    );
  SIKI_ID_ALU_control_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_ALU_control_sub(2),
      Q => SIKI_ID_ALU_control_buf(2)
    );
  SIKI_ID_ALU_control_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_ALU_control_sub(1),
      Q => SIKI_ID_ALU_control_buf(1)
    );
  SIKI_ID_ALU_control_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_ALU_control_sub(0),
      Q => SIKI_ID_ALU_control_buf(0)
    );
  SIKI_ID_add_to_PC_buf_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(15),
      Q => SIKI_ID_add_to_PC_buf(15)
    );
  SIKI_ID_add_to_PC_buf_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(14),
      Q => SIKI_ID_add_to_PC_buf(14)
    );
  SIKI_ID_add_to_PC_buf_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(13),
      Q => SIKI_ID_add_to_PC_buf(13)
    );
  SIKI_ID_add_to_PC_buf_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(12),
      Q => SIKI_ID_add_to_PC_buf(12)
    );
  SIKI_ID_add_to_PC_buf_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(11),
      Q => SIKI_ID_add_to_PC_buf(11)
    );
  SIKI_ID_add_to_PC_buf_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(10),
      Q => SIKI_ID_add_to_PC_buf(10)
    );
  SIKI_ID_add_to_PC_buf_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(9),
      Q => SIKI_ID_add_to_PC_buf(9)
    );
  SIKI_ID_add_to_PC_buf_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(8),
      Q => SIKI_ID_add_to_PC_buf(8)
    );
  SIKI_ID_add_to_PC_buf_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(7),
      Q => SIKI_ID_add_to_PC_buf(7)
    );
  SIKI_ID_add_to_PC_buf_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(6),
      Q => SIKI_ID_add_to_PC_buf(6)
    );
  SIKI_ID_add_to_PC_buf_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(5),
      Q => SIKI_ID_add_to_PC_buf(5)
    );
  SIKI_ID_add_to_PC_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(4),
      Q => SIKI_ID_add_to_PC_buf(4)
    );
  SIKI_ID_add_to_PC_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(3),
      Q => SIKI_ID_add_to_PC_buf(3)
    );
  SIKI_ID_add_to_PC_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(2),
      Q => SIKI_ID_add_to_PC_buf(2)
    );
  SIKI_ID_add_to_PC_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(1),
      Q => SIKI_ID_add_to_PC_buf(1)
    );
  SIKI_ID_add_to_PC_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_add_to_PC_sub(0),
      Q => SIKI_ID_add_to_PC_buf(0)
    );
  SIKI_ID_r27_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r27(31)
    );
  SIKI_ID_r27_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r27(30)
    );
  SIKI_ID_r27_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r27(29)
    );
  SIKI_ID_r27_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r27(28)
    );
  SIKI_ID_r27_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r27(27)
    );
  SIKI_ID_r27_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r27(26)
    );
  SIKI_ID_r27_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r27(25)
    );
  SIKI_ID_r27_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r27(24)
    );
  SIKI_ID_r27_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r27(23)
    );
  SIKI_ID_r27_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r27(22)
    );
  SIKI_ID_r27_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r27(21)
    );
  SIKI_ID_r27_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r27(20)
    );
  SIKI_ID_r27_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r27(19)
    );
  SIKI_ID_r27_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r27(18)
    );
  SIKI_ID_r27_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r27(17)
    );
  SIKI_ID_r27_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r27(16)
    );
  SIKI_ID_r27_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r27(15)
    );
  SIKI_ID_r27_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r27(14)
    );
  SIKI_ID_r27_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r27(13)
    );
  SIKI_ID_r27_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r27(12)
    );
  SIKI_ID_r27_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r27(11)
    );
  SIKI_ID_r27_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r27(10)
    );
  SIKI_ID_r27_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r27(9)
    );
  SIKI_ID_r27_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r27(8)
    );
  SIKI_ID_r27_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r27(7)
    );
  SIKI_ID_r27_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r27(6)
    );
  SIKI_ID_r27_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r27(5)
    );
  SIKI_ID_r27_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r27(4)
    );
  SIKI_ID_r27_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r27(3)
    );
  SIKI_ID_r27_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r27(2)
    );
  SIKI_ID_r27_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r27(1)
    );
  SIKI_ID_r27_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r27_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r27(0)
    );
  SIKI_ID_r26_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r26(31)
    );
  SIKI_ID_r26_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r26(30)
    );
  SIKI_ID_r26_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r26(29)
    );
  SIKI_ID_r26_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r26(28)
    );
  SIKI_ID_r26_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r26(27)
    );
  SIKI_ID_r26_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r26(26)
    );
  SIKI_ID_r26_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r26(25)
    );
  SIKI_ID_r26_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r26(24)
    );
  SIKI_ID_r26_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r26(23)
    );
  SIKI_ID_r26_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r26(22)
    );
  SIKI_ID_r26_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r26(21)
    );
  SIKI_ID_r26_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r26(20)
    );
  SIKI_ID_r26_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r26(19)
    );
  SIKI_ID_r26_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r26(18)
    );
  SIKI_ID_r26_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r26(17)
    );
  SIKI_ID_r26_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r26(16)
    );
  SIKI_ID_r26_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r26(15)
    );
  SIKI_ID_r26_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r26(14)
    );
  SIKI_ID_r26_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r26(13)
    );
  SIKI_ID_r26_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r26(12)
    );
  SIKI_ID_r26_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r26(11)
    );
  SIKI_ID_r26_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r26(10)
    );
  SIKI_ID_r26_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r26(9)
    );
  SIKI_ID_r26_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r26(8)
    );
  SIKI_ID_r26_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r26(7)
    );
  SIKI_ID_r26_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r26(6)
    );
  SIKI_ID_r26_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r26(5)
    );
  SIKI_ID_r26_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r26(4)
    );
  SIKI_ID_r26_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r26(3)
    );
  SIKI_ID_r26_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r26(2)
    );
  SIKI_ID_r26_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r26(1)
    );
  SIKI_ID_r26_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r26_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r26(0)
    );
  SIKI_ID_r28_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r28(31)
    );
  SIKI_ID_r28_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r28(30)
    );
  SIKI_ID_r28_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r28(29)
    );
  SIKI_ID_r28_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r28(28)
    );
  SIKI_ID_r28_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r28(27)
    );
  SIKI_ID_r28_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r28(26)
    );
  SIKI_ID_r28_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r28(25)
    );
  SIKI_ID_r28_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r28(24)
    );
  SIKI_ID_r28_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r28(23)
    );
  SIKI_ID_r28_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r28(22)
    );
  SIKI_ID_r28_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r28(21)
    );
  SIKI_ID_r28_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r28(20)
    );
  SIKI_ID_r28_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r28(19)
    );
  SIKI_ID_r28_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r28(18)
    );
  SIKI_ID_r28_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r28(17)
    );
  SIKI_ID_r28_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r28(16)
    );
  SIKI_ID_r28_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r28(15)
    );
  SIKI_ID_r28_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r28(14)
    );
  SIKI_ID_r28_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r28(13)
    );
  SIKI_ID_r28_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r28(12)
    );
  SIKI_ID_r28_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r28(11)
    );
  SIKI_ID_r28_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r28(10)
    );
  SIKI_ID_r28_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r28(9)
    );
  SIKI_ID_r28_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r28(8)
    );
  SIKI_ID_r28_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r28(7)
    );
  SIKI_ID_r28_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r28(6)
    );
  SIKI_ID_r28_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r28(5)
    );
  SIKI_ID_r28_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r28(4)
    );
  SIKI_ID_r28_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r28(3)
    );
  SIKI_ID_r28_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r28(2)
    );
  SIKI_ID_r28_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r28(1)
    );
  SIKI_ID_r28_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r28_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r28(0)
    );
  SIKI_ID_r25_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r25(31)
    );
  SIKI_ID_r25_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r25(30)
    );
  SIKI_ID_r25_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r25(29)
    );
  SIKI_ID_r25_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r25(28)
    );
  SIKI_ID_r25_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r25(27)
    );
  SIKI_ID_r25_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r25(26)
    );
  SIKI_ID_r25_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r25(25)
    );
  SIKI_ID_r25_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r25(24)
    );
  SIKI_ID_r25_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r25(23)
    );
  SIKI_ID_r25_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r25(22)
    );
  SIKI_ID_r25_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r25(21)
    );
  SIKI_ID_r25_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r25(20)
    );
  SIKI_ID_r25_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r25(19)
    );
  SIKI_ID_r25_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r25(18)
    );
  SIKI_ID_r25_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r25(17)
    );
  SIKI_ID_r25_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r25(16)
    );
  SIKI_ID_r25_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r25(15)
    );
  SIKI_ID_r25_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r25(14)
    );
  SIKI_ID_r25_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r25(13)
    );
  SIKI_ID_r25_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r25(12)
    );
  SIKI_ID_r25_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r25(11)
    );
  SIKI_ID_r25_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r25(10)
    );
  SIKI_ID_r25_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r25(9)
    );
  SIKI_ID_r25_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r25(8)
    );
  SIKI_ID_r25_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r25(7)
    );
  SIKI_ID_r25_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r25(6)
    );
  SIKI_ID_r25_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r25(5)
    );
  SIKI_ID_r25_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r25(4)
    );
  SIKI_ID_r25_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r25(3)
    );
  SIKI_ID_r25_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r25(2)
    );
  SIKI_ID_r25_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r25(1)
    );
  SIKI_ID_r25_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r25_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r25(0)
    );
  SIKI_ID_r30_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r30(31)
    );
  SIKI_ID_r30_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r30(30)
    );
  SIKI_ID_r30_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r30(29)
    );
  SIKI_ID_r30_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r30(28)
    );
  SIKI_ID_r30_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r30(27)
    );
  SIKI_ID_r30_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r30(26)
    );
  SIKI_ID_r30_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r30(25)
    );
  SIKI_ID_r30_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r30(24)
    );
  SIKI_ID_r30_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r30(23)
    );
  SIKI_ID_r30_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r30(22)
    );
  SIKI_ID_r30_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r30(21)
    );
  SIKI_ID_r30_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r30(20)
    );
  SIKI_ID_r30_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r30(19)
    );
  SIKI_ID_r30_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r30(18)
    );
  SIKI_ID_r30_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r30(17)
    );
  SIKI_ID_r30_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r30(16)
    );
  SIKI_ID_r30_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r30(15)
    );
  SIKI_ID_r30_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r30(14)
    );
  SIKI_ID_r30_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r30(13)
    );
  SIKI_ID_r30_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r30(12)
    );
  SIKI_ID_r30_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r30(11)
    );
  SIKI_ID_r30_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r30(10)
    );
  SIKI_ID_r30_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r30(9)
    );
  SIKI_ID_r30_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r30(8)
    );
  SIKI_ID_r30_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r30(7)
    );
  SIKI_ID_r30_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r30(6)
    );
  SIKI_ID_r30_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r30(5)
    );
  SIKI_ID_r30_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r30(4)
    );
  SIKI_ID_r30_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r30(3)
    );
  SIKI_ID_r30_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r30(2)
    );
  SIKI_ID_r30_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r30(1)
    );
  SIKI_ID_r30_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r30_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r30(0)
    );
  SIKI_ID_r31_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r31(31)
    );
  SIKI_ID_r31_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r31(30)
    );
  SIKI_ID_r31_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r31(29)
    );
  SIKI_ID_r31_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r31(28)
    );
  SIKI_ID_r31_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r31(27)
    );
  SIKI_ID_r31_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r31(26)
    );
  SIKI_ID_r31_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r31(25)
    );
  SIKI_ID_r31_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r31(24)
    );
  SIKI_ID_r31_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r31(23)
    );
  SIKI_ID_r31_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r31(22)
    );
  SIKI_ID_r31_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r31(21)
    );
  SIKI_ID_r31_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r31(20)
    );
  SIKI_ID_r31_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r31(19)
    );
  SIKI_ID_r31_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r31(18)
    );
  SIKI_ID_r31_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r31(17)
    );
  SIKI_ID_r31_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r31(16)
    );
  SIKI_ID_r31_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r31(15)
    );
  SIKI_ID_r31_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r31(14)
    );
  SIKI_ID_r31_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r31(13)
    );
  SIKI_ID_r31_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r31(12)
    );
  SIKI_ID_r31_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r31(11)
    );
  SIKI_ID_r31_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r31(10)
    );
  SIKI_ID_r31_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r31(9)
    );
  SIKI_ID_r31_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r31(8)
    );
  SIKI_ID_r31_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r31(7)
    );
  SIKI_ID_r31_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r31(6)
    );
  SIKI_ID_r31_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r31(5)
    );
  SIKI_ID_r31_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r31(4)
    );
  SIKI_ID_r31_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r31(3)
    );
  SIKI_ID_r31_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r31(2)
    );
  SIKI_ID_r31_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r31(1)
    );
  SIKI_ID_r31_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r31_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r31(0)
    );
  SIKI_ID_r24_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r24(31)
    );
  SIKI_ID_r24_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r24(30)
    );
  SIKI_ID_r24_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r24(29)
    );
  SIKI_ID_r24_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r24(28)
    );
  SIKI_ID_r24_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r24(27)
    );
  SIKI_ID_r24_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r24(26)
    );
  SIKI_ID_r24_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r24(25)
    );
  SIKI_ID_r24_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r24(24)
    );
  SIKI_ID_r24_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r24(23)
    );
  SIKI_ID_r24_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r24(22)
    );
  SIKI_ID_r24_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r24(21)
    );
  SIKI_ID_r24_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r24(20)
    );
  SIKI_ID_r24_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r24(19)
    );
  SIKI_ID_r24_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r24(18)
    );
  SIKI_ID_r24_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r24(17)
    );
  SIKI_ID_r24_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r24(16)
    );
  SIKI_ID_r24_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r24(15)
    );
  SIKI_ID_r24_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r24(14)
    );
  SIKI_ID_r24_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r24(13)
    );
  SIKI_ID_r24_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r24(12)
    );
  SIKI_ID_r24_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r24(11)
    );
  SIKI_ID_r24_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r24(10)
    );
  SIKI_ID_r24_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r24(9)
    );
  SIKI_ID_r24_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r24(8)
    );
  SIKI_ID_r24_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r24(7)
    );
  SIKI_ID_r24_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r24(6)
    );
  SIKI_ID_r24_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r24(5)
    );
  SIKI_ID_r24_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r24(4)
    );
  SIKI_ID_r24_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r24(3)
    );
  SIKI_ID_r24_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r24(2)
    );
  SIKI_ID_r24_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r24(1)
    );
  SIKI_ID_r24_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r24_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r24(0)
    );
  SIKI_ID_r18_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r18(31)
    );
  SIKI_ID_r18_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r18(30)
    );
  SIKI_ID_r18_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r18(29)
    );
  SIKI_ID_r18_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r18(28)
    );
  SIKI_ID_r18_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r18(27)
    );
  SIKI_ID_r18_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r18(26)
    );
  SIKI_ID_r18_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r18(25)
    );
  SIKI_ID_r18_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r18(24)
    );
  SIKI_ID_r18_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r18(23)
    );
  SIKI_ID_r18_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r18(22)
    );
  SIKI_ID_r18_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r18(21)
    );
  SIKI_ID_r18_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r18(20)
    );
  SIKI_ID_r18_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r18(19)
    );
  SIKI_ID_r18_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r18(18)
    );
  SIKI_ID_r18_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r18(17)
    );
  SIKI_ID_r18_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r18(16)
    );
  SIKI_ID_r18_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r18(15)
    );
  SIKI_ID_r18_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r18(14)
    );
  SIKI_ID_r18_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r18(13)
    );
  SIKI_ID_r18_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r18(12)
    );
  SIKI_ID_r18_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r18(11)
    );
  SIKI_ID_r18_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r18(10)
    );
  SIKI_ID_r18_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r18(9)
    );
  SIKI_ID_r18_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r18(8)
    );
  SIKI_ID_r18_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r18(7)
    );
  SIKI_ID_r18_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r18(6)
    );
  SIKI_ID_r18_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r18(5)
    );
  SIKI_ID_r18_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r18(4)
    );
  SIKI_ID_r18_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r18(3)
    );
  SIKI_ID_r18_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r18(2)
    );
  SIKI_ID_r18_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r18(1)
    );
  SIKI_ID_r18_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r18_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r18(0)
    );
  SIKI_ID_r19_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r19(31)
    );
  SIKI_ID_r19_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r19(30)
    );
  SIKI_ID_r19_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r19(29)
    );
  SIKI_ID_r19_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r19(28)
    );
  SIKI_ID_r19_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r19(27)
    );
  SIKI_ID_r19_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r19(26)
    );
  SIKI_ID_r19_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r19(25)
    );
  SIKI_ID_r19_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r19(24)
    );
  SIKI_ID_r19_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r19(23)
    );
  SIKI_ID_r19_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r19(22)
    );
  SIKI_ID_r19_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r19(21)
    );
  SIKI_ID_r19_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r19(20)
    );
  SIKI_ID_r19_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r19(19)
    );
  SIKI_ID_r19_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r19(18)
    );
  SIKI_ID_r19_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r19(17)
    );
  SIKI_ID_r19_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r19(16)
    );
  SIKI_ID_r19_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r19(15)
    );
  SIKI_ID_r19_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r19(14)
    );
  SIKI_ID_r19_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r19(13)
    );
  SIKI_ID_r19_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r19(12)
    );
  SIKI_ID_r19_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r19(11)
    );
  SIKI_ID_r19_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r19(10)
    );
  SIKI_ID_r19_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r19(9)
    );
  SIKI_ID_r19_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r19(8)
    );
  SIKI_ID_r19_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r19(7)
    );
  SIKI_ID_r19_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r19(6)
    );
  SIKI_ID_r19_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r19(5)
    );
  SIKI_ID_r19_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r19(4)
    );
  SIKI_ID_r19_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r19(3)
    );
  SIKI_ID_r19_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r19(2)
    );
  SIKI_ID_r19_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r19(1)
    );
  SIKI_ID_r19_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r19_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r19(0)
    );
  SIKI_ID_r22_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r22(31)
    );
  SIKI_ID_r22_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r22(30)
    );
  SIKI_ID_r22_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r22(29)
    );
  SIKI_ID_r22_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r22(28)
    );
  SIKI_ID_r22_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r22(27)
    );
  SIKI_ID_r22_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r22(26)
    );
  SIKI_ID_r22_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r22(25)
    );
  SIKI_ID_r22_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r22(24)
    );
  SIKI_ID_r22_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r22(23)
    );
  SIKI_ID_r22_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r22(22)
    );
  SIKI_ID_r22_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r22(21)
    );
  SIKI_ID_r22_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r22(20)
    );
  SIKI_ID_r22_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r22(19)
    );
  SIKI_ID_r22_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r22(18)
    );
  SIKI_ID_r22_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r22(17)
    );
  SIKI_ID_r22_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r22(16)
    );
  SIKI_ID_r22_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r22(15)
    );
  SIKI_ID_r22_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r22(14)
    );
  SIKI_ID_r22_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r22(13)
    );
  SIKI_ID_r22_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r22(12)
    );
  SIKI_ID_r22_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r22(11)
    );
  SIKI_ID_r22_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r22(10)
    );
  SIKI_ID_r22_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r22(9)
    );
  SIKI_ID_r22_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r22(8)
    );
  SIKI_ID_r22_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r22(7)
    );
  SIKI_ID_r22_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r22(6)
    );
  SIKI_ID_r22_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r22(5)
    );
  SIKI_ID_r22_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r22(4)
    );
  SIKI_ID_r22_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r22(3)
    );
  SIKI_ID_r22_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r22(2)
    );
  SIKI_ID_r22_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r22(1)
    );
  SIKI_ID_r22_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r22_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r22(0)
    );
  SIKI_ID_r17_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r17(31)
    );
  SIKI_ID_r17_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r17(30)
    );
  SIKI_ID_r17_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r17(29)
    );
  SIKI_ID_r17_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r17(28)
    );
  SIKI_ID_r17_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r17(27)
    );
  SIKI_ID_r17_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r17(26)
    );
  SIKI_ID_r17_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r17(25)
    );
  SIKI_ID_r17_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r17(24)
    );
  SIKI_ID_r17_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r17(23)
    );
  SIKI_ID_r17_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r17(22)
    );
  SIKI_ID_r17_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r17(21)
    );
  SIKI_ID_r17_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r17(20)
    );
  SIKI_ID_r17_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r17(19)
    );
  SIKI_ID_r17_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r17(18)
    );
  SIKI_ID_r17_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r17(17)
    );
  SIKI_ID_r17_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r17(16)
    );
  SIKI_ID_r17_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r17(15)
    );
  SIKI_ID_r17_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r17(14)
    );
  SIKI_ID_r17_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r17(13)
    );
  SIKI_ID_r17_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r17(12)
    );
  SIKI_ID_r17_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r17(11)
    );
  SIKI_ID_r17_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r17(10)
    );
  SIKI_ID_r17_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r17(9)
    );
  SIKI_ID_r17_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r17(8)
    );
  SIKI_ID_r17_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r17(7)
    );
  SIKI_ID_r17_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r17(6)
    );
  SIKI_ID_r17_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r17(5)
    );
  SIKI_ID_r17_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r17(4)
    );
  SIKI_ID_r17_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r17(3)
    );
  SIKI_ID_r17_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r17(2)
    );
  SIKI_ID_r17_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r17(1)
    );
  SIKI_ID_r17_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r17_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r17(0)
    );
  SIKI_ID_r23_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r23(31)
    );
  SIKI_ID_r23_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r23(30)
    );
  SIKI_ID_r23_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r23(29)
    );
  SIKI_ID_r23_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r23(28)
    );
  SIKI_ID_r23_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r23(27)
    );
  SIKI_ID_r23_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r23(26)
    );
  SIKI_ID_r23_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r23(25)
    );
  SIKI_ID_r23_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r23(24)
    );
  SIKI_ID_r23_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r23(23)
    );
  SIKI_ID_r23_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r23(22)
    );
  SIKI_ID_r23_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r23(21)
    );
  SIKI_ID_r23_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r23(20)
    );
  SIKI_ID_r23_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r23(19)
    );
  SIKI_ID_r23_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r23(18)
    );
  SIKI_ID_r23_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r23(17)
    );
  SIKI_ID_r23_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r23(16)
    );
  SIKI_ID_r23_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r23(15)
    );
  SIKI_ID_r23_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r23(14)
    );
  SIKI_ID_r23_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r23(13)
    );
  SIKI_ID_r23_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r23(12)
    );
  SIKI_ID_r23_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r23(11)
    );
  SIKI_ID_r23_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r23(10)
    );
  SIKI_ID_r23_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r23(9)
    );
  SIKI_ID_r23_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r23(8)
    );
  SIKI_ID_r23_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r23(7)
    );
  SIKI_ID_r23_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r23(6)
    );
  SIKI_ID_r23_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r23(5)
    );
  SIKI_ID_r23_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r23(4)
    );
  SIKI_ID_r23_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r23(3)
    );
  SIKI_ID_r23_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r23(2)
    );
  SIKI_ID_r23_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r23(1)
    );
  SIKI_ID_r23_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r23_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r23(0)
    );
  SIKI_ID_r21_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r21(31)
    );
  SIKI_ID_r21_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r21(30)
    );
  SIKI_ID_r21_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r21(29)
    );
  SIKI_ID_r21_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r21(28)
    );
  SIKI_ID_r21_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r21(27)
    );
  SIKI_ID_r21_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r21(26)
    );
  SIKI_ID_r21_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r21(25)
    );
  SIKI_ID_r21_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r21(24)
    );
  SIKI_ID_r21_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r21(23)
    );
  SIKI_ID_r21_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r21(22)
    );
  SIKI_ID_r21_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r21(21)
    );
  SIKI_ID_r21_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r21(20)
    );
  SIKI_ID_r21_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r21(19)
    );
  SIKI_ID_r21_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r21(18)
    );
  SIKI_ID_r21_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r21(17)
    );
  SIKI_ID_r21_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r21(16)
    );
  SIKI_ID_r21_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r21(15)
    );
  SIKI_ID_r21_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r21(14)
    );
  SIKI_ID_r21_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r21(13)
    );
  SIKI_ID_r21_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r21(12)
    );
  SIKI_ID_r21_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r21(11)
    );
  SIKI_ID_r21_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r21(10)
    );
  SIKI_ID_r21_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r21(9)
    );
  SIKI_ID_r21_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r21(8)
    );
  SIKI_ID_r21_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r21(7)
    );
  SIKI_ID_r21_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r21(6)
    );
  SIKI_ID_r21_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r21(5)
    );
  SIKI_ID_r21_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r21(4)
    );
  SIKI_ID_r21_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r21(3)
    );
  SIKI_ID_r21_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r21(2)
    );
  SIKI_ID_r21_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r21(1)
    );
  SIKI_ID_r21_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r21_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r21(0)
    );
  SIKI_ID_r15_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r15(31)
    );
  SIKI_ID_r15_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r15(30)
    );
  SIKI_ID_r15_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r15(29)
    );
  SIKI_ID_r15_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r15(28)
    );
  SIKI_ID_r15_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r15(27)
    );
  SIKI_ID_r15_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r15(26)
    );
  SIKI_ID_r15_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r15(25)
    );
  SIKI_ID_r15_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r15(24)
    );
  SIKI_ID_r15_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r15(23)
    );
  SIKI_ID_r15_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r15(22)
    );
  SIKI_ID_r15_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r15(21)
    );
  SIKI_ID_r15_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r15(20)
    );
  SIKI_ID_r15_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r15(19)
    );
  SIKI_ID_r15_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r15(18)
    );
  SIKI_ID_r15_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r15(17)
    );
  SIKI_ID_r15_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r15(16)
    );
  SIKI_ID_r15_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r15(15)
    );
  SIKI_ID_r15_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r15(14)
    );
  SIKI_ID_r15_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r15(13)
    );
  SIKI_ID_r15_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r15(12)
    );
  SIKI_ID_r15_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r15(11)
    );
  SIKI_ID_r15_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r15(10)
    );
  SIKI_ID_r15_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r15(9)
    );
  SIKI_ID_r15_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r15(8)
    );
  SIKI_ID_r15_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r15(7)
    );
  SIKI_ID_r15_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r15(6)
    );
  SIKI_ID_r15_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r15(5)
    );
  SIKI_ID_r15_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r15(4)
    );
  SIKI_ID_r15_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r15(3)
    );
  SIKI_ID_r15_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r15(2)
    );
  SIKI_ID_r15_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r15(1)
    );
  SIKI_ID_r15_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r15_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r15(0)
    );
  SIKI_ID_r16_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r16(31)
    );
  SIKI_ID_r16_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r16(30)
    );
  SIKI_ID_r16_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r16(29)
    );
  SIKI_ID_r16_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r16(28)
    );
  SIKI_ID_r16_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r16(27)
    );
  SIKI_ID_r16_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r16(26)
    );
  SIKI_ID_r16_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r16(25)
    );
  SIKI_ID_r16_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r16(24)
    );
  SIKI_ID_r16_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r16(23)
    );
  SIKI_ID_r16_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r16(22)
    );
  SIKI_ID_r16_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r16(21)
    );
  SIKI_ID_r16_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r16(20)
    );
  SIKI_ID_r16_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r16(19)
    );
  SIKI_ID_r16_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r16(18)
    );
  SIKI_ID_r16_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r16(17)
    );
  SIKI_ID_r16_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r16(16)
    );
  SIKI_ID_r16_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r16(15)
    );
  SIKI_ID_r16_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r16(14)
    );
  SIKI_ID_r16_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r16(13)
    );
  SIKI_ID_r16_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r16(12)
    );
  SIKI_ID_r16_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r16(11)
    );
  SIKI_ID_r16_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r16(10)
    );
  SIKI_ID_r16_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r16(9)
    );
  SIKI_ID_r16_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r16(8)
    );
  SIKI_ID_r16_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r16(7)
    );
  SIKI_ID_r16_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r16(6)
    );
  SIKI_ID_r16_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r16(5)
    );
  SIKI_ID_r16_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r16(4)
    );
  SIKI_ID_r16_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r16(3)
    );
  SIKI_ID_r16_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r16(2)
    );
  SIKI_ID_r16_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r16(1)
    );
  SIKI_ID_r16_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r16_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r16(0)
    );
  SIKI_ID_r14_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r14(31)
    );
  SIKI_ID_r14_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r14(30)
    );
  SIKI_ID_r14_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r14(29)
    );
  SIKI_ID_r14_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r14(28)
    );
  SIKI_ID_r14_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r14(27)
    );
  SIKI_ID_r14_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r14(26)
    );
  SIKI_ID_r14_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r14(25)
    );
  SIKI_ID_r14_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r14(24)
    );
  SIKI_ID_r14_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r14(23)
    );
  SIKI_ID_r14_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r14(22)
    );
  SIKI_ID_r14_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r14(21)
    );
  SIKI_ID_r14_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r14(20)
    );
  SIKI_ID_r14_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r14(19)
    );
  SIKI_ID_r14_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r14(18)
    );
  SIKI_ID_r14_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r14(17)
    );
  SIKI_ID_r14_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r14(16)
    );
  SIKI_ID_r14_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r14(15)
    );
  SIKI_ID_r14_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r14(14)
    );
  SIKI_ID_r14_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r14(13)
    );
  SIKI_ID_r14_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r14(12)
    );
  SIKI_ID_r14_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r14(11)
    );
  SIKI_ID_r14_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r14(10)
    );
  SIKI_ID_r14_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r14(9)
    );
  SIKI_ID_r14_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r14(8)
    );
  SIKI_ID_r14_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r14(7)
    );
  SIKI_ID_r14_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r14(6)
    );
  SIKI_ID_r14_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r14(5)
    );
  SIKI_ID_r14_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r14(4)
    );
  SIKI_ID_r14_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r14(3)
    );
  SIKI_ID_r14_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r14(2)
    );
  SIKI_ID_r14_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r14(1)
    );
  SIKI_ID_r14_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r14_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r14(0)
    );
  SIKI_ID_branch_instr_buf : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_branch_instr_sub,
      Q => SIKI_ID_branch_instr_buf_1834
    );
  SIKI_ID_r20_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r20(31)
    );
  SIKI_ID_r20_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r20(30)
    );
  SIKI_ID_r20_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r20(29)
    );
  SIKI_ID_r20_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r20(28)
    );
  SIKI_ID_r20_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r20(27)
    );
  SIKI_ID_r20_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r20(26)
    );
  SIKI_ID_r20_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r20(25)
    );
  SIKI_ID_r20_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r20(24)
    );
  SIKI_ID_r20_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r20(23)
    );
  SIKI_ID_r20_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r20(22)
    );
  SIKI_ID_r20_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r20(21)
    );
  SIKI_ID_r20_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r20(20)
    );
  SIKI_ID_r20_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r20(19)
    );
  SIKI_ID_r20_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r20(18)
    );
  SIKI_ID_r20_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r20(17)
    );
  SIKI_ID_r20_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r20(16)
    );
  SIKI_ID_r20_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r20(15)
    );
  SIKI_ID_r20_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r20(14)
    );
  SIKI_ID_r20_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r20(13)
    );
  SIKI_ID_r20_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r20(12)
    );
  SIKI_ID_r20_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r20(11)
    );
  SIKI_ID_r20_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r20(10)
    );
  SIKI_ID_r20_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r20(9)
    );
  SIKI_ID_r20_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r20(8)
    );
  SIKI_ID_r20_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r20(7)
    );
  SIKI_ID_r20_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r20(6)
    );
  SIKI_ID_r20_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r20(5)
    );
  SIKI_ID_r20_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r20(4)
    );
  SIKI_ID_r20_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r20(3)
    );
  SIKI_ID_r20_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r20(2)
    );
  SIKI_ID_r20_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r20(1)
    );
  SIKI_ID_r20_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r20_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r20(0)
    );
  SIKI_ID_r12_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r12(31)
    );
  SIKI_ID_r12_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r12(30)
    );
  SIKI_ID_r12_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r12(29)
    );
  SIKI_ID_r12_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r12(28)
    );
  SIKI_ID_r12_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r12(27)
    );
  SIKI_ID_r12_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r12(26)
    );
  SIKI_ID_r12_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r12(25)
    );
  SIKI_ID_r12_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r12(24)
    );
  SIKI_ID_r12_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r12(23)
    );
  SIKI_ID_r12_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r12(22)
    );
  SIKI_ID_r12_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r12(21)
    );
  SIKI_ID_r12_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r12(20)
    );
  SIKI_ID_r12_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r12(19)
    );
  SIKI_ID_r12_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r12(18)
    );
  SIKI_ID_r12_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r12(17)
    );
  SIKI_ID_r12_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r12(16)
    );
  SIKI_ID_r12_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r12(15)
    );
  SIKI_ID_r12_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r12(14)
    );
  SIKI_ID_r12_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r12(13)
    );
  SIKI_ID_r12_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r12(12)
    );
  SIKI_ID_r12_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r12(11)
    );
  SIKI_ID_r12_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r12(10)
    );
  SIKI_ID_r12_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r12(9)
    );
  SIKI_ID_r12_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r12(8)
    );
  SIKI_ID_r12_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r12(7)
    );
  SIKI_ID_r12_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r12(6)
    );
  SIKI_ID_r12_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r12(5)
    );
  SIKI_ID_r12_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r12(4)
    );
  SIKI_ID_r12_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r12(3)
    );
  SIKI_ID_r12_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r12(2)
    );
  SIKI_ID_r12_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r12(1)
    );
  SIKI_ID_r12_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r12_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r12(0)
    );
  SIKI_ID_write_data_R_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_write_data_R_sub(4),
      Q => SIKI_ID_write_data_R_buf(4)
    );
  SIKI_ID_write_data_R_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_write_data_R_sub(3),
      Q => SIKI_ID_write_data_R_buf(3)
    );
  SIKI_ID_write_data_R_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_write_data_R_sub(2),
      Q => SIKI_ID_write_data_R_buf(2)
    );
  SIKI_ID_write_data_R_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_write_data_R_sub(1),
      Q => SIKI_ID_write_data_R_buf(1)
    );
  SIKI_ID_write_data_R_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_write_data_R_sub(0),
      Q => SIKI_ID_write_data_R_buf(0)
    );
  SIKI_ID_r13_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r13(31)
    );
  SIKI_ID_r13_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r13(30)
    );
  SIKI_ID_r13_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r13(29)
    );
  SIKI_ID_r13_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r13(28)
    );
  SIKI_ID_r13_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r13(27)
    );
  SIKI_ID_r13_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r13(26)
    );
  SIKI_ID_r13_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r13(25)
    );
  SIKI_ID_r13_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r13(24)
    );
  SIKI_ID_r13_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r13(23)
    );
  SIKI_ID_r13_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r13(22)
    );
  SIKI_ID_r13_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r13(21)
    );
  SIKI_ID_r13_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r13(20)
    );
  SIKI_ID_r13_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r13(19)
    );
  SIKI_ID_r13_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r13(18)
    );
  SIKI_ID_r13_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r13(17)
    );
  SIKI_ID_r13_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r13(16)
    );
  SIKI_ID_r13_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r13(15)
    );
  SIKI_ID_r13_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r13(14)
    );
  SIKI_ID_r13_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r13(13)
    );
  SIKI_ID_r13_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r13(12)
    );
  SIKI_ID_r13_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r13(11)
    );
  SIKI_ID_r13_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r13(10)
    );
  SIKI_ID_r13_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r13(9)
    );
  SIKI_ID_r13_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r13(8)
    );
  SIKI_ID_r13_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r13(7)
    );
  SIKI_ID_r13_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r13(6)
    );
  SIKI_ID_r13_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r13(5)
    );
  SIKI_ID_r13_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r13(4)
    );
  SIKI_ID_r13_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r13(3)
    );
  SIKI_ID_r13_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r13(2)
    );
  SIKI_ID_r13_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r13(1)
    );
  SIKI_ID_r13_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r13_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r13(0)
    );
  SIKI_ID_r10_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r10(31)
    );
  SIKI_ID_r10_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r10(30)
    );
  SIKI_ID_r10_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r10(29)
    );
  SIKI_ID_r10_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r10(28)
    );
  SIKI_ID_r10_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r10(27)
    );
  SIKI_ID_r10_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r10(26)
    );
  SIKI_ID_r10_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r10(25)
    );
  SIKI_ID_r10_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r10(24)
    );
  SIKI_ID_r10_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r10(23)
    );
  SIKI_ID_r10_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r10(22)
    );
  SIKI_ID_r10_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r10(21)
    );
  SIKI_ID_r10_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r10(20)
    );
  SIKI_ID_r10_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r10(19)
    );
  SIKI_ID_r10_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r10(18)
    );
  SIKI_ID_r10_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r10(17)
    );
  SIKI_ID_r10_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r10(16)
    );
  SIKI_ID_r10_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r10(15)
    );
  SIKI_ID_r10_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r10(14)
    );
  SIKI_ID_r10_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r10(13)
    );
  SIKI_ID_r10_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r10(12)
    );
  SIKI_ID_r10_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r10(11)
    );
  SIKI_ID_r10_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r10(10)
    );
  SIKI_ID_r10_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r10(9)
    );
  SIKI_ID_r10_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r10(8)
    );
  SIKI_ID_r10_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r10(7)
    );
  SIKI_ID_r10_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r10(6)
    );
  SIKI_ID_r10_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r10(5)
    );
  SIKI_ID_r10_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r10(4)
    );
  SIKI_ID_r10_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r10(3)
    );
  SIKI_ID_r10_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r10(2)
    );
  SIKI_ID_r10_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r10(1)
    );
  SIKI_ID_r10_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r10_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r10(0)
    );
  SIKI_ID_r9_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r9(31)
    );
  SIKI_ID_r9_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r9(30)
    );
  SIKI_ID_r9_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r9(29)
    );
  SIKI_ID_r9_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r9(28)
    );
  SIKI_ID_r9_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r9(27)
    );
  SIKI_ID_r9_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r9(26)
    );
  SIKI_ID_r9_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r9(25)
    );
  SIKI_ID_r9_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r9(24)
    );
  SIKI_ID_r9_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r9(23)
    );
  SIKI_ID_r9_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r9(22)
    );
  SIKI_ID_r9_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r9(21)
    );
  SIKI_ID_r9_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r9(20)
    );
  SIKI_ID_r9_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r9(19)
    );
  SIKI_ID_r9_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r9(18)
    );
  SIKI_ID_r9_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r9(17)
    );
  SIKI_ID_r9_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r9(16)
    );
  SIKI_ID_r9_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r9(15)
    );
  SIKI_ID_r9_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r9(14)
    );
  SIKI_ID_r9_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r9(13)
    );
  SIKI_ID_r9_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r9(12)
    );
  SIKI_ID_r9_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r9(11)
    );
  SIKI_ID_r9_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r9(10)
    );
  SIKI_ID_r9_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r9(9)
    );
  SIKI_ID_r9_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r9(8)
    );
  SIKI_ID_r9_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r9(7)
    );
  SIKI_ID_r9_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r9(6)
    );
  SIKI_ID_r9_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r9(5)
    );
  SIKI_ID_r9_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r9(4)
    );
  SIKI_ID_r9_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r9(3)
    );
  SIKI_ID_r9_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r9(2)
    );
  SIKI_ID_r9_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r9(1)
    );
  SIKI_ID_r9_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r9_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r9(0)
    );
  SIKI_ID_r11_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r11(31)
    );
  SIKI_ID_r11_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r11(30)
    );
  SIKI_ID_r11_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r11(29)
    );
  SIKI_ID_r11_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r11(28)
    );
  SIKI_ID_r11_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r11(27)
    );
  SIKI_ID_r11_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r11(26)
    );
  SIKI_ID_r11_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r11(25)
    );
  SIKI_ID_r11_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r11(24)
    );
  SIKI_ID_r11_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r11(23)
    );
  SIKI_ID_r11_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r11(22)
    );
  SIKI_ID_r11_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r11(21)
    );
  SIKI_ID_r11_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r11(20)
    );
  SIKI_ID_r11_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r11(19)
    );
  SIKI_ID_r11_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r11(18)
    );
  SIKI_ID_r11_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r11(17)
    );
  SIKI_ID_r11_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r11(16)
    );
  SIKI_ID_r11_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r11(15)
    );
  SIKI_ID_r11_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r11(14)
    );
  SIKI_ID_r11_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r11(13)
    );
  SIKI_ID_r11_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r11(12)
    );
  SIKI_ID_r11_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r11(11)
    );
  SIKI_ID_r11_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r11(10)
    );
  SIKI_ID_r11_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r11(9)
    );
  SIKI_ID_r11_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r11(8)
    );
  SIKI_ID_r11_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r11(7)
    );
  SIKI_ID_r11_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r11(6)
    );
  SIKI_ID_r11_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r11(5)
    );
  SIKI_ID_r11_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r11(4)
    );
  SIKI_ID_r11_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r11(3)
    );
  SIKI_ID_r11_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r11(2)
    );
  SIKI_ID_r11_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r11(1)
    );
  SIKI_ID_r11_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r11_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r11(0)
    );
  SIKI_ID_r7_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r7(31)
    );
  SIKI_ID_r7_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r7(30)
    );
  SIKI_ID_r7_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r7(29)
    );
  SIKI_ID_r7_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r7(28)
    );
  SIKI_ID_r7_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r7(27)
    );
  SIKI_ID_r7_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r7(26)
    );
  SIKI_ID_r7_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r7(25)
    );
  SIKI_ID_r7_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r7(24)
    );
  SIKI_ID_r7_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r7(23)
    );
  SIKI_ID_r7_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r7(22)
    );
  SIKI_ID_r7_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r7(21)
    );
  SIKI_ID_r7_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r7(20)
    );
  SIKI_ID_r7_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r7(19)
    );
  SIKI_ID_r7_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r7(18)
    );
  SIKI_ID_r7_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r7(17)
    );
  SIKI_ID_r7_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r7(16)
    );
  SIKI_ID_r7_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r7(15)
    );
  SIKI_ID_r7_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r7(14)
    );
  SIKI_ID_r7_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r7(13)
    );
  SIKI_ID_r7_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r7(12)
    );
  SIKI_ID_r7_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r7(11)
    );
  SIKI_ID_r7_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r7(10)
    );
  SIKI_ID_r7_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r7(9)
    );
  SIKI_ID_r7_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r7(8)
    );
  SIKI_ID_r7_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r7(7)
    );
  SIKI_ID_r7_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r7(6)
    );
  SIKI_ID_r7_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r7(5)
    );
  SIKI_ID_r7_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r7(4)
    );
  SIKI_ID_r7_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r7(3)
    );
  SIKI_ID_r7_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r7(2)
    );
  SIKI_ID_r7_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r7(1)
    );
  SIKI_ID_r7_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r7_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r7(0)
    );
  SIKI_ID_r6_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r6(31)
    );
  SIKI_ID_r6_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r6(30)
    );
  SIKI_ID_r6_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r6(29)
    );
  SIKI_ID_r6_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r6(28)
    );
  SIKI_ID_r6_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r6(27)
    );
  SIKI_ID_r6_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r6(26)
    );
  SIKI_ID_r6_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r6(25)
    );
  SIKI_ID_r6_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r6(24)
    );
  SIKI_ID_r6_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r6(23)
    );
  SIKI_ID_r6_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r6(22)
    );
  SIKI_ID_r6_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r6(21)
    );
  SIKI_ID_r6_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r6(20)
    );
  SIKI_ID_r6_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r6(19)
    );
  SIKI_ID_r6_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r6(18)
    );
  SIKI_ID_r6_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r6(17)
    );
  SIKI_ID_r6_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r6(16)
    );
  SIKI_ID_r6_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r6(15)
    );
  SIKI_ID_r6_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r6(14)
    );
  SIKI_ID_r6_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r6(13)
    );
  SIKI_ID_r6_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r6(12)
    );
  SIKI_ID_r6_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r6(11)
    );
  SIKI_ID_r6_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r6(10)
    );
  SIKI_ID_r6_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r6(9)
    );
  SIKI_ID_r6_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r6(8)
    );
  SIKI_ID_r6_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r6(7)
    );
  SIKI_ID_r6_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r6(6)
    );
  SIKI_ID_r6_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r6(5)
    );
  SIKI_ID_r6_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r6(4)
    );
  SIKI_ID_r6_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r6(3)
    );
  SIKI_ID_r6_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r6(2)
    );
  SIKI_ID_r6_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r6(1)
    );
  SIKI_ID_r6_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r6_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r6(0)
    );
  SIKI_ID_r8_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r8(31)
    );
  SIKI_ID_r8_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r8(30)
    );
  SIKI_ID_r8_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r8(29)
    );
  SIKI_ID_r8_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r8(28)
    );
  SIKI_ID_r8_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r8(27)
    );
  SIKI_ID_r8_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r8(26)
    );
  SIKI_ID_r8_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r8(25)
    );
  SIKI_ID_r8_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r8(24)
    );
  SIKI_ID_r8_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r8(23)
    );
  SIKI_ID_r8_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r8(22)
    );
  SIKI_ID_r8_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r8(21)
    );
  SIKI_ID_r8_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r8(20)
    );
  SIKI_ID_r8_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r8(19)
    );
  SIKI_ID_r8_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r8(18)
    );
  SIKI_ID_r8_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r8(17)
    );
  SIKI_ID_r8_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r8(16)
    );
  SIKI_ID_r8_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r8(15)
    );
  SIKI_ID_r8_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r8(14)
    );
  SIKI_ID_r8_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r8(13)
    );
  SIKI_ID_r8_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r8(12)
    );
  SIKI_ID_r8_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r8(11)
    );
  SIKI_ID_r8_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r8(10)
    );
  SIKI_ID_r8_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r8(9)
    );
  SIKI_ID_r8_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r8(8)
    );
  SIKI_ID_r8_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r8(7)
    );
  SIKI_ID_r8_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r8(6)
    );
  SIKI_ID_r8_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r8(5)
    );
  SIKI_ID_r8_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r8(4)
    );
  SIKI_ID_r8_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r8(3)
    );
  SIKI_ID_r8_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r8(2)
    );
  SIKI_ID_r8_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r8(1)
    );
  SIKI_ID_r8_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r8_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r8(0)
    );
  SIKI_ID_r4_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r4(31)
    );
  SIKI_ID_r4_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r4(30)
    );
  SIKI_ID_r4_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r4(29)
    );
  SIKI_ID_r4_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r4(28)
    );
  SIKI_ID_r4_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r4(27)
    );
  SIKI_ID_r4_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r4(26)
    );
  SIKI_ID_r4_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r4(25)
    );
  SIKI_ID_r4_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r4(24)
    );
  SIKI_ID_r4_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r4(23)
    );
  SIKI_ID_r4_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r4(22)
    );
  SIKI_ID_r4_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r4(21)
    );
  SIKI_ID_r4_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r4(20)
    );
  SIKI_ID_r4_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r4(19)
    );
  SIKI_ID_r4_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r4(18)
    );
  SIKI_ID_r4_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r4(17)
    );
  SIKI_ID_r4_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r4(16)
    );
  SIKI_ID_r4_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r4(15)
    );
  SIKI_ID_r4_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r4(14)
    );
  SIKI_ID_r4_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r4(13)
    );
  SIKI_ID_r4_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r4(12)
    );
  SIKI_ID_r4_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r4(11)
    );
  SIKI_ID_r4_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r4(10)
    );
  SIKI_ID_r4_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r4(9)
    );
  SIKI_ID_r4_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r4(8)
    );
  SIKI_ID_r4_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r4(7)
    );
  SIKI_ID_r4_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r4(6)
    );
  SIKI_ID_r4_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r4(5)
    );
  SIKI_ID_r4_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r4(4)
    );
  SIKI_ID_r4_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r4(3)
    );
  SIKI_ID_r4_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r4(2)
    );
  SIKI_ID_r4_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r4(1)
    );
  SIKI_ID_r4_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r4_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r4(0)
    );
  SIKI_ID_r3_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r3(31)
    );
  SIKI_ID_r3_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r3(30)
    );
  SIKI_ID_r3_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r3(29)
    );
  SIKI_ID_r3_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r3(28)
    );
  SIKI_ID_r3_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r3(27)
    );
  SIKI_ID_r3_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r3(26)
    );
  SIKI_ID_r3_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r3(25)
    );
  SIKI_ID_r3_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r3(24)
    );
  SIKI_ID_r3_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r3(23)
    );
  SIKI_ID_r3_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r3(22)
    );
  SIKI_ID_r3_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r3(21)
    );
  SIKI_ID_r3_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r3(20)
    );
  SIKI_ID_r3_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r3(19)
    );
  SIKI_ID_r3_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r3(18)
    );
  SIKI_ID_r3_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r3(17)
    );
  SIKI_ID_r3_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r3(16)
    );
  SIKI_ID_r3_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r3(15)
    );
  SIKI_ID_r3_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r3(14)
    );
  SIKI_ID_r3_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r3(13)
    );
  SIKI_ID_r3_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r3(12)
    );
  SIKI_ID_r3_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r3(11)
    );
  SIKI_ID_r3_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r3(10)
    );
  SIKI_ID_r3_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r3(9)
    );
  SIKI_ID_r3_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r3(8)
    );
  SIKI_ID_r3_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r3(7)
    );
  SIKI_ID_r3_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r3(6)
    );
  SIKI_ID_r3_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r3(5)
    );
  SIKI_ID_r3_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r3(4)
    );
  SIKI_ID_r3_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r3(3)
    );
  SIKI_ID_r3_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r3(2)
    );
  SIKI_ID_r3_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r3(1)
    );
  SIKI_ID_r3_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r3_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r3(0)
    );
  SIKI_ID_r5_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r5(31)
    );
  SIKI_ID_r5_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r5(30)
    );
  SIKI_ID_r5_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r5(29)
    );
  SIKI_ID_r5_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r5(28)
    );
  SIKI_ID_r5_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r5(27)
    );
  SIKI_ID_r5_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r5(26)
    );
  SIKI_ID_r5_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r5(25)
    );
  SIKI_ID_r5_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r5(24)
    );
  SIKI_ID_r5_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r5(23)
    );
  SIKI_ID_r5_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r5(22)
    );
  SIKI_ID_r5_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r5(21)
    );
  SIKI_ID_r5_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r5(20)
    );
  SIKI_ID_r5_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r5(19)
    );
  SIKI_ID_r5_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r5(18)
    );
  SIKI_ID_r5_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r5(17)
    );
  SIKI_ID_r5_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r5(16)
    );
  SIKI_ID_r5_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r5(15)
    );
  SIKI_ID_r5_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r5(14)
    );
  SIKI_ID_r5_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r5(13)
    );
  SIKI_ID_r5_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r5(12)
    );
  SIKI_ID_r5_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r5(11)
    );
  SIKI_ID_r5_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r5(10)
    );
  SIKI_ID_r5_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r5(9)
    );
  SIKI_ID_r5_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r5(8)
    );
  SIKI_ID_r5_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r5(7)
    );
  SIKI_ID_r5_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r5(6)
    );
  SIKI_ID_r5_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r5(5)
    );
  SIKI_ID_r5_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r5(4)
    );
  SIKI_ID_r5_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r5(3)
    );
  SIKI_ID_r5_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r5(2)
    );
  SIKI_ID_r5_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r5(1)
    );
  SIKI_ID_r5_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r5_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r5(0)
    );
  SIKI_ID_r2_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r2(31)
    );
  SIKI_ID_r2_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r2(30)
    );
  SIKI_ID_r2_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r2(29)
    );
  SIKI_ID_r2_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r2(28)
    );
  SIKI_ID_r2_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r2(27)
    );
  SIKI_ID_r2_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r2(26)
    );
  SIKI_ID_r2_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r2(25)
    );
  SIKI_ID_r2_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r2(24)
    );
  SIKI_ID_r2_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r2(23)
    );
  SIKI_ID_r2_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r2(22)
    );
  SIKI_ID_r2_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r2(21)
    );
  SIKI_ID_r2_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r2(20)
    );
  SIKI_ID_r2_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r2(19)
    );
  SIKI_ID_r2_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r2(18)
    );
  SIKI_ID_r2_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r2(17)
    );
  SIKI_ID_r2_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r2(16)
    );
  SIKI_ID_r2_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r2(15)
    );
  SIKI_ID_r2_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r2(14)
    );
  SIKI_ID_r2_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r2(13)
    );
  SIKI_ID_r2_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r2(12)
    );
  SIKI_ID_r2_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r2(11)
    );
  SIKI_ID_r2_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r2(10)
    );
  SIKI_ID_r2_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r2(9)
    );
  SIKI_ID_r2_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r2(8)
    );
  SIKI_ID_r2_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r2(7)
    );
  SIKI_ID_r2_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r2(6)
    );
  SIKI_ID_r2_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r2(5)
    );
  SIKI_ID_r2_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r2(4)
    );
  SIKI_ID_r2_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r2(3)
    );
  SIKI_ID_r2_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r2(2)
    );
  SIKI_ID_r2_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r2(1)
    );
  SIKI_ID_r2_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r2_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r2(0)
    );
  SIKI_ID_r1_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r1(31)
    );
  SIKI_ID_r1_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r1(30)
    );
  SIKI_ID_r1_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r1(29)
    );
  SIKI_ID_r1_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r1(28)
    );
  SIKI_ID_r1_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r1(27)
    );
  SIKI_ID_r1_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r1(26)
    );
  SIKI_ID_r1_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r1(25)
    );
  SIKI_ID_r1_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r1(24)
    );
  SIKI_ID_r1_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r1(23)
    );
  SIKI_ID_r1_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r1(22)
    );
  SIKI_ID_r1_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r1(21)
    );
  SIKI_ID_r1_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r1(20)
    );
  SIKI_ID_r1_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r1(19)
    );
  SIKI_ID_r1_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r1(18)
    );
  SIKI_ID_r1_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r1(17)
    );
  SIKI_ID_r1_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r1(16)
    );
  SIKI_ID_r1_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r1(15)
    );
  SIKI_ID_r1_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r1(14)
    );
  SIKI_ID_r1_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r1(13)
    );
  SIKI_ID_r1_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r1(12)
    );
  SIKI_ID_r1_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r1(11)
    );
  SIKI_ID_r1_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r1(10)
    );
  SIKI_ID_r1_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r1(9)
    );
  SIKI_ID_r1_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r1(8)
    );
  SIKI_ID_r1_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r1(7)
    );
  SIKI_ID_r1_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r1(6)
    );
  SIKI_ID_r1_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r1(5)
    );
  SIKI_ID_r1_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r1(4)
    );
  SIKI_ID_r1_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r1(3)
    );
  SIKI_ID_r1_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r1(2)
    );
  SIKI_ID_r1_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r1(1)
    );
  SIKI_ID_r1_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r1_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r1(0)
    );
  SIKI_ID_r0_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(31),
      Q => SIKI_ID_r0(31)
    );
  SIKI_ID_r0_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(30),
      Q => SIKI_ID_r0(30)
    );
  SIKI_ID_r0_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(29),
      Q => SIKI_ID_r0(29)
    );
  SIKI_ID_r0_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(28),
      Q => SIKI_ID_r0(28)
    );
  SIKI_ID_r0_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(27),
      Q => SIKI_ID_r0(27)
    );
  SIKI_ID_r0_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(26),
      Q => SIKI_ID_r0(26)
    );
  SIKI_ID_r0_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(25),
      Q => SIKI_ID_r0(25)
    );
  SIKI_ID_r0_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(24),
      Q => SIKI_ID_r0(24)
    );
  SIKI_ID_r0_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(23),
      Q => SIKI_ID_r0(23)
    );
  SIKI_ID_r0_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(22),
      Q => SIKI_ID_r0(22)
    );
  SIKI_ID_r0_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(21),
      Q => SIKI_ID_r0(21)
    );
  SIKI_ID_r0_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(20),
      Q => SIKI_ID_r0(20)
    );
  SIKI_ID_r0_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(19),
      Q => SIKI_ID_r0(19)
    );
  SIKI_ID_r0_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(18),
      Q => SIKI_ID_r0(18)
    );
  SIKI_ID_r0_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(17),
      Q => SIKI_ID_r0(17)
    );
  SIKI_ID_r0_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(16),
      Q => SIKI_ID_r0(16)
    );
  SIKI_ID_r0_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(15),
      Q => SIKI_ID_r0(15)
    );
  SIKI_ID_r0_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(14),
      Q => SIKI_ID_r0(14)
    );
  SIKI_ID_r0_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(13),
      Q => SIKI_ID_r0(13)
    );
  SIKI_ID_r0_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(12),
      Q => SIKI_ID_r0(12)
    );
  SIKI_ID_r0_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(11),
      Q => SIKI_ID_r0(11)
    );
  SIKI_ID_r0_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(10),
      Q => SIKI_ID_r0(10)
    );
  SIKI_ID_r0_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(9),
      Q => SIKI_ID_r0(9)
    );
  SIKI_ID_r0_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(8),
      Q => SIKI_ID_r0(8)
    );
  SIKI_ID_r0_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(7),
      Q => SIKI_ID_r0(7)
    );
  SIKI_ID_r0_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(6),
      Q => SIKI_ID_r0(6)
    );
  SIKI_ID_r0_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(5),
      Q => SIKI_ID_r0(5)
    );
  SIKI_ID_r0_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(4),
      Q => SIKI_ID_r0(4)
    );
  SIKI_ID_r0_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(3),
      Q => SIKI_ID_r0(3)
    );
  SIKI_ID_r0_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(2),
      Q => SIKI_ID_r0(2)
    );
  SIKI_ID_r0_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(1),
      Q => SIKI_ID_r0(1)
    );
  SIKI_ID_r0_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ID_r0_not0001,
      D => SIKI_MEM_data_out_buf(0),
      Q => SIKI_ID_r0(0)
    );
  SIKI_ID_data_2_buf_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(31),
      Q => SIKI_ID_data_2_buf(31)
    );
  SIKI_ID_data_2_buf_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(30),
      Q => SIKI_ID_data_2_buf(30)
    );
  SIKI_ID_data_2_buf_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(29),
      Q => SIKI_ID_data_2_buf(29)
    );
  SIKI_ID_data_2_buf_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(28),
      Q => SIKI_ID_data_2_buf(28)
    );
  SIKI_ID_data_2_buf_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(27),
      Q => SIKI_ID_data_2_buf(27)
    );
  SIKI_ID_data_2_buf_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(26),
      Q => SIKI_ID_data_2_buf(26)
    );
  SIKI_ID_data_2_buf_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(25),
      Q => SIKI_ID_data_2_buf(25)
    );
  SIKI_ID_data_2_buf_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(24),
      Q => SIKI_ID_data_2_buf(24)
    );
  SIKI_ID_data_2_buf_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(23),
      Q => SIKI_ID_data_2_buf(23)
    );
  SIKI_ID_data_2_buf_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(22),
      Q => SIKI_ID_data_2_buf(22)
    );
  SIKI_ID_data_2_buf_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(21),
      Q => SIKI_ID_data_2_buf(21)
    );
  SIKI_ID_data_2_buf_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(20),
      Q => SIKI_ID_data_2_buf(20)
    );
  SIKI_ID_data_2_buf_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(19),
      Q => SIKI_ID_data_2_buf(19)
    );
  SIKI_ID_data_2_buf_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(18),
      Q => SIKI_ID_data_2_buf(18)
    );
  SIKI_ID_data_2_buf_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(17),
      Q => SIKI_ID_data_2_buf(17)
    );
  SIKI_ID_data_2_buf_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(16),
      Q => SIKI_ID_data_2_buf(16)
    );
  SIKI_ID_data_2_buf_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(15),
      Q => SIKI_ID_data_2_buf(15)
    );
  SIKI_ID_data_2_buf_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(14),
      Q => SIKI_ID_data_2_buf(14)
    );
  SIKI_ID_data_2_buf_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(13),
      Q => SIKI_ID_data_2_buf(13)
    );
  SIKI_ID_data_2_buf_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(12),
      Q => SIKI_ID_data_2_buf(12)
    );
  SIKI_ID_data_2_buf_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(11),
      Q => SIKI_ID_data_2_buf(11)
    );
  SIKI_ID_data_2_buf_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(10),
      Q => SIKI_ID_data_2_buf(10)
    );
  SIKI_ID_data_2_buf_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(9),
      Q => SIKI_ID_data_2_buf(9)
    );
  SIKI_ID_data_2_buf_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(8),
      Q => SIKI_ID_data_2_buf(8)
    );
  SIKI_ID_data_2_buf_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(7),
      Q => SIKI_ID_data_2_buf(7)
    );
  SIKI_ID_data_2_buf_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(6),
      Q => SIKI_ID_data_2_buf(6)
    );
  SIKI_ID_data_2_buf_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(5),
      Q => SIKI_ID_data_2_buf(5)
    );
  SIKI_ID_data_2_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(4),
      Q => SIKI_ID_data_2_buf(4)
    );
  SIKI_ID_data_2_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(3),
      Q => SIKI_ID_data_2_buf(3)
    );
  SIKI_ID_data_2_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(2),
      Q => SIKI_ID_data_2_buf(2)
    );
  SIKI_ID_data_2_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(1),
      Q => SIKI_ID_data_2_buf(1)
    );
  SIKI_ID_data_2_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_data_2_sub(0),
      Q => SIKI_ID_data_2_buf(0)
    );
  SIKI_ID_jump_instr_buf : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_jump_instr_sub,
      Q => SIKI_ID_jump_instr_buf_1970
    );
  SIKI_ID_mem_write_buf : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_load_instr_sub,
      Q => SIKI_ID_mem_write_buf_1976
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_19_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(18),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(19),
      O => SIKI_ALU_output_int_addsub0000(19)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_18_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(17),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(18),
      O => SIKI_ALU_output_int_addsub0000(18)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_18_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(17),
      DI => SIKI_ID_data_1_buf(18),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(18),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(18)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_17_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(16),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(17),
      O => SIKI_ALU_output_int_addsub0000(17)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_17_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(16),
      DI => SIKI_ID_data_1_buf(17),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(17),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(17)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_16_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(15),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(16),
      O => SIKI_ALU_output_int_addsub0000(16)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_16_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(15),
      DI => SIKI_ID_data_1_buf(16),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(16),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(16)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_15_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(14),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(15),
      O => SIKI_ALU_output_int_addsub0000(15)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_15_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(14),
      DI => SIKI_ID_data_1_buf(15),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(15),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(15)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_14_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(13),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(14),
      O => SIKI_ALU_output_int_addsub0000(14)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(13),
      DI => SIKI_ID_data_1_buf(14),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(14),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(14)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_13_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(12),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(13),
      O => SIKI_ALU_output_int_addsub0000(13)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(12),
      DI => SIKI_ID_data_1_buf(13),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(13),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(13)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_12_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(11),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(12),
      O => SIKI_ALU_output_int_addsub0000(12)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(11),
      DI => SIKI_ID_data_1_buf(12),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(12),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(12)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_11_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(10),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(11),
      O => SIKI_ALU_output_int_addsub0000(11)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(10),
      DI => SIKI_ID_data_1_buf(11),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(11),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(11)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_10_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(9),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(10),
      O => SIKI_ALU_output_int_addsub0000(10)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(9),
      DI => SIKI_ID_data_1_buf(10),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(10),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(10)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_9_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(8),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(9),
      O => SIKI_ALU_output_int_addsub0000(9)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(8),
      DI => SIKI_ID_data_1_buf(9),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(9),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(9)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_8_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(7),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(8),
      O => SIKI_ALU_output_int_addsub0000(8)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(7),
      DI => SIKI_ID_data_1_buf(8),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(8),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(8)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_7_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(6),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(7),
      O => SIKI_ALU_output_int_addsub0000(7)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(6),
      DI => SIKI_ID_data_1_buf(7),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(7),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(7)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_6_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(5),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(6),
      O => SIKI_ALU_output_int_addsub0000(6)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(5),
      DI => SIKI_ID_data_1_buf(6),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(6),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(6)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_5_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(4),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(5),
      O => SIKI_ALU_output_int_addsub0000(5)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(4),
      DI => SIKI_ID_data_1_buf(5),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(5),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(5)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_4_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(3),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(4),
      O => SIKI_ALU_output_int_addsub0000(4)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(3),
      DI => SIKI_ID_data_1_buf(4),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(4),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(4)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_3_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(2),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(3),
      O => SIKI_ALU_output_int_addsub0000(3)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(2),
      DI => SIKI_ID_data_1_buf(3),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(3)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_2_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(1),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(2),
      O => SIKI_ALU_output_int_addsub0000(2)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(1),
      DI => SIKI_ID_data_1_buf(2),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(2),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(2)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_1_Q : XORCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(0),
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(1),
      O => SIKI_ALU_output_int_addsub0000(1)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => SIKI_ALU_Maddsub_output_int_addsub0000_cy(0),
      DI => SIKI_ID_data_1_buf(1),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(1),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(1)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_xor_0_Q : XORCY
    port map (
      CI => SIKI_ALU_output_int_mux0000,
      LI => SIKI_ALU_Maddsub_output_int_addsub0000_lut(0),
      O => SIKI_ALU_output_int_addsub0000(0)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => SIKI_ALU_output_int_mux0000,
      DI => SIKI_ID_data_1_buf(0),
      S => SIKI_ALU_Maddsub_output_int_addsub0000_lut(0),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_cy(0)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_15_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(14),
      LI => SIKI_ALU_prov_PC(15),
      O => SIKI_ALU_new_PC_sub_addsub0000(15)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_14_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(13),
      LI => SIKI_ALU_prov_PC(14),
      O => SIKI_ALU_new_PC_sub_addsub0000(14)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(13),
      DI => N0,
      S => SIKI_ALU_prov_PC(14),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(14)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_13_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(12),
      LI => SIKI_ALU_prov_PC(13),
      O => SIKI_ALU_new_PC_sub_addsub0000(13)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(12),
      DI => N0,
      S => SIKI_ALU_prov_PC(13),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(13)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_12_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(11),
      LI => SIKI_ALU_prov_PC(12),
      O => SIKI_ALU_new_PC_sub_addsub0000(12)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(11),
      DI => N0,
      S => SIKI_ALU_prov_PC(12),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(12)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_11_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(10),
      LI => SIKI_ALU_prov_PC(11),
      O => SIKI_ALU_new_PC_sub_addsub0000(11)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(10),
      DI => N0,
      S => SIKI_ALU_prov_PC(11),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(11)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_10_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(9),
      LI => SIKI_ALU_prov_PC(10),
      O => SIKI_ALU_new_PC_sub_addsub0000(10)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(9),
      DI => N0,
      S => SIKI_ALU_prov_PC(10),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(10)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_9_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(8),
      LI => SIKI_ALU_prov_PC(9),
      O => SIKI_ALU_new_PC_sub_addsub0000(9)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(8),
      DI => N0,
      S => SIKI_ALU_prov_PC(9),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(9)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_8_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(7),
      LI => SIKI_ALU_prov_PC(8),
      O => SIKI_ALU_new_PC_sub_addsub0000(8)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(7),
      DI => N0,
      S => SIKI_ALU_prov_PC(8),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(8)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_7_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(6),
      LI => SIKI_ALU_prov_PC(7),
      O => SIKI_ALU_new_PC_sub_addsub0000(7)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(6),
      DI => N0,
      S => SIKI_ALU_prov_PC(7),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(7)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_6_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(5),
      LI => SIKI_ALU_prov_PC(6),
      O => SIKI_ALU_new_PC_sub_addsub0000(6)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(5),
      DI => N0,
      S => SIKI_ALU_prov_PC(6),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(6)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_5_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(4),
      LI => SIKI_ALU_prov_PC(5),
      O => SIKI_ALU_new_PC_sub_addsub0000(5)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(4),
      DI => N0,
      S => SIKI_ALU_prov_PC(5),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(5)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_4_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(3),
      LI => SIKI_ALU_prov_PC(4),
      O => SIKI_ALU_new_PC_sub_addsub0000(4)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(3),
      DI => N0,
      S => SIKI_ALU_prov_PC(4),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(4)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_3_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(2),
      LI => SIKI_ALU_prov_PC(3),
      O => SIKI_ALU_new_PC_sub_addsub0000(3)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(2),
      DI => N0,
      S => SIKI_ALU_prov_PC(3),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(3)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_2_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(1),
      LI => SIKI_ALU_prov_PC(2),
      O => SIKI_ALU_new_PC_sub_addsub0000(2)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(1),
      DI => N0,
      S => SIKI_ALU_prov_PC(2),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(2)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_1_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(0),
      LI => SIKI_ALU_prov_PC(1),
      O => SIKI_ALU_new_PC_sub_addsub0000(1)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(0),
      DI => N0,
      S => SIKI_ALU_prov_PC(1),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(1)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_xor_0_Q : XORCY
    port map (
      CI => N0,
      LI => SIKI_ALU_Madd_new_PC_sub_addsub0000_lut(0),
      O => SIKI_ALU_new_PC_sub_addsub0000(0)
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => SIKI_ALU_Madd_new_PC_sub_addsub0000_lut(0),
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_cy(0)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_15_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(14),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(15),
      O => SIKI_ALU_prov_PC_addsub0000(15)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_15_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(15),
      I1 => SIKI_ID_add_to_PC_buf(15),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(15)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_14_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(13),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(14),
      O => SIKI_ALU_prov_PC_addsub0000(14)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(13),
      DI => SIKI_ID_now_PC_buf(14),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(14),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(14)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_14_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(14),
      I1 => SIKI_ID_add_to_PC_buf(14),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(14)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_13_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(12),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(13),
      O => SIKI_ALU_prov_PC_addsub0000(13)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(12),
      DI => SIKI_ID_now_PC_buf(13),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(13),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(13)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_13_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(13),
      I1 => SIKI_ID_add_to_PC_buf(13),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(13)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_12_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(11),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(12),
      O => SIKI_ALU_prov_PC_addsub0000(12)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(11),
      DI => SIKI_ID_now_PC_buf(12),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(12),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(12)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_12_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(12),
      I1 => SIKI_ID_add_to_PC_buf(12),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(12)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_11_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(10),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(11),
      O => SIKI_ALU_prov_PC_addsub0000(11)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(10),
      DI => SIKI_ID_now_PC_buf(11),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(11),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(11)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_11_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(11),
      I1 => SIKI_ID_add_to_PC_buf(11),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(11)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_10_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(9),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(10),
      O => SIKI_ALU_prov_PC_addsub0000(10)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(9),
      DI => SIKI_ID_now_PC_buf(10),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(10),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(10)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_10_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(10),
      I1 => SIKI_ID_add_to_PC_buf(10),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(10)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_9_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(8),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(9),
      O => SIKI_ALU_prov_PC_addsub0000(9)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(8),
      DI => SIKI_ID_now_PC_buf(9),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(9),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(9)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_9_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(9),
      I1 => SIKI_ID_add_to_PC_buf(9),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(9)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_8_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(7),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(8),
      O => SIKI_ALU_prov_PC_addsub0000(8)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(7),
      DI => SIKI_ID_now_PC_buf(8),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(8),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(8)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_8_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(8),
      I1 => SIKI_ID_add_to_PC_buf(8),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(8)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_7_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(6),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(7),
      O => SIKI_ALU_prov_PC_addsub0000(7)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(6),
      DI => SIKI_ID_now_PC_buf(7),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(7),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(7)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_7_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(7),
      I1 => SIKI_ID_add_to_PC_buf(7),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(7)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_6_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(5),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(6),
      O => SIKI_ALU_prov_PC_addsub0000(6)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(5),
      DI => SIKI_ID_now_PC_buf(6),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(6),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(6)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_6_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(6),
      I1 => SIKI_ID_add_to_PC_buf(6),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(6)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_5_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(4),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(5),
      O => SIKI_ALU_prov_PC_addsub0000(5)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(4),
      DI => SIKI_ID_now_PC_buf(5),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(5),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(5)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_5_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(5),
      I1 => SIKI_ID_add_to_PC_buf(5),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(5)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_4_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(3),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(4),
      O => SIKI_ALU_prov_PC_addsub0000(4)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(3),
      DI => SIKI_ID_now_PC_buf(4),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(4),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(4)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_4_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(4),
      I1 => SIKI_ID_add_to_PC_buf(4),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(4)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_3_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(2),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(3),
      O => SIKI_ALU_prov_PC_addsub0000(3)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(2),
      DI => SIKI_ID_now_PC_buf(3),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(3),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(3)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_3_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(3),
      I1 => SIKI_ID_add_to_PC_buf(3),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(3)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_2_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(1),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(2),
      O => SIKI_ALU_prov_PC_addsub0000(2)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(1),
      DI => SIKI_ID_now_PC_buf(2),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(2),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(2)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_2_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(2),
      I1 => SIKI_ID_add_to_PC_buf(2),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(2)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_1_Q : XORCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(0),
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(1),
      O => SIKI_ALU_prov_PC_addsub0000(1)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => SIKI_ALU_Madd_prov_PC_addsub0000_cy(0),
      DI => SIKI_ID_now_PC_buf(1),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(1),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(1)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(1),
      I1 => SIKI_ID_add_to_PC_buf(1),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(1)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_xor_0_Q : XORCY
    port map (
      CI => N0,
      LI => SIKI_ALU_Madd_prov_PC_addsub0000_lut(0),
      O => SIKI_ALU_prov_PC_addsub0000(0)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => N0,
      DI => SIKI_ID_now_PC_buf(0),
      S => SIKI_ALU_Madd_prov_PC_addsub0000_lut(0),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_cy(0)
    );
  SIKI_ALU_Madd_prov_PC_addsub0000_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_now_PC_buf(0),
      I1 => SIKI_ID_add_to_PC_buf(0),
      O => SIKI_ALU_Madd_prov_PC_addsub0000_lut(0)
    );
  SIKI_ALU_load_mem_buf : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_mem_write_buf_1976,
      Q => SIKI_ALU_load_mem_buf_753
    );
  SIKI_ALU_output_buf_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(19),
      Q => SIKI_ALU_output_buf(19)
    );
  SIKI_ALU_output_buf_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(18),
      Q => SIKI_ALU_output_buf(18)
    );
  SIKI_ALU_output_buf_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(17),
      Q => SIKI_ALU_output_buf(17)
    );
  SIKI_ALU_output_buf_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(16),
      Q => SIKI_ALU_output_buf(16)
    );
  SIKI_ALU_output_buf_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(15),
      Q => SIKI_ALU_output_buf(15)
    );
  SIKI_ALU_output_buf_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(14),
      Q => SIKI_ALU_output_buf(14)
    );
  SIKI_ALU_output_buf_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(13),
      Q => SIKI_ALU_output_buf(13)
    );
  SIKI_ALU_output_buf_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(12),
      Q => SIKI_ALU_output_buf(12)
    );
  SIKI_ALU_output_buf_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(11),
      Q => SIKI_ALU_output_buf(11)
    );
  SIKI_ALU_output_buf_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(10),
      Q => SIKI_ALU_output_buf(10)
    );
  SIKI_ALU_output_buf_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(9),
      Q => SIKI_ALU_output_buf(9)
    );
  SIKI_ALU_output_buf_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(8),
      Q => SIKI_ALU_output_buf(8)
    );
  SIKI_ALU_output_buf_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(7),
      Q => SIKI_ALU_output_buf(7)
    );
  SIKI_ALU_output_buf_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(6),
      Q => SIKI_ALU_output_buf(6)
    );
  SIKI_ALU_output_buf_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(5),
      Q => SIKI_ALU_output_buf(5)
    );
  SIKI_ALU_output_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(4),
      Q => SIKI_ALU_output_buf(4)
    );
  SIKI_ALU_output_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(3),
      Q => SIKI_ALU_output_buf(3)
    );
  SIKI_ALU_output_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(2),
      Q => SIKI_ALU_output_buf(2)
    );
  SIKI_ALU_output_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(1),
      Q => SIKI_ALU_output_buf(1)
    );
  SIKI_ALU_output_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_output_int(0),
      Q => SIKI_ALU_output_buf(0)
    );
  SIKI_ALU_new_PC_buf_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(15),
      Q => SIKI_ALU_new_PC_buf(15)
    );
  SIKI_ALU_new_PC_buf_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(14),
      Q => SIKI_ALU_new_PC_buf(14)
    );
  SIKI_ALU_new_PC_buf_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(13),
      Q => SIKI_ALU_new_PC_buf(13)
    );
  SIKI_ALU_new_PC_buf_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(12),
      Q => SIKI_ALU_new_PC_buf(12)
    );
  SIKI_ALU_new_PC_buf_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(11),
      Q => SIKI_ALU_new_PC_buf(11)
    );
  SIKI_ALU_new_PC_buf_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(10),
      Q => SIKI_ALU_new_PC_buf(10)
    );
  SIKI_ALU_new_PC_buf_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(9),
      Q => SIKI_ALU_new_PC_buf(9)
    );
  SIKI_ALU_new_PC_buf_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(8),
      Q => SIKI_ALU_new_PC_buf(8)
    );
  SIKI_ALU_new_PC_buf_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(7),
      Q => SIKI_ALU_new_PC_buf(7)
    );
  SIKI_ALU_new_PC_buf_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(6),
      Q => SIKI_ALU_new_PC_buf(6)
    );
  SIKI_ALU_new_PC_buf_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(5),
      Q => SIKI_ALU_new_PC_buf(5)
    );
  SIKI_ALU_new_PC_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(4),
      Q => SIKI_ALU_new_PC_buf(4)
    );
  SIKI_ALU_new_PC_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(3),
      Q => SIKI_ALU_new_PC_buf(3)
    );
  SIKI_ALU_new_PC_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(2),
      Q => SIKI_ALU_new_PC_buf(2)
    );
  SIKI_ALU_new_PC_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(1),
      Q => SIKI_ALU_new_PC_buf(1)
    );
  SIKI_ALU_new_PC_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_new_PC_sub(0),
      Q => SIKI_ALU_new_PC_buf(0)
    );
  SIKI_ALU_store_mem_buf : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ID_store_instr_buf_3115,
      Q => SIKI_ALU_store_mem_buf_1103
    );
  SIKI_IFE_recv_data_buf_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(31),
      Q => SIKI_IFE_recv_data_buf(31)
    );
  SIKI_IFE_recv_data_buf_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(30),
      Q => SIKI_IFE_recv_data_buf(30)
    );
  SIKI_IFE_recv_data_buf_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(29),
      Q => SIKI_IFE_recv_data_buf(29)
    );
  SIKI_IFE_recv_data_buf_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(28),
      Q => SIKI_IFE_recv_data_buf(28)
    );
  SIKI_IFE_recv_data_buf_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(27),
      Q => SIKI_IFE_recv_data_buf(27)
    );
  SIKI_IFE_recv_data_buf_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(26),
      Q => SIKI_IFE_recv_data_buf(26)
    );
  SIKI_IFE_recv_data_buf_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(25),
      Q => SIKI_IFE_recv_data_buf(25)
    );
  SIKI_IFE_recv_data_buf_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(24),
      Q => SIKI_IFE_recv_data_buf(24)
    );
  SIKI_IFE_recv_data_buf_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(23),
      Q => SIKI_IFE_recv_data_buf(23)
    );
  SIKI_IFE_recv_data_buf_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(22),
      Q => SIKI_IFE_recv_data_buf(22)
    );
  SIKI_IFE_recv_data_buf_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(21),
      Q => SIKI_IFE_recv_data_buf(21)
    );
  SIKI_IFE_recv_data_buf_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(20),
      Q => SIKI_IFE_recv_data_buf(20)
    );
  SIKI_IFE_recv_data_buf_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(19),
      Q => SIKI_IFE_recv_data_buf(19)
    );
  SIKI_IFE_recv_data_buf_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(18),
      Q => SIKI_IFE_recv_data_buf(18)
    );
  SIKI_IFE_recv_data_buf_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(17),
      Q => SIKI_IFE_recv_data_buf(17)
    );
  SIKI_IFE_recv_data_buf_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(16),
      Q => SIKI_IFE_recv_data_buf(16)
    );
  SIKI_IFE_recv_data_buf_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(15),
      Q => SIKI_IFE_recv_data_buf(15)
    );
  SIKI_IFE_recv_data_buf_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(14),
      Q => SIKI_IFE_recv_data_buf(14)
    );
  SIKI_IFE_recv_data_buf_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(13),
      Q => SIKI_IFE_recv_data_buf(13)
    );
  SIKI_IFE_recv_data_buf_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(12),
      Q => SIKI_IFE_recv_data_buf(12)
    );
  SIKI_IFE_recv_data_buf_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(11),
      Q => SIKI_IFE_recv_data_buf(11)
    );
  SIKI_IFE_recv_data_buf_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(10),
      Q => SIKI_IFE_recv_data_buf(10)
    );
  SIKI_IFE_recv_data_buf_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(9),
      Q => SIKI_IFE_recv_data_buf(9)
    );
  SIKI_IFE_recv_data_buf_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(8),
      Q => SIKI_IFE_recv_data_buf(8)
    );
  SIKI_IFE_recv_data_buf_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(7),
      Q => SIKI_IFE_recv_data_buf(7)
    );
  SIKI_IFE_recv_data_buf_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(6),
      Q => SIKI_IFE_recv_data_buf(6)
    );
  SIKI_IFE_recv_data_buf_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(5),
      Q => SIKI_IFE_recv_data_buf(5)
    );
  SIKI_IFE_recv_data_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(4),
      Q => SIKI_IFE_recv_data_buf(4)
    );
  SIKI_IFE_recv_data_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(3),
      Q => SIKI_IFE_recv_data_buf(3)
    );
  SIKI_IFE_recv_data_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(2),
      Q => SIKI_IFE_recv_data_buf(2)
    );
  SIKI_IFE_recv_data_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(1),
      Q => SIKI_IFE_recv_data_buf(1)
    );
  SIKI_IFE_recv_data_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_IFE_next_instr(0),
      Q => SIKI_IFE_recv_data_buf(0)
    );
  SIKI_IFE_prev_PC_buf_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(15),
      Q => SIKI_IFE_prev_PC_buf(15)
    );
  SIKI_IFE_prev_PC_buf_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(14),
      Q => SIKI_IFE_prev_PC_buf(14)
    );
  SIKI_IFE_prev_PC_buf_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(13),
      Q => SIKI_IFE_prev_PC_buf(13)
    );
  SIKI_IFE_prev_PC_buf_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(12),
      Q => SIKI_IFE_prev_PC_buf(12)
    );
  SIKI_IFE_prev_PC_buf_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(11),
      Q => SIKI_IFE_prev_PC_buf(11)
    );
  SIKI_IFE_prev_PC_buf_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(10),
      Q => SIKI_IFE_prev_PC_buf(10)
    );
  SIKI_IFE_prev_PC_buf_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(9),
      Q => SIKI_IFE_prev_PC_buf(9)
    );
  SIKI_IFE_prev_PC_buf_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(8),
      Q => SIKI_IFE_prev_PC_buf(8)
    );
  SIKI_IFE_prev_PC_buf_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(7),
      Q => SIKI_IFE_prev_PC_buf(7)
    );
  SIKI_IFE_prev_PC_buf_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(6),
      Q => SIKI_IFE_prev_PC_buf(6)
    );
  SIKI_IFE_prev_PC_buf_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(5),
      Q => SIKI_IFE_prev_PC_buf(5)
    );
  SIKI_IFE_prev_PC_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(4),
      Q => SIKI_IFE_prev_PC_buf(4)
    );
  SIKI_IFE_prev_PC_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(3),
      Q => SIKI_IFE_prev_PC_buf(3)
    );
  SIKI_IFE_prev_PC_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(2),
      Q => SIKI_IFE_prev_PC_buf(2)
    );
  SIKI_IFE_prev_PC_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(1),
      Q => SIKI_IFE_prev_PC_buf(1)
    );
  SIKI_IFE_prev_PC_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_recv_data_buf_not0001,
      D => SIKI_ALU_new_PC_buf(0),
      Q => SIKI_IFE_prev_PC_buf(0)
    );
  SIKI_IFE_dina_buf_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(31),
      Q => SIKI_IFE_dina_buf(31)
    );
  SIKI_IFE_dina_buf_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(30),
      Q => SIKI_IFE_dina_buf(30)
    );
  SIKI_IFE_dina_buf_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(29),
      Q => SIKI_IFE_dina_buf(29)
    );
  SIKI_IFE_dina_buf_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(28),
      Q => SIKI_IFE_dina_buf(28)
    );
  SIKI_IFE_dina_buf_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(27),
      Q => SIKI_IFE_dina_buf(27)
    );
  SIKI_IFE_dina_buf_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(26),
      Q => SIKI_IFE_dina_buf(26)
    );
  SIKI_IFE_dina_buf_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(25),
      Q => SIKI_IFE_dina_buf(25)
    );
  SIKI_IFE_dina_buf_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(24),
      Q => SIKI_IFE_dina_buf(24)
    );
  SIKI_IFE_dina_buf_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(23),
      Q => SIKI_IFE_dina_buf(23)
    );
  SIKI_IFE_dina_buf_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(22),
      Q => SIKI_IFE_dina_buf(22)
    );
  SIKI_IFE_dina_buf_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(21),
      Q => SIKI_IFE_dina_buf(21)
    );
  SIKI_IFE_dina_buf_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(20),
      Q => SIKI_IFE_dina_buf(20)
    );
  SIKI_IFE_dina_buf_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(19),
      Q => SIKI_IFE_dina_buf(19)
    );
  SIKI_IFE_dina_buf_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(18),
      Q => SIKI_IFE_dina_buf(18)
    );
  SIKI_IFE_dina_buf_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(17),
      Q => SIKI_IFE_dina_buf(17)
    );
  SIKI_IFE_dina_buf_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(16),
      Q => SIKI_IFE_dina_buf(16)
    );
  SIKI_IFE_dina_buf_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(15),
      Q => SIKI_IFE_dina_buf(15)
    );
  SIKI_IFE_dina_buf_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(14),
      Q => SIKI_IFE_dina_buf(14)
    );
  SIKI_IFE_dina_buf_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(13),
      Q => SIKI_IFE_dina_buf(13)
    );
  SIKI_IFE_dina_buf_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(12),
      Q => SIKI_IFE_dina_buf(12)
    );
  SIKI_IFE_dina_buf_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(11),
      Q => SIKI_IFE_dina_buf(11)
    );
  SIKI_IFE_dina_buf_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(10),
      Q => SIKI_IFE_dina_buf(10)
    );
  SIKI_IFE_dina_buf_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(9),
      Q => SIKI_IFE_dina_buf(9)
    );
  SIKI_IFE_dina_buf_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(8),
      Q => SIKI_IFE_dina_buf(8)
    );
  SIKI_IFE_dina_buf_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(7),
      Q => SIKI_IFE_dina_buf(7)
    );
  SIKI_IFE_dina_buf_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(6),
      Q => SIKI_IFE_dina_buf(6)
    );
  SIKI_IFE_dina_buf_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(5),
      Q => SIKI_IFE_dina_buf(5)
    );
  SIKI_IFE_dina_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(4),
      Q => SIKI_IFE_dina_buf(4)
    );
  SIKI_IFE_dina_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(3),
      Q => SIKI_IFE_dina_buf(3)
    );
  SIKI_IFE_dina_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(2),
      Q => SIKI_IFE_dina_buf(2)
    );
  SIKI_IFE_dina_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(1),
      Q => SIKI_IFE_dina_buf(1)
    );
  SIKI_IFE_dina_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => load_instr_3861,
      D => full_recv(0),
      Q => SIKI_IFE_dina_buf(0)
    );
  SIKI_IFE_addra_buf_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(15),
      Q => SIKI_IFE_addra_buf(15)
    );
  SIKI_IFE_addra_buf_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(14),
      Q => SIKI_IFE_addra_buf(14)
    );
  SIKI_IFE_addra_buf_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(13),
      Q => SIKI_IFE_addra_buf(13)
    );
  SIKI_IFE_addra_buf_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(12),
      Q => SIKI_IFE_addra_buf(12)
    );
  SIKI_IFE_addra_buf_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(11),
      Q => SIKI_IFE_addra_buf(11)
    );
  SIKI_IFE_addra_buf_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(10),
      Q => SIKI_IFE_addra_buf(10)
    );
  SIKI_IFE_addra_buf_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(9),
      Q => SIKI_IFE_addra_buf(9)
    );
  SIKI_IFE_addra_buf_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(8),
      Q => SIKI_IFE_addra_buf(8)
    );
  SIKI_IFE_addra_buf_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(7),
      Q => SIKI_IFE_addra_buf(7)
    );
  SIKI_IFE_addra_buf_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(6),
      Q => SIKI_IFE_addra_buf(6)
    );
  SIKI_IFE_addra_buf_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(5),
      Q => SIKI_IFE_addra_buf(5)
    );
  SIKI_IFE_addra_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(4),
      Q => SIKI_IFE_addra_buf(4)
    );
  SIKI_IFE_addra_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(3),
      Q => SIKI_IFE_addra_buf(3)
    );
  SIKI_IFE_addra_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(2),
      Q => SIKI_IFE_addra_buf(2)
    );
  SIKI_IFE_addra_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(1),
      Q => SIKI_IFE_addra_buf(1)
    );
  SIKI_IFE_addra_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_addra_buf_not0001,
      D => SIKI_IFE_addra_buf_mux0000(0),
      Q => SIKI_IFE_addra_buf(0)
    );
  SIKI_IFE_next_instr_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(31),
      Q => SIKI_IFE_next_instr(31)
    );
  SIKI_IFE_next_instr_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(30),
      Q => SIKI_IFE_next_instr(30)
    );
  SIKI_IFE_next_instr_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(29),
      Q => SIKI_IFE_next_instr(29)
    );
  SIKI_IFE_next_instr_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(28),
      Q => SIKI_IFE_next_instr(28)
    );
  SIKI_IFE_next_instr_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(27),
      Q => SIKI_IFE_next_instr(27)
    );
  SIKI_IFE_next_instr_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(26),
      Q => SIKI_IFE_next_instr(26)
    );
  SIKI_IFE_next_instr_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(25),
      Q => SIKI_IFE_next_instr(25)
    );
  SIKI_IFE_next_instr_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(24),
      Q => SIKI_IFE_next_instr(24)
    );
  SIKI_IFE_next_instr_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(23),
      Q => SIKI_IFE_next_instr(23)
    );
  SIKI_IFE_next_instr_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(22),
      Q => SIKI_IFE_next_instr(22)
    );
  SIKI_IFE_next_instr_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(21),
      Q => SIKI_IFE_next_instr(21)
    );
  SIKI_IFE_next_instr_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(20),
      Q => SIKI_IFE_next_instr(20)
    );
  SIKI_IFE_next_instr_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(19),
      Q => SIKI_IFE_next_instr(19)
    );
  SIKI_IFE_next_instr_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(18),
      Q => SIKI_IFE_next_instr(18)
    );
  SIKI_IFE_next_instr_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(17),
      Q => SIKI_IFE_next_instr(17)
    );
  SIKI_IFE_next_instr_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(16),
      Q => SIKI_IFE_next_instr(16)
    );
  SIKI_IFE_next_instr_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(15),
      Q => SIKI_IFE_next_instr(15)
    );
  SIKI_IFE_next_instr_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(14),
      Q => SIKI_IFE_next_instr(14)
    );
  SIKI_IFE_next_instr_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(13),
      Q => SIKI_IFE_next_instr(13)
    );
  SIKI_IFE_next_instr_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(12),
      Q => SIKI_IFE_next_instr(12)
    );
  SIKI_IFE_next_instr_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(11),
      Q => SIKI_IFE_next_instr(11)
    );
  SIKI_IFE_next_instr_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(10),
      Q => SIKI_IFE_next_instr(10)
    );
  SIKI_IFE_next_instr_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(9),
      Q => SIKI_IFE_next_instr(9)
    );
  SIKI_IFE_next_instr_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(8),
      Q => SIKI_IFE_next_instr(8)
    );
  SIKI_IFE_next_instr_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(7),
      Q => SIKI_IFE_next_instr(7)
    );
  SIKI_IFE_next_instr_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(6),
      Q => SIKI_IFE_next_instr(6)
    );
  SIKI_IFE_next_instr_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(5),
      Q => SIKI_IFE_next_instr(5)
    );
  SIKI_IFE_next_instr_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(4),
      Q => SIKI_IFE_next_instr(4)
    );
  SIKI_IFE_next_instr_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(3),
      Q => SIKI_IFE_next_instr(3)
    );
  SIKI_IFE_next_instr_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(2),
      Q => SIKI_IFE_next_instr(2)
    );
  SIKI_IFE_next_instr_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(1),
      Q => SIKI_IFE_next_instr(1)
    );
  SIKI_IFE_next_instr_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_IFE_next_instr_not0001,
      D => SIKI_IFE_douta_buf(0),
      Q => SIKI_IFE_next_instr(0)
    );
  SIKI_TX_Mcount_state_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_TX_state(1),
      I1 => SIKI_TX_state(0),
      O => SIKI_TX_Result(1)
    );
  SIKI_RX_Mcount_state_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_RX_state(1),
      I1 => SIKI_RX_state(0),
      O => SIKI_RX_Result_1_1
    );
  SIKI_RX_Mcount_run_count_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_RX_run_count(1),
      I1 => SIKI_RX_run_count(0),
      O => SIKI_RX_Result(1)
    );
  Mcount_print_regs_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => print_regs(1),
      I1 => print_regs(0),
      O => Result_1_1
    );
  SIKI_MEM_data_out_sub_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(9),
      I2 => N84,
      O => SIKI_MEM_data_out_sub(9)
    );
  SIKI_MEM_data_out_sub_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(8),
      I2 => N85,
      O => SIKI_MEM_data_out_sub(8)
    );
  SIKI_MEM_data_out_sub_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(7),
      I2 => N86,
      O => SIKI_MEM_data_out_sub(7)
    );
  SIKI_MEM_data_out_sub_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(6),
      I2 => N87,
      O => SIKI_MEM_data_out_sub(6)
    );
  SIKI_MEM_data_out_sub_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(5),
      I2 => N88,
      O => SIKI_MEM_data_out_sub(5)
    );
  SIKI_MEM_data_out_sub_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(4),
      I2 => N89,
      O => SIKI_MEM_data_out_sub(4)
    );
  SIKI_MEM_data_out_sub_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(3),
      I2 => N90,
      O => SIKI_MEM_data_out_sub(3)
    );
  SIKI_MEM_data_out_sub_31_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(31),
      I2 => N62,
      O => SIKI_MEM_data_out_sub(31)
    );
  SIKI_MEM_data_out_sub_30_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(30),
      I2 => N63,
      O => SIKI_MEM_data_out_sub(30)
    );
  SIKI_MEM_data_out_sub_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(2),
      I2 => N91,
      O => SIKI_MEM_data_out_sub(2)
    );
  SIKI_MEM_data_out_sub_29_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(29),
      I2 => N64,
      O => SIKI_MEM_data_out_sub(29)
    );
  SIKI_MEM_data_out_sub_28_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(28),
      I2 => N65,
      O => SIKI_MEM_data_out_sub(28)
    );
  SIKI_MEM_data_out_sub_27_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(27),
      I2 => N66,
      O => SIKI_MEM_data_out_sub(27)
    );
  SIKI_MEM_data_out_sub_26_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(26),
      I2 => N67,
      O => SIKI_MEM_data_out_sub(26)
    );
  SIKI_MEM_data_out_sub_25_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(25),
      I2 => N68,
      O => SIKI_MEM_data_out_sub(25)
    );
  SIKI_MEM_data_out_sub_24_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(24),
      I2 => N69,
      O => SIKI_MEM_data_out_sub(24)
    );
  SIKI_MEM_data_out_sub_23_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(23),
      I2 => N70,
      O => SIKI_MEM_data_out_sub(23)
    );
  SIKI_MEM_data_out_sub_22_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(22),
      I2 => N71,
      O => SIKI_MEM_data_out_sub(22)
    );
  SIKI_MEM_data_out_sub_21_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(21),
      I2 => N72,
      O => SIKI_MEM_data_out_sub(21)
    );
  SIKI_MEM_data_out_sub_20_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(20),
      I2 => N73,
      O => SIKI_MEM_data_out_sub(20)
    );
  SIKI_MEM_data_out_sub_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(1),
      I2 => N92,
      O => SIKI_MEM_data_out_sub(1)
    );
  SIKI_MEM_data_out_sub_19_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(19),
      I2 => N74,
      O => SIKI_MEM_data_out_sub(19)
    );
  SIKI_MEM_data_out_sub_18_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(18),
      I2 => N75,
      O => SIKI_MEM_data_out_sub(18)
    );
  SIKI_MEM_data_out_sub_17_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(17),
      I2 => N76,
      O => SIKI_MEM_data_out_sub(17)
    );
  SIKI_MEM_data_out_sub_16_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(16),
      I2 => N77,
      O => SIKI_MEM_data_out_sub(16)
    );
  SIKI_MEM_data_out_sub_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(15),
      I2 => N78,
      O => SIKI_MEM_data_out_sub(15)
    );
  SIKI_MEM_data_out_sub_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(14),
      I2 => N79,
      O => SIKI_MEM_data_out_sub(14)
    );
  SIKI_MEM_data_out_sub_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(13),
      I2 => N80,
      O => SIKI_MEM_data_out_sub(13)
    );
  SIKI_MEM_data_out_sub_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(12),
      I2 => N811,
      O => SIKI_MEM_data_out_sub(12)
    );
  SIKI_MEM_data_out_sub_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(11),
      I2 => N82,
      O => SIKI_MEM_data_out_sub(11)
    );
  SIKI_MEM_data_out_sub_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(10),
      I2 => N83,
      O => SIKI_MEM_data_out_sub(10)
    );
  SIKI_MEM_data_out_sub_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ALU_load_mem_buf_753,
      I1 => SIKI_ALU_write_D_buf(0),
      I2 => N93,
      O => SIKI_MEM_data_out_sub(0)
    );
  SIKI_IFE_addra_buf_mux0000_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(9),
      I2 => write_BRAM(9),
      O => SIKI_IFE_addra_buf_mux0000(9)
    );
  SIKI_IFE_addra_buf_mux0000_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(8),
      I2 => write_BRAM(8),
      O => SIKI_IFE_addra_buf_mux0000(8)
    );
  SIKI_IFE_addra_buf_mux0000_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(7),
      I2 => write_BRAM(7),
      O => SIKI_IFE_addra_buf_mux0000(7)
    );
  SIKI_IFE_addra_buf_mux0000_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(6),
      I2 => write_BRAM(6),
      O => SIKI_IFE_addra_buf_mux0000(6)
    );
  SIKI_IFE_addra_buf_mux0000_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(5),
      I2 => write_BRAM(5),
      O => SIKI_IFE_addra_buf_mux0000(5)
    );
  SIKI_IFE_addra_buf_mux0000_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(4),
      I2 => write_BRAM(4),
      O => SIKI_IFE_addra_buf_mux0000(4)
    );
  SIKI_IFE_addra_buf_mux0000_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(3),
      I2 => write_BRAM(3),
      O => SIKI_IFE_addra_buf_mux0000(3)
    );
  SIKI_IFE_addra_buf_mux0000_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(2),
      I2 => write_BRAM(2),
      O => SIKI_IFE_addra_buf_mux0000(2)
    );
  SIKI_IFE_addra_buf_mux0000_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(1),
      I2 => write_BRAM(1),
      O => SIKI_IFE_addra_buf_mux0000(1)
    );
  SIKI_IFE_addra_buf_mux0000_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(15),
      I2 => write_BRAM(15),
      O => SIKI_IFE_addra_buf_mux0000(15)
    );
  SIKI_IFE_addra_buf_mux0000_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(14),
      I2 => write_BRAM(14),
      O => SIKI_IFE_addra_buf_mux0000(14)
    );
  SIKI_IFE_addra_buf_mux0000_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(13),
      I2 => write_BRAM(13),
      O => SIKI_IFE_addra_buf_mux0000(13)
    );
  SIKI_IFE_addra_buf_mux0000_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(12),
      I2 => write_BRAM(12),
      O => SIKI_IFE_addra_buf_mux0000(12)
    );
  SIKI_IFE_addra_buf_mux0000_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(11),
      I2 => write_BRAM(11),
      O => SIKI_IFE_addra_buf_mux0000(11)
    );
  SIKI_IFE_addra_buf_mux0000_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(10),
      I2 => write_BRAM(10),
      O => SIKI_IFE_addra_buf_mux0000(10)
    );
  SIKI_IFE_addra_buf_mux0000_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => load_instr_3861,
      I1 => SIKI_ALU_new_PC_buf(0),
      I2 => write_BRAM(0),
      O => SIKI_IFE_addra_buf_mux0000(0)
    );
  SIKI_TX_Mcount_state_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => SIKI_TX_state(0),
      I1 => SIKI_TX_state(2),
      I2 => SIKI_TX_state(1),
      O => SIKI_TX_Result(2)
    );
  SIKI_RX_Mcount_state_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => SIKI_RX_state(0),
      I1 => SIKI_RX_state(2),
      I2 => SIKI_RX_state(1),
      O => SIKI_RX_Result_2_1
    );
  SIKI_RX_Mcount_run_count_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => SIKI_RX_run_count(1),
      I1 => SIKI_RX_run_count(2),
      I2 => SIKI_RX_run_count(0),
      O => SIKI_RX_Result(2)
    );
  Mcount_print_regs_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => print_regs(0),
      I1 => print_regs(2),
      I2 => print_regs(1),
      O => Result_2_1
    );
  top_state_FSM_FFd8_In1 : LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => state(0),
      I1 => top_state_FSM_FFd8_3902,
      I2 => state(1),
      I3 => top_state_FSM_FFd9_3904,
      O => top_state_FSM_FFd8_In
    );
  top_state_FSM_FFd7_In1 : LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => state(0),
      I1 => top_state_FSM_FFd7_3900,
      I2 => state(1),
      I3 => top_state_FSM_FFd8_3902,
      O => top_state_FSM_FFd7_In
    );
  top_state_FSM_FFd6_In1 : LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => state(0),
      I1 => top_state_FSM_FFd6_3898,
      I2 => state(1),
      I3 => top_state_FSM_FFd7_3900,
      O => top_state_FSM_FFd6_In
    );
  SIKI_TX_Mcount_state_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => SIKI_TX_state(0),
      I1 => SIKI_TX_state(3),
      I2 => SIKI_TX_state(1),
      I3 => SIKI_TX_state(2),
      O => SIKI_TX_Result(3)
    );
  SIKI_RX_Mcount_state_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => SIKI_RX_state(0),
      I1 => SIKI_RX_state(3),
      I2 => SIKI_RX_state(1),
      I3 => SIKI_RX_state(2),
      O => SIKI_RX_Result(3)
    );
  Mcount_print_regs_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => print_regs(0),
      I1 => print_regs(3),
      I2 => print_regs(1),
      I3 => print_regs(2),
      O => Result_3_1
    );
  Mcount_print_regs_xor_4_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => print_regs(0),
      I1 => print_regs(4),
      I2 => print_regs(1),
      I3 => print_regs(2),
      I4 => print_regs(3),
      O => Result_4_1
    );
  SIKI_ID_mem_to_R_sig_sub_cmp_eq00151 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(27),
      I1 => SIKI_IFE_recv_data_buf(31),
      I2 => SIKI_IFE_recv_data_buf(29),
      I3 => SIKI_IFE_recv_data_buf(30),
      I4 => SIKI_IFE_recv_data_buf(26),
      I5 => SIKI_IFE_recv_data_buf(28),
      O => SIKI_ID_load_instr_sub
    );
  SIKI_ID_data_1_sub_cmp_eq00041 : LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(29),
      I1 => SIKI_IFE_recv_data_buf(30),
      I2 => SIKI_IFE_recv_data_buf(31),
      I3 => SIKI_IFE_recv_data_buf(28),
      I4 => SIKI_IFE_recv_data_buf(26),
      I5 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_store_instr_sub
    );
  SIKI_MEM_R_sig_buf_cmp_eq00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      O => SIKI_ALU_dest_R_buf_cmp_eq0000
    );
  SIKI_IFE_recv_data_buf_not00011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => state(1),
      I1 => state(0),
      I2 => load_instr_3861,
      O => SIKI_IFE_recv_data_buf_not0001
    );
  SIKI_IFE_next_instr_not00011 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => load_instr_3861,
      I1 => state(1),
      I2 => state(0),
      O => SIKI_IFE_next_instr_not0001
    );
  SIKI_IFE_addra_buf_not00011 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => load_instr_3861,
      O => SIKI_IFE_addra_buf_not0001
    );
  SIKI_RX_data_count_not00021 : LUT6
    generic map(
      INIT => X"01FD0101FFFFFFFF"
    )
    port map (
      I0 => SIKI_RX_state(0),
      I1 => SIKI_RX_state(2),
      I2 => SIKI_RX_state(1),
      I3 => SIKI_RX_data_trim_3512,
      I4 => rx_go_3869,
      I5 => SIKI_RX_state(3),
      O => SIKI_RX_data_count_not0002
    );
  top_state_FSM_FFd14_In11 : LUT5
    generic map(
      INIT => X"CC88C480"
    )
    port map (
      I0 => SIKI_RX_received_buf_3522,
      I1 => check_rx,
      I2 => top_state_FSM_FFd12_3881,
      I3 => top_state_FSM_FFd14_3885,
      I4 => top_state_FSM_FFd15_3887,
      O => top_state_FSM_FFd14_In
    );
  full_recv_31_mux000011 : LUT6
    generic map(
      INIT => X"F7F7F7FF80808000"
    )
    port map (
      I0 => SIKI_RX_received_buf_3522,
      I1 => check_rx,
      I2 => SIKI_RX_output_buf(7),
      I3 => top_state_FSM_FFd12_3881,
      I4 => top_state_FSM_FFd15_3887,
      I5 => full_recv(31),
      O => full_recv_31_mux0000
    );
  full_recv_30_mux000011 : LUT6
    generic map(
      INIT => X"F7F7F7FF80808000"
    )
    port map (
      I0 => SIKI_RX_received_buf_3522,
      I1 => check_rx,
      I2 => SIKI_RX_output_buf(6),
      I3 => top_state_FSM_FFd12_3881,
      I4 => top_state_FSM_FFd15_3887,
      I5 => full_recv(30),
      O => full_recv_30_mux0000
    );
  full_recv_29_mux000011 : LUT6
    generic map(
      INIT => X"F7F7F7FF80808000"
    )
    port map (
      I0 => SIKI_RX_received_buf_3522,
      I1 => check_rx,
      I2 => SIKI_RX_output_buf(5),
      I3 => top_state_FSM_FFd12_3881,
      I4 => top_state_FSM_FFd15_3887,
      I5 => full_recv(29),
      O => full_recv_29_mux0000
    );
  full_recv_28_mux000011 : LUT6
    generic map(
      INIT => X"F7F7F7FF80808000"
    )
    port map (
      I0 => SIKI_RX_received_buf_3522,
      I1 => check_rx,
      I2 => SIKI_RX_output_buf(4),
      I3 => top_state_FSM_FFd12_3881,
      I4 => top_state_FSM_FFd15_3887,
      I5 => full_recv(28),
      O => full_recv_28_mux0000
    );
  full_recv_27_mux000011 : LUT6
    generic map(
      INIT => X"F7F7F7FF80808000"
    )
    port map (
      I0 => SIKI_RX_received_buf_3522,
      I1 => check_rx,
      I2 => SIKI_RX_output_buf(3),
      I3 => top_state_FSM_FFd12_3881,
      I4 => top_state_FSM_FFd15_3887,
      I5 => full_recv(27),
      O => full_recv_27_mux0000
    );
  full_recv_26_mux000011 : LUT6
    generic map(
      INIT => X"F7F7F7FF80808000"
    )
    port map (
      I0 => SIKI_RX_received_buf_3522,
      I1 => check_rx,
      I2 => SIKI_RX_output_buf(2),
      I3 => top_state_FSM_FFd12_3881,
      I4 => top_state_FSM_FFd15_3887,
      I5 => full_recv(26),
      O => full_recv_26_mux0000
    );
  full_recv_25_mux000011 : LUT6
    generic map(
      INIT => X"F7F7F7FF80808000"
    )
    port map (
      I0 => SIKI_RX_received_buf_3522,
      I1 => check_rx,
      I2 => SIKI_RX_output_buf(1),
      I3 => top_state_FSM_FFd12_3881,
      I4 => top_state_FSM_FFd15_3887,
      I5 => full_recv(25),
      O => full_recv_25_mux0000
    );
  full_recv_24_mux000021 : LUT6
    generic map(
      INIT => X"F7F7F7FF80808000"
    )
    port map (
      I0 => SIKI_RX_received_buf_3522,
      I1 => check_rx,
      I2 => SIKI_RX_output_buf(0),
      I3 => top_state_FSM_FFd12_3881,
      I4 => top_state_FSM_FFd15_3887,
      I5 => full_recv(24),
      O => full_recv_24_mux0000
    );
  SIKI_ID_r12_not000161 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(2),
      I1 => state(0),
      I2 => state(1),
      O => SIKI_ID_r12_not0001_bdd6
    );
  SIKI_ID_r0_not000161 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => SIKI_MEM_R_num_buf(2),
      O => SIKI_ID_r0_not0001_bdd6
    );
  SIKI_ID_r9_not000111 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(3),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_MEM_R_num_buf(4),
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_ID_r0_not0001_bdd6,
      O => SIKI_ID_r9_not0001
    );
  SIKI_ID_r8_not000111 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(3),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_MEM_R_num_buf(4),
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_ID_r0_not0001_bdd6,
      O => SIKI_ID_r8_not0001
    );
  SIKI_ID_r7_not000111 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(1),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(3),
      I3 => SIKI_MEM_R_num_buf(4),
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_ID_r12_not0001_bdd6,
      O => SIKI_ID_r7_not0001
    );
  SIKI_ID_r6_not000111 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(1),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(3),
      I3 => SIKI_MEM_R_num_buf(4),
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_ID_r12_not0001_bdd6,
      O => SIKI_ID_r6_not0001
    );
  SIKI_ID_r5_not000111 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(0),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_MEM_R_num_buf(3),
      I4 => SIKI_MEM_R_num_buf(4),
      I5 => SIKI_ID_r12_not0001_bdd6,
      O => SIKI_ID_r5_not0001
    );
  SIKI_ID_r4_not000111 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(1),
      I1 => SIKI_MEM_R_num_buf(3),
      I2 => SIKI_MEM_R_num_buf(4),
      I3 => SIKI_MEM_R_num_buf(0),
      I4 => SIKI_MEM_R_sig_buf_3318,
      I5 => SIKI_ID_r12_not0001_bdd6,
      O => SIKI_ID_r4_not0001
    );
  SIKI_ID_r3_not000111 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(1),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(3),
      I3 => SIKI_MEM_R_num_buf(4),
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_ID_r0_not0001_bdd6,
      O => SIKI_ID_r3_not0001
    );
  SIKI_ID_r31_not000111 : LUT6
    generic map(
      INIT => X"2000000000000000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(3),
      I1 => SIKI_ID_r12_not0001_bdd6,
      I2 => SIKI_MEM_R_num_buf(4),
      I3 => SIKI_MEM_R_sig_buf_3318,
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_MEM_R_num_buf(1),
      O => SIKI_ID_r31_not0001
    );
  SIKI_ID_r30_not000111 : LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => SIKI_MEM_R_sig_buf_3318,
      I1 => SIKI_MEM_R_num_buf(0),
      I2 => SIKI_MEM_R_num_buf(4),
      I3 => SIKI_ID_r12_not0001_bdd6,
      I4 => SIKI_MEM_R_num_buf(1),
      I5 => SIKI_MEM_R_num_buf(3),
      O => SIKI_ID_r30_not0001
    );
  SIKI_ID_r2_not000111 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(1),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(3),
      I3 => SIKI_MEM_R_num_buf(4),
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_ID_r0_not0001_bdd6,
      O => SIKI_ID_r2_not0001
    );
  SIKI_ID_r29_not000111 : LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => SIKI_MEM_R_sig_buf_3318,
      I1 => SIKI_MEM_R_num_buf(1),
      I2 => SIKI_MEM_R_num_buf(4),
      I3 => SIKI_ID_r12_not0001_bdd6,
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_MEM_R_num_buf(3),
      O => SIKI_ID_r29_not0001
    );
  SIKI_ID_r28_not000111 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(4),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_MEM_R_num_buf(0),
      I4 => SIKI_MEM_R_num_buf(3),
      I5 => SIKI_ID_r12_not0001_bdd6,
      O => SIKI_ID_r28_not0001
    );
  SIKI_ID_r27_not000111 : LUT6
    generic map(
      INIT => X"2000000000000000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(3),
      I1 => SIKI_ID_r0_not0001_bdd6,
      I2 => SIKI_MEM_R_num_buf(4),
      I3 => SIKI_MEM_R_sig_buf_3318,
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_MEM_R_num_buf(1),
      O => SIKI_ID_r27_not0001
    );
  SIKI_ID_r26_not000111 : LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => SIKI_MEM_R_sig_buf_3318,
      I1 => SIKI_MEM_R_num_buf(0),
      I2 => SIKI_MEM_R_num_buf(4),
      I3 => SIKI_ID_r0_not0001_bdd6,
      I4 => SIKI_MEM_R_num_buf(1),
      I5 => SIKI_MEM_R_num_buf(3),
      O => SIKI_ID_r26_not0001
    );
  SIKI_ID_r25_not000111 : LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => SIKI_MEM_R_sig_buf_3318,
      I1 => SIKI_MEM_R_num_buf(1),
      I2 => SIKI_MEM_R_num_buf(4),
      I3 => SIKI_ID_r0_not0001_bdd6,
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_MEM_R_num_buf(3),
      O => SIKI_ID_r25_not0001
    );
  SIKI_ID_r24_not000111 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(4),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_MEM_R_num_buf(0),
      I4 => SIKI_MEM_R_num_buf(3),
      I5 => SIKI_ID_r0_not0001_bdd6,
      O => SIKI_ID_r24_not0001
    );
  SIKI_ID_r23_not000111 : LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => SIKI_MEM_R_sig_buf_3318,
      I1 => SIKI_MEM_R_num_buf(3),
      I2 => SIKI_MEM_R_num_buf(4),
      I3 => SIKI_ID_r12_not0001_bdd6,
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_MEM_R_num_buf(1),
      O => SIKI_ID_r23_not0001
    );
  SIKI_ID_r22_not000111 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(4),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(3),
      I3 => SIKI_MEM_R_num_buf(0),
      I4 => SIKI_MEM_R_num_buf(1),
      I5 => SIKI_ID_r12_not0001_bdd6,
      O => SIKI_ID_r22_not0001
    );
  SIKI_ID_r21_not000111 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(4),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_MEM_R_num_buf(3),
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_ID_r12_not0001_bdd6,
      O => SIKI_ID_r21_not0001
    );
  SIKI_ID_r20_not000111 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(4),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_MEM_R_num_buf(3),
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_ID_r12_not0001_bdd6,
      O => SIKI_ID_r20_not0001
    );
  SIKI_ID_r1_not000111 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(0),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_MEM_R_num_buf(3),
      I4 => SIKI_MEM_R_num_buf(4),
      I5 => SIKI_ID_r0_not0001_bdd6,
      O => SIKI_ID_r1_not0001
    );
  SIKI_ID_r19_not000111 : LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => SIKI_MEM_R_sig_buf_3318,
      I1 => SIKI_MEM_R_num_buf(3),
      I2 => SIKI_MEM_R_num_buf(4),
      I3 => SIKI_ID_r0_not0001_bdd6,
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_MEM_R_num_buf(1),
      O => SIKI_ID_r19_not0001
    );
  SIKI_ID_r18_not000111 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(4),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(3),
      I3 => SIKI_MEM_R_num_buf(0),
      I4 => SIKI_MEM_R_num_buf(1),
      I5 => SIKI_ID_r0_not0001_bdd6,
      O => SIKI_ID_r18_not0001
    );
  SIKI_ID_r17_not000111 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(4),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_MEM_R_num_buf(3),
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_ID_r0_not0001_bdd6,
      O => SIKI_ID_r17_not0001
    );
  SIKI_ID_r16_not000111 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(4),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_MEM_R_num_buf(3),
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_ID_r0_not0001_bdd6,
      O => SIKI_ID_r16_not0001
    );
  SIKI_ID_r15_not000111 : LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => SIKI_MEM_R_sig_buf_3318,
      I1 => SIKI_MEM_R_num_buf(4),
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_ID_r12_not0001_bdd6,
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_MEM_R_num_buf(3),
      O => SIKI_ID_r15_not0001
    );
  SIKI_ID_r14_not000111 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(1),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(4),
      I3 => SIKI_MEM_R_num_buf(0),
      I4 => SIKI_MEM_R_num_buf(3),
      I5 => SIKI_ID_r12_not0001_bdd6,
      O => SIKI_ID_r14_not0001
    );
  SIKI_ID_r13_not000121 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(3),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_MEM_R_num_buf(4),
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_ID_r12_not0001_bdd6,
      O => SIKI_ID_r13_not0001
    );
  SIKI_ID_r12_not000111 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(3),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_MEM_R_num_buf(4),
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_ID_r12_not0001_bdd6,
      O => SIKI_ID_r12_not0001
    );
  SIKI_ID_r11_not000121 : LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => SIKI_MEM_R_sig_buf_3318,
      I1 => SIKI_MEM_R_num_buf(4),
      I2 => SIKI_MEM_R_num_buf(1),
      I3 => SIKI_ID_r0_not0001_bdd6,
      I4 => SIKI_MEM_R_num_buf(0),
      I5 => SIKI_MEM_R_num_buf(3),
      O => SIKI_ID_r11_not0001
    );
  SIKI_ID_r10_not000111 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(1),
      I1 => SIKI_MEM_R_sig_buf_3318,
      I2 => SIKI_MEM_R_num_buf(4),
      I3 => SIKI_MEM_R_num_buf(0),
      I4 => SIKI_MEM_R_num_buf(3),
      I5 => SIKI_ID_r0_not0001_bdd6,
      O => SIKI_ID_r10_not0001
    );
  SIKI_ID_r0_not000111 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => SIKI_MEM_R_num_buf(1),
      I1 => SIKI_MEM_R_num_buf(3),
      I2 => SIKI_MEM_R_num_buf(4),
      I3 => SIKI_MEM_R_num_buf(0),
      I4 => SIKI_MEM_R_sig_buf_3318,
      I5 => SIKI_ID_r0_not0001_bdd6,
      O => SIKI_ID_r0_not0001
    );
  SIKI_RX_running1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => SIKI_RX_run_count(2),
      I1 => SIKI_RX_run_count(0),
      I2 => SIKI_RX_run_count(1),
      O => check_rx
    );
  tx_go_mux000011 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => check_tx,
      I1 => top_state_FSM_FFd2_3890,
      I2 => top_state_cmp_eq0002,
      O => print_regs_not0001
    );
  SIKI_ID_branch_instr_sub_or0000111 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(17),
      I1 => SIKI_IFE_recv_data_buf(19),
      I2 => SIKI_IFE_recv_data_buf(18),
      I3 => SIKI_IFE_recv_data_buf(20),
      O => SIKI_ID_N39
    );
  SIKI_ID_branch_instr_sub_and00001 : LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_ID_N6,
      I3 => SIKI_IFE_recv_data_buf(27),
      I4 => SIKI_ID_N39,
      I5 => SIKI_IFE_recv_data_buf(26),
      O => SIKI_ID_branch_instr_sub_and0000
    );
  SIKI_ID_branch_cond_sub_1_Q : LUT6
    generic map(
      INIT => X"A2FFA2FBFFFFFFFF"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(27),
      I1 => SIKI_IFE_recv_data_buf(26),
      I2 => SIKI_ID_branch_instr_sub_and0000,
      I3 => SIKI_IFE_recv_data_buf(28),
      I4 => N61,
      I5 => SIKI_ID_N6,
      O => SIKI_ID_branch_cond_sub(1)
    );
  SIKI_RX_run_count_not00011 : LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => SIKI_RX_state_count_cmp_eq0000,
      I1 => SIKI_RX_state(3),
      I2 => SIKI_RX_state(2),
      I3 => SIKI_RX_state(0),
      I4 => SIKI_RX_state(1),
      O => SIKI_RX_run_count_not0001
    );
  SIKI_RX_output_buf_not00011 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => SIKI_RX_state(3),
      I1 => SIKI_RX_data_count_cmp_eq0000,
      I2 => SIKI_RX_state(0),
      I3 => SIKI_RX_state(2),
      I4 => SIKI_RX_state(1),
      O => SIKI_RX_output_buf_not0001
    );
  SIKI_RX_data_buf_not00011 : LUT5
    generic map(
      INIT => X"0002AAAA"
    )
    port map (
      I0 => SIKI_RX_data_count_cmp_eq0000,
      I1 => SIKI_RX_state(2),
      I2 => SIKI_RX_state(0),
      I3 => SIKI_RX_state(1),
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_data_buf_not0001
    );
  SIKI_RX_data_count_cmp_eq000035 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_RX_data_count(8),
      I1 => SIKI_RX_data_count(9),
      I2 => SIKI_RX_data_count(7),
      I3 => SIKI_RX_data_count(6),
      I4 => SIKI_RX_data_count(5),
      I5 => SIKI_RX_data_count(4),
      O => SIKI_RX_data_count_cmp_eq000035_3494
    );
  SIKI_RX_data_count_cmp_eq0000104 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_RX_data_count(14),
      I1 => SIKI_RX_data_count(15),
      I2 => SIKI_RX_data_count(13),
      I3 => SIKI_RX_data_count(12),
      I4 => SIKI_RX_data_count(11),
      I5 => SIKI_RX_data_count(10),
      O => SIKI_RX_data_count_cmp_eq0000104_3493
    );
  top_state_cmp_eq00021 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => print_regs(0),
      I1 => print_regs(1),
      I2 => print_regs(2),
      I3 => print_regs(3),
      I4 => print_regs(4),
      O => top_state_cmp_eq0002
    );
  SIKI_TX_busy1 : LUT5
    generic map(
      INIT => X"FFFF5557"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(0),
      I2 => SIKI_TX_state(1),
      I3 => SIKI_TX_state(2),
      I4 => tx_go_3913,
      O => check_tx
    );
  top_state_FSM_FFd9_In1 : LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
    port map (
      I0 => state(0),
      I1 => top_state_FSM_FFd9_3904,
      I2 => state(1),
      I3 => top_state_cmp_eq0000,
      I4 => top_state_FSM_FFd13_3883,
      O => top_state_FSM_FFd9_In
    );
  byte_tran_mux0000_24_11 : LUT6
    generic map(
      INIT => X"FFFFAAABFFFF0001"
    )
    port map (
      I0 => top_state_FSM_FFd2_3890,
      I1 => top_state_FSM_FFd3_3892,
      I2 => top_state_FSM_FFd4_3894,
      I3 => top_state_FSM_FFd5_3896,
      I4 => check_tx,
      I5 => top_state_cmp_eq0002,
      O => N01
    );
  SIKI_ID_mem_to_R_sig_sub_or0000111 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(5),
      I1 => SIKI_IFE_recv_data_buf(1),
      I2 => SIKI_IFE_recv_data_buf(0),
      O => SIKI_ID_N45
    );
  SIKI_ALU_output_int_cmp_eq00061 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(0),
      I1 => SIKI_ID_ALU_control_buf(2),
      I2 => SIKI_ID_ALU_control_buf(1),
      O => SIKI_ALU_output_int_cmp_eq0006
    );
  SIKI_ALU_output_int_cmp_eq00051 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(1),
      I1 => SIKI_ID_ALU_control_buf(2),
      I2 => SIKI_ID_ALU_control_buf(0),
      O => SIKI_ALU_output_int_cmp_eq0005
    );
  SIKI_ID_ALU_control_sub_2_1 : LUT4
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => SIKI_ID_ALU_control_sub_or0000,
      I1 => SIKI_IFE_recv_data_buf(2),
      I2 => SIKI_IFE_recv_data_buf(5),
      I3 => SIKI_ID_N5,
      O => SIKI_ID_ALU_control_sub(2)
    );
  SIKI_ID_ALU_control_sub_or00001 : LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
    port map (
      I0 => SIKI_ID_mem_to_R_sig_sub_and0004_1973,
      I1 => SIKI_IFE_recv_data_buf(29),
      I2 => SIKI_IFE_recv_data_buf(30),
      I3 => SIKI_IFE_recv_data_buf(31),
      I4 => SIKI_IFE_recv_data_buf(28),
      I5 => SIKI_IFE_recv_data_buf(26),
      O => SIKI_ID_ALU_control_sub_or0000
    );
  top_state_FSM_FFd13_In_SW0 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => top_state_FSM_FFd11_3879,
      I1 => top_state_FSM_FFd14_3885,
      I2 => top_state_FSM_FFd10_3877,
      I3 => top_state_FSM_FFd12_3881,
      O => N81
    );
  top_state_FSM_FFd13_In : LUT6
    generic map(
      INIT => X"AAAFAAAF888FAAAF"
    )
    port map (
      I0 => top_state_FSM_FFd13_3883,
      I1 => state(1),
      I2 => check_rx,
      I3 => N81,
      I4 => top_state_cmp_eq0000,
      I5 => state(0),
      O => top_state_FSM_FFd13_In_3884
    );
  SIKI_TX_sent_cmp_gt0001226 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => SIKI_TX_state_count(2),
      I1 => SIKI_TX_state_count(3),
      I2 => SIKI_TX_state_count(11),
      I3 => SIKI_TX_state_count(6),
      I4 => SIKI_TX_state_count(9),
      I5 => SIKI_TX_state_count(10),
      O => SIKI_TX_sent_cmp_gt0001226_3643
    );
  top_state_cmp_eq000035 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(18),
      I1 => SIKI_IFE_recv_data_buf(19),
      I2 => SIKI_IFE_recv_data_buf(17),
      I3 => SIKI_IFE_recv_data_buf(16),
      I4 => SIKI_IFE_recv_data_buf(15),
      I5 => SIKI_IFE_recv_data_buf(14),
      O => top_state_cmp_eq000035_3910
    );
  top_state_cmp_eq000071 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(12),
      I1 => SIKI_IFE_recv_data_buf(13),
      I2 => SIKI_IFE_recv_data_buf(11),
      I3 => SIKI_IFE_recv_data_buf(10),
      I4 => SIKI_IFE_recv_data_buf(9),
      I5 => SIKI_IFE_recv_data_buf(8),
      O => top_state_cmp_eq000071_3911
    );
  top_state_cmp_eq0000128 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(30),
      I1 => SIKI_IFE_recv_data_buf(31),
      I2 => SIKI_IFE_recv_data_buf(29),
      I3 => SIKI_IFE_recv_data_buf(28),
      I4 => SIKI_IFE_recv_data_buf(27),
      I5 => SIKI_IFE_recv_data_buf(26),
      O => SIKI_ID_mem_to_R_sig_sub_cmp_eq0000
    );
  top_state_cmp_eq0000164 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(24),
      I1 => SIKI_IFE_recv_data_buf(25),
      I2 => SIKI_IFE_recv_data_buf(23),
      I3 => SIKI_IFE_recv_data_buf(22),
      I4 => SIKI_IFE_recv_data_buf(21),
      I5 => SIKI_IFE_recv_data_buf(20),
      O => top_state_cmp_eq0000164_3907
    );
  top_state_cmp_eq0000240 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(6),
      I1 => SIKI_IFE_recv_data_buf(7),
      I2 => SIKI_IFE_recv_data_buf(5),
      I3 => SIKI_IFE_recv_data_buf(4),
      I4 => SIKI_IFE_recv_data_buf(3),
      I5 => SIKI_IFE_recv_data_buf(2),
      O => top_state_cmp_eq0000240_3908
    );
  top_state_cmp_eq0000244 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(0),
      I1 => SIKI_IFE_recv_data_buf(1),
      O => top_state_cmp_eq0000244_3909
    );
  top_state_cmp_eq0000262 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => top_state_cmp_eq000035_3910,
      I1 => top_state_cmp_eq000071_3911,
      I2 => SIKI_ID_mem_to_R_sig_sub_cmp_eq0000,
      I3 => top_state_cmp_eq0000164_3907,
      I4 => top_state_cmp_eq0000240_3908,
      I5 => top_state_cmp_eq0000244_3909,
      O => top_state_cmp_eq0000
    );
  SIKI_RX_run_count_or00006 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => SIKI_RX_data_buf(3),
      I1 => SIKI_RX_data_buf(4),
      I2 => SIKI_RX_data_buf(1),
      I3 => SIKI_RX_data_buf(2),
      O => SIKI_RX_run_count_or00006_3529
    );
  SIKI_RX_state_count_cmp_eq000035 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_RX_state_count(8),
      I1 => SIKI_RX_state_count(9),
      I2 => SIKI_RX_state_count(7),
      I3 => SIKI_RX_state_count(6),
      I4 => SIKI_RX_state_count(5),
      I5 => SIKI_RX_state_count(4),
      O => SIKI_RX_state_count_cmp_eq000035_3569
    );
  SIKI_RX_state_count_cmp_eq0000104 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_RX_state_count(14),
      I1 => SIKI_RX_state_count(15),
      I2 => SIKI_RX_state_count(13),
      I3 => SIKI_RX_state_count(12),
      I4 => SIKI_RX_state_count(11),
      I5 => SIKI_RX_state_count(10),
      O => SIKI_RX_state_count_cmp_eq0000104_3568
    );
  SIKI_ALU_output_int_13_1161 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ID_data_2_buf(0),
      O => SIKI_ALU_N408
    );
  byte_tran_mux0000_31_SW0 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => full_tran(23),
      I1 => N7,
      I2 => full_tran(15),
      I3 => N6,
      I4 => byte_tran(7),
      I5 => N01,
      O => N10
    );
  byte_tran_mux0000_30_SW0 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => full_tran(22),
      I1 => N7,
      I2 => full_tran(14),
      I3 => N6,
      I4 => byte_tran(6),
      I5 => N01,
      O => N12
    );
  byte_tran_mux0000_29_SW0 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => full_tran(21),
      I1 => N7,
      I2 => full_tran(13),
      I3 => N6,
      I4 => byte_tran(5),
      I5 => N01,
      O => N14
    );
  byte_tran_mux0000_28_SW0 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => full_tran(20),
      I1 => N7,
      I2 => full_tran(12),
      I3 => N6,
      I4 => byte_tran(4),
      I5 => N01,
      O => N16
    );
  byte_tran_mux0000_27_SW0 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => full_tran(19),
      I1 => N7,
      I2 => full_tran(11),
      I3 => N6,
      I4 => byte_tran(3),
      I5 => N01,
      O => N18
    );
  byte_tran_mux0000_26_SW0 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => full_tran(18),
      I1 => N7,
      I2 => full_tran(10),
      I3 => N6,
      I4 => byte_tran(2),
      I5 => N01,
      O => N20
    );
  byte_tran_mux0000_25_SW0 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => full_tran(1),
      I1 => print_regs_not0001,
      I2 => full_tran(17),
      I3 => N7,
      I4 => byte_tran(1),
      I5 => N01,
      O => N22
    );
  byte_tran_mux0000_24_SW0 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => full_tran(16),
      I1 => N7,
      I2 => full_tran(0),
      I3 => print_regs_not0001,
      I4 => byte_tran(0),
      I5 => N01,
      O => N24
    );
  SIKI_ID_ALU_control_sub_1_1 : LUT6
    generic map(
      INIT => X"5101011111111111"
    )
    port map (
      I0 => SIKI_ID_ALU_control_sub_or0000,
      I1 => SIKI_ID_ALU_control_sub_or0001_1145,
      I2 => SIKI_IFE_recv_data_buf(5),
      I3 => SIKI_IFE_recv_data_buf(2),
      I4 => SIKI_IFE_recv_data_buf(1),
      I5 => SIKI_ID_N5,
      O => SIKI_ID_ALU_control_sub(1)
    );
  SIKI_ALU_output_int_1_141 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_1_buf(21),
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_1_buf(13),
      I4 => SIKI_ID_data_1_buf(5),
      I5 => SIKI_ID_data_1_buf(29),
      O => SIKI_ALU_N172
    );
  SIKI_ID_ALU_control_sub_0_1 : LUT6
    generic map(
      INIT => X"AAAABFFF2AAA3EFF"
    )
    port map (
      I0 => SIKI_ID_ALU_control_sub_or0000,
      I1 => SIKI_IFE_recv_data_buf(2),
      I2 => SIKI_IFE_recv_data_buf(5),
      I3 => SIKI_ID_N5,
      I4 => SIKI_ID_ALU_control_sub_or0001_1145,
      I5 => SIKI_IFE_recv_data_buf(1),
      O => SIKI_ID_ALU_control_sub(0)
    );
  SIKI_ID_ALU_control_sub_or0001_SW0 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(29),
      I1 => SIKI_IFE_recv_data_buf(30),
      I2 => SIKI_IFE_recv_data_buf(28),
      I3 => SIKI_IFE_recv_data_buf(27),
      O => N26
    );
  SIKI_ID_ALU_control_sub_or0001 : LUT6
    generic map(
      INIT => X"000800080008FFFF"
    )
    port map (
      I0 => SIKI_ID_N5,
      I1 => SIKI_IFE_recv_data_buf(5),
      I2 => SIKI_IFE_recv_data_buf(1),
      I3 => SIKI_IFE_recv_data_buf(2),
      I4 => SIKI_IFE_recv_data_buf(31),
      I5 => N26,
      O => SIKI_ID_ALU_control_sub_or0001_1145
    );
  SIKI_ID_data_2_sub_9_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(9),
      O => SIKI_ID_data_2_sub(9)
    );
  SIKI_ID_data_2_sub_8_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(8),
      O => SIKI_ID_data_2_sub(8)
    );
  SIKI_ID_data_2_sub_7_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(7),
      O => SIKI_ID_data_2_sub(7)
    );
  SIKI_ID_data_2_sub_6_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(6),
      O => SIKI_ID_data_2_sub(6)
    );
  SIKI_ID_data_2_sub_5_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(5),
      O => SIKI_ID_data_2_sub(5)
    );
  SIKI_ID_data_2_sub_31_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(31),
      O => SIKI_ID_data_2_sub(31)
    );
  SIKI_ID_data_2_sub_30_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(30),
      O => SIKI_ID_data_2_sub(30)
    );
  SIKI_ID_data_2_sub_29_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(29),
      O => SIKI_ID_data_2_sub(29)
    );
  SIKI_ID_data_2_sub_28_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(28),
      O => SIKI_ID_data_2_sub(28)
    );
  SIKI_ID_data_2_sub_27_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(27),
      O => SIKI_ID_data_2_sub(27)
    );
  SIKI_ID_data_2_sub_26_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(26),
      O => SIKI_ID_data_2_sub(26)
    );
  SIKI_ID_data_2_sub_25_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(25),
      O => SIKI_ID_data_2_sub(25)
    );
  SIKI_ID_data_2_sub_24_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(24),
      O => SIKI_ID_data_2_sub(24)
    );
  SIKI_ID_data_2_sub_23_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(23),
      O => SIKI_ID_data_2_sub(23)
    );
  SIKI_ID_data_2_sub_22_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(22),
      O => SIKI_ID_data_2_sub(22)
    );
  SIKI_ID_data_2_sub_21_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(21),
      O => SIKI_ID_data_2_sub(21)
    );
  SIKI_ID_data_2_sub_20_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(20),
      O => SIKI_ID_data_2_sub(20)
    );
  SIKI_ID_data_2_sub_19_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(19),
      O => SIKI_ID_data_2_sub(19)
    );
  SIKI_ID_data_2_sub_18_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(18),
      O => SIKI_ID_data_2_sub(18)
    );
  SIKI_ID_data_2_sub_17_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(17),
      O => SIKI_ID_data_2_sub(17)
    );
  SIKI_ID_data_2_sub_16_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(16),
      O => SIKI_ID_data_2_sub(16)
    );
  SIKI_ID_data_2_sub_15_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(15),
      O => SIKI_ID_data_2_sub(15)
    );
  SIKI_ID_data_2_sub_14_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(14),
      O => SIKI_ID_data_2_sub(14)
    );
  SIKI_ID_data_2_sub_13_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(13),
      O => SIKI_ID_data_2_sub(13)
    );
  SIKI_ID_data_2_sub_12_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(12),
      O => SIKI_ID_data_2_sub(12)
    );
  SIKI_ID_data_2_sub_11_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(11),
      O => SIKI_ID_data_2_sub(11)
    );
  SIKI_ID_data_2_sub_10_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(10),
      O => SIKI_ID_data_2_sub(10)
    );
  SIKI_ID_data_2_sub_4_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(4),
      I2 => SIKI_IFE_recv_data_buf(10),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_2_sub(4)
    );
  SIKI_ID_data_2_sub_3_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(3),
      I2 => SIKI_IFE_recv_data_buf(9),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_2_sub(3)
    );
  SIKI_ID_data_2_sub_2_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(2),
      I2 => SIKI_IFE_recv_data_buf(8),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_2_sub(2)
    );
  SIKI_ID_data_2_sub_1_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_rt(1),
      I2 => SIKI_IFE_recv_data_buf(7),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_2_sub(1)
    );
  SIKI_ID_data_2_sub_0_1 : LUT5
    generic map(
      INIT => X"FFEA5540"
    )
    port map (
      I0 => SIKI_ID_data_2_sub_or0000,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_IFE_recv_data_buf(6),
      I3 => SIKI_ID_N47,
      I4 => SIKI_ID_rt(0),
      O => SIKI_ID_data_2_sub(0)
    );
  SIKI_ID_data_2_sub_or00001 : LUT6
    generic map(
      INIT => X"FFFFAAEAAAEAAAEA"
    )
    port map (
      I0 => SIKI_ID_N34,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_ID_N6,
      I3 => SIKI_IFE_recv_data_buf(27),
      I4 => SIKI_ID_N45,
      I5 => SIKI_ID_N10,
      O => SIKI_ID_data_2_sub_or0000
    );
  SIKI_ID_data_1_sub_9_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(9),
      I3 => SIKI_IFE_prev_PC_buf(9),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(9),
      O => SIKI_ID_data_1_sub(9)
    );
  SIKI_ID_data_1_sub_8_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(8),
      I3 => SIKI_IFE_prev_PC_buf(8),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(8),
      O => SIKI_ID_data_1_sub(8)
    );
  SIKI_ID_data_1_sub_7_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(7),
      I3 => SIKI_IFE_prev_PC_buf(7),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(7),
      O => SIKI_ID_data_1_sub(7)
    );
  SIKI_ID_data_1_sub_6_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(6),
      I3 => SIKI_IFE_prev_PC_buf(6),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(6),
      O => SIKI_ID_data_1_sub(6)
    );
  SIKI_ID_data_1_sub_5_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(5),
      I3 => SIKI_IFE_prev_PC_buf(5),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(5),
      O => SIKI_ID_data_1_sub(5)
    );
  SIKI_ID_data_1_sub_4_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(4),
      I3 => SIKI_IFE_prev_PC_buf(4),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(4),
      O => SIKI_ID_data_1_sub(4)
    );
  SIKI_ID_data_1_sub_3_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(3),
      I3 => SIKI_IFE_prev_PC_buf(3),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(3),
      O => SIKI_ID_data_1_sub(3)
    );
  SIKI_ID_data_1_sub_2_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(2),
      I3 => SIKI_IFE_prev_PC_buf(2),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(2),
      O => SIKI_ID_data_1_sub(2)
    );
  SIKI_ID_data_1_sub_1_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(1),
      I3 => SIKI_IFE_prev_PC_buf(1),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(1),
      O => SIKI_ID_data_1_sub(1)
    );
  SIKI_ID_data_1_sub_15_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(15),
      I3 => SIKI_IFE_prev_PC_buf(15),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(15),
      O => SIKI_ID_data_1_sub(15)
    );
  SIKI_ID_data_1_sub_14_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(14),
      I3 => SIKI_IFE_prev_PC_buf(14),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(14),
      O => SIKI_ID_data_1_sub(14)
    );
  SIKI_ID_data_1_sub_13_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(13),
      I3 => SIKI_IFE_prev_PC_buf(13),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(13),
      O => SIKI_ID_data_1_sub(13)
    );
  SIKI_ID_data_1_sub_12_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(12),
      I3 => SIKI_IFE_prev_PC_buf(12),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(12),
      O => SIKI_ID_data_1_sub(12)
    );
  SIKI_ID_data_1_sub_11_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(11),
      I3 => SIKI_IFE_prev_PC_buf(11),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(11),
      O => SIKI_ID_data_1_sub(11)
    );
  SIKI_ID_data_1_sub_10_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(10),
      I3 => SIKI_IFE_prev_PC_buf(10),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(10),
      O => SIKI_ID_data_1_sub(10)
    );
  SIKI_ID_data_1_sub_0_1 : LUT6
    generic map(
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_data_1_sub_or0001,
      I2 => SIKI_ID_rt(0),
      I3 => SIKI_IFE_prev_PC_buf(0),
      I4 => SIKI_ID_N47,
      I5 => SIKI_ID_rs(0),
      O => SIKI_ID_data_1_sub(0)
    );
  SIKI_ID_mem_to_R_sig_sub_or000031 : LUT6
    generic map(
      INIT => X"4F2F0F0F44220000"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(0),
      I1 => SIKI_IFE_recv_data_buf(1),
      I2 => SIKI_IFE_recv_data_buf(2),
      I3 => SIKI_IFE_recv_data_buf(5),
      I4 => SIKI_ID_N10,
      I5 => SIKI_ID_N5,
      O => SIKI_ID_N63
    );
  SIKI_ID_mem_to_R_sig_sub_and0004_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(4),
      I1 => SIKI_IFE_recv_data_buf(1),
      O => N28
    );
  SIKI_ID_mem_to_R_sig_sub_and0004 : LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(0),
      I1 => SIKI_IFE_recv_data_buf(3),
      I2 => SIKI_IFE_recv_data_buf(2),
      I3 => N28,
      I4 => SIKI_ID_mem_to_R_sig_sub_cmp_eq0000,
      I5 => SIKI_IFE_recv_data_buf(5),
      O => SIKI_ID_mem_to_R_sig_sub_and0004_1973
    );
  SIKI_ALU_output_int_mux00002 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(2),
      I1 => SIKI_ID_ALU_control_buf(1),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_output_int_mux0000
    );
  SIKI_ID_data_1_sub_cmp_eq000011 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(30),
      I1 => SIKI_IFE_recv_data_buf(31),
      I2 => SIKI_IFE_recv_data_buf(29),
      O => SIKI_ID_N6
    );
  SIKI_ALU_output_int_18_1131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ID_data_1_buf(2),
      I2 => SIKI_ID_data_1_buf(0),
      O => SIKI_ALU_N1181
    );
  SIKI_ID_mem_to_R_sig_sub_and000011 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => SIKI_ID_mem_to_R_sig_sub_cmp_eq0000,
      I1 => SIKI_IFE_recv_data_buf(0),
      I2 => SIKI_IFE_recv_data_buf(4),
      I3 => SIKI_IFE_recv_data_buf(3),
      O => SIKI_ID_N5
    );
  SIKI_ID_change_PC_sub_and000011 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(4),
      I1 => SIKI_IFE_recv_data_buf(3),
      I2 => SIKI_IFE_recv_data_buf(2),
      I3 => SIKI_ID_mem_to_R_sig_sub_cmp_eq0000,
      O => SIKI_ID_N10
    );
  SIKI_ALU_output_int_9_111 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_1_buf(14),
      I3 => SIKI_ID_data_1_buf(30),
      I4 => SIKI_ID_data_1_buf(22),
      O => SIKI_ALU_N1091
    );
  SIKI_ALU_output_int_8_111 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_1_buf(15),
      I3 => SIKI_ID_data_1_buf(31),
      I4 => SIKI_ID_data_1_buf(23),
      O => SIKI_ALU_N23
    );
  SIKI_ALU_output_int_19_1111 : LUT5
    generic map(
      INIT => X"E6C4A280"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ID_data_1_buf(6),
      I3 => SIKI_ID_data_1_buf(14),
      I4 => SIKI_ID_data_1_buf(10),
      O => SIKI_ALU_N501
    );
  SIKI_ALU_output_int_14_1121 : LUT5
    generic map(
      INIT => X"E6C4A280"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_1_buf(21),
      I3 => SIKI_ID_data_1_buf(19),
      I4 => SIKI_ID_data_1_buf(17),
      O => SIKI_ALU_N931
    );
  SIKI_ALU_output_int_10_1131 : LUT6
    generic map(
      INIT => X"BABAFEBA10105410"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ALU_N182,
      I3 => SIKI_ID_data_1_buf(27),
      I4 => SIKI_ID_data_2_buf(3),
      I5 => SIKI_ALU_N23,
      O => SIKI_ALU_N255
    );
  SIKI_ALU_output_int_8_121 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_1_buf(26),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_data_1_buf(28),
      I4 => SIKI_ID_data_1_buf(24),
      I5 => SIKI_ID_data_1_buf(30),
      O => SIKI_ALU_N921
    );
  SIKI_ALU_output_int_5_111 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_1_buf(16),
      I2 => SIKI_ID_data_2_buf(3),
      I3 => SIKI_ID_data_1_buf(12),
      I4 => SIKI_ID_data_1_buf(8),
      I5 => SIKI_ID_data_1_buf(20),
      O => SIKI_ALU_N901
    );
  SIKI_ALU_output_int_19_1121 : LUT5
    generic map(
      INIT => X"E6C4A280"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ID_data_1_buf(4),
      I3 => SIKI_ID_data_1_buf(8),
      I4 => SIKI_ID_data_1_buf(12),
      O => SIKI_ALU_N911
    );
  SIKI_ALU_output_int_17_1111 : LUT5
    generic map(
      INIT => X"E6C4A280"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ID_data_1_buf(2),
      I3 => SIKI_ID_data_1_buf(6),
      I4 => SIKI_ID_data_1_buf(10),
      O => SIKI_ALU_N140
    );
  SIKI_ID_write_data_R_sub_4_1 : LUT6
    generic map(
      INIT => X"FFFFEEECFFFFAAA0"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(15),
      I1 => SIKI_IFE_recv_data_buf(20),
      I2 => SIKI_ID_N34,
      I3 => SIKI_ID_N63,
      I4 => SIKI_ID_N111,
      I5 => SIKI_ID_N7,
      O => SIKI_ID_write_data_R_sub(4)
    );
  SIKI_ID_write_data_R_sub_3_1 : LUT6
    generic map(
      INIT => X"FFFFEEECFFFFAAA0"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(14),
      I1 => SIKI_IFE_recv_data_buf(19),
      I2 => SIKI_ID_N34,
      I3 => SIKI_ID_N63,
      I4 => SIKI_ID_N111,
      I5 => SIKI_ID_N7,
      O => SIKI_ID_write_data_R_sub(3)
    );
  SIKI_ID_write_data_R_sub_2_1 : LUT6
    generic map(
      INIT => X"FFFFEEECFFFFAAA0"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(13),
      I1 => SIKI_IFE_recv_data_buf(18),
      I2 => SIKI_ID_N34,
      I3 => SIKI_ID_N63,
      I4 => SIKI_ID_N111,
      I5 => SIKI_ID_N7,
      O => SIKI_ID_write_data_R_sub(2)
    );
  SIKI_ID_write_data_R_sub_1_1 : LUT6
    generic map(
      INIT => X"FFFFEEECFFFFAAA0"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(12),
      I1 => SIKI_IFE_recv_data_buf(17),
      I2 => SIKI_ID_N34,
      I3 => SIKI_ID_N63,
      I4 => SIKI_ID_N111,
      I5 => SIKI_ID_N7,
      O => SIKI_ID_write_data_R_sub(1)
    );
  SIKI_ID_write_data_R_sub_0_3 : LUT6
    generic map(
      INIT => X"FFFFEEECFFFFAAA0"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(11),
      I1 => SIKI_IFE_recv_data_buf(16),
      I2 => SIKI_ID_N34,
      I3 => SIKI_ID_N63,
      I4 => SIKI_ID_N111,
      I5 => SIKI_ID_N7,
      O => SIKI_ID_write_data_R_sub(0)
    );
  SIKI_ID_write_data_R_sub_0_2_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => SIKI_ID_N34,
      I1 => SIKI_ID_N63,
      I2 => SIKI_IFE_recv_data_buf(27),
      O => N34
    );
  SIKI_ID_write_data_R_sub_0_2 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(31),
      I1 => SIKI_IFE_recv_data_buf(30),
      I2 => SIKI_IFE_recv_data_buf(29),
      I3 => SIKI_IFE_recv_data_buf(28),
      I4 => SIKI_IFE_recv_data_buf(26),
      I5 => N34,
      O => SIKI_ID_N111
    );
  SIKI_ALU_output_int_1_13_SW0 : LUT6
    generic map(
      INIT => X"101CD0DC131FD3DF"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(20),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_1_buf(8),
      I4 => SIKI_ID_data_1_buf(24),
      I5 => SIKI_ID_data_1_buf(4),
      O => N36
    );
  SIKI_ALU_output_int_1_13 : LUT3
    generic map(
      INIT => X"8D"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ALU_N851,
      I2 => N36,
      O => SIKI_ALU_N133
    );
  SIKI_ID_write_data_R_sub_0_1_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(30),
      I1 => SIKI_ID_N34,
      I2 => SIKI_ID_N63,
      O => N38
    );
  SIKI_ID_write_data_R_sub_0_1 : LUT6
    generic map(
      INIT => X"0000000042440004"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(31),
      I1 => SIKI_IFE_recv_data_buf(29),
      I2 => SIKI_IFE_recv_data_buf(28),
      I3 => SIKI_IFE_recv_data_buf(27),
      I4 => SIKI_IFE_recv_data_buf(26),
      I5 => N38,
      O => SIKI_ID_N7
    );
  SIKI_ALU_output_int_3_96 : LUT6
    generic map(
      INIT => X"3236326210141040"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(2),
      I1 => SIKI_ID_ALU_control_buf(1),
      I2 => SIKI_ID_data_2_buf(3),
      I3 => SIKI_ID_ALU_control_buf(0),
      I4 => SIKI_ID_data_1_buf(3),
      I5 => SIKI_ALU_output_int_addsub0000(3),
      O => SIKI_ALU_output_int_3_96_973
    );
  SIKI_ALU_output_int_3_107 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(1),
      I1 => SIKI_ALU_slr_data_cmp_eq0002,
      I2 => SIKI_ID_data_1_buf(2),
      I3 => SIKI_ALU_slr_data_cmp_eq0001,
      I4 => SIKI_ID_data_1_buf(0),
      I5 => SIKI_ALU_slr_data_cmp_eq0003,
      O => SIKI_ALU_output_int_3_107_968
    );
  SIKI_ALU_output_int_3_170 : LUT6
    generic map(
      INIT => X"FBEAEAEA51404040"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ALU_N281,
      I3 => SIKI_ID_data_1_buf(11),
      I4 => SIKI_ID_data_2_buf(3),
      I5 => SIKI_ALU_N02,
      O => SIKI_ALU_output_int_3_170_969
    );
  SIKI_ALU_output_int_3_223 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ALU_N106,
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ALU_N133,
      I4 => SIKI_ALU_output_int_3_170_969,
      I5 => SIKI_ALU_N288,
      O => SIKI_ALU_output_int_3_223_970
    );
  SIKI_ALU_output_int_2_96 : LUT6
    generic map(
      INIT => X"3236326210141040"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(2),
      I1 => SIKI_ID_ALU_control_buf(1),
      I2 => SIKI_ID_data_2_buf(2),
      I3 => SIKI_ID_ALU_control_buf(0),
      I4 => SIKI_ID_data_1_buf(2),
      I5 => SIKI_ALU_output_int_addsub0000(2),
      O => SIKI_ALU_output_int_2_96_966
    );
  SIKI_ALU_output_int_2_235 : LUT6
    generic map(
      INIT => X"AAA288802A220800"
    )
    port map (
      I0 => SIKI_ALU_N126,
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_2_buf(0),
      I3 => SIKI_ALU_N133,
      I4 => SIKI_ALU_output_int_2_193_961,
      I5 => SIKI_ALU_N106,
      O => SIKI_ALU_output_int_2_235_962
    );
  SIKI_ALU_output_int_2_258 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(0),
      I1 => SIKI_ALU_slr_data_cmp_eq0002,
      I2 => SIKI_ID_data_1_buf(1),
      I3 => SIKI_ALU_slr_data_cmp_eq0001,
      O => SIKI_ALU_output_int_2_258_963
    );
  SIKI_ALU_output_int_6_96 : LUT6
    generic map(
      INIT => X"3236326210141040"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(2),
      I1 => SIKI_ID_ALU_control_buf(1),
      I2 => SIKI_ID_data_2_buf(6),
      I3 => SIKI_ID_ALU_control_buf(0),
      I4 => SIKI_ID_data_1_buf(6),
      I5 => SIKI_ALU_output_int_addsub0000(6),
      O => SIKI_ALU_output_int_6_96_998
    );
  SIKI_ALU_output_int_6_126 : LUT6
    generic map(
      INIT => X"00F0008000800080"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(4),
      I1 => SIKI_ALU_N112,
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_data_2_buf(0),
      I4 => SIKI_ID_data_1_buf(0),
      I5 => SIKI_ALU_N383,
      O => SIKI_ALU_output_int_6_126_992
    );
  SIKI_ALU_output_int_6_223 : LUT6
    generic map(
      INIT => X"00EC00A800640020"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_1_buf(14),
      I3 => SIKI_ID_data_2_buf(2),
      I4 => SIKI_ID_data_1_buf(22),
      I5 => SIKI_ID_data_1_buf(30),
      O => SIKI_ALU_output_int_6_223_994
    );
  SIKI_ALU_output_int_6_279 : LUT6
    generic map(
      INIT => X"FDB9FDA875317520"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ALU_N256,
      I3 => SIKI_ALU_N415,
      I4 => SIKI_ALU_output_int_6_223_994,
      I5 => SIKI_ALU_N303,
      O => SIKI_ALU_output_int_6_279_995
    );
  SIKI_ALU_output_int_8_96 : LUT6
    generic map(
      INIT => X"3236326210141040"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(2),
      I1 => SIKI_ID_ALU_control_buf(1),
      I2 => SIKI_ID_data_2_buf(8),
      I3 => SIKI_ID_ALU_control_buf(0),
      I4 => SIKI_ID_data_1_buf(8),
      I5 => SIKI_ALU_output_int_addsub0000(8),
      O => SIKI_ALU_output_int_8_96_1017
    );
  SIKI_ALU_output_int_8_144 : LUT6
    generic map(
      INIT => X"FBEAEAEA51404040"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ALU_N215,
      I3 => SIKI_ID_data_1_buf(12),
      I4 => SIKI_ID_data_2_buf(2),
      I5 => SIKI_ALU_N921,
      O => SIKI_ALU_output_int_8_144_1009
    );
  SIKI_ALU_output_int_8_340 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ALU_N383,
      I1 => SIKI_ALU_output_int_8_262_1011,
      I2 => SIKI_ALU_N112,
      I3 => SIKI_ALU_output_int_8_312_1012,
      I4 => SIKI_ID_data_1_buf(0),
      I5 => SIKI_ALU_slr_data_cmp_eq0008,
      O => SIKI_ALU_output_int_8_340_1013
    );
  SIKI_ALU_output_int_7_44 : LUT6
    generic map(
      INIT => X"AAA288802A220800"
    )
    port map (
      I0 => SIKI_ALU_N408,
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_2_buf(3),
      I3 => SIKI_ALU_N215,
      I4 => SIKI_ALU_N901,
      I5 => SIKI_ALU_N143,
      O => SIKI_ALU_output_int_7_44_1007
    );
  SIKI_ALU_output_int_7_138 : LUT5
    generic map(
      INIT => X"0F020202"
    )
    port map (
      I0 => SIKI_ALU_output_int_7_100_1001,
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_2_buf(0),
      I3 => SIKI_ID_data_2_buf(3),
      I4 => SIKI_ALU_N379,
      O => SIKI_ALU_output_int_7_138_1002
    );
  SIKI_ALU_output_int_7_203 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(0),
      I1 => SIKI_ALU_slr_data_cmp_eq0007,
      I2 => SIKI_ID_data_1_buf(1),
      I3 => SIKI_ALU_slr_data_cmp_eq0006,
      I4 => SIKI_ID_data_1_buf(3),
      I5 => SIKI_ALU_slr_data_cmp_eq0004,
      O => SIKI_ALU_output_int_7_203_1005
    );
  SIKI_ALU_output_int_7_276 : LUT5
    generic map(
      INIT => X"33333332"
    )
    port map (
      I0 => SIKI_ALU_output_int_7_164_1003,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_output_int_7_192_1004,
      I3 => SIKI_ALU_output_int_7_242_1006,
      I4 => SIKI_ALU_output_int_7_10_1000,
      O => SIKI_ALU_output_int(7)
    );
  SIKI_ALU_slr_data_cmp_eq000111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ID_data_2_buf(0),
      O => SIKI_ALU_N120
    );
  SIKI_ALU_output_int_7_154 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_2_buf(4),
      O => SIKI_ALU_N419
    );
  SIKI_ALU_output_int_25_15111 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ID_data_2_buf(3),
      O => SIKI_ALU_N383
    );
  SIKI_ALU_output_int_8_1410 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_1_buf(10),
      I2 => SIKI_ID_data_1_buf(14),
      O => SIKI_ALU_N215
    );
  SIKI_ALU_output_int_7_1311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_1_buf(13),
      I2 => SIKI_ID_data_1_buf(21),
      O => SIKI_ALU_N1201
    );
  SIKI_ALU_output_int_7_1212 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_1_buf(18),
      I2 => SIKI_ID_data_1_buf(22),
      O => SIKI_ALU_N143
    );
  SIKI_ALU_output_int_31_141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_1_buf(15),
      I2 => SIKI_ID_data_1_buf(11),
      O => SIKI_ALU_N108
    );
  SIKI_ALU_output_int_2_1212 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_1_buf(19),
      I2 => SIKI_ID_data_1_buf(27),
      O => SIKI_ALU_N281
    );
  SIKI_ALU_output_int_1_161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_1_buf(3),
      I2 => SIKI_ID_data_1_buf(11),
      O => SIKI_ALU_N254
    );
  SIKI_ALU_output_int_1_151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_1_buf(18),
      I2 => SIKI_ID_data_1_buf(26),
      O => SIKI_ALU_N2111
    );
  SIKI_ALU_output_int_16_11121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_1_buf(7),
      I2 => SIKI_ID_data_1_buf(3),
      O => SIKI_ALU_N139
    );
  SIKI_ALU_output_int_14_11311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_1_buf(25),
      I2 => SIKI_ID_data_1_buf(29),
      O => SIKI_ALU_N145
    );
  SIKI_ALU_output_int_10_1111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_1_buf(17),
      I2 => SIKI_ID_data_1_buf(25),
      O => SIKI_ALU_N176
    );
  SIKI_ALU_output_int_1_96 : LUT6
    generic map(
      INIT => X"3236326210141040"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(2),
      I1 => SIKI_ID_ALU_control_buf(1),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_ALU_control_buf(0),
      I4 => SIKI_ID_data_1_buf(1),
      I5 => SIKI_ALU_output_int_addsub0000(1),
      O => SIKI_ALU_output_int_1_96_959
    );
  SIKI_ALU_output_int_1_199 : LUT5
    generic map(
      INIT => X"FE32DC10"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ALU_output_int_1_153_956,
      I3 => SIKI_ALU_N133,
      I4 => SIKI_ALU_N441,
      O => SIKI_ALU_output_int_1_199_957
    );
  SIKI_ALU_slr_data_and000035 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(27),
      I1 => SIKI_ID_data_2_buf(26),
      I2 => SIKI_ID_data_2_buf(28),
      I3 => SIKI_ID_data_2_buf(5),
      I4 => SIKI_ID_data_2_buf(6),
      I5 => SIKI_ID_data_2_buf(7),
      O => SIKI_ALU_slr_data_and000035_1087
    );
  SIKI_ALU_slr_data_and000071 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(9),
      I1 => SIKI_ID_data_2_buf(8),
      I2 => SIKI_ID_data_2_buf(10),
      I3 => SIKI_ID_data_2_buf(17),
      I4 => SIKI_ID_data_2_buf(18),
      I5 => SIKI_ID_data_2_buf(19),
      O => SIKI_ALU_slr_data_and000071_1088
    );
  SIKI_ALU_slr_data_and0000128 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(30),
      I1 => SIKI_ID_data_2_buf(29),
      I2 => SIKI_ID_data_2_buf(31),
      I3 => SIKI_ID_data_2_buf(23),
      I4 => SIKI_ID_data_2_buf(24),
      I5 => SIKI_ID_data_2_buf(25),
      O => SIKI_ALU_slr_data_and0000128_1084
    );
  SIKI_ALU_slr_data_and0000184 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(21),
      I1 => SIKI_ID_data_2_buf(20),
      I2 => SIKI_ID_data_2_buf(22),
      I3 => SIKI_ID_data_2_buf(11),
      I4 => SIKI_ID_data_2_buf(12),
      I5 => SIKI_ID_data_2_buf(13),
      O => SIKI_ALU_slr_data_and0000184_1085
    );
  SIKI_ALU_slr_data_and0000193 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(15),
      I1 => SIKI_ID_data_2_buf(14),
      I2 => SIKI_ID_data_2_buf(16),
      O => SIKI_ALU_slr_data_and0000193_1086
    );
  SIKI_ALU_slr_data_and0000212 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => SIKI_ALU_slr_data_and0000193_1086,
      I1 => SIKI_ALU_slr_data_and000035_1087,
      I2 => SIKI_ALU_slr_data_and0000184_1085,
      I3 => SIKI_ALU_slr_data_and0000128_1084,
      I4 => SIKI_ALU_slr_data_and000071_1088,
      O => SIKI_ALU_slr_data_and0000
    );
  SIKI_ALU_output_int_0_96 : LUT6
    generic map(
      INIT => X"3236326210141040"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(2),
      I1 => SIKI_ID_ALU_control_buf(1),
      I2 => SIKI_ID_data_2_buf(0),
      I3 => SIKI_ID_ALU_control_buf(0),
      I4 => SIKI_ID_data_1_buf(0),
      I5 => SIKI_ALU_output_int_addsub0000(0),
      O => SIKI_ALU_output_int_0_96_831
    );
  SIKI_ALU_output_int_0_165 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_1_buf(20),
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_1_buf(12),
      I4 => SIKI_ID_data_1_buf(4),
      I5 => SIKI_ID_data_1_buf(28),
      O => SIKI_ALU_output_int_0_165_823
    );
  SIKI_ALU_output_int_0_272 : LUT6
    generic map(
      INIT => X"AA8AA88822022000"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_2_buf(3),
      I3 => SIKI_ID_data_1_buf(9),
      I4 => SIKI_ID_data_1_buf(1),
      I5 => SIKI_ALU_N254,
      O => SIKI_ALU_output_int_0_272_826
    );
  SIKI_ALU_output_int_0_3111 : LUT6
    generic map(
      INIT => X"00EC00A800640020"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ID_data_1_buf(2),
      I3 => SIKI_ID_data_2_buf(0),
      I4 => SIKI_ID_data_1_buf(8),
      I5 => SIKI_ID_data_1_buf(10),
      O => SIKI_ALU_output_int_0_311
    );
  SIKI_ALU_output_int_0_363 : LUT5
    generic map(
      INIT => X"0F0E0504"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ALU_output_int_0_311,
      I2 => SIKI_ID_data_2_buf(2),
      I3 => SIKI_ALU_output_int_0_272_826,
      I4 => SIKI_ALU_N881,
      O => SIKI_ALU_output_int_0_363_828
    );
  SIKI_ALU_output_int_5_96 : LUT6
    generic map(
      INIT => X"3236326210141040"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(2),
      I1 => SIKI_ID_ALU_control_buf(1),
      I2 => SIKI_ID_data_2_buf(5),
      I3 => SIKI_ID_ALU_control_buf(0),
      I4 => SIKI_ID_data_1_buf(5),
      I5 => SIKI_ALU_output_int_addsub0000(5),
      O => SIKI_ALU_output_int_5_96_989
    );
  SIKI_ALU_output_int_5_108 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => SIKI_ALU_output_int_5_106_982,
      I1 => SIKI_ID_data_1_buf(1),
      I2 => SIKI_ALU_slr_data_cmp_eq0004,
      O => SIKI_ALU_output_int_5_108_983
    );
  SIKI_ALU_output_int_5_126 : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(3),
      I1 => SIKI_ALU_slr_data_cmp_eq0002,
      I2 => SIKI_ALU_output_int_5_108_983,
      I3 => SIKI_ID_data_1_buf(2),
      I4 => SIKI_ALU_slr_data_cmp_eq0003,
      O => SIKI_ALU_output_int_5_126_984
    );
  SIKI_ALU_output_int_5_179 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => SIKI_ALU_N441,
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ALU_N415,
      O => SIKI_ALU_output_int_5_179_986
    );
  SIKI_ALU_output_int_5_214 : LUT5
    generic map(
      INIT => X"E6C4A280"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_1_buf(29),
      I3 => SIKI_ID_data_1_buf(13),
      I4 => SIKI_ID_data_1_buf(21),
      O => SIKI_ALU_output_int_5_214_987
    );
  SIKI_ALU_output_int_5_263 : LUT5
    generic map(
      INIT => X"FE32DC10"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ALU_output_int_5_214_987,
      I3 => SIKI_ALU_N256,
      I4 => SIKI_ALU_N169,
      O => SIKI_ALU_output_int_5_263_988
    );
  SIKI_ALU_output_int_9_38 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ALU_N255,
      I3 => SIKI_ALU_N283,
      O => SIKI_ALU_output_int_9_38_1026
    );
  SIKI_ALU_output_int_9_144 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(3),
      I1 => SIKI_ALU_slr_data_cmp_eq0006,
      I2 => SIKI_ID_data_1_buf(4),
      I3 => SIKI_ALU_slr_data_cmp_eq0005,
      I4 => SIKI_ID_data_1_buf(2),
      I5 => SIKI_ALU_slr_data_cmp_eq0007,
      O => SIKI_ALU_output_int_9_144_1020
    );
  SIKI_ALU_output_int_9_155 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(0),
      I1 => SIKI_ALU_slr_data_cmp_eq0009,
      I2 => SIKI_ID_data_1_buf(1),
      I3 => SIKI_ALU_slr_data_cmp_eq0008,
      I4 => SIKI_ID_data_1_buf(5),
      I5 => SIKI_ALU_slr_data_cmp_eq0004,
      O => SIKI_ALU_output_int_9_155_1021
    );
  SIKI_ALU_output_int_9_183 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(8),
      I1 => SIKI_ALU_slr_data_cmp_eq0001,
      I2 => SIKI_ID_data_1_buf(6),
      I3 => SIKI_ALU_slr_data_cmp_eq0003,
      O => SIKI_ALU_output_int_9_183_1023
    );
  SIKI_ALU_output_int_9_187 : LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(7),
      I1 => SIKI_ALU_slr_data_cmp_eq0002,
      I2 => SIKI_ALU_output_int_9_144_1020,
      I3 => SIKI_ALU_output_int_9_155_1021,
      I4 => SIKI_ALU_output_int_9_183_1023,
      O => SIKI_ALU_output_int_9_187_1024
    );
  SIKI_ALU_output_int_7_1332 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_1_buf(11),
      I2 => SIKI_ID_data_1_buf(19),
      O => SIKI_ALU_N182
    );
  SIKI_ALU_output_int_4_111 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ALU_N168,
      I2 => SIKI_ALU_N441,
      O => SIKI_ALU_N288
    );
  SIKI_ALU_output_int_9_132 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_1_buf(10),
      I3 => SIKI_ID_data_1_buf(26),
      I4 => SIKI_ID_data_1_buf(18),
      O => SIKI_ALU_N168
    );
  SIKI_ALU_output_int_1_112 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_1_buf(12),
      I3 => SIKI_ID_data_1_buf(28),
      I4 => SIKI_ID_data_1_buf(16),
      O => SIKI_ALU_N851
    );
  SIKI_ALU_output_int_5_152 : LUT6
    generic map(
      INIT => X"7575FD752020A820"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ALU_N182,
      I3 => SIKI_ID_data_1_buf(27),
      I4 => SIKI_ID_data_2_buf(3),
      I5 => SIKI_ALU_N02,
      O => SIKI_ALU_N256
    );
  SIKI_ALU_output_int_0_322 : LUT6
    generic map(
      INIT => X"AAAAF0F0CCCCFF00"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(30),
      I1 => SIKI_ID_data_1_buf(22),
      I2 => SIKI_ID_data_1_buf(14),
      I3 => SIKI_ID_data_1_buf(6),
      I4 => SIKI_ID_data_2_buf(4),
      I5 => SIKI_ID_data_2_buf(3),
      O => SIKI_ALU_N441
    );
  SIKI_ALU_output_int_0_3110 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_1_buf(23),
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_1_buf(15),
      I4 => SIKI_ID_data_1_buf(7),
      I5 => SIKI_ID_data_1_buf(31),
      O => SIKI_ALU_N02
    );
  SIKI_ALU_output_int_10_36 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(4),
      I1 => SIKI_ALU_slr_data_cmp_eq0006,
      I2 => SIKI_ID_data_1_buf(5),
      I3 => SIKI_ALU_slr_data_cmp_eq0005,
      I4 => SIKI_ID_data_1_buf(3),
      I5 => SIKI_ALU_slr_data_cmp_eq0007,
      O => SIKI_ALU_output_int_10_36_838
    );
  SIKI_ALU_output_int_10_55 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(0),
      I1 => SIKI_ALU_slr_data_cmp_eq0010,
      I2 => SIKI_ID_data_1_buf(1),
      I3 => SIKI_ALU_slr_data_cmp_eq0009,
      I4 => SIKI_ID_data_1_buf(6),
      I5 => SIKI_ALU_slr_data_cmp_eq0004,
      O => SIKI_ALU_output_int_10_55_840
    );
  SIKI_ALU_output_int_10_77 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(8),
      I1 => SIKI_ALU_slr_data_cmp_eq0002,
      I2 => SIKI_ID_data_1_buf(9),
      I3 => SIKI_ALU_slr_data_cmp_eq0001,
      I4 => SIKI_ID_data_1_buf(7),
      I5 => SIKI_ALU_slr_data_cmp_eq0003,
      O => SIKI_ALU_output_int_10_77_841
    );
  SIKI_ALU_output_int_10_256 : LUT6
    generic map(
      INIT => X"3333333332323222"
    )
    port map (
      I0 => SIKI_ALU_output_int_10_10_833,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_slr_data_and0000,
      I3 => SIKI_ALU_output_int_10_207_837,
      I4 => SIKI_ALU_output_int_10_90_842,
      I5 => SIKI_ALU_output_int_10_16_836,
      O => SIKI_ALU_output_int(10)
    );
  SIKI_ALU_output_int_12_36 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(1),
      I1 => SIKI_ALU_slr_data_cmp_eq0011,
      I2 => SIKI_ID_data_1_buf(2),
      I3 => SIKI_ALU_slr_data_cmp_eq0010,
      I4 => SIKI_ID_data_1_buf(5),
      I5 => SIKI_ALU_slr_data_cmp_eq0007,
      O => SIKI_ALU_output_int_12_36_862
    );
  SIKI_ALU_output_int_12_61 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(7),
      I1 => SIKI_ALU_slr_data_cmp_eq0005,
      I2 => SIKI_ID_data_1_buf(8),
      I3 => SIKI_ALU_slr_data_cmp_eq0004,
      I4 => SIKI_ID_data_1_buf(6),
      I5 => SIKI_ALU_slr_data_cmp_eq0006,
      O => SIKI_ALU_output_int_12_61_863
    );
  SIKI_ALU_output_int_12_83 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(0),
      I1 => SIKI_ALU_slr_data_cmp_eq0012,
      I2 => SIKI_ID_data_1_buf(10),
      I3 => SIKI_ALU_slr_data_cmp_eq0002,
      I4 => SIKI_ID_data_1_buf(9),
      I5 => SIKI_ALU_slr_data_cmp_eq0003,
      O => SIKI_ALU_output_int_12_83_865
    );
  SIKI_ALU_output_int_12_168 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ALU_N1091,
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ALU_N471,
      I4 => SIKI_ALU_output_int_12_133_858,
      I5 => SIKI_ALU_N23,
      O => SIKI_ALU_output_int_12_168_860
    );
  SIKI_ALU_output_int_12_254 : LUT6
    generic map(
      INIT => X"3333333332323222"
    )
    port map (
      I0 => SIKI_ALU_output_int_12_10_856,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_slr_data_and0000,
      I3 => SIKI_ALU_output_int_12_205_861,
      I4 => SIKI_ALU_output_int_12_105_857,
      I5 => SIKI_ALU_output_int_12_16_859,
      O => SIKI_ALU_output_int(12)
    );
  SIKI_ALU_output_int_11_36 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(1),
      I1 => SIKI_ALU_slr_data_cmp_eq0010,
      I2 => SIKI_ID_data_1_buf(2),
      I3 => SIKI_ALU_slr_data_cmp_eq0009,
      I4 => SIKI_ID_data_1_buf(5),
      I5 => SIKI_ALU_slr_data_cmp_eq0006,
      O => SIKI_ALU_output_int_11_36_851
    );
  SIKI_ALU_output_int_11_61 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(7),
      I1 => SIKI_ALU_slr_data_cmp_eq0004,
      I2 => SIKI_ID_data_1_buf(0),
      I3 => SIKI_ALU_slr_data_cmp_eq0011,
      I4 => SIKI_ID_data_1_buf(6),
      I5 => SIKI_ALU_slr_data_cmp_eq0005,
      O => SIKI_ALU_output_int_11_61_852
    );
  SIKI_ALU_output_int_11_83 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(9),
      I1 => SIKI_ALU_slr_data_cmp_eq0002,
      I2 => SIKI_ID_data_1_buf(10),
      I3 => SIKI_ALU_slr_data_cmp_eq0001,
      I4 => SIKI_ID_data_1_buf(8),
      I5 => SIKI_ALU_slr_data_cmp_eq0003,
      O => SIKI_ALU_output_int_11_83_854
    );
  SIKI_ALU_output_int_11_223 : LUT6
    generic map(
      INIT => X"FFFFFFAA5D5D5D08"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ALU_N304,
      I2 => SIKI_ID_data_2_buf(2),
      I3 => SIKI_ALU_output_int_11_174_847,
      I4 => SIKI_ALU_output_int_11_187_848,
      I5 => SIKI_ALU_output_int_11_118_845,
      O => SIKI_ALU_output_int_11_223_849
    );
  SIKI_ALU_output_int_11_259 : LUT6
    generic map(
      INIT => X"AA888888AA808080"
    )
    port map (
      I0 => SIKI_ALU_slr_data_and0000,
      I1 => SIKI_ALU_output_int_cmp_eq0005,
      I2 => SIKI_ALU_output_int_11_63_853,
      I3 => SIKI_ALU_output_int_11_223_849,
      I4 => SIKI_ALU_output_int_cmp_eq0006,
      I5 => SIKI_ALU_output_int_11_83_854,
      O => SIKI_ALU_output_int_11_259_850
    );
  SIKI_ALU_output_int_18_36 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(22),
      I1 => SIKI_ALU_slr_data_cmp_eq0004,
      I2 => SIKI_ID_data_1_buf(23),
      I3 => SIKI_ALU_slr_data_cmp_eq0005,
      I4 => SIKI_ID_data_1_buf(26),
      I5 => SIKI_ALU_slr_data_cmp_eq0008,
      O => SIKI_ALU_output_int_18_36_938
    );
  SIKI_ALU_output_int_18_61 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(28),
      I1 => SIKI_ALU_slr_data_cmp_eq0010,
      I2 => SIKI_ID_data_1_buf(29),
      I3 => SIKI_ALU_slr_data_cmp_eq0011,
      I4 => SIKI_ID_data_1_buf(27),
      I5 => SIKI_ALU_slr_data_cmp_eq0009,
      O => SIKI_ALU_output_int_18_61_939
    );
  SIKI_ALU_output_int_18_83 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(21),
      I1 => SIKI_ALU_slr_data_cmp_eq0003,
      I2 => SIKI_ID_data_1_buf(30),
      I3 => SIKI_ALU_slr_data_cmp_eq0012,
      I4 => SIKI_ID_data_1_buf(20),
      I5 => SIKI_ALU_slr_data_cmp_eq0002,
      O => SIKI_ALU_output_int_18_83_941
    );
  SIKI_ALU_output_int_18_88 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(31),
      I1 => SIKI_ALU_slr_data_cmp_eq0013,
      I2 => SIKI_ID_data_1_buf(19),
      I3 => SIKI_ALU_slr_data_cmp_eq0001,
      O => SIKI_ALU_output_int_18_88_942
    );
  SIKI_ALU_output_int_18_197 : LUT6
    generic map(
      INIT => X"0F0A0D080D080D08"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ALU_N911,
      I2 => SIKI_ID_data_2_buf(0),
      I3 => SIKI_ALU_N501,
      I4 => SIKI_ALU_N398,
      I5 => SIKI_ID_data_1_buf(16),
      O => SIKI_ALU_output_int_18_197_936
    );
  SIKI_ALU_output_int_18_247 : LUT5
    generic map(
      INIT => X"AA0AAA08"
    )
    port map (
      I0 => SIKI_ALU_output_int_cmp_eq0005,
      I1 => SIKI_ALU_output_int_18_197_936,
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ALU_output_int_18_140_931,
      I4 => SIKI_ALU_output_int_18_173,
      O => SIKI_ALU_output_int_18_247_937
    );
  SIKI_ALU_output_int_18_298 : LUT6
    generic map(
      INIT => X"3333333332323222"
    )
    port map (
      I0 => SIKI_ALU_output_int_18_10_929,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_slr_data_and0000,
      I3 => SIKI_ALU_output_int_18_247_937,
      I4 => SIKI_ALU_output_int_18_111_930,
      I5 => SIKI_ALU_output_int_18_16_932,
      O => SIKI_ALU_output_int(18)
    );
  SIKI_ALU_output_int_14_36 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(3),
      I1 => SIKI_ALU_slr_data_cmp_eq0011,
      I2 => SIKI_ID_data_1_buf(4),
      I3 => SIKI_ALU_slr_data_cmp_eq0010,
      I4 => SIKI_ID_data_1_buf(7),
      I5 => SIKI_ALU_slr_data_cmp_eq0007,
      O => SIKI_ALU_output_int_14_36_886
    );
  SIKI_ALU_output_int_14_61 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(9),
      I1 => SIKI_ALU_slr_data_cmp_eq0005,
      I2 => SIKI_ID_data_1_buf(10),
      I3 => SIKI_ALU_slr_data_cmp_eq0004,
      I4 => SIKI_ID_data_1_buf(8),
      I5 => SIKI_ALU_slr_data_cmp_eq0006,
      O => SIKI_ALU_output_int_14_61_887
    );
  SIKI_ALU_output_int_14_83 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(12),
      I1 => SIKI_ALU_slr_data_cmp_eq0002,
      I2 => SIKI_ID_data_1_buf(13),
      I3 => SIKI_ALU_slr_data_cmp_eq0001,
      I4 => SIKI_ID_data_1_buf(11),
      I5 => SIKI_ALU_slr_data_cmp_eq0003,
      O => SIKI_ALU_output_int_14_83_889
    );
  SIKI_ALU_output_int_14_94 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(2),
      I1 => SIKI_ALU_slr_data_cmp_eq0012,
      I2 => SIKI_ID_data_1_buf(0),
      I3 => SIKI_ALU_slr_data_cmp_eq0014,
      I4 => SIKI_ID_data_1_buf(1),
      I5 => SIKI_ALU_slr_data_cmp_eq0013,
      O => SIKI_ALU_output_int_14_94_890
    );
  SIKI_ALU_output_int_14_221 : LUT6
    generic map(
      INIT => X"AAAAAAAA00A20080"
    )
    port map (
      I0 => SIKI_ALU_output_int_cmp_eq0006,
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ALU_output_int_14_163_884,
      I3 => SIKI_ID_data_2_buf(4),
      I4 => SIKI_ALU_N541,
      I5 => SIKI_ALU_output_int_14_144_882,
      O => SIKI_ALU_output_int_14_221_885
    );
  SIKI_ALU_output_int_14_269 : LUT6
    generic map(
      INIT => X"3333333332323222"
    )
    port map (
      I0 => SIKI_ALU_output_int_14_10_880,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_slr_data_and0000,
      I3 => SIKI_ALU_output_int_14_221_885,
      I4 => SIKI_ALU_output_int_14_119_881,
      I5 => SIKI_ALU_output_int_14_16_883,
      O => SIKI_ALU_output_int(14)
    );
  SIKI_ALU_output_int_13_36 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(2),
      I1 => SIKI_ALU_slr_data_cmp_eq0011,
      I2 => SIKI_ID_data_1_buf(3),
      I3 => SIKI_ALU_slr_data_cmp_eq0010,
      I4 => SIKI_ID_data_1_buf(6),
      I5 => SIKI_ALU_slr_data_cmp_eq0007,
      O => SIKI_ALU_output_int_13_36_874
    );
  SIKI_ALU_output_int_13_61 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(8),
      I1 => SIKI_ALU_slr_data_cmp_eq0005,
      I2 => SIKI_ID_data_1_buf(9),
      I3 => SIKI_ALU_slr_data_cmp_eq0004,
      I4 => SIKI_ID_data_1_buf(7),
      I5 => SIKI_ALU_slr_data_cmp_eq0006,
      O => SIKI_ALU_output_int_13_61_875
    );
  SIKI_ALU_output_int_13_83 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(11),
      I1 => SIKI_ALU_slr_data_cmp_eq0002,
      I2 => SIKI_ID_data_1_buf(12),
      I3 => SIKI_ALU_slr_data_cmp_eq0001,
      I4 => SIKI_ID_data_1_buf(10),
      I5 => SIKI_ALU_slr_data_cmp_eq0003,
      O => SIKI_ALU_output_int_13_83_877
    );
  SIKI_ALU_output_int_13_88 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(1),
      I1 => SIKI_ALU_slr_data_cmp_eq0012,
      I2 => SIKI_ID_data_1_buf(0),
      I3 => SIKI_ALU_slr_data_cmp_eq0013,
      O => SIKI_ALU_output_int_13_88_878
    );
  SIKI_ALU_output_int_13_281 : LUT6
    generic map(
      INIT => X"3333333332323222"
    )
    port map (
      I0 => SIKI_ALU_output_int_13_10_867,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_slr_data_and0000,
      I3 => SIKI_ALU_output_int_13_232_873,
      I4 => SIKI_ALU_output_int_13_111_868,
      I5 => SIKI_ALU_output_int_13_16_871,
      O => SIKI_ALU_output_int(13)
    );
  SIKI_ALU_output_int_17_36 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(21),
      I1 => SIKI_ALU_slr_data_cmp_eq0004,
      I2 => SIKI_ID_data_1_buf(22),
      I3 => SIKI_ALU_slr_data_cmp_eq0005,
      I4 => SIKI_ID_data_1_buf(25),
      I5 => SIKI_ALU_slr_data_cmp_eq0008,
      O => SIKI_ALU_output_int_17_36_923
    );
  SIKI_ALU_output_int_17_61 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(27),
      I1 => SIKI_ALU_slr_data_cmp_eq0010,
      I2 => SIKI_ID_data_1_buf(28),
      I3 => SIKI_ALU_slr_data_cmp_eq0011,
      I4 => SIKI_ID_data_1_buf(26),
      I5 => SIKI_ALU_slr_data_cmp_eq0009,
      O => SIKI_ALU_output_int_17_61_924
    );
  SIKI_ALU_output_int_17_83 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(29),
      I1 => SIKI_ALU_slr_data_cmp_eq0012,
      I2 => SIKI_ID_data_1_buf(30),
      I3 => SIKI_ALU_slr_data_cmp_eq0013,
      I4 => SIKI_ID_data_1_buf(20),
      I5 => SIKI_ALU_slr_data_cmp_eq0003,
      O => SIKI_ALU_output_int_17_83_926
    );
  SIKI_ALU_output_int_17_94 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(18),
      I1 => SIKI_ALU_slr_data_cmp_eq0001,
      I2 => SIKI_ID_data_1_buf(19),
      I3 => SIKI_ALU_slr_data_cmp_eq0002,
      I4 => SIKI_ID_data_1_buf(31),
      I5 => SIKI_ALU_slr_data_cmp_eq0014,
      O => SIKI_ALU_output_int_17_94_927
    );
  SIKI_ALU_output_int_17_168 : LUT6
    generic map(
      INIT => X"22A800A822200020"
    )
    port map (
      I0 => SIKI_ALU_N398,
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_1_buf(16),
      I3 => SIKI_ID_data_2_buf(4),
      I4 => SIKI_ID_data_1_buf(0),
      I5 => SIKI_ID_data_1_buf(14),
      O => SIKI_ALU_output_int_17_168_919
    );
  SIKI_ALU_output_int_17_336 : LUT6
    generic map(
      INIT => X"FFAAAAAAFFA8A8A8"
    )
    port map (
      I0 => SIKI_ALU_output_int_cmp_eq0006,
      I1 => SIKI_ALU_output_int_17_63_925,
      I2 => SIKI_ALU_output_int_17_83_926,
      I3 => SIKI_ALU_output_int_17_311_921,
      I4 => SIKI_ALU_output_int_cmp_eq0005,
      I5 => SIKI_ALU_output_int_17_94_927,
      O => SIKI_ALU_output_int_17_336_922
    );
  SIKI_ALU_output_int_19_36 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(23),
      I1 => SIKI_ALU_slr_data_cmp_eq0004,
      I2 => SIKI_ID_data_1_buf(24),
      I3 => SIKI_ALU_slr_data_cmp_eq0005,
      I4 => SIKI_ID_data_1_buf(27),
      I5 => SIKI_ALU_slr_data_cmp_eq0008,
      O => SIKI_ALU_output_int_19_36_951
    );
  SIKI_ALU_output_int_19_61 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(29),
      I1 => SIKI_ALU_slr_data_cmp_eq0010,
      I2 => SIKI_ID_data_1_buf(30),
      I3 => SIKI_ALU_slr_data_cmp_eq0011,
      I4 => SIKI_ID_data_1_buf(28),
      I5 => SIKI_ALU_slr_data_cmp_eq0009,
      O => SIKI_ALU_output_int_19_61_952
    );
  SIKI_ALU_output_int_19_83 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(20),
      I1 => SIKI_ALU_slr_data_cmp_eq0001,
      I2 => SIKI_ID_data_1_buf(21),
      I3 => SIKI_ALU_slr_data_cmp_eq0002,
      I4 => SIKI_ID_data_1_buf(31),
      I5 => SIKI_ALU_slr_data_cmp_eq0012,
      O => SIKI_ALU_output_int_19_83_954
    );
  SIKI_ALU_output_int_19_146 : LUT6
    generic map(
      INIT => X"AA8AA88822022000"
    )
    port map (
      I0 => SIKI_ALU_N398,
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_data_1_buf(16),
      I4 => SIKI_ID_data_1_buf(18),
      I5 => SIKI_ALU_N1181,
      O => SIKI_ALU_output_int_19_146_946
    );
  SIKI_ALU_output_int_19_229 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ID_data_1_buf(7),
      I2 => SIKI_ID_data_2_buf(2),
      I3 => SIKI_ID_data_1_buf(9),
      I4 => SIKI_ID_data_1_buf(11),
      I5 => SIKI_ID_data_1_buf(5),
      O => SIKI_ALU_output_int_19_229_948
    );
  SIKI_ALU_output_int_19_407 : LUT6
    generic map(
      INIT => X"3333333332323222"
    )
    port map (
      I0 => SIKI_ALU_output_int_19_10_944,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_slr_data_and0000,
      I3 => SIKI_ALU_output_int_19_352_950,
      I4 => SIKI_ALU_output_int_19_105_945,
      I5 => SIKI_ALU_output_int_19_16_947,
      O => SIKI_ALU_output_int(19)
    );
  SIKI_ALU_output_int_17_11411 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(3),
      O => SIKI_ALU_N398
    );
  SIKI_ALU_output_int_4_45 : LUT6
    generic map(
      INIT => X"FBEAEAEA51404040"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ALU_N210,
      I3 => SIKI_ID_data_1_buf(8),
      I4 => SIKI_ID_data_2_buf(2),
      I5 => SIKI_ALU_N851,
      O => SIKI_ALU_output_int_4_45_979
    );
  SIKI_ALU_output_int_4_98 : LUT6
    generic map(
      INIT => X"FDEC7564B9A83120"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ALU_N106,
      I3 => SIKI_ALU_output_int_4_45_979,
      I4 => SIKI_ALU_N256,
      I5 => SIKI_ALU_N288,
      O => SIKI_ALU_output_int_4_98_980
    );
  SIKI_ALU_output_int_4_152 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(3),
      I1 => SIKI_ALU_slr_data_cmp_eq0001,
      I2 => SIKI_ID_data_1_buf(0),
      I3 => SIKI_ALU_slr_data_cmp_eq0004,
      I4 => SIKI_ID_data_1_buf(2),
      I5 => SIKI_ALU_slr_data_cmp_eq0002,
      O => SIKI_ALU_output_int_4_152_975
    );
  SIKI_ALU_output_int_4_295 : LUT5
    generic map(
      INIT => X"001E0028"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ID_ALU_control_buf(0),
      I2 => SIKI_ID_ALU_control_buf(1),
      I3 => SIKI_ID_ALU_control_buf(2),
      I4 => SIKI_ID_data_1_buf(4),
      O => SIKI_ALU_output_int_4_295_978
    );
  SIKI_ALU_output_int_15_36 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(4),
      I1 => SIKI_ALU_slr_data_cmp_eq0011,
      I2 => SIKI_ID_data_1_buf(5),
      I3 => SIKI_ALU_slr_data_cmp_eq0010,
      I4 => SIKI_ID_data_1_buf(11),
      I5 => SIKI_ALU_slr_data_cmp_eq0004,
      O => SIKI_ALU_output_int_15_36_898
    );
  SIKI_ALU_output_int_15_47 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(7),
      I1 => SIKI_ALU_slr_data_cmp_eq0008,
      I2 => SIKI_ID_data_1_buf(8),
      I3 => SIKI_ALU_slr_data_cmp_eq0007,
      I4 => SIKI_ID_data_1_buf(6),
      I5 => SIKI_ALU_slr_data_cmp_eq0009,
      O => SIKI_ALU_output_int_15_47_899
    );
  SIKI_ALU_output_int_15_72 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(10),
      I1 => SIKI_ALU_slr_data_cmp_eq0005,
      I2 => SIKI_ALU_N382,
      I3 => SIKI_ALU_output_int_15_60_900,
      I4 => SIKI_ID_data_1_buf(9),
      I5 => SIKI_ALU_slr_data_cmp_eq0006,
      O => SIKI_ALU_output_int_15_72_901
    );
  SIKI_ALU_output_int_15_95 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(13),
      I1 => SIKI_ALU_slr_data_cmp_eq0002,
      I2 => SIKI_ID_data_1_buf(14),
      I3 => SIKI_ALU_slr_data_cmp_eq0001,
      I4 => SIKI_ID_data_1_buf(12),
      I5 => SIKI_ALU_slr_data_cmp_eq0003,
      O => SIKI_ALU_output_int_15_95_902
    );
  SIKI_ALU_output_int_15_106 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(2),
      I1 => SIKI_ALU_slr_data_cmp_eq0013,
      I2 => SIKI_ID_data_1_buf(3),
      I3 => SIKI_ALU_slr_data_cmp_eq0012,
      I4 => SIKI_ID_data_1_buf(1),
      I5 => SIKI_ALU_slr_data_cmp_eq0014,
      O => SIKI_ALU_output_int_15_106_893
    );
  SIKI_ALU_output_int_16_36 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(21),
      I1 => SIKI_ALU_slr_data_cmp_eq0005,
      I2 => SIKI_ID_data_1_buf(22),
      I3 => SIKI_ALU_slr_data_cmp_eq0006,
      I4 => SIKI_ID_data_1_buf(20),
      I5 => SIKI_ALU_slr_data_cmp_eq0004,
      O => SIKI_ALU_output_int_16_36_911
    );
  SIKI_ALU_output_int_16_47 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(24),
      I1 => SIKI_ALU_slr_data_cmp_eq0008,
      I2 => SIKI_ID_data_1_buf(25),
      I3 => SIKI_ALU_slr_data_cmp_eq0009,
      I4 => SIKI_ID_data_1_buf(23),
      I5 => SIKI_ALU_slr_data_cmp_eq0007,
      O => SIKI_ALU_output_int_16_47_912
    );
  SIKI_ALU_output_int_16_72 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(27),
      I1 => SIKI_ALU_slr_data_cmp_eq0011,
      I2 => SIKI_ALU_N382,
      I3 => SIKI_ALU_output_int_16_60_913,
      I4 => SIKI_ID_data_1_buf(26),
      I5 => SIKI_ALU_slr_data_cmp_eq0010,
      O => SIKI_ALU_output_int_16_72_914
    );
  SIKI_ALU_output_int_16_95 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(28),
      I1 => SIKI_ALU_slr_data_cmp_eq0012,
      I2 => SIKI_ID_data_1_buf(29),
      I3 => SIKI_ALU_slr_data_cmp_eq0013,
      I4 => SIKI_ID_data_1_buf(19),
      I5 => SIKI_ALU_slr_data_cmp_eq0003,
      O => SIKI_ALU_output_int_16_95_915
    );
  SIKI_ALU_output_int_16_106 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(17),
      I1 => SIKI_ALU_slr_data_cmp_eq0001,
      I2 => SIKI_ID_data_1_buf(18),
      I3 => SIKI_ALU_slr_data_cmp_eq0002,
      I4 => SIKI_ID_data_1_buf(30),
      I5 => SIKI_ALU_slr_data_cmp_eq0014,
      O => SIKI_ALU_output_int_16_106_905
    );
  SIKI_ALU_output_int_16_192 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_1_buf(5),
      I2 => SIKI_ID_data_2_buf(3),
      I3 => SIKI_ID_data_1_buf(9),
      I4 => SIKI_ID_data_1_buf(13),
      I5 => SIKI_ID_data_1_buf(1),
      O => SIKI_ALU_output_int_16_192_907
    );
  SIKI_ALU_output_int_16_264 : LUT5
    generic map(
      INIT => X"FDA87520"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ALU_N108,
      I3 => SIKI_ALU_N911,
      I4 => SIKI_ALU_N139,
      O => SIKI_ALU_output_int_16_264_908
    );
  SIKI_ALU_output_int_10_1122 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_1_buf(20),
      I2 => SIKI_ID_data_1_buf(24),
      O => SIKI_ALU_N210
    );
  SIKI_ALU_Mxor_data_xor_Result_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_1_buf(0),
      O => SIKI_ALU_data_xor_0_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_4_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(4),
      I1 => SIKI_ID_data_2_buf(4),
      O => SIKI_ALU_data_xor_4_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_7_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(7),
      I1 => SIKI_ID_data_1_buf(7),
      O => SIKI_ALU_data_xor_7_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_6_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(6),
      I1 => SIKI_ID_data_1_buf(6),
      O => SIKI_ALU_data_xor_6_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_5_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(5),
      I1 => SIKI_ID_data_1_buf(5),
      O => SIKI_ALU_data_xor_5_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_11_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(11),
      I1 => SIKI_ID_data_1_buf(11),
      O => SIKI_ALU_data_xor_11_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_13_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(13),
      I1 => SIKI_ID_data_1_buf(13),
      O => SIKI_ALU_data_xor_13_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_12_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(12),
      I1 => SIKI_ID_data_1_buf(12),
      O => SIKI_ALU_data_xor_12_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_10_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(10),
      I1 => SIKI_ID_data_1_buf(10),
      O => SIKI_ALU_data_xor_10_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_9_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(9),
      I1 => SIKI_ID_data_1_buf(9),
      O => SIKI_ALU_data_xor_9_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_15_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(15),
      I1 => SIKI_ID_data_1_buf(15),
      O => SIKI_ALU_data_xor_15_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_14_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(14),
      I1 => SIKI_ID_data_1_buf(14),
      O => SIKI_ALU_data_xor_14_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_16_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(16),
      I1 => SIKI_ID_data_1_buf(16),
      O => SIKI_ALU_data_xor_16_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_23_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(23),
      I1 => SIKI_ID_data_1_buf(23),
      O => SIKI_ALU_data_xor_23_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_21_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(21),
      I1 => SIKI_ID_data_1_buf(21),
      O => SIKI_ALU_data_xor_21_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_22_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(22),
      I1 => SIKI_ID_data_1_buf(22),
      O => SIKI_ALU_data_xor_22_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_20_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(20),
      I1 => SIKI_ID_data_1_buf(20),
      O => SIKI_ALU_data_xor_20_Q
    );
  SIKI_ALU_new_PC_sub_0_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(0),
      O => SIKI_ALU_new_PC_sub(0)
    );
  SIKI_ALU_Mxor_data_xor_Result_18_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(18),
      I1 => SIKI_ID_data_1_buf(18),
      O => SIKI_ALU_data_xor_18_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_31_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(31),
      I1 => SIKI_ID_data_1_buf(31),
      O => SIKI_ALU_data_xor_31_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_30_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(30),
      I1 => SIKI_ID_data_1_buf(30),
      O => SIKI_ALU_data_xor_30_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_19_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(19),
      I1 => SIKI_ID_data_1_buf(19),
      O => SIKI_ALU_data_xor_19_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_17_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(17),
      I1 => SIKI_ID_data_1_buf(17),
      O => SIKI_ALU_data_xor_17_Q
    );
  SIKI_ALU_new_PC_sub_1_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(1),
      O => SIKI_ALU_new_PC_sub(1)
    );
  SIKI_ALU_new_PC_sub_2_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(2),
      O => SIKI_ALU_new_PC_sub(2)
    );
  SIKI_ALU_new_PC_sub_3_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(3),
      O => SIKI_ALU_new_PC_sub(3)
    );
  SIKI_ALU_new_PC_sub_4_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(4),
      O => SIKI_ALU_new_PC_sub(4)
    );
  SIKI_ALU_Mxor_data_xor_Result_29_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(29),
      I1 => SIKI_ID_data_1_buf(29),
      O => SIKI_ALU_data_xor_29_Q
    );
  SIKI_ALU_Mxor_data_xor_Result_27_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(27),
      I1 => SIKI_ID_data_1_buf(27),
      O => SIKI_ALU_data_xor_27_Q
    );
  SIKI_ALU_new_PC_sub_5_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(5),
      O => SIKI_ALU_new_PC_sub(5)
    );
  SIKI_ALU_new_PC_sub_6_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(6),
      O => SIKI_ALU_new_PC_sub(6)
    );
  SIKI_ALU_new_PC_sub_7_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(7),
      O => SIKI_ALU_new_PC_sub(7)
    );
  SIKI_ALU_new_PC_sub_8_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(8),
      O => SIKI_ALU_new_PC_sub(8)
    );
  SIKI_ALU_new_PC_sub_9_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(9),
      O => SIKI_ALU_new_PC_sub(9)
    );
  SIKI_ALU_new_PC_sub_10_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(10),
      O => SIKI_ALU_new_PC_sub(10)
    );
  SIKI_ALU_new_PC_sub_11_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(11),
      O => SIKI_ALU_new_PC_sub(11)
    );
  SIKI_ALU_new_PC_sub_12_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(12),
      O => SIKI_ALU_new_PC_sub(12)
    );
  SIKI_ALU_new_PC_sub_13_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(13),
      O => SIKI_ALU_new_PC_sub(13)
    );
  SIKI_ALU_new_PC_sub_14_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(14),
      O => SIKI_ALU_new_PC_sub(14)
    );
  SIKI_ALU_new_PC_sub_15_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_jump_instr_buf_1970,
      I1 => SIKI_ALU_new_PC_sub_addsub0000(15),
      O => SIKI_ALU_new_PC_sub(15)
    );
  SIKI_ALU_Mxor_data_xor_Result_28_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(28),
      I1 => SIKI_ID_data_1_buf(28),
      O => SIKI_ALU_data_xor_28_Q
    );
  RS_RX_IBUF : IBUF
    port map (
      I => RS_RX,
      O => RS_RX_IBUF_503
    );
  ZD_31_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(31),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N62,
      IO => ZD(31)
    );
  ZD_30_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(30),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N63,
      IO => ZD(30)
    );
  ZD_29_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(29),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N64,
      IO => ZD(29)
    );
  ZD_28_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(28),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N65,
      IO => ZD(28)
    );
  ZD_27_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(27),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N66,
      IO => ZD(27)
    );
  ZD_26_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(26),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N67,
      IO => ZD(26)
    );
  ZD_25_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(25),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N68,
      IO => ZD(25)
    );
  ZD_24_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(24),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N69,
      IO => ZD(24)
    );
  ZD_23_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(23),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N70,
      IO => ZD(23)
    );
  ZD_22_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(22),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N71,
      IO => ZD(22)
    );
  ZD_21_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(21),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N72,
      IO => ZD(21)
    );
  ZD_20_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(20),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N73,
      IO => ZD(20)
    );
  ZD_19_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(19),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N74,
      IO => ZD(19)
    );
  ZD_18_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(18),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N75,
      IO => ZD(18)
    );
  ZD_17_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(17),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N76,
      IO => ZD(17)
    );
  ZD_16_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(16),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N77,
      IO => ZD(16)
    );
  ZD_15_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(15),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N78,
      IO => ZD(15)
    );
  ZD_14_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(14),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N79,
      IO => ZD(14)
    );
  ZD_13_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(13),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N80,
      IO => ZD(13)
    );
  ZD_12_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(12),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N811,
      IO => ZD(12)
    );
  ZD_11_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(11),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N82,
      IO => ZD(11)
    );
  ZD_10_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(10),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N83,
      IO => ZD(10)
    );
  ZD_9_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(9),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N84,
      IO => ZD(9)
    );
  ZD_8_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(8),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N85,
      IO => ZD(8)
    );
  ZD_7_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(7),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N86,
      IO => ZD(7)
    );
  ZD_6_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(6),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N87,
      IO => ZD(6)
    );
  ZD_5_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(5),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N88,
      IO => ZD(5)
    );
  ZD_4_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(4),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N89,
      IO => ZD(4)
    );
  ZD_3_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(3),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N90,
      IO => ZD(3)
    );
  ZD_2_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(2),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N91,
      IO => ZD(2)
    );
  ZD_1_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(1),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N92,
      IO => ZD(1)
    );
  ZD_0_IOBUF : IOBUF
    port map (
      I => SIKI_ALU_write_D_buf(0),
      T => SIKI_ALU_store_mem_buf_1103,
      O => N93,
      IO => ZD(0)
    );
  RS_TX_OBUF : OBUF
    port map (
      I => SIKI_TX_data_buf(0),
      O => RS_TX
    );
  XZCKE_OBUF : OBUF
    port map (
      I => N0,
      O => XZCKE
    );
  ZZA_OBUF : OBUF
    port map (
      I => N0,
      O => ZZA
    );
  XE1_OBUF : OBUF
    port map (
      I => N0,
      O => XE1
    );
  XE3_OBUF : OBUF
    port map (
      I => N0,
      O => XE3
    );
  ADVA_OBUF : OBUF
    port map (
      I => N0,
      O => ADVA
    );
  E2A_OBUF : OBUF
    port map (
      I => N1,
      O => E2A
    );
  XGA_OBUF : OBUF
    port map (
      I => N0,
      O => XGA
    );
  XFT_OBUF : OBUF
    port map (
      I => N1,
      O => XFT
    );
  XLBO_OBUF : OBUF
    port map (
      I => N1,
      O => XLBO
    );
  XWA_OBUF : OBUF
    port map (
      I => XWA_OBUF_3705,
      O => XWA
    );
  ZCLKMA_1_OBUF : OBUF
    port map (
      I => clk,
      O => ZCLKMA(1)
    );
  ZCLKMA_0_OBUF : OBUF
    port map (
      I => clk,
      O => ZCLKMA(0)
    );
  ZA_19_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(19),
      O => ZA(19)
    );
  ZA_18_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(18),
      O => ZA(18)
    );
  ZA_17_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(17),
      O => ZA(17)
    );
  ZA_16_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(16),
      O => ZA(16)
    );
  ZA_15_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(15),
      O => ZA(15)
    );
  ZA_14_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(14),
      O => ZA(14)
    );
  ZA_13_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(13),
      O => ZA(13)
    );
  ZA_12_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(12),
      O => ZA(12)
    );
  ZA_11_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(11),
      O => ZA(11)
    );
  ZA_10_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(10),
      O => ZA(10)
    );
  ZA_9_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(9),
      O => ZA(9)
    );
  ZA_8_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(8),
      O => ZA(8)
    );
  ZA_7_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(7),
      O => ZA(7)
    );
  ZA_6_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(6),
      O => ZA(6)
    );
  ZA_5_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(5),
      O => ZA(5)
    );
  ZA_4_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(4),
      O => ZA(4)
    );
  ZA_3_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(3),
      O => ZA(3)
    );
  ZA_2_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(2),
      O => ZA(2)
    );
  ZA_1_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(1),
      O => ZA(1)
    );
  ZA_0_OBUF : OBUF
    port map (
      I => SIKI_ALU_output_buf(0),
      O => ZA(0)
    );
  XZBE_3_OBUF : OBUF
    port map (
      I => N0,
      O => XZBE(3)
    );
  XZBE_2_OBUF : OBUF
    port map (
      I => N0,
      O => XZBE(2)
    );
  XZBE_1_OBUF : OBUF
    port map (
      I => N0,
      O => XZBE(1)
    );
  XZBE_0_OBUF : OBUF
    port map (
      I => N0,
      O => XZBE(0)
    );
  load_instr : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => load_instr_mux00001,
      S => full_recv_0_not0001,
      Q => load_instr_3861
    );
  load_instr_mux000011 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => load_instr_3861,
      I1 => top_state_FSM_FFd12_3881,
      I2 => top_state_FSM_FFd10_3877,
      O => load_instr_mux00001
    );
  rx_go : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => rx_go_mux00001_3870,
      S => top_state_FSM_FFd16_3889,
      Q => rx_go_3869
    );
  tx_go : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => tx_go_mux00001_3914,
      S => print_regs_not0001,
      Q => tx_go_3913
    );
  top_state_FSM_FFd5 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd5_In1,
      S => print_regs_not0001,
      Q => top_state_FSM_FFd5_3896
    );
  top_state_FSM_FFd5_In11 : LUT5
    generic map(
      INIT => X"FF020202"
    )
    port map (
      I0 => top_state_FSM_FFd6_3898,
      I1 => state(0),
      I2 => state(1),
      I3 => check_tx,
      I4 => top_state_FSM_FFd5_3896,
      O => top_state_FSM_FFd5_In1
    );
  top_state_FSM_FFd12 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd12_In1,
      S => full_recv_0_not0001,
      Q => top_state_FSM_FFd12_3881
    );
  top_state_FSM_FFd15 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd15_In1,
      S => top_state_FSM_FFd16_3889,
      Q => top_state_FSM_FFd15_3887
    );
  Mcount_write_BRAM_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(1),
      O => Mcount_write_BRAM_cy_1_rt_15
    );
  Mcount_write_BRAM_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(2),
      O => Mcount_write_BRAM_cy_2_rt_17
    );
  Mcount_write_BRAM_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(3),
      O => Mcount_write_BRAM_cy_3_rt_19
    );
  Mcount_write_BRAM_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(4),
      O => Mcount_write_BRAM_cy_4_rt_21
    );
  Mcount_write_BRAM_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(5),
      O => Mcount_write_BRAM_cy_5_rt_23
    );
  Mcount_write_BRAM_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(6),
      O => Mcount_write_BRAM_cy_6_rt_25
    );
  Mcount_write_BRAM_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(7),
      O => Mcount_write_BRAM_cy_7_rt_27
    );
  Mcount_write_BRAM_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(8),
      O => Mcount_write_BRAM_cy_8_rt_29
    );
  Mcount_write_BRAM_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(9),
      O => Mcount_write_BRAM_cy_9_rt_31
    );
  Mcount_write_BRAM_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(10),
      O => Mcount_write_BRAM_cy_10_rt_5
    );
  Mcount_write_BRAM_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(11),
      O => Mcount_write_BRAM_cy_11_rt_7
    );
  Mcount_write_BRAM_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(12),
      O => Mcount_write_BRAM_cy_12_rt_9
    );
  Mcount_write_BRAM_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(13),
      O => Mcount_write_BRAM_cy_13_rt_11
    );
  Mcount_write_BRAM_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(14),
      O => Mcount_write_BRAM_cy_14_rt_13
    );
  SIKI_RX_Msub_data_count_addsub0000_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => SIKI_RX_data_count(0),
      O => SIKI_RX_Msub_data_count_addsub0000_cy_0_rt_3384
    );
  SIKI_RX_Msub_state_count_addsub0000_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => SIKI_RX_state_count(0),
      O => SIKI_RX_Msub_state_count_addsub0000_cy_0_rt_3415
    );
  SIKI_TX_Msub_state_count_addsub0000_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => SIKI_TX_state_count(0),
      O => SIKI_TX_Msub_state_count_addsub0000_cy_0_rt_3589
    );
  Mcount_write_BRAM_xor_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => write_BRAM(15),
      O => Mcount_write_BRAM_xor_15_rt_33
    );
  byte_tran_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => byte_tran_0_rstpot_3767,
      Q => byte_tran(0)
    );
  byte_tran_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => byte_tran_1_rstpot_3769,
      Q => byte_tran(1)
    );
  byte_tran_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => byte_tran_2_rstpot_3771,
      Q => byte_tran(2)
    );
  byte_tran_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => byte_tran_3_rstpot_3773,
      Q => byte_tran(3)
    );
  byte_tran_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => byte_tran_4_rstpot_3775,
      Q => byte_tran(4)
    );
  byte_tran_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => byte_tran_5_rstpot_3777,
      Q => byte_tran(5)
    );
  byte_tran_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => byte_tran_6_rstpot_3779,
      Q => byte_tran(6)
    );
  byte_tran_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => byte_tran_7_rstpot_3781,
      Q => byte_tran(7)
    );
  top_state_FSM_FFd2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd2_rstpot_3891,
      Q => top_state_FSM_FFd2_3890
    );
  top_state_FSM_FFd3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd3_rstpot_3893,
      Q => top_state_FSM_FFd3_3892
    );
  top_state_FSM_FFd4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => top_state_FSM_FFd4_rstpot_3895,
      Q => top_state_FSM_FFd4_3894
    );
  SIKI_RX_received_buf : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => SIKI_RX_received_buf_rstpot1_3523,
      Q => SIKI_RX_received_buf_3522
    );
  SIKI_IFE_wea_buf_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => SIKI_IFE_wea_buf_0_rstpot1_3307,
      Q => SIKI_IFE_wea_buf(0)
    );
  SIKI_ALU_check_eq_cmp_eq00001 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => SIKI_ALU_data_xor_21_Q,
      I1 => SIKI_ALU_data_xor_16_Q,
      I2 => SIKI_ALU_data_xor_22_Q,
      I3 => SIKI_ALU_data_xor_23_Q,
      I4 => N130,
      I5 => SIKI_ALU_N123,
      O => SIKI_ALU_N103
    );
  SIKI_ALU_check_eq_cmp_eq000011_SW1 : LUT6
    generic map(
      INIT => X"7FDFBFEFF7FDFBFE"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(24),
      I1 => SIKI_ID_data_2_buf(28),
      I2 => SIKI_ID_data_2_buf(27),
      I3 => SIKI_ID_data_1_buf(28),
      I4 => SIKI_ID_data_1_buf(24),
      I5 => SIKI_ID_data_1_buf(27),
      O => N132
    );
  SIKI_ALU_check_ltz_or0000479 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEC"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(8),
      I1 => N138,
      I2 => SIKI_ALU_check_ltz_cmp_eq0022,
      I3 => SIKI_ALU_check_ltz_or0000334_723,
      I4 => SIKI_ALU_check_ltz_or0000409_726,
      I5 => SIKI_ALU_check_ltz_or0000326_722,
      O => SIKI_ALU_check_ltz
    );
  SIKI_ALU_check_gtz_or0000479 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
    port map (
      I0 => SIKI_ALU_check_gtz_or0000472_712,
      I1 => SIKI_ALU_N3811,
      I2 => SIKI_ALU_check_gtz_or0000410_710,
      I3 => N140,
      I4 => N126,
      I5 => SIKI_ALU_check_gtz_or0000264_707,
      O => SIKI_ALU_check_gtz
    );
  SIKI_ALU_check_gtz_or000028 : LUT6
    generic map(
      INIT => X"7510F75175107510"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(31),
      I1 => SIKI_ID_data_2_buf(30),
      I2 => SIKI_ID_data_1_buf(30),
      I3 => SIKI_ID_data_1_buf(31),
      I4 => SIKI_ID_data_2_buf(29),
      I5 => SIKI_ID_data_1_buf(29),
      O => SIKI_ALU_check_gtz_or000028_708
    );
  SIKI_ALU_check_gtz_or000072 : LUT6
    generic map(
      INIT => X"7510F75175107510"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(27),
      I1 => SIKI_ID_data_2_buf(26),
      I2 => SIKI_ID_data_1_buf(26),
      I3 => SIKI_ID_data_1_buf(27),
      I4 => SIKI_ID_data_2_buf(25),
      I5 => SIKI_ID_data_1_buf(25),
      O => SIKI_ALU_check_gtz_or000072_713
    );
  SIKI_ALU_check_ltz_or0000106 : LUT4
    generic map(
      INIT => X"3B02"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(22),
      I1 => SIKI_ID_data_1_buf(23),
      I2 => SIKI_ID_data_1_buf(22),
      I3 => SIKI_ID_data_2_buf(23),
      O => SIKI_ALU_check_ltz_or0000106_718
    );
  SIKI_ALU_check_gtz_or0000106 : LUT4
    generic map(
      INIT => X"7130"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(22),
      I1 => SIKI_ID_data_2_buf(23),
      I2 => SIKI_ID_data_1_buf(23),
      I3 => SIKI_ID_data_1_buf(22),
      O => SIKI_ALU_check_gtz_or0000106_703
    );
  SIKI_ALU_check_gtz_or0000401_SW1 : LUT6
    generic map(
      INIT => X"FEEEFCCCAAAA0000"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(12),
      I1 => SIKI_ALU_check_gtz_or0000374_709,
      I2 => SIKI_ALU_check_gtz_or0000450_711,
      I3 => N151,
      I4 => SIKI_ALU_check_ltz_cmp_eq0018,
      I5 => SIKI_ALU_N115,
      O => N140
    );
  SIKI_ALU_check_eq_cmp_eq00001_SW0_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7DBE"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(20),
      I1 => SIKI_ID_data_2_buf(19),
      I2 => SIKI_ID_data_1_buf(19),
      I3 => SIKI_ID_data_1_buf(20),
      I4 => SIKI_ALU_data_xor_17_Q,
      I5 => SIKI_ALU_data_xor_18_Q,
      O => N130
    );
  SIKI_ALU_check_eq_cmp_eq0000221_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7BDE"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(8),
      I1 => SIKI_ID_data_2_buf(10),
      I2 => SIKI_ID_data_1_buf(8),
      I3 => SIKI_ID_data_1_buf(10),
      I4 => SIKI_ALU_data_xor_11_Q,
      I5 => SIKI_ALU_data_xor_9_Q,
      O => N136
    );
  SIKI_ALU_check_ltz_or0000130 : LUT6
    generic map(
      INIT => X"FFF0FFF1FF00FF11"
    )
    port map (
      I0 => SIKI_ALU_data_xor_30_Q,
      I1 => SIKI_ALU_data_xor_31_Q,
      I2 => SIKI_ALU_check_ltz_or0000106_718,
      I3 => SIKI_ALU_check_ltz_or000037_724,
      I4 => N161,
      I5 => SIKI_ALU_N123,
      O => SIKI_ALU_check_ltz_or0000130_719
    );
  SIKI_ALU_check_ltz_or000037_SW2 : LUT4
    generic map(
      INIT => X"CF4D"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(28),
      I1 => SIKI_ID_data_1_buf(29),
      I2 => SIKI_ID_data_2_buf(29),
      I3 => SIKI_ID_data_1_buf(28),
      O => N163
    );
  SIKI_ALU_check_ltz_or000037 : LUT5
    generic map(
      INIT => X"0C8E8ECF"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(30),
      I1 => SIKI_ID_data_2_buf(31),
      I2 => SIKI_ID_data_1_buf(31),
      I3 => SIKI_ID_data_1_buf(30),
      I4 => N163,
      O => SIKI_ALU_check_ltz_or000037_724
    );
  SIKI_ALU_check_ltz_or0000300 : LUT6
    generic map(
      INIT => X"00CC80ECC0FCC8FE"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(9),
      I1 => SIKI_ID_data_2_buf(11),
      I2 => SIKI_ID_data_2_buf(10),
      I3 => SIKI_ID_data_1_buf(11),
      I4 => SIKI_ID_data_1_buf(9),
      I5 => SIKI_ID_data_1_buf(10),
      O => SIKI_ALU_check_ltz_or0000300_721
    );
  SIKI_ALU_check_eq_cmp_eq0000221_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB7ED"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(8),
      I1 => SIKI_ID_data_2_buf(13),
      I2 => SIKI_ID_data_1_buf(8),
      I3 => SIKI_ID_data_1_buf(13),
      I4 => SIKI_ALU_data_xor_10_Q,
      I5 => SIKI_ALU_data_xor_14_Q,
      O => N165
    );
  SIKI_ALU_check_ltz_cmp_eq00221 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => SIKI_ALU_data_xor_11_Q,
      I1 => SIKI_ALU_data_xor_9_Q,
      I2 => SIKI_ALU_data_xor_12_Q,
      I3 => SIKI_ALU_data_xor_15_Q,
      I4 => N165,
      I5 => SIKI_ALU_N103,
      O => SIKI_ALU_check_ltz_cmp_eq0022
    );
  SIKI_ALU_check_eq_cmp_eq0000211_SW0 : LUT3
    generic map(
      INIT => X"BE"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(12),
      I1 => SIKI_ID_data_2_buf(13),
      I2 => SIKI_ID_data_1_buf(13),
      O => N167
    );
  SIKI_ALU_check_ltz_or0000334 : LUT6
    generic map(
      INIT => X"0000008200000000"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(12),
      I1 => SIKI_ID_data_2_buf(15),
      I2 => SIKI_ID_data_1_buf(15),
      I3 => SIKI_ALU_data_xor_14_Q,
      I4 => N167,
      I5 => SIKI_ALU_N103,
      O => SIKI_ALU_check_ltz_or0000334_723
    );
  SIKI_ALU_check_ltz_cmp_eq001421_SW0 : LUT6
    generic map(
      INIT => X"FFFF7DBEFFFFFFFF"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(21),
      I1 => SIKI_ID_data_2_buf(23),
      I2 => SIKI_ID_data_1_buf(23),
      I3 => SIKI_ID_data_1_buf(21),
      I4 => SIKI_ALU_data_xor_20_Q,
      I5 => SIKI_ALU_data_xor_16_Q,
      O => N169
    );
  SIKI_ALU_check_ltz_cmp_eq00141 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => SIKI_ALU_data_xor_19_Q,
      I1 => SIKI_ALU_data_xor_17_Q,
      I2 => SIKI_ALU_data_xor_18_Q,
      I3 => SIKI_ALU_data_xor_22_Q,
      I4 => N169,
      I5 => SIKI_ALU_N123,
      O => SIKI_ALU_check_ltz_cmp_eq0014
    );
  SIKI_ALU_check_gtz_or0000125_SW0 : LUT6
    generic map(
      INIT => X"BEFFFFBEFFFFFFFF"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(24),
      I1 => SIKI_ID_data_1_buf(25),
      I2 => SIKI_ID_data_2_buf(25),
      I3 => SIKI_ID_data_1_buf(26),
      I4 => SIKI_ID_data_2_buf(26),
      I5 => SIKI_ID_data_1_buf(24),
      O => N171
    );
  SIKI_ALU_check_gtz_or0000125 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_ALU_data_xor_31_Q,
      I1 => SIKI_ALU_data_xor_30_Q,
      I2 => SIKI_ALU_data_xor_29_Q,
      I3 => SIKI_ALU_data_xor_28_Q,
      I4 => SIKI_ALU_data_xor_27_Q,
      I5 => N171,
      O => SIKI_ALU_check_gtz_or0000125_705
    );
  SIKI_ALU_check_eq_cmp_eq000041_SW0 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => SIKI_ALU_data_xor_5_Q,
      I1 => SIKI_ALU_data_xor_6_Q,
      I2 => SIKI_ALU_data_xor_7_Q,
      I3 => SIKI_ALU_data_xor_0_Q,
      I4 => SIKI_ALU_data_xor_4_Q,
      I5 => N134,
      O => N173
    );
  SIKI_ALU_prov_PC_or0002_SW0 : LUT6
    generic map(
      INIT => X"FF5DFFF7FFF7FFF7"
    )
    port map (
      I0 => SIKI_ID_branch_instr_buf_1834,
      I1 => SIKI_ID_branch_cond_buf(0),
      I2 => SIKI_ID_branch_cond_buf(1),
      I3 => SIKI_ID_branch_cond_buf(2),
      I4 => N173,
      I5 => SIKI_ALU_N115,
      O => N57
    );
  SIKI_ALU_prov_PC_or0002_SW1 : LUT6
    generic map(
      INIT => X"FD5DFD77FD77FD77"
    )
    port map (
      I0 => SIKI_ID_branch_instr_buf_1834,
      I1 => SIKI_ID_branch_cond_buf(0),
      I2 => SIKI_ID_branch_cond_buf(1),
      I3 => SIKI_ID_branch_cond_buf(2),
      I4 => N173,
      I5 => SIKI_ALU_N115,
      O => N58
    );
  SIKI_ALU_prov_PC_or0002_SW2 : LUT6
    generic map(
      INIT => X"F75DF7D7F7D7F7D7"
    )
    port map (
      I0 => SIKI_ID_branch_instr_buf_1834,
      I1 => SIKI_ID_branch_cond_buf(0),
      I2 => SIKI_ID_branch_cond_buf(1),
      I3 => SIKI_ID_branch_cond_buf(2),
      I4 => N173,
      I5 => SIKI_ALU_N115,
      O => N59
    );
  SIKI_ALU_prov_PC_or0002_SW3 : LUT6
    generic map(
      INIT => X"F55DF557F557F557"
    )
    port map (
      I0 => SIKI_ID_branch_instr_buf_1834,
      I1 => SIKI_ID_branch_cond_buf(0),
      I2 => SIKI_ID_branch_cond_buf(1),
      I3 => SIKI_ID_branch_cond_buf(2),
      I4 => N173,
      I5 => SIKI_ALU_N115,
      O => N60
    );
  SIKI_ALU_check_ltz_or0000130_SW0_SW0 : LUT6
    generic map(
      INIT => X"C0CC40C4FCFFDCFD"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(24),
      I1 => SIKI_ID_data_1_buf(26),
      I2 => SIKI_ID_data_1_buf(25),
      I3 => SIKI_ID_data_2_buf(25),
      I4 => SIKI_ID_data_1_buf(24),
      I5 => SIKI_ID_data_2_buf(26),
      O => N181
    );
  SIKI_ALU_check_ltz_or0000130_SW0 : LUT6
    generic map(
      INIT => X"FFFFF7FDFFFF73DC"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(27),
      I1 => SIKI_ID_data_2_buf(29),
      I2 => SIKI_ID_data_1_buf(27),
      I3 => SIKI_ID_data_1_buf(29),
      I4 => SIKI_ALU_data_xor_28_Q,
      I5 => N181,
      O => N161
    );
  SIKI_ALU_check_eq_cmp_eq000011_SW0 : LUT6
    generic map(
      INIT => X"7FBFDFEFF7FBFDFE"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(26),
      I1 => SIKI_ID_data_2_buf(25),
      I2 => SIKI_ID_data_2_buf(29),
      I3 => SIKI_ID_data_1_buf(26),
      I4 => SIKI_ID_data_1_buf(25),
      I5 => SIKI_ID_data_1_buf(29),
      O => N183
    );
  SIKI_ALU_check_eq_cmp_eq000011 : LUT6
    generic map(
      INIT => X"0000000000008241"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(30),
      I1 => SIKI_ID_data_2_buf(31),
      I2 => SIKI_ID_data_1_buf(31),
      I3 => SIKI_ID_data_1_buf(30),
      I4 => N132,
      I5 => N183,
      O => SIKI_ALU_N123
    );
  SIKI_ALU_check_gtz_or0000158_SW1 : LUT5
    generic map(
      INIT => X"6FF6FFFF"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(22),
      I1 => SIKI_ID_data_1_buf(22),
      I2 => SIKI_ID_data_2_buf(23),
      I3 => SIKI_ID_data_1_buf(23),
      I4 => SIKI_ID_data_1_buf(21),
      O => N159
    );
  SIKI_ALU_check_gtz_or0000401_SW0 : LUT6
    generic map(
      INIT => X"AAAB0003AAAA0000"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(16),
      I1 => SIKI_ALU_data_xor_14_Q,
      I2 => SIKI_ALU_data_xor_15_Q,
      I3 => N185,
      I4 => SIKI_ALU_check_ltz_cmp_eq0014,
      I5 => SIKI_ALU_N103,
      O => N126
    );
  SIKI_ALU_check_gtz_or0000158_SW0_SW0 : LUT6
    generic map(
      INIT => X"F7FFFBFFFDFFFEFF"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(20),
      I1 => SIKI_ID_data_2_buf(19),
      I2 => SIKI_ID_data_2_buf(15),
      I3 => SIKI_ID_data_1_buf(15),
      I4 => SIKI_ID_data_1_buf(20),
      I5 => SIKI_ID_data_1_buf(19),
      O => N187
    );
  SIKI_ALU_check_gtz_or0000158_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => SIKI_ALU_data_xor_18_Q,
      I1 => SIKI_ALU_data_xor_17_Q,
      I2 => SIKI_ALU_data_xor_23_Q,
      I3 => SIKI_ALU_data_xor_22_Q,
      I4 => SIKI_ALU_data_xor_16_Q,
      I5 => N187,
      O => N158
    );
  SIKI_ALU_check_eq_cmp_eq000021_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => SIKI_ALU_data_xor_6_Q,
      I1 => SIKI_ALU_data_xor_5_Q,
      I2 => SIKI_ALU_data_xor_4_Q,
      I3 => SIKI_ALU_data_xor_14_Q,
      I4 => SIKI_ALU_data_xor_13_Q,
      I5 => SIKI_ALU_data_xor_12_Q,
      O => N189
    );
  SIKI_ALU_check_eq_cmp_eq000021_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(4),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ALU_data_xor_5_Q,
      I3 => SIKI_ALU_data_xor_12_Q,
      I4 => SIKI_ALU_data_xor_13_Q,
      I5 => SIKI_ALU_data_xor_14_Q,
      O => N191
    );
  SIKI_ALU_check_ltz_or0000400_SW0 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => SIKI_ALU_data_xor_13_Q,
      I1 => SIKI_ALU_data_xor_14_Q,
      I2 => SIKI_ALU_data_xor_15_Q,
      I3 => N136,
      I4 => N193,
      I5 => SIKI_ALU_N103,
      O => N138
    );
  SIKI_ALU_check_eq_cmp_eq000021_SW3 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(4),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ALU_data_xor_5_Q,
      I3 => SIKI_ALU_data_xor_12_Q,
      I4 => SIKI_ALU_data_xor_13_Q,
      I5 => SIKI_ALU_data_xor_14_Q,
      O => N195
    );
  SIKI_ALU_check_ltz_or0000409 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => SIKI_ALU_data_xor_6_Q,
      I1 => SIKI_ALU_data_xor_7_Q,
      I2 => SIKI_ALU_data_xor_15_Q,
      I3 => N136,
      I4 => N195,
      I5 => SIKI_ALU_N103,
      O => SIKI_ALU_check_ltz_or0000409_726
    );
  SIKI_ALU_check_ltz_or0000238_SW0 : LUT6
    generic map(
      INIT => X"FFFF7D3CFFFFFF7D"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(21),
      I1 => SIKI_ID_data_2_buf(23),
      I2 => SIKI_ID_data_1_buf(23),
      I3 => SIKI_ID_data_1_buf(21),
      I4 => SIKI_ALU_data_xor_22_Q,
      I5 => SIKI_ALU_check_ltz_or0000215_720,
      O => N199
    );
  SIKI_ALU_check_gtz_or0000117 : LUT6
    generic map(
      INIT => X"FFF1FFF0FF11FF00"
    )
    port map (
      I0 => SIKI_ALU_data_xor_29_Q,
      I1 => SIKI_ALU_data_xor_30_Q,
      I2 => SIKI_ALU_check_gtz_or0000106_703,
      I3 => SIKI_ALU_check_gtz_or000028_708,
      I4 => N203,
      I5 => SIKI_ALU_N123,
      O => SIKI_ALU_check_gtz_or0000117_704
    );
  SIKI_ALU_check_ltz_or0000374 : LUT6
    generic map(
      INIT => X"00C0F0FC80E0F8FE"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(5),
      I1 => SIKI_ID_data_2_buf(6),
      I2 => SIKI_ID_data_2_buf(7),
      I3 => SIKI_ID_data_1_buf(6),
      I4 => SIKI_ID_data_1_buf(7),
      I5 => SIKI_ID_data_1_buf(5),
      O => SIKI_ALU_check_ltz_or0000374_725
    );
  SIKI_ALU_check_gtz_or0000374 : LUT6
    generic map(
      INIT => X"7510F75175107510"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(7),
      I1 => SIKI_ID_data_2_buf(6),
      I2 => SIKI_ID_data_1_buf(6),
      I3 => SIKI_ID_data_1_buf(7),
      I4 => SIKI_ID_data_2_buf(5),
      I5 => SIKI_ID_data_1_buf(5),
      O => SIKI_ALU_check_gtz_or0000374_709
    );
  SIKI_ALU_check_gtz_or0000450 : LUT6
    generic map(
      INIT => X"008088A8AAEAEEFE"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(3),
      I1 => SIKI_ID_data_1_buf(2),
      I2 => SIKI_ID_data_1_buf(1),
      I3 => SIKI_ID_data_2_buf(1),
      I4 => SIKI_ID_data_2_buf(2),
      I5 => SIKI_ID_data_2_buf(3),
      O => SIKI_ALU_check_gtz_or0000450_711
    );
  SIKI_ALU_check_ltz_or0000326_SW1 : LUT6
    generic map(
      INIT => X"FFFF0C8EFFFF0000"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(14),
      I1 => SIKI_ID_data_2_buf(15),
      I2 => SIKI_ID_data_1_buf(15),
      I3 => SIKI_ID_data_1_buf(14),
      I4 => SIKI_ALU_check_ltz_or0000130_719,
      I5 => SIKI_ALU_N103,
      O => N207
    );
  SIKI_ALU_check_ltz_or0000326 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFAEFF0C"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(16),
      I1 => SIKI_ALU_N123,
      I2 => N199,
      I3 => N128,
      I4 => SIKI_ALU_check_ltz_cmp_eq0014,
      I5 => N207,
      O => SIKI_ALU_check_ltz_or0000326_722
    );
  SIKI_ALU_check_eq_cmp_eq0000221_SW2_SW0 : LUT6
    generic map(
      INIT => X"80C0F8FCE0F0FEFF"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(8),
      I1 => SIKI_ID_data_2_buf(9),
      I2 => SIKI_ID_data_2_buf(10),
      I3 => SIKI_ID_data_1_buf(8),
      I4 => SIKI_ID_data_1_buf(10),
      I5 => SIKI_ID_data_1_buf(9),
      O => N209
    );
  SIKI_ALU_check_eq_cmp_eq0000221_SW2 : LUT6
    generic map(
      INIT => X"FFFFBFEFFFFF3BCE"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(11),
      I1 => SIKI_ID_data_2_buf(13),
      I2 => SIKI_ID_data_1_buf(11),
      I3 => SIKI_ID_data_1_buf(13),
      I4 => SIKI_ALU_data_xor_12_Q,
      I5 => N209,
      O => N185
    );
  SIKI_ALU_check_gtz_or0000264_SW0 : LUT4
    generic map(
      INIT => X"8EAF"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(14),
      I1 => SIKI_ID_data_2_buf(13),
      I2 => SIKI_ID_data_1_buf(14),
      I3 => SIKI_ID_data_1_buf(13),
      O => N201
    );
  SIKI_ALU_check_eq_cmp_eq000021_SW2_SW0 : LUT6
    generic map(
      INIT => X"C0CC40C4FCFFDCFD"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_1_buf(2),
      I2 => SIKI_ID_data_1_buf(1),
      I3 => SIKI_ID_data_2_buf(1),
      I4 => SIKI_ID_data_1_buf(0),
      I5 => SIKI_ID_data_2_buf(2),
      O => N205
    );
  SIKI_ALU_check_eq_cmp_eq0000311_SW0 : LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(3),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ID_data_1_buf(1),
      I3 => SIKI_ID_data_2_buf(1),
      I4 => SIKI_ID_data_1_buf(2),
      I5 => SIKI_ID_data_2_buf(2),
      O => N134
    );
  SIKI_ALU_check_gtz_or0000117_SW0 : LUT5
    generic map(
      INIT => X"A5212100"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(31),
      I1 => SIKI_ID_data_2_buf(28),
      I2 => SIKI_ID_data_2_buf(31),
      I3 => SIKI_ID_data_1_buf(28),
      I4 => SIKI_ALU_check_gtz_or000072_713,
      O => N203
    );
  SIKI_ALU_check_gtz_or0000264 : LUT6
    generic map(
      INIT => X"FFFFFFFEFEFFFEFE"
    )
    port map (
      I0 => SIKI_ALU_check_gtz_or0000125_705,
      I1 => SIKI_ALU_check_gtz_or0000228_706,
      I2 => SIKI_ALU_check_gtz_or0000117_704,
      I3 => SIKI_ALU_N103,
      I4 => N211,
      I5 => N212,
      O => SIKI_ALU_check_gtz_or0000264_707
    );
  SIKI_ALU_check_eq_cmp_eq000021_SW2 : LUT6
    generic map(
      INIT => X"F0FBF0F2F0FFF0FF"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(3),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ALU_data_xor_12_Q,
      I3 => SIKI_ALU_check_ltz_or0000374_725,
      I4 => N205,
      I5 => N151,
      O => N193
    );
  SIKI_ALU_check_ltz_or0000400_SW0_SW0 : LUT6
    generic map(
      INIT => X"0000000000008421"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(6),
      I1 => SIKI_ID_data_2_buf(7),
      I2 => SIKI_ID_data_1_buf(6),
      I3 => SIKI_ID_data_1_buf(7),
      I4 => SIKI_ALU_data_xor_5_Q,
      I5 => SIKI_ALU_data_xor_4_Q,
      O => N151
    );
  SIKI_ALU_check_eq_cmp_eq00001_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => SIKI_ALU_data_xor_21_Q,
      I1 => SIKI_ALU_data_xor_16_Q,
      I2 => SIKI_ALU_data_xor_15_Q,
      I3 => SIKI_ALU_data_xor_14_Q,
      I4 => SIKI_ALU_data_xor_13_Q,
      I5 => SIKI_ALU_data_xor_12_Q,
      O => N214
    );
  SIKI_ALU_check_eq_cmp_eq000021 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => SIKI_ALU_data_xor_22_Q,
      I1 => SIKI_ALU_data_xor_23_Q,
      I2 => N136,
      I3 => N130,
      I4 => N214,
      I5 => SIKI_ALU_N123,
      O => SIKI_ALU_N115
    );
  SIKI_ALU_check_eq_cmp_eq00001_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF6FF"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(15),
      I1 => SIKI_ID_data_1_buf(15),
      I2 => SIKI_ALU_data_xor_16_Q,
      I3 => SIKI_ALU_data_xor_12_Q,
      I4 => SIKI_ALU_data_xor_13_Q,
      I5 => SIKI_ALU_data_xor_14_Q,
      O => N216
    );
  SIKI_ALU_check_ltz_cmp_eq00181 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => SIKI_ALU_data_xor_21_Q,
      I1 => SIKI_ALU_data_xor_22_Q,
      I2 => SIKI_ALU_data_xor_23_Q,
      I3 => N130,
      I4 => N216,
      I5 => SIKI_ALU_N123,
      O => SIKI_ALU_check_ltz_cmp_eq0018
    );
  SIKI_ALU_check_ltz_or0000326_SW0 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => SIKI_ALU_data_xor_21_Q,
      I1 => SIKI_ALU_data_xor_22_Q,
      I2 => SIKI_ALU_data_xor_23_Q,
      I3 => N130,
      I4 => N218,
      I5 => SIKI_ALU_N123,
      O => N128
    );
  SIKI_ALU_check_gtz_or0000158_SW2 : LUT5
    generic map(
      INIT => X"069F0000"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(21),
      I1 => SIKI_ID_data_1_buf(21),
      I2 => N159,
      I3 => N158,
      I4 => SIKI_ALU_N123,
      O => N211
    );
  SIKI_ALU_check_eq_cmp_eq00001_SW2_SW0 : LUT6
    generic map(
      INIT => X"7FBFF7FBDFEFFDFE"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(16),
      I1 => SIKI_ID_data_2_buf(14),
      I2 => SIKI_ID_data_2_buf(15),
      I3 => SIKI_ID_data_1_buf(16),
      I4 => SIKI_ID_data_1_buf(15),
      I5 => SIKI_ID_data_1_buf(14),
      O => N220
    );
  SIKI_ALU_check_eq_cmp_eq00001_SW2 : LUT6
    generic map(
      INIT => X"FFFFFFFF7D14FF55"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(13),
      I1 => SIKI_ID_data_1_buf(12),
      I2 => SIKI_ID_data_2_buf(12),
      I3 => SIKI_ID_data_1_buf(13),
      I4 => SIKI_ALU_check_ltz_or0000300_721,
      I5 => N220,
      O => N218
    );
  SIKI_ALU_Madd_new_PC_sub_addsub0000_lut_0_Q : LUT6
    generic map(
      INIT => X"F5DDFFFFF5DD5555"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(0),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_Madd_new_PC_sub_addsub0000_lut(0)
    );
  SIKI_ALU_prov_PC_1_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(1),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(1)
    );
  SIKI_ALU_prov_PC_2_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(2),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(2)
    );
  SIKI_ALU_prov_PC_3_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(3),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(3)
    );
  SIKI_ALU_prov_PC_4_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(4),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(4)
    );
  SIKI_ALU_prov_PC_5_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(5),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(5)
    );
  SIKI_ALU_prov_PC_6_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(6),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(6)
    );
  SIKI_ALU_prov_PC_7_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(7),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(7)
    );
  SIKI_ALU_prov_PC_8_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(8),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(8)
    );
  SIKI_ALU_prov_PC_9_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(9),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(9)
    );
  SIKI_ALU_prov_PC_10_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(10),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(10)
    );
  SIKI_ALU_prov_PC_11_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(11),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(11)
    );
  SIKI_ALU_prov_PC_12_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(12),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(12)
    );
  SIKI_ALU_prov_PC_13_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(13),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(13)
    );
  SIKI_ALU_prov_PC_14_1 : LUT6
    generic map(
      INIT => X"0A2200000A22AAAA"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(14),
      I1 => N59,
      I2 => N60,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N222,
      O => SIKI_ALU_prov_PC(14)
    );
  SIKI_ALU_check_ltz_or0000215_SW0 : LUT4
    generic map(
      INIT => X"CF4D"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(17),
      I1 => SIKI_ID_data_1_buf(18),
      I2 => SIKI_ID_data_2_buf(18),
      I3 => SIKI_ID_data_1_buf(17),
      O => N252
    );
  SIKI_ALU_check_ltz_or0000215 : LUT5
    generic map(
      INIT => X"0A8E8EAF"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(20),
      I1 => SIKI_ID_data_2_buf(19),
      I2 => SIKI_ID_data_1_buf(20),
      I3 => SIKI_ID_data_1_buf(19),
      I4 => N252,
      O => SIKI_ALU_check_ltz_or0000215_720
    );
  SIKI_ALU_prov_PC_or0002_SW19 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => N60,
      I1 => N59,
      I2 => SIKI_ALU_check_gtz,
      O => N254
    );
  SIKI_ALU_prov_PC_15_1 : LUT6
    generic map(
      INIT => X"0000220AAAAA220A"
    )
    port map (
      I0 => SIKI_ALU_prov_PC_addsub0000(15),
      I1 => N58,
      I2 => N57,
      I3 => SIKI_ALU_check_gtz,
      I4 => SIKI_ALU_check_ltz,
      I5 => N254,
      O => SIKI_ALU_prov_PC(15)
    );
  SIKI_ALU_check_eq_cmp_eq00001_SW3 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => SIKI_ALU_data_xor_22_Q,
      I1 => SIKI_ALU_data_xor_21_Q,
      I2 => SIKI_ALU_data_xor_16_Q,
      I3 => SIKI_ALU_data_xor_15_Q,
      I4 => SIKI_ALU_data_xor_7_Q,
      I5 => N134,
      O => N256
    );
  SIKI_ALU_check_eq_cmp_eq000041 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => SIKI_ALU_data_xor_23_Q,
      I1 => N136,
      I2 => N130,
      I3 => N189,
      I4 => N256,
      I5 => SIKI_ALU_N123,
      O => SIKI_ALU_N3811
    );
  SIKI_ALU_check_eq_cmp_eq00001_SW4 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => SIKI_ALU_data_xor_6_Q,
      I1 => SIKI_ALU_data_xor_7_Q,
      I2 => SIKI_ALU_data_xor_21_Q,
      I3 => SIKI_ALU_data_xor_16_Q,
      I4 => SIKI_ALU_data_xor_22_Q,
      I5 => SIKI_ALU_data_xor_15_Q,
      O => N258
    );
  SIKI_ALU_check_gtz_or0000410 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => SIKI_ALU_data_xor_23_Q,
      I1 => N136,
      I2 => N130,
      I3 => N191,
      I4 => N258,
      I5 => SIKI_ALU_N123,
      O => SIKI_ALU_check_gtz_or0000410_710
    );
  SIKI_ALU_check_eq_cmp_eq000011_SW2 : LUT6
    generic map(
      INIT => X"7FF7BFFBDFFDEFFE"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(22),
      I1 => SIKI_ID_data_2_buf(30),
      I2 => SIKI_ID_data_2_buf(31),
      I3 => SIKI_ID_data_1_buf(31),
      I4 => SIKI_ID_data_1_buf(22),
      I5 => SIKI_ID_data_1_buf(30),
      O => N260
    );
  SIKI_ALU_check_gtz_or0000228 : LUT6
    generic map(
      INIT => X"0000000000000009"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(23),
      I1 => SIKI_ID_data_1_buf(23),
      I2 => N260,
      I3 => N132,
      I4 => N183,
      I5 => N197,
      O => SIKI_ALU_check_gtz_or0000228_706
    );
  SIKI_ALU_prov_PC_or0002_SW4 : LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCCA"
    )
    port map (
      I0 => N57,
      I1 => N58,
      I2 => N126,
      I3 => N140,
      I4 => N262,
      I5 => SIKI_ALU_check_gtz_or0000264_707,
      O => N222
    );
  SIKI_ALU_check_gtz_or0000158_SW3 : MUXF7
    port map (
      I0 => N294,
      I1 => N295,
      S => SIKI_ALU_N123,
      O => N212
    );
  SIKI_ALU_check_gtz_or0000158_SW3_G : LUT6
    generic map(
      INIT => X"0099F0F90F9FFFFF"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(15),
      I1 => SIKI_ID_data_1_buf(15),
      I2 => SIKI_ALU_data_xor_21_Q,
      I3 => N201,
      I4 => N159,
      I5 => N158,
      O => N295
    );
  SIKI_ALU_output_int_1_349_SW0 : LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
    port map (
      I0 => SIKI_ALU_output_int_1_96_959,
      I1 => SIKI_ALU_N116,
      I2 => SIKI_ALU_slr_data_cmp_eq0001,
      I3 => SIKI_ID_data_1_buf(0),
      I4 => SIKI_ALU_N511_694,
      I5 => SIKI_ID_data_1_buf(1),
      O => N296
    );
  SIKI_ALU_output_int_1_349 : LUT6
    generic map(
      INIT => X"00FF00A800FF0020"
    )
    port map (
      I0 => SIKI_ALU_N126,
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ALU_output_int_1_276_958,
      I3 => SIKI_ID_ALU_control_buf(3),
      I4 => N296,
      I5 => SIKI_ALU_output_int_1_199_957,
      O => SIKI_ALU_output_int(1)
    );
  SIKI_ALU_output_int_9_94 : LUT5
    generic map(
      INIT => X"FF0EFF04"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ALU_output_int_9_58_1027,
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ALU_output_int_9_38_1026,
      I4 => SIKI_ALU_N304,
      O => SIKI_ALU_output_int_9_94_1028
    );
  top_state_FSM_FFd2_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => check_tx,
      I1 => top_state_FSM_FFd3_3892,
      I2 => top_state_FSM_FFd2_3890,
      O => top_state_FSM_FFd2_rstpot_3891
    );
  top_state_FSM_FFd3_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => check_tx,
      I1 => top_state_FSM_FFd4_3894,
      I2 => top_state_FSM_FFd3_3892,
      O => top_state_FSM_FFd3_rstpot_3893
    );
  top_state_FSM_FFd4_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => check_tx,
      I1 => top_state_FSM_FFd5_3896,
      I2 => top_state_FSM_FFd4_3894,
      O => top_state_FSM_FFd4_rstpot_3895
    );
  SIKI_ALU_output_int_8_262 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_1_buf(2),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_data_1_buf(3),
      I4 => SIKI_ID_data_1_buf(4),
      I5 => SIKI_ID_data_1_buf(1),
      O => SIKI_ALU_output_int_8_262_1011
    );
  SIKI_ALU_output_int_17_369 : LUT5
    generic map(
      INIT => X"33333222"
    )
    port map (
      I0 => SIKI_ALU_output_int_17_10_917,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_output_int_17_336_922,
      I3 => SIKI_ALU_slr_data_and0000,
      I4 => SIKI_ALU_output_int_17_16_918,
      O => SIKI_ALU_output_int(17)
    );
  SIKI_ALU_output_int_16_369 : LUT5
    generic map(
      INIT => X"33333222"
    )
    port map (
      I0 => SIKI_ALU_output_int_16_10_904,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_output_int_16_336_910,
      I3 => SIKI_ALU_slr_data_and0000,
      I4 => SIKI_ALU_output_int_16_16_906,
      O => SIKI_ALU_output_int(16)
    );
  SIKI_ALU_output_int_10_90 : LUT5
    generic map(
      INIT => X"CCCCCCC8"
    )
    port map (
      I0 => SIKI_ALU_output_int_10_36_838,
      I1 => SIKI_ALU_output_int_cmp_eq0005,
      I2 => SIKI_ALU_output_int_10_37_839,
      I3 => SIKI_ALU_output_int_10_55_840,
      I4 => SIKI_ALU_output_int_10_77_841,
      O => SIKI_ALU_output_int_10_90_842
    );
  SIKI_ALU_output_int_10_207 : LUT6
    generic map(
      INIT => X"AA8AA88822022000"
    )
    port map (
      I0 => SIKI_ALU_output_int_cmp_eq0006,
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ALU_N283,
      I4 => SIKI_ALU_output_int_10_152_835,
      I5 => SIKI_ALU_output_int_10_123_834,
      O => SIKI_ALU_output_int_10_207_837
    );
  SIKI_ALU_output_int_5_329 : LUT6
    generic map(
      INIT => X"00FF00A800FF0020"
    )
    port map (
      I0 => SIKI_ALU_N126,
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ALU_output_int_5_263_988,
      I3 => SIKI_ID_ALU_control_buf(3),
      I4 => SIKI_ALU_output_int_5_159_985,
      I5 => SIKI_ALU_output_int_5_179_986,
      O => SIKI_ALU_output_int(5)
    );
  SIKI_ALU_output_int_15_119 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => SIKI_ALU_output_int_15_36_898,
      I1 => SIKI_ALU_output_int_15_47_899,
      I2 => SIKI_ALU_output_int_15_72_901,
      I3 => SIKI_ALU_output_int_15_95_902,
      I4 => SIKI_ALU_output_int_15_106_893,
      O => SIKI_ALU_output_int_15_119_894
    );
  SIKI_ALU_output_int_12_63 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(3),
      I1 => SIKI_ALU_slr_data_cmp_eq0009,
      I2 => SIKI_ID_data_1_buf(4),
      I3 => SIKI_ALU_slr_data_cmp_eq0008,
      I4 => SIKI_ALU_output_int_12_36_862,
      I5 => SIKI_ALU_output_int_12_61_863,
      O => SIKI_ALU_output_int_12_63_864
    );
  SIKI_ALU_output_int_11_63 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(3),
      I1 => SIKI_ALU_slr_data_cmp_eq0008,
      I2 => SIKI_ID_data_1_buf(4),
      I3 => SIKI_ALU_slr_data_cmp_eq0007,
      I4 => SIKI_ALU_output_int_11_36_851,
      I5 => SIKI_ALU_output_int_11_61_852,
      O => SIKI_ALU_output_int_11_63_853
    );
  SIKI_ALU_output_int_18_63 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(24),
      I1 => SIKI_ALU_slr_data_cmp_eq0006,
      I2 => SIKI_ID_data_1_buf(25),
      I3 => SIKI_ALU_slr_data_cmp_eq0007,
      I4 => SIKI_ALU_output_int_18_36_938,
      I5 => SIKI_ALU_output_int_18_61_939,
      O => SIKI_ALU_output_int_18_63_940
    );
  SIKI_ALU_output_int_14_63 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(5),
      I1 => SIKI_ALU_slr_data_cmp_eq0009,
      I2 => SIKI_ID_data_1_buf(6),
      I3 => SIKI_ALU_slr_data_cmp_eq0008,
      I4 => SIKI_ALU_output_int_14_36_886,
      I5 => SIKI_ALU_output_int_14_61_887,
      O => SIKI_ALU_output_int_14_63_888
    );
  SIKI_ALU_output_int_13_63 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(4),
      I1 => SIKI_ALU_slr_data_cmp_eq0009,
      I2 => SIKI_ID_data_1_buf(5),
      I3 => SIKI_ALU_slr_data_cmp_eq0008,
      I4 => SIKI_ALU_output_int_13_36_874,
      I5 => SIKI_ALU_output_int_13_61_875,
      O => SIKI_ALU_output_int_13_63_876
    );
  SIKI_ALU_output_int_17_63 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(23),
      I1 => SIKI_ALU_slr_data_cmp_eq0006,
      I2 => SIKI_ID_data_1_buf(24),
      I3 => SIKI_ALU_slr_data_cmp_eq0007,
      I4 => SIKI_ALU_output_int_17_36_923,
      I5 => SIKI_ALU_output_int_17_61_924,
      O => SIKI_ALU_output_int_17_63_925
    );
  SIKI_ALU_output_int_19_63 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(25),
      I1 => SIKI_ALU_slr_data_cmp_eq0006,
      I2 => SIKI_ID_data_1_buf(26),
      I3 => SIKI_ALU_slr_data_cmp_eq0007,
      I4 => SIKI_ALU_output_int_19_36_951,
      I5 => SIKI_ALU_output_int_19_61_952,
      O => SIKI_ALU_output_int_19_63_953
    );
  SIKI_ALU_output_int_11_280 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => SIKI_ALU_output_int_11_259_850,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_output_int_11_10_844,
      I3 => SIKI_ALU_output_int_11_16_846,
      O => SIKI_ALU_output_int(11)
    );
  byte_tran_0_rstpot : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => full_tran(24),
      I1 => N8,
      I2 => N24,
      I3 => full_tran(8),
      I4 => N6,
      O => byte_tran_0_rstpot_3767
    );
  byte_tran_1_rstpot : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => full_tran(25),
      I1 => N8,
      I2 => N22,
      I3 => full_tran(9),
      I4 => N6,
      O => byte_tran_1_rstpot_3769
    );
  byte_tran_2_rstpot : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => print_regs_not0001,
      I1 => full_tran(2),
      I2 => N20,
      I3 => N8,
      I4 => full_tran(26),
      O => byte_tran_2_rstpot_3771
    );
  byte_tran_3_rstpot : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => print_regs_not0001,
      I1 => full_tran(3),
      I2 => N18,
      I3 => N8,
      I4 => full_tran(27),
      O => byte_tran_3_rstpot_3773
    );
  byte_tran_4_rstpot : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => print_regs_not0001,
      I1 => full_tran(4),
      I2 => N16,
      I3 => N8,
      I4 => full_tran(28),
      O => byte_tran_4_rstpot_3775
    );
  byte_tran_5_rstpot : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => print_regs_not0001,
      I1 => full_tran(5),
      I2 => N14,
      I3 => N8,
      I4 => full_tran(29),
      O => byte_tran_5_rstpot_3777
    );
  byte_tran_6_rstpot : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => print_regs_not0001,
      I1 => full_tran(6),
      I2 => N12,
      I3 => N8,
      I4 => full_tran(30),
      O => byte_tran_6_rstpot_3779
    );
  byte_tran_7_rstpot : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => print_regs_not0001,
      I1 => full_tran(7),
      I2 => N10,
      I3 => N8,
      I4 => full_tran(31),
      O => byte_tran_7_rstpot_3781
    );
  SIKI_ALU_output_int_12_105 : LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
    port map (
      I0 => SIKI_ALU_output_int_cmp_eq0005,
      I1 => SIKI_ALU_output_int_12_63_864,
      I2 => SIKI_ALU_output_int_12_83_865,
      I3 => SIKI_ID_data_1_buf(11),
      I4 => SIKI_ALU_slr_data_cmp_eq0001,
      O => SIKI_ALU_output_int_12_105_857
    );
  SIKI_ALU_output_int_19_105 : LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
    port map (
      I0 => SIKI_ALU_output_int_cmp_eq0006,
      I1 => SIKI_ALU_output_int_19_63_953,
      I2 => SIKI_ALU_output_int_19_83_954,
      I3 => SIKI_ID_data_1_buf(22),
      I4 => SIKI_ALU_slr_data_cmp_eq0003,
      O => SIKI_ALU_output_int_19_105_945
    );
  SIKI_ALU_output_int_4_313 : LUT6
    generic map(
      INIT => X"5550555055105500"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(3),
      I1 => SIKI_ID_ALU_control_buf(1),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ALU_output_int_4_295_978,
      I4 => SIKI_ALU_output_int_addsub0000(4),
      I5 => SIKI_ALU_output_int_4_191_977,
      O => SIKI_ALU_output_int(4)
    );
  rx_go_mux00001 : LUT6
    generic map(
      INIT => X"888888888888888A"
    )
    port map (
      I0 => rx_go_3869,
      I1 => check_rx,
      I2 => top_state_FSM_FFd10_3877,
      I3 => top_state_FSM_FFd12_3881,
      I4 => top_state_FSM_FFd11_3879,
      I5 => top_state_FSM_FFd14_3885,
      O => rx_go_mux00001_3870
    );
  SIKI_ALU_output_int_7_242_SW0 : LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(2),
      I1 => SIKI_ALU_slr_data_cmp_eq0005,
      I2 => SIKI_ID_data_1_buf(4),
      I3 => SIKI_ALU_slr_data_cmp_eq0003,
      I4 => SIKI_ID_data_1_buf(5),
      I5 => SIKI_ALU_slr_data_cmp_eq0002,
      O => N298
    );
  SIKI_ALU_output_int_7_242 : LUT6
    generic map(
      INIT => X"8888888888808080"
    )
    port map (
      I0 => SIKI_ALU_output_int_cmp_eq0005,
      I1 => SIKI_ALU_slr_data_and0000,
      I2 => SIKI_ALU_output_int_7_203_1005,
      I3 => SIKI_ALU_slr_data_cmp_eq0001,
      I4 => SIKI_ID_data_1_buf(6),
      I5 => N298,
      O => SIKI_ALU_output_int_7_242_1006
    );
  SIKI_ALU_output_int_8_197_SW0 : LUT5
    generic map(
      INIT => X"FE32DC10"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ALU_N169,
      I3 => SIKI_ALU_N255,
      I4 => SIKI_ALU_N471,
      O => N300
    );
  SIKI_ALU_output_int_8_197 : LUT6
    generic map(
      INIT => X"BABAFEBA10105410"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ALU_output_int_8_144_1009,
      I3 => SIKI_ALU_N1131,
      I4 => SIKI_ID_data_2_buf(4),
      I5 => N300,
      O => SIKI_ALU_output_int_8_197_1010
    );
  SIKI_TX_sent_cmp_gt0001237_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => SIKI_TX_state_count(14),
      I1 => SIKI_TX_state_count(15),
      I2 => SIKI_TX_state_count(4),
      I3 => SIKI_TX_state_count(5),
      I4 => SIKI_TX_state_count(7),
      I5 => SIKI_TX_state_count(8),
      O => N304
    );
  SIKI_TX_sent_cmp_gt0001237 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => SIKI_TX_sent_cmp_gt0001226_3643,
      I1 => SIKI_TX_state_count(0),
      I2 => SIKI_TX_state_count(1),
      I3 => SIKI_TX_state_count(12),
      I4 => SIKI_TX_state_count(13),
      I5 => N304,
      O => SIKI_TX_sent_cmp_gt0001
    );
  SIKI_RX_state_count_cmp_eq0000106 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => SIKI_RX_state_count_cmp_eq000035_3569,
      I1 => SIKI_RX_state_count_cmp_eq0000104_3568,
      I2 => SIKI_RX_state_count(2),
      I3 => SIKI_RX_state_count(3),
      I4 => SIKI_RX_state_count(1),
      I5 => SIKI_RX_state_count(0),
      O => SIKI_RX_state_count_cmp_eq0000
    );
  SIKI_RX_data_count_cmp_eq0000106 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => SIKI_RX_data_count_cmp_eq000035_3494,
      I1 => SIKI_RX_data_count_cmp_eq0000104_3493,
      I2 => SIKI_RX_data_count(2),
      I3 => SIKI_RX_data_count(3),
      I4 => SIKI_RX_data_count(1),
      I5 => SIKI_RX_data_count(0),
      O => SIKI_RX_data_count_cmp_eq0000
    );
  tx_go_mux00001 : LUT6
    generic map(
      INIT => X"5555555455575554"
    )
    port map (
      I0 => check_tx,
      I1 => top_state_FSM_FFd4_3894,
      I2 => top_state_FSM_FFd5_3896,
      I3 => top_state_FSM_FFd3_3892,
      I4 => tx_go_3913,
      I5 => top_state_FSM_FFd2_3890,
      O => tx_go_mux00001_3914
    );
  SIKI_ALU_check_ltz_cmp_eq001421_SW1_SW0 : LUT6
    generic map(
      INIT => X"80C0F8FCE0F0FEFF"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(17),
      I1 => SIKI_ID_data_2_buf(18),
      I2 => SIKI_ID_data_2_buf(19),
      I3 => SIKI_ID_data_1_buf(17),
      I4 => SIKI_ID_data_1_buf(19),
      I5 => SIKI_ID_data_1_buf(18),
      O => N306
    );
  SIKI_ALU_check_ltz_cmp_eq001421_SW1 : LUT5
    generic map(
      INIT => X"DFEF5DAE"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(21),
      I1 => SIKI_ID_data_2_buf(20),
      I2 => SIKI_ID_data_1_buf(20),
      I3 => SIKI_ID_data_1_buf(21),
      I4 => N306,
      O => N197
    );
  SIKI_ALU_output_int_4_191_SW0 : LUT5
    generic map(
      INIT => X"FFEA5540"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(0),
      I1 => SIKI_ALU_slr_data_cmp_eq0003,
      I2 => SIKI_ID_data_1_buf(1),
      I3 => SIKI_ALU_output_int_4_152_975,
      I4 => SIKI_ALU_output_int_4_98_980,
      O => N308
    );
  SIKI_ALU_output_int_4_191 : LUT6
    generic map(
      INIT => X"FFFF000002000000"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(4),
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ALU_N112,
      I4 => SIKI_ALU_output_int_4_184_976,
      I5 => N308,
      O => SIKI_ALU_output_int_4_191_977
    );
  SIKI_RX_run_count_or000063_SW0 : LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      I0 => SIKI_RX_data_buf(5),
      I1 => SIKI_RX_state_count_cmp_eq0000,
      I2 => SIKI_RX_data_buf(6),
      I3 => SIKI_RX_data_buf(7),
      I4 => SIKI_RX_data_trim_3512,
      I5 => SIKI_RX_run_count_or00006_3529,
      O => N310
    );
  SIKI_RX_run_count_or000063 : LUT6
    generic map(
      INIT => X"222A222022202220"
    )
    port map (
      I0 => SIKI_RX_state(3),
      I1 => rx_go_3869,
      I2 => SIKI_RX_state(1),
      I3 => SIKI_RX_state(2),
      I4 => SIKI_RX_state(0),
      I5 => N310,
      O => SIKI_RX_run_count_or0000
    );
  SIKI_ALU_check_gtz_or0000472 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_1_buf(0),
      O => SIKI_ALU_check_gtz_or0000472_712
    );
  SIKI_ID_data_1_sub_or00011 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(5),
      I1 => SIKI_IFE_recv_data_buf(0),
      I2 => SIKI_IFE_recv_data_buf(4),
      I3 => SIKI_IFE_recv_data_buf(3),
      I4 => SIKI_ID_mem_to_R_sig_sub_cmp_eq0000,
      I5 => SIKI_IFE_recv_data_buf(2),
      O => SIKI_ID_data_1_sub_or0001
    );
  SIKI_ALU_output_int_15_60 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_1_buf(0),
      O => SIKI_ALU_output_int_15_60_900
    );
  SIKI_ALU_output_int_16_60 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_1_buf(31),
      O => SIKI_ALU_output_int_16_60_913
    );
  SIKI_ID_data_1_sub_31_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(31),
      I2 => SIKI_ID_rt(31),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(31)
    );
  SIKI_ID_data_1_sub_30_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(30),
      I2 => SIKI_ID_rt(30),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(30)
    );
  SIKI_ID_data_1_sub_29_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(29),
      I2 => SIKI_ID_rt(29),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(29)
    );
  SIKI_ID_data_1_sub_28_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(28),
      I2 => SIKI_ID_rt(28),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(28)
    );
  SIKI_ID_data_1_sub_27_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(27),
      I2 => SIKI_ID_rt(27),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(27)
    );
  SIKI_ID_data_1_sub_26_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(26),
      I2 => SIKI_ID_rt(26),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(26)
    );
  SIKI_ID_data_1_sub_25_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(25),
      I2 => SIKI_ID_rt(25),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(25)
    );
  SIKI_ID_data_1_sub_24_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(24),
      I2 => SIKI_ID_rt(24),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(24)
    );
  SIKI_ID_data_1_sub_23_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(23),
      I2 => SIKI_ID_rt(23),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(23)
    );
  SIKI_ID_data_1_sub_22_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(22),
      I2 => SIKI_ID_rt(22),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(22)
    );
  SIKI_ID_data_1_sub_21_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(21),
      I2 => SIKI_ID_rt(21),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(21)
    );
  SIKI_ID_data_1_sub_20_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(20),
      I2 => SIKI_ID_rt(20),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(20)
    );
  SIKI_ID_data_1_sub_19_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(19),
      I2 => SIKI_ID_rt(19),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(19)
    );
  SIKI_ID_data_1_sub_18_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(18),
      I2 => SIKI_ID_rt(18),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(18)
    );
  SIKI_ID_data_1_sub_17_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(17),
      I2 => SIKI_ID_rt(17),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(17)
    );
  SIKI_ID_data_1_sub_16_1 : LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0000_1903,
      I1 => SIKI_ID_rs(16),
      I2 => SIKI_ID_rt(16),
      I3 => SIKI_ID_data_1_sub_or0001,
      O => SIKI_ID_data_1_sub(16)
    );
  SIKI_ALU_output_int_9_141 : LUT6
    generic map(
      INIT => X"BABAFEBA10105410"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ALU_N1201,
      I3 => SIKI_ID_data_1_buf(29),
      I4 => SIKI_ID_data_2_buf(3),
      I5 => SIKI_ALU_N1091,
      O => SIKI_ALU_N304
    );
  SIKI_ALU_output_int_15_11211 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(31),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_2_buf(2),
      I3 => SIKI_ID_data_2_buf(1),
      O => SIKI_ALU_N379
    );
  SIKI_ID_jump_instr_sub_or00001 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => SIKI_ID_N10,
      I1 => SIKI_IFE_recv_data_buf(1),
      I2 => SIKI_IFE_recv_data_buf(5),
      I3 => SIKI_ID_mem_to_R_sig_sub_cmp_eq0011,
      O => SIKI_ID_jump_instr_sub
    );
  SIKI_TX_state_and00001 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => tx_go_3913,
      I1 => SIKI_TX_state(3),
      I2 => SIKI_TX_state(1),
      I3 => SIKI_TX_state(2),
      O => SIKI_TX_state_and0000
    );
  SIKI_TX_state_count_not00021 : LUT4
    generic map(
      INIT => X"FF57"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_state(2),
      I3 => tx_go_3913,
      O => SIKI_TX_state_count_not0002
    );
  SIKI_TX_data_buf_mux0000_8_1 : LUT4
    generic map(
      INIT => X"FF57"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_state(2),
      I3 => byte_tran(7),
      O => SIKI_TX_data_buf_mux0000(8)
    );
  SIKI_TX_data_buf_mux0000_0_1 : LUT4
    generic map(
      INIT => X"10F0"
    )
    port map (
      I0 => SIKI_TX_state(2),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_data_buf(1),
      I3 => SIKI_TX_state(3),
      O => SIKI_TX_data_buf_mux0000(0)
    );
  SIKI_ALU_slr_data_cmp_eq00061 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_2_buf(3),
      I4 => SIKI_ID_data_2_buf(0),
      O => SIKI_ALU_slr_data_cmp_eq0006
    );
  SIKI_ALU_slr_data_cmp_eq00041 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_2_buf(3),
      I4 => SIKI_ID_data_2_buf(1),
      O => SIKI_ALU_slr_data_cmp_eq0004
    );
  SIKI_ALU_slr_data_cmp_eq00101 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_2_buf(2),
      I4 => SIKI_ID_data_2_buf(0),
      O => SIKI_ALU_slr_data_cmp_eq0010
    );
  SIKI_ALU_output_int_8_312 : LUT5
    generic map(
      INIT => X"E6C4A280"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ID_data_1_buf(5),
      I3 => SIKI_ID_data_1_buf(6),
      I4 => SIKI_ID_data_1_buf(7),
      O => SIKI_ALU_output_int_8_312_1012
    );
  SIKI_ALU_output_int_5_131 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ID_data_1_buf(9),
      I3 => SIKI_ID_data_1_buf(17),
      I4 => SIKI_ID_data_1_buf(25),
      O => SIKI_ALU_N169
    );
  SIKI_ALU_output_int_18_140 : LUT6
    generic map(
      INIT => X"0800080088800800"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ALU_N398,
      I2 => SIKI_ID_data_2_buf(0),
      I3 => SIKI_ALU_N1181,
      I4 => SIKI_ID_data_1_buf(1),
      I5 => SIKI_ID_data_2_buf(1),
      O => SIKI_ALU_output_int_18_140_931
    );
  SIKI_ALU_output_int_13_155 : LUT6
    generic map(
      INIT => X"4040004040000000"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ALU_N398,
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_2_buf(0),
      I4 => SIKI_ID_data_1_buf(30),
      I5 => SIKI_ID_data_1_buf(29),
      O => SIKI_ALU_output_int_13_155_870
    );
  SIKI_ID_add_to_PC_sub_9_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(9),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(9)
    );
  SIKI_ID_add_to_PC_sub_8_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(8),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(8)
    );
  SIKI_ID_add_to_PC_sub_7_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(7),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(7)
    );
  SIKI_ID_add_to_PC_sub_6_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(6),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(6)
    );
  SIKI_ID_add_to_PC_sub_5_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(5),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(5)
    );
  SIKI_ID_add_to_PC_sub_4_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(4),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(4)
    );
  SIKI_ID_add_to_PC_sub_3_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(3),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(3)
    );
  SIKI_ID_add_to_PC_sub_2_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(2),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(2)
    );
  SIKI_ID_add_to_PC_sub_1_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(1),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(1)
    );
  SIKI_ID_add_to_PC_sub_15_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(15),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(15)
    );
  SIKI_ID_add_to_PC_sub_14_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(14),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(14)
    );
  SIKI_ID_add_to_PC_sub_13_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(13),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(13)
    );
  SIKI_ID_add_to_PC_sub_12_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(12),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(12)
    );
  SIKI_ID_add_to_PC_sub_11_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(11),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(11)
    );
  SIKI_ID_add_to_PC_sub_10_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(10),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(10)
    );
  SIKI_ID_add_to_PC_sub_0_1 : LUT5
    generic map(
      INIT => X"8080A080"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(28),
      I2 => SIKI_IFE_recv_data_buf(0),
      I3 => SIKI_IFE_recv_data_buf(26),
      I4 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_add_to_PC_sub(0)
    );
  SIKI_ID_branch_cond_sub_1_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(16),
      I1 => SIKI_IFE_recv_data_buf(17),
      I2 => SIKI_IFE_recv_data_buf(19),
      I3 => SIKI_IFE_recv_data_buf(18),
      I4 => SIKI_IFE_recv_data_buf(20),
      O => N61
    );
  load_instr_mux000031 : LUT5
    generic map(
      INIT => X"20A0A0A0"
    )
    port map (
      I0 => top_state_FSM_FFd10_3877,
      I1 => SIKI_RX_run_count(2),
      I2 => SIKI_RX_received_buf_3522,
      I3 => SIKI_RX_run_count(0),
      I4 => SIKI_RX_run_count(1),
      O => full_recv_0_not0001
    );
  SIKI_RX_state_and00001 : LUT5
    generic map(
      INIT => X"00A00080"
    )
    port map (
      I0 => rx_go_3869,
      I1 => SIKI_RX_state(2),
      I2 => SIKI_RX_state(3),
      I3 => SIKI_RX_data_trim_3512,
      I4 => SIKI_RX_state(1),
      O => SIKI_RX_state_and0000
    );
  write_BRAM_not00011 : LUT5
    generic map(
      INIT => X"20A0A0A0"
    )
    port map (
      I0 => top_state_FSM_FFd12_3881,
      I1 => SIKI_RX_run_count(2),
      I2 => SIKI_RX_received_buf_3522,
      I3 => SIKI_RX_run_count(0),
      I4 => SIKI_RX_run_count(1),
      O => write_BRAM_not0001
    );
  full_recv_20_not00011 : LUT5
    generic map(
      INIT => X"20A0A0A0"
    )
    port map (
      I0 => top_state_FSM_FFd14_3885,
      I1 => SIKI_RX_run_count(2),
      I2 => SIKI_RX_received_buf_3522,
      I3 => SIKI_RX_run_count(0),
      I4 => SIKI_RX_run_count(1),
      O => full_recv_20_not0001
    );
  full_recv_10_not00011 : LUT5
    generic map(
      INIT => X"20A0A0A0"
    )
    port map (
      I0 => top_state_FSM_FFd11_3879,
      I1 => SIKI_RX_run_count(2),
      I2 => SIKI_RX_received_buf_3522,
      I3 => SIKI_RX_run_count(0),
      I4 => SIKI_RX_run_count(1),
      O => full_recv_10_not0001
    );
  SIKI_RX_state_count_not00021 : LUT5
    generic map(
      INIT => X"57FF5757"
    )
    port map (
      I0 => SIKI_RX_state(3),
      I1 => SIKI_RX_state(2),
      I2 => SIKI_RX_state(1),
      I3 => SIKI_RX_data_trim_3512,
      I4 => rx_go_3869,
      O => SIKI_RX_state_count_not0002
    );
  SIKI_TX_data_buf_mux0000_7_1 : LUT5
    generic map(
      INIT => X"FEF010F0"
    )
    port map (
      I0 => SIKI_TX_state(2),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_data_buf(8),
      I3 => SIKI_TX_state(3),
      I4 => byte_tran(6),
      O => SIKI_TX_data_buf_mux0000(7)
    );
  SIKI_TX_data_buf_mux0000_6_1 : LUT5
    generic map(
      INIT => X"FEF010F0"
    )
    port map (
      I0 => SIKI_TX_state(2),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_data_buf(7),
      I3 => SIKI_TX_state(3),
      I4 => byte_tran(5),
      O => SIKI_TX_data_buf_mux0000(6)
    );
  SIKI_TX_data_buf_mux0000_5_1 : LUT5
    generic map(
      INIT => X"FEF010F0"
    )
    port map (
      I0 => SIKI_TX_state(2),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_data_buf(6),
      I3 => SIKI_TX_state(3),
      I4 => byte_tran(4),
      O => SIKI_TX_data_buf_mux0000(5)
    );
  SIKI_TX_data_buf_mux0000_4_1 : LUT5
    generic map(
      INIT => X"FEF010F0"
    )
    port map (
      I0 => SIKI_TX_state(2),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_data_buf(5),
      I3 => SIKI_TX_state(3),
      I4 => byte_tran(3),
      O => SIKI_TX_data_buf_mux0000(4)
    );
  SIKI_TX_data_buf_mux0000_3_1 : LUT5
    generic map(
      INIT => X"FEF010F0"
    )
    port map (
      I0 => SIKI_TX_state(2),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_data_buf(4),
      I3 => SIKI_TX_state(3),
      I4 => byte_tran(2),
      O => SIKI_TX_data_buf_mux0000(3)
    );
  SIKI_TX_data_buf_mux0000_2_1 : LUT5
    generic map(
      INIT => X"FEF010F0"
    )
    port map (
      I0 => SIKI_TX_state(2),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_data_buf(3),
      I3 => SIKI_TX_state(3),
      I4 => byte_tran(1),
      O => SIKI_TX_data_buf_mux0000(2)
    );
  SIKI_TX_data_buf_mux0000_1_1 : LUT5
    generic map(
      INIT => X"FEF010F0"
    )
    port map (
      I0 => SIKI_TX_state(2),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_data_buf(2),
      I3 => SIKI_TX_state(3),
      I4 => byte_tran(0),
      O => SIKI_TX_data_buf_mux0000(1)
    );
  top_state_FSM_FFd12_In11 : LUT5
    generic map(
      INIT => X"04444444"
    )
    port map (
      I0 => SIKI_RX_received_buf_3522,
      I1 => top_state_FSM_FFd12_3881,
      I2 => SIKI_RX_run_count(0),
      I3 => SIKI_RX_run_count(1),
      I4 => SIKI_RX_run_count(2),
      O => top_state_FSM_FFd12_In1
    );
  top_state_FSM_FFd15_In11 : LUT5
    generic map(
      INIT => X"A2222222"
    )
    port map (
      I0 => top_state_FSM_FFd15_3887,
      I1 => SIKI_RX_received_buf_3522,
      I2 => SIKI_RX_run_count(0),
      I3 => SIKI_RX_run_count(1),
      I4 => SIKI_RX_run_count(2),
      O => top_state_FSM_FFd15_In1
    );
  SIKI_ALU_slr_data_cmp_eq00071 : LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_2_buf(3),
      I3 => SIKI_ID_data_2_buf(0),
      I4 => SIKI_ID_data_2_buf(4),
      O => SIKI_ALU_slr_data_cmp_eq0007
    );
  SIKI_ALU_slr_data_cmp_eq00051 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_data_2_buf(3),
      I4 => SIKI_ID_data_2_buf(4),
      O => SIKI_ALU_slr_data_cmp_eq0005
    );
  SIKI_ALU_slr_data_cmp_eq00111 : LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_2_buf(2),
      I3 => SIKI_ID_data_2_buf(3),
      I4 => SIKI_ID_data_2_buf(4),
      O => SIKI_ALU_slr_data_cmp_eq0011
    );
  SIKI_ALU_slr_data_cmp_eq00091 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_data_2_buf(2),
      I4 => SIKI_ID_data_2_buf(4),
      O => SIKI_ALU_slr_data_cmp_eq0009
    );
  SIKI_ALU_output_int_12_133 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ID_data_1_buf(20),
      I3 => SIKI_ID_data_1_buf(28),
      O => SIKI_ALU_output_int_12_133_858
    );
  SIKI_ALU_check_gtz_or0000158_SW3_F : LUT6
    generic map(
      INIT => X"3B00003B02000002"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(13),
      I1 => SIKI_ID_data_2_buf(14),
      I2 => SIKI_ID_data_2_buf(13),
      I3 => SIKI_ID_data_2_buf(15),
      I4 => SIKI_ID_data_1_buf(15),
      I5 => SIKI_ID_data_1_buf(14),
      O => N294
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_0_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(0),
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(0)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_1_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(1),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(1)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_2_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(2),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(2)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_3_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(3),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(3)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_4_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(4),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(4)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_5_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(5),
      I1 => SIKI_ID_data_2_buf(5),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(5)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_6_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(6),
      I1 => SIKI_ID_data_2_buf(6),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(6)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_7_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(7),
      I1 => SIKI_ID_data_2_buf(7),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(7)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_8_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(8),
      I1 => SIKI_ID_data_2_buf(8),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(8)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_9_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(9),
      I1 => SIKI_ID_data_2_buf(9),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(9)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_10_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(10),
      I1 => SIKI_ID_data_2_buf(10),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(10)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_11_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(11),
      I1 => SIKI_ID_data_2_buf(11),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(11)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_12_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(12),
      I1 => SIKI_ID_data_2_buf(12),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(12)
    );
  SIKI_ALU_output_int_8_1310 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_1_buf(18),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_data_1_buf(20),
      I4 => SIKI_ID_data_1_buf(16),
      I5 => SIKI_ID_data_1_buf(22),
      O => SIKI_ALU_N1131
    );
  SIKI_ALU_output_int_28_231 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => SIKI_ALU_output_int_cmp_eq0006,
      I1 => SIKI_ALU_slr_data_and000035_1087,
      I2 => SIKI_ALU_slr_data_and000071_1088,
      I3 => SIKI_ALU_slr_data_and0000128_1084,
      I4 => SIKI_ALU_slr_data_and0000184_1085,
      I5 => SIKI_ALU_slr_data_and0000193_1086,
      O => SIKI_ALU_N126
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_13_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(13),
      I1 => SIKI_ID_data_2_buf(13),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(13)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_14_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(14),
      I1 => SIKI_ID_data_2_buf(14),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(14)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_15_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(15),
      I1 => SIKI_ID_data_2_buf(15),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(15)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_16_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(16),
      I1 => SIKI_ID_data_2_buf(16),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(16)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_17_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(17),
      I1 => SIKI_ID_data_2_buf(17),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(17)
    );
  SIKI_ALU_output_int_25_111 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_1_buf(7),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_data_1_buf(5),
      I4 => SIKI_ID_data_1_buf(9),
      I5 => SIKI_ID_data_1_buf(3),
      O => SIKI_ALU_N481
    );
  SIKI_ALU_output_int_1_153 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_1_buf(18),
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_1_buf(10),
      I4 => SIKI_ID_data_1_buf(2),
      I5 => SIKI_ID_data_1_buf(26),
      O => SIKI_ALU_output_int_1_153_956
    );
  SIKI_ALU_output_int_4_184 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => SIKI_ALU_slr_data_and000035_1087,
      I1 => SIKI_ALU_slr_data_and000071_1088,
      I2 => SIKI_ALU_slr_data_and0000128_1084,
      I3 => SIKI_ALU_slr_data_and0000184_1085,
      I4 => SIKI_ALU_slr_data_and0000193_1086,
      I5 => SIKI_ID_ALU_control_buf(1),
      O => SIKI_ALU_output_int_4_184_976
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_18_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(18),
      I1 => SIKI_ID_data_2_buf(18),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(18)
    );
  SIKI_ALU_Maddsub_output_int_addsub0000_lut_19_Q : LUT6
    generic map(
      INIT => X"9999999999999969"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(19),
      I1 => SIKI_ID_data_2_buf(19),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(0),
      I5 => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_Maddsub_output_int_addsub0000_lut(19)
    );
  SIKI_ID_mem_to_R_sig_sub_cmp_eq00111 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(26),
      I1 => SIKI_IFE_recv_data_buf(27),
      I2 => SIKI_IFE_recv_data_buf(30),
      I3 => SIKI_IFE_recv_data_buf(31),
      I4 => SIKI_IFE_recv_data_buf(29),
      I5 => SIKI_IFE_recv_data_buf(28),
      O => SIKI_ID_mem_to_R_sig_sub_cmp_eq0011
    );
  SIKI_ID_branch_cond_sub_2_1 : LUT6
    generic map(
      INIT => X"D5DFD5FFD5FFD5FF"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_IFE_recv_data_buf(27),
      I2 => SIKI_IFE_recv_data_buf(26),
      I3 => SIKI_IFE_recv_data_buf(28),
      I4 => SIKI_IFE_recv_data_buf(16),
      I5 => SIKI_ID_N39,
      O => SIKI_ID_branch_cond_sub(2)
    );
  state_mux0000_0_1 : LUT6
    generic map(
      INIT => X"3333333333333336"
    )
    port map (
      I0 => top_state_FSM_FFd7_3900,
      I1 => state(0),
      I2 => top_state_FSM_FFd6_3898,
      I3 => top_state_FSM_FFd13_3883,
      I4 => top_state_FSM_FFd9_3904,
      I5 => top_state_FSM_FFd8_3902,
      O => state_mux0000(0)
    );
  top_state_FSM_FFd11_In1 : LUT6
    generic map(
      INIT => X"54FCFCFC10303030"
    )
    port map (
      I0 => SIKI_RX_run_count(2),
      I1 => SIKI_RX_received_buf_3522,
      I2 => top_state_FSM_FFd11_3879,
      I3 => SIKI_RX_run_count(0),
      I4 => SIKI_RX_run_count(1),
      I5 => top_state_FSM_FFd14_3885,
      O => top_state_FSM_FFd11_In
    );
  top_state_FSM_FFd10_In1 : LUT6
    generic map(
      INIT => X"54FCFCFC10303030"
    )
    port map (
      I0 => SIKI_RX_run_count(2),
      I1 => SIKI_RX_received_buf_3522,
      I2 => top_state_FSM_FFd10_3877,
      I3 => SIKI_RX_run_count(0),
      I4 => SIKI_RX_run_count(1),
      I5 => top_state_FSM_FFd11_3879,
      O => top_state_FSM_FFd10_In
    );
  SIKI_ALU_output_int_19_10 : LUT6
    generic map(
      INIT => X"00FF06A0000006A0"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(19),
      I1 => SIKI_ID_data_1_buf(19),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_output_int_addsub0000(19),
      O => SIKI_ALU_output_int_19_10_944
    );
  SIKI_ALU_output_int_18_10 : LUT6
    generic map(
      INIT => X"00FF06A0000006A0"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(18),
      I1 => SIKI_ID_data_1_buf(18),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_output_int_addsub0000(18),
      O => SIKI_ALU_output_int_18_10_929
    );
  SIKI_ALU_output_int_17_10 : LUT6
    generic map(
      INIT => X"00FF06A0000006A0"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(17),
      I1 => SIKI_ID_data_1_buf(17),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_output_int_addsub0000(17),
      O => SIKI_ALU_output_int_17_10_917
    );
  SIKI_ALU_output_int_16_10 : LUT6
    generic map(
      INIT => X"00FF06A0000006A0"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(16),
      I1 => SIKI_ID_data_1_buf(16),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_output_int_addsub0000(16),
      O => SIKI_ALU_output_int_16_10_904
    );
  SIKI_ALU_output_int_15_10 : LUT6
    generic map(
      INIT => X"00FF06A0000006A0"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(15),
      I1 => SIKI_ID_data_1_buf(15),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_output_int_addsub0000(15),
      O => SIKI_ALU_output_int_15_10_892
    );
  SIKI_ALU_output_int_14_10 : LUT6
    generic map(
      INIT => X"00FF06A0000006A0"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(14),
      I1 => SIKI_ID_data_1_buf(14),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_output_int_addsub0000(14),
      O => SIKI_ALU_output_int_14_10_880
    );
  SIKI_ALU_output_int_13_10 : LUT6
    generic map(
      INIT => X"00FF06A0000006A0"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(13),
      I1 => SIKI_ID_data_1_buf(13),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_output_int_addsub0000(13),
      O => SIKI_ALU_output_int_13_10_867
    );
  SIKI_ALU_output_int_12_10 : LUT6
    generic map(
      INIT => X"00FF06A0000006A0"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(12),
      I1 => SIKI_ID_data_1_buf(12),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_output_int_addsub0000(12),
      O => SIKI_ALU_output_int_12_10_856
    );
  SIKI_ALU_output_int_11_10 : LUT6
    generic map(
      INIT => X"00FF06A0000006A0"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(11),
      I1 => SIKI_ID_data_1_buf(11),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_output_int_addsub0000(11),
      O => SIKI_ALU_output_int_11_10_844
    );
  SIKI_ALU_output_int_10_10 : LUT6
    generic map(
      INIT => X"00FF06A0000006A0"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(10),
      I1 => SIKI_ID_data_1_buf(10),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_output_int_addsub0000(10),
      O => SIKI_ALU_output_int_10_10_833
    );
  SIKI_ALU_output_int_9_10 : LUT6
    generic map(
      INIT => X"00FF06A0000006A0"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(9),
      I1 => SIKI_ID_data_1_buf(9),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_output_int_addsub0000(9),
      O => SIKI_ALU_output_int_9_10_1019
    );
  SIKI_ALU_output_int_7_10 : LUT6
    generic map(
      INIT => X"00FF06A0000006A0"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(7),
      I1 => SIKI_ID_data_1_buf(7),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_output_int_addsub0000(7),
      O => SIKI_ALU_output_int_7_10_1000
    );
  SIKI_ID_data_1_sub_or0000211 : LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(5),
      I1 => SIKI_ID_mem_to_R_sig_sub_cmp_eq0000,
      I2 => SIKI_IFE_recv_data_buf(0),
      I3 => SIKI_IFE_recv_data_buf(4),
      I4 => SIKI_IFE_recv_data_buf(3),
      I5 => SIKI_ID_mem_to_R_sig_sub_and0004_1973,
      O => SIKI_ID_N34
    );
  SIKI_ALU_output_int_10_1141 : LUT6
    generic map(
      INIT => X"55FD557500A80020"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ID_data_1_buf(20),
      I3 => SIKI_ID_data_2_buf(4),
      I4 => SIKI_ID_data_1_buf(24),
      I5 => SIKI_ALU_N851,
      O => SIKI_ALU_N283
    );
  SIKI_ALU_output_int_9_16 : LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(9),
      I1 => SIKI_ID_data_2_buf(9),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_N511_694,
      O => SIKI_ALU_output_int_9_16_1022
    );
  SIKI_ALU_output_int_11_16 : LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(11),
      I1 => SIKI_ID_data_2_buf(11),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_N511_694,
      O => SIKI_ALU_output_int_11_16_846
    );
  SIKI_ALU_output_int_17_16 : LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(17),
      I1 => SIKI_ID_data_2_buf(17),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_N511_694,
      O => SIKI_ALU_output_int_17_16_918
    );
  SIKI_ALU_output_int_19_352 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(2),
      I1 => SIKI_ID_ALU_control_buf(0),
      I2 => SIKI_ID_ALU_control_buf(1),
      I3 => SIKI_ALU_output_int_19_345_949,
      O => SIKI_ALU_output_int_19_352_950
    );
  SIKI_ALU_output_int_15_16 : LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(15),
      I1 => SIKI_ID_data_2_buf(15),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_N511_694,
      O => SIKI_ALU_output_int_15_16_895
    );
  SIKI_ALU_output_int_16_16 : LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(16),
      I1 => SIKI_ID_data_2_buf(16),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_N511_694,
      O => SIKI_ALU_output_int_16_16_906
    );
  SIKI_ALU_output_int_7_192 : LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(7),
      I1 => SIKI_ID_data_2_buf(7),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_N511_694,
      O => SIKI_ALU_output_int_7_192_1004
    );
  SIKI_ALU_output_int_10_16 : LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(10),
      I1 => SIKI_ID_data_2_buf(10),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_N511_694,
      O => SIKI_ALU_output_int_10_16_836
    );
  SIKI_ALU_output_int_12_16 : LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(12),
      I1 => SIKI_ID_data_2_buf(12),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_N511_694,
      O => SIKI_ALU_output_int_12_16_859
    );
  SIKI_ALU_output_int_18_16 : LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(18),
      I1 => SIKI_ID_data_2_buf(18),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_N511_694,
      O => SIKI_ALU_output_int_18_16_932
    );
  SIKI_ALU_output_int_14_16 : LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(14),
      I1 => SIKI_ID_data_2_buf(14),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_N511_694,
      O => SIKI_ALU_output_int_14_16_883
    );
  SIKI_ALU_output_int_13_16 : LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(13),
      I1 => SIKI_ID_data_2_buf(13),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_N511_694,
      O => SIKI_ALU_output_int_13_16_871
    );
  SIKI_ALU_output_int_13_133 : LUT6
    generic map(
      INIT => X"4444444400400000"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ID_data_1_buf(14),
      I3 => SIKI_ID_data_2_buf(1),
      I4 => SIKI_ALU_N398,
      I5 => SIKI_ALU_N541,
      O => SIKI_ALU_output_int_13_133_869
    );
  SIKI_ALU_output_int_19_16 : LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(19),
      I1 => SIKI_ID_data_2_buf(19),
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ID_ALU_control_buf(2),
      I5 => SIKI_ALU_N511_694,
      O => SIKI_ALU_output_int_19_16_947
    );
  SIKI_TX_state_count_mux0001_3_1 : LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_sent_cmp_gt0001,
      I4 => SIKI_TX_state_count_addsub0000(12),
      O => SIKI_TX_state_count_mux0001(3)
    );
  SIKI_TX_state_count_mux0001_4_1 : LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_sent_cmp_gt0001,
      I4 => SIKI_TX_state_count_addsub0000(11),
      O => SIKI_TX_state_count_mux0001(4)
    );
  SIKI_RX_state_count_mux0001_14_1 : LUT5
    generic map(
      INIT => X"FFFFEEEA"
    )
    port map (
      I0 => SIKI_RX_state_count_addsub0000(1),
      I1 => SIKI_RX_state(3),
      I2 => SIKI_RX_state(1),
      I3 => SIKI_RX_state(2),
      I4 => SIKI_RX_state_count_cmp_eq0000,
      O => SIKI_RX_state_count_mux0001(14)
    );
  SIKI_RX_data_count_mux0001_14_1 : LUT5
    generic map(
      INIT => X"11FF10F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(1),
      I3 => SIKI_RX_state(3),
      I4 => SIKI_RX_data_count_cmp_eq0000,
      O => SIKI_RX_data_count_mux0001(14)
    );
  SIKI_TX_state_count_mux0001_6_1 : LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_sent_cmp_gt0001,
      I4 => SIKI_TX_state_count_addsub0000(9),
      O => SIKI_TX_state_count_mux0001(6)
    );
  SIKI_TX_state_count_mux0001_7_1 : LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_sent_cmp_gt0001,
      I4 => SIKI_TX_state_count_addsub0000(8),
      O => SIKI_TX_state_count_mux0001(7)
    );
  SIKI_ALU_output_int_9_58 : LUT6
    generic map(
      INIT => X"BEBA1410AEAA0400"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_2_buf(3),
      I3 => SIKI_ID_data_1_buf(25),
      I4 => SIKI_ALU_N168,
      I5 => SIKI_ID_data_1_buf(17),
      O => SIKI_ALU_output_int_9_58_1027
    );
  SIKI_ALU_output_int_10_152 : LUT6
    generic map(
      INIT => X"BEBA1410AEAA0400"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_2_buf(3),
      I3 => SIKI_ID_data_1_buf(26),
      I4 => SIKI_ALU_N1091,
      I5 => SIKI_ID_data_1_buf(18),
      O => SIKI_ALU_output_int_10_152_835
    );
  SIKI_ALU_output_int_17_254 : LUT6
    generic map(
      INIT => X"3632141026220400"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_2_buf(2),
      I3 => SIKI_ID_data_1_buf(1),
      I4 => SIKI_ALU_N108,
      I5 => SIKI_ID_data_1_buf(13),
      O => SIKI_ALU_output_int_17_254_920
    );
  SIKI_TX_state_not00011 : LUT4
    generic map(
      INIT => X"010F"
    )
    port map (
      I0 => SIKI_TX_state(2),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_sent_cmp_gt0001,
      I3 => SIKI_TX_state(3),
      O => SIKI_TX_state_not0001
    );
  SIKI_RX_state_not00011 : LUT4
    generic map(
      INIT => X"10F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_state_count_cmp_eq0000,
      I3 => SIKI_RX_state(3),
      O => SIKI_RX_state_not0001
    );
  SIKI_TX_data_buf_not00011 : LUT5
    generic map(
      INIT => X"A0F580F7"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(1),
      I2 => tx_go_3913,
      I3 => SIKI_TX_sent_cmp_gt0001,
      I4 => SIKI_TX_state(2),
      O => SIKI_TX_data_buf_not0001
    );
  SIKI_TX_state_count_mux0001_14_1 : LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_sent_cmp_gt0001,
      I4 => SIKI_TX_state_count_addsub0000(1),
      O => SIKI_TX_state_count_mux0001(14)
    );
  SIKI_TX_state_count_mux0001_13_1 : LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_sent_cmp_gt0001,
      I4 => SIKI_TX_state_count_addsub0000(2),
      O => SIKI_TX_state_count_mux0001(13)
    );
  SIKI_TX_state_count_mux0001_11_1 : LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(1),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_sent_cmp_gt0001,
      I4 => SIKI_TX_state_count_addsub0000(4),
      O => SIKI_TX_state_count_mux0001(11)
    );
  SIKI_RX_data_count_mux0001_15_1 : LUT5
    generic map(
      INIT => X"AAFA88F8"
    )
    port map (
      I0 => SIKI_RX_state(3),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(0),
      I3 => SIKI_RX_data_count_cmp_eq0000,
      I4 => SIKI_RX_state(2),
      O => SIKI_RX_data_count_mux0001(15)
    );
  SIKI_RX_data_count_mux0001_13_1 : LUT5
    generic map(
      INIT => X"11FF10F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(2),
      I3 => SIKI_RX_state(3),
      I4 => SIKI_RX_data_count_cmp_eq0000,
      O => SIKI_RX_data_count_mux0001(13)
    );
  SIKI_RX_data_count_mux0001_12_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(3),
      I3 => SIKI_RX_data_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_data_count_mux0001(12)
    );
  SIKI_RX_data_count_mux0001_11_1 : LUT5
    generic map(
      INIT => X"11FF10F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(4),
      I3 => SIKI_RX_state(3),
      I4 => SIKI_RX_data_count_cmp_eq0000,
      O => SIKI_RX_data_count_mux0001(11)
    );
  SIKI_RX_data_count_mux0001_10_1 : LUT5
    generic map(
      INIT => X"AAFA88F8"
    )
    port map (
      I0 => SIKI_RX_state(3),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(5),
      I3 => SIKI_RX_data_count_cmp_eq0000,
      I4 => SIKI_RX_state(2),
      O => SIKI_RX_data_count_mux0001(10)
    );
  SIKI_ALU_output_int_5_159 : LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
    port map (
      I0 => SIKI_ALU_output_int_5_96_989,
      I1 => SIKI_ALU_slr_data_and0000,
      I2 => SIKI_ALU_output_int_cmp_eq0005,
      I3 => SIKI_ALU_output_int_5_126_984,
      I4 => SIKI_ID_data_1_buf(5),
      I5 => SIKI_ALU_N511_694,
      O => SIKI_ALU_output_int_5_159_985
    );
  SIKI_ALU_output_int_18_111 : LUT6
    generic map(
      INIT => X"8080808080808000"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(1),
      I1 => SIKI_ID_ALU_control_buf(0),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ALU_output_int_18_63_940,
      I4 => SIKI_ALU_output_int_18_83_941,
      I5 => SIKI_ALU_output_int_18_88_942,
      O => SIKI_ALU_output_int_18_111_930
    );
  SIKI_ALU_output_int_12_205 : LUT5
    generic map(
      INIT => X"22A20080"
    )
    port map (
      I0 => SIKI_ALU_output_int_cmp_eq0006,
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ALU_N881,
      I3 => SIKI_ID_data_2_buf(4),
      I4 => SIKI_ALU_output_int_12_168_860,
      O => SIKI_ALU_output_int_12_205_861
    );
  SIKI_ALU_output_int_11_118 : LUT5
    generic map(
      INIT => X"00A80020"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ALU_N176,
      I3 => SIKI_ID_data_2_buf(4),
      I4 => SIKI_ALU_N2111,
      O => SIKI_ALU_output_int_11_118_845
    );
  SIKI_ALU_output_int_14_144 : LUT6
    generic map(
      INIT => X"1101100010001000"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_2_buf(0),
      I3 => SIKI_ALU_N23,
      I4 => SIKI_ALU_N419,
      I5 => SIKI_ID_data_1_buf(30),
      O => SIKI_ALU_output_int_14_144_882
    );
  SIKI_RX_data_count_mux0001_0_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(15),
      I3 => SIKI_RX_data_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_data_count_mux0001(0)
    );
  SIKI_RX_data_count_mux0001_1_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(14),
      I3 => SIKI_RX_data_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_data_count_mux0001(1)
    );
  SIKI_RX_data_count_mux0001_2_1 : LUT5
    generic map(
      INIT => X"AAFA88F8"
    )
    port map (
      I0 => SIKI_RX_state(3),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(13),
      I3 => SIKI_RX_data_count_cmp_eq0000,
      I4 => SIKI_RX_state(2),
      O => SIKI_RX_data_count_mux0001(2)
    );
  SIKI_RX_data_count_mux0001_3_1 : LUT5
    generic map(
      INIT => X"11FF10F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(12),
      I3 => SIKI_RX_state(3),
      I4 => SIKI_RX_data_count_cmp_eq0000,
      O => SIKI_RX_data_count_mux0001(3)
    );
  SIKI_RX_data_count_mux0001_5_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(10),
      I3 => SIKI_RX_data_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_data_count_mux0001(5)
    );
  SIKI_RX_data_count_mux0001_6_1 : LUT5
    generic map(
      INIT => X"11FF10F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(9),
      I3 => SIKI_RX_state(3),
      I4 => SIKI_RX_data_count_cmp_eq0000,
      O => SIKI_RX_data_count_mux0001(6)
    );
  SIKI_RX_data_count_mux0001_7_1 : LUT5
    generic map(
      INIT => X"11FF10F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(8),
      I3 => SIKI_RX_state(3),
      I4 => SIKI_RX_data_count_cmp_eq0000,
      O => SIKI_RX_data_count_mux0001(7)
    );
  SIKI_RX_data_count_mux0001_8_1 : LUT5
    generic map(
      INIT => X"AAFA88F8"
    )
    port map (
      I0 => SIKI_RX_state(3),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(7),
      I3 => SIKI_RX_data_count_cmp_eq0000,
      I4 => SIKI_RX_state(2),
      O => SIKI_RX_data_count_mux0001(8)
    );
  SIKI_RX_data_count_mux0001_9_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_data_count_addsub0000(6),
      I3 => SIKI_RX_data_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_data_count_mux0001(9)
    );
  SIKI_ALU_output_int_10_123 : LUT6
    generic map(
      INIT => X"7575FD752020A820"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ALU_N471,
      I3 => SIKI_ALU_N176,
      I4 => SIKI_ID_data_2_buf(4),
      I5 => SIKI_ALU_N255,
      O => SIKI_ALU_output_int_10_123_834
    );
  SIKI_ALU_output_int_13_189 : LUT6
    generic map(
      INIT => X"2031202020202020"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ALU_N1112,
      I3 => SIKI_ID_data_2_buf(1),
      I4 => SIKI_ID_data_2_buf(3),
      I5 => SIKI_ID_data_1_buf(21),
      O => SIKI_ALU_output_int_13_189_872
    );
  SIKI_RX_state_count_mux0001_13_1 : LUT5
    generic map(
      INIT => X"FFFFEEEA"
    )
    port map (
      I0 => SIKI_RX_state_count_addsub0000(2),
      I1 => SIKI_RX_state(3),
      I2 => SIKI_RX_state(1),
      I3 => SIKI_RX_state(2),
      I4 => SIKI_RX_state_count_cmp_eq0000,
      O => SIKI_RX_state_count_mux0001(13)
    );
  SIKI_RX_state_count_mux0001_11_1 : LUT5
    generic map(
      INIT => X"FFFFEEEA"
    )
    port map (
      I0 => SIKI_RX_state_count_addsub0000(4),
      I1 => SIKI_RX_state(3),
      I2 => SIKI_RX_state(1),
      I3 => SIKI_RX_state(2),
      I4 => SIKI_RX_state_count_cmp_eq0000,
      O => SIKI_RX_state_count_mux0001(11)
    );
  SIKI_ALU_output_int_14_119 : LUT6
    generic map(
      INIT => X"0A000A000A000800"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(2),
      I1 => SIKI_ALU_output_int_14_63_888,
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ALU_output_int_14_83_889,
      I5 => SIKI_ALU_output_int_14_94_890,
      O => SIKI_ALU_output_int_14_119_881
    );
  SIKI_ALU_output_int_13_111 : LUT6
    generic map(
      INIT => X"0A000A000A000800"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(2),
      I1 => SIKI_ALU_output_int_13_63_876,
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(1),
      I4 => SIKI_ALU_output_int_13_83_877,
      I5 => SIKI_ALU_output_int_13_88_878,
      O => SIKI_ALU_output_int_13_111_868
    );
  SIKI_ALU_output_int_14_163 : LUT6
    generic map(
      INIT => X"EEE4E4E44E444444"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ALU_N931,
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_data_1_buf(27),
      I4 => SIKI_ID_data_2_buf(2),
      I5 => SIKI_ALU_N145,
      O => SIKI_ALU_output_int_14_163_884
    );
  SIKI_RX_state_count_mux0001_3_1 : LUT5
    generic map(
      INIT => X"FFFFEEEA"
    )
    port map (
      I0 => SIKI_RX_state_count_addsub0000(12),
      I1 => SIKI_RX_state(3),
      I2 => SIKI_RX_state(1),
      I3 => SIKI_RX_state(2),
      I4 => SIKI_RX_state_count_cmp_eq0000,
      O => SIKI_RX_state_count_mux0001(3)
    );
  SIKI_RX_state_count_mux0001_4_1 : LUT5
    generic map(
      INIT => X"FFFFEEEA"
    )
    port map (
      I0 => SIKI_RX_state_count_addsub0000(11),
      I1 => SIKI_RX_state(3),
      I2 => SIKI_RX_state(1),
      I3 => SIKI_RX_state(2),
      I4 => SIKI_RX_state_count_cmp_eq0000,
      O => SIKI_RX_state_count_mux0001(4)
    );
  SIKI_RX_data_count_mux0001_4_1 : LUT5
    generic map(
      INIT => X"FFFFEEEA"
    )
    port map (
      I0 => SIKI_RX_data_count_addsub0000(11),
      I1 => SIKI_RX_state(3),
      I2 => SIKI_RX_state(1),
      I3 => SIKI_RX_state(2),
      I4 => SIKI_RX_data_count_cmp_eq0000,
      O => SIKI_RX_data_count_mux0001(4)
    );
  SIKI_RX_state_count_mux0001_6_1 : LUT5
    generic map(
      INIT => X"FFFFEEEA"
    )
    port map (
      I0 => SIKI_RX_state_count_addsub0000(9),
      I1 => SIKI_RX_state(3),
      I2 => SIKI_RX_state(1),
      I3 => SIKI_RX_state(2),
      I4 => SIKI_RX_state_count_cmp_eq0000,
      O => SIKI_RX_state_count_mux0001(6)
    );
  SIKI_RX_state_count_mux0001_7_1 : LUT5
    generic map(
      INIT => X"FFFFEEEA"
    )
    port map (
      I0 => SIKI_RX_state_count_addsub0000(8),
      I1 => SIKI_RX_state(3),
      I2 => SIKI_RX_state(1),
      I3 => SIKI_RX_state(2),
      I4 => SIKI_RX_state_count_cmp_eq0000,
      O => SIKI_RX_state_count_mux0001(7)
    );
  SIKI_ID_data_1_sub_0_111 : LUT6
    generic map(
      INIT => X"4444444444544444"
    )
    port map (
      I0 => SIKI_ID_data_1_sub_or0001,
      I1 => SIKI_ID_mem_to_R_sig_sub_cmp_eq0011,
      I2 => SIKI_IFE_recv_data_buf(0),
      I3 => SIKI_IFE_recv_data_buf(1),
      I4 => SIKI_ID_N10,
      I5 => SIKI_IFE_recv_data_buf(5),
      O => SIKI_ID_N47
    );
  SIKI_ID_ALU_control_sub_3_1 : LUT6
    generic map(
      INIT => X"1010555510005500"
    )
    port map (
      I0 => SIKI_ID_ALU_control_sub_or0000,
      I1 => SIKI_IFE_recv_data_buf(5),
      I2 => SIKI_IFE_recv_data_buf(2),
      I3 => SIKI_IFE_recv_data_buf(31),
      I4 => SIKI_ID_N5,
      I5 => N26,
      O => SIKI_ID_ALU_control_sub(3)
    );
  SIKI_ALU_output_int_7_164 : LUT6
    generic map(
      INIT => X"AAAAAAAA88A88888"
    )
    port map (
      I0 => SIKI_ALU_N126,
      I1 => SIKI_ALU_output_int_7_138_1002,
      I2 => SIKI_ALU_N410,
      I3 => SIKI_ID_data_2_buf(3),
      I4 => SIKI_ID_data_2_buf(4),
      I5 => SIKI_ALU_output_int_7_44_1007,
      O => SIKI_ALU_output_int_7_164_1003
    );
  SIKI_ALU_output_int_16_336_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => SIKI_ALU_output_int_16_36_911,
      I1 => SIKI_ALU_output_int_16_47_912,
      I2 => SIKI_ALU_output_int_16_72_914,
      I3 => SIKI_ALU_output_int_16_95_915,
      O => N312
    );
  SIKI_ALU_output_int_16_336 : LUT6
    generic map(
      INIT => X"C0C08080C0408000"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(0),
      I1 => SIKI_ID_ALU_control_buf(1),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ALU_output_int_16_106_905,
      I4 => SIKI_ALU_output_int_16_311_909,
      I5 => N312,
      O => SIKI_ALU_output_int_16_336_910
    );
  SIKI_ALU_output_int_13_232_SW0 : LUT5
    generic map(
      INIT => X"00FF0008"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ALU_N23,
      I2 => SIKI_ID_data_2_buf(2),
      I3 => SIKI_ID_data_2_buf(0),
      I4 => SIKI_ALU_output_int_13_189_872,
      O => N316
    );
  SIKI_ALU_output_int_13_232 : LUT6
    generic map(
      INIT => X"8080808080808000"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(0),
      I1 => SIKI_ID_ALU_control_buf(1),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ALU_output_int_13_133_869,
      I4 => SIKI_ALU_output_int_13_155_870,
      I5 => N316,
      O => SIKI_ALU_output_int_13_232_873
    );
  SIKI_IFE_wea_buf_0_rstpot1 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => SIKI_IFE_wea_buf(0),
      I1 => state(0),
      I2 => load_instr_3861,
      I3 => state(1),
      O => SIKI_IFE_wea_buf_0_rstpot1_3307
    );
  SIKI_ALU_slr_data_cmp_eq00031 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_2_buf(2),
      I3 => SIKI_ID_data_2_buf(3),
      I4 => SIKI_ID_data_2_buf(4),
      O => SIKI_ALU_slr_data_cmp_eq0003
    );
  SIKI_ID_data_1_sub_or0000_SW2 : LUT5
    generic map(
      INIT => X"46310212"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(28),
      I1 => SIKI_IFE_recv_data_buf(31),
      I2 => SIKI_IFE_recv_data_buf(29),
      I3 => SIKI_IFE_recv_data_buf(27),
      I4 => SIKI_IFE_recv_data_buf(26),
      O => N318
    );
  SIKI_ID_data_1_sub_or0000 : LUT5
    generic map(
      INIT => X"EAEAFFEA"
    )
    port map (
      I0 => SIKI_ID_N34,
      I1 => SIKI_ID_N10,
      I2 => SIKI_ID_N45,
      I3 => N318,
      I4 => SIKI_IFE_recv_data_buf(30),
      O => SIKI_ID_data_1_sub_or0000_1903
    );
  SIKI_ALU_output_int_21_114211 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ID_data_2_buf(4),
      O => SIKI_ALU_N382
    );
  SIKI_ALU_slr_data_cmp_eq000011 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ID_data_2_buf(3),
      O => SIKI_ALU_N112
    );
  SIKI_ALU_output_int_6_132 : LUT6
    generic map(
      INIT => X"7575FD752020A820"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ALU_N1201,
      I3 => SIKI_ID_data_1_buf(29),
      I4 => SIKI_ID_data_2_buf(3),
      I5 => SIKI_ALU_N169,
      O => SIKI_ALU_N303
    );
  SIKI_ALU_slr_data_cmp_eq00081 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_2_buf(2),
      I3 => SIKI_ID_data_2_buf(0),
      I4 => SIKI_ID_data_2_buf(1),
      O => SIKI_ALU_slr_data_cmp_eq0008
    );
  SIKI_ALU_slr_data_cmp_eq00141 : LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_2_buf(0),
      I3 => SIKI_ID_data_2_buf(3),
      I4 => SIKI_ID_data_2_buf(4),
      O => SIKI_ALU_slr_data_cmp_eq0014
    );
  SIKI_ALU_slr_data_cmp_eq00121 : LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_2_buf(0),
      I4 => SIKI_ID_data_2_buf(1),
      O => SIKI_ALU_slr_data_cmp_eq0012
    );
  SIKI_ALU_slr_data_cmp_eq00021 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ID_data_2_buf(3),
      I3 => SIKI_ID_data_2_buf(4),
      I4 => SIKI_ID_data_2_buf(0),
      O => SIKI_ALU_slr_data_cmp_eq0002
    );
  SIKI_ALU_output_int_1_121 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_1_buf(19),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_data_1_buf(25),
      I4 => SIKI_ID_data_1_buf(17),
      I5 => SIKI_ID_data_1_buf(27),
      O => SIKI_ALU_N1112
    );
  SIKI_ALU_slr_data_cmp_eq00131 : LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_data_2_buf(3),
      I4 => SIKI_ID_data_2_buf(4),
      O => SIKI_ALU_slr_data_cmp_eq0013
    );
  SIKI_ALU_slr_data_cmp_eq00011 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_2_buf(2),
      I3 => SIKI_ID_data_2_buf(3),
      I4 => SIKI_ID_data_2_buf(4),
      O => SIKI_ALU_slr_data_cmp_eq0001
    );
  SIKI_ALU_output_int_28_221 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => SIKI_ALU_slr_data_and000035_1087,
      I1 => SIKI_ALU_slr_data_and000071_1088,
      I2 => SIKI_ALU_slr_data_and0000128_1084,
      I3 => SIKI_ALU_slr_data_and0000184_1085,
      I4 => SIKI_ALU_slr_data_and0000193_1086,
      I5 => SIKI_ALU_output_int_cmp_eq0005,
      O => SIKI_ALU_N116
    );
  tx_go_mux000031 : LUT6
    generic map(
      INIT => X"0A000A000A000800"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(1),
      I2 => tx_go_3913,
      I3 => top_state_FSM_FFd4_3894,
      I4 => SIKI_TX_state(2),
      I5 => SIKI_TX_state(0),
      O => N7
    );
  tx_go_mux000021 : LUT6
    generic map(
      INIT => X"0A000A000A000800"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(1),
      I2 => tx_go_3913,
      I3 => top_state_FSM_FFd3_3892,
      I4 => SIKI_TX_state(2),
      I5 => SIKI_TX_state(0),
      O => N6
    );
  SIKI_ALU_output_int_10_37 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_1_buf(2),
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_2_buf(2),
      I4 => SIKI_ID_data_2_buf(0),
      I5 => SIKI_ID_data_2_buf(1),
      O => SIKI_ALU_output_int_10_37_839
    );
  tx_go_mux000041 : LUT6
    generic map(
      INIT => X"0A000A000A000800"
    )
    port map (
      I0 => SIKI_TX_state(3),
      I1 => SIKI_TX_state(1),
      I2 => tx_go_3913,
      I3 => top_state_FSM_FFd5_3896,
      I4 => SIKI_TX_state(2),
      I5 => SIKI_TX_state(0),
      O => N8
    );
  SIKI_ID_branch_cond_sub_0_1 : LUT6
    generic map(
      INIT => X"FFFDFFFDFFFFFFFD"
    )
    port map (
      I0 => SIKI_IFE_recv_data_buf(28),
      I1 => SIKI_IFE_recv_data_buf(31),
      I2 => SIKI_IFE_recv_data_buf(29),
      I3 => SIKI_IFE_recv_data_buf(30),
      I4 => SIKI_IFE_recv_data_buf(26),
      I5 => SIKI_IFE_recv_data_buf(27),
      O => SIKI_ID_branch_cond_sub(0)
    );
  SIKI_ALU_output_int_8_348 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(1),
      I1 => SIKI_ID_ALU_control_buf(0),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ALU_slr_data_and0000,
      I4 => SIKI_ALU_output_int_8_340_1013,
      O => SIKI_ALU_output_int_8_348_1014
    );
  SIKI_ALU_output_int_3_257_SW0 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(1),
      I1 => SIKI_ID_ALU_control_buf(0),
      I2 => SIKI_ID_ALU_control_buf(2),
      I3 => SIKI_ALU_output_int_3_107_968,
      I4 => SIKI_ALU_slr_data_and0000,
      O => N314
    );
  SIKI_RX_state_count_mux0001_15_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_state_count_addsub0000(0),
      I3 => SIKI_RX_state_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_state_count_mux0001(15)
    );
  SIKI_RX_state_count_mux0001_12_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_state_count_addsub0000(3),
      I3 => SIKI_RX_state_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_state_count_mux0001(12)
    );
  SIKI_RX_state_count_mux0001_10_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_state_count_addsub0000(5),
      I3 => SIKI_RX_state_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_state_count_mux0001(10)
    );
  SIKI_RX_state_count_mux0001_0_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_state_count_addsub0000(15),
      I3 => SIKI_RX_state_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_state_count_mux0001(0)
    );
  SIKI_RX_state_count_mux0001_1_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_state_count_addsub0000(14),
      I3 => SIKI_RX_state_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_state_count_mux0001(1)
    );
  SIKI_RX_state_count_mux0001_2_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_state_count_addsub0000(13),
      I3 => SIKI_RX_state_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_state_count_mux0001(2)
    );
  SIKI_RX_state_count_mux0001_5_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_state_count_addsub0000(10),
      I3 => SIKI_RX_state_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_state_count_mux0001(5)
    );
  SIKI_RX_state_count_mux0001_8_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_state_count_addsub0000(7),
      I3 => SIKI_RX_state_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_state_count_mux0001(8)
    );
  SIKI_RX_state_count_mux0001_9_1 : LUT5
    generic map(
      INIT => X"001000F0"
    )
    port map (
      I0 => SIKI_RX_state(2),
      I1 => SIKI_RX_state(1),
      I2 => SIKI_RX_state_count_addsub0000(6),
      I3 => SIKI_RX_state_count_cmp_eq0000,
      I4 => SIKI_RX_state(3),
      O => SIKI_RX_state_count_mux0001(9)
    );
  SIKI_ALU_check_gtz_or0000479_SW0 : LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(0),
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ALU_check_gtz_or0000410_710,
      I3 => SIKI_ALU_N3811,
      O => N262
    );
  SIKI_ALU_output_int_11_187 : LUT6
    generic map(
      INIT => X"2031202020202020"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ALU_N23,
      I3 => SIKI_ID_data_2_buf(3),
      I4 => SIKI_ID_data_1_buf(27),
      I5 => SIKI_ID_data_2_buf(4),
      O => SIKI_ALU_output_int_11_187_848
    );
  SIKI_TX_state_count_mux0001_0_1 : LUT5
    generic map(
      INIT => X"00088888"
    )
    port map (
      I0 => SIKI_TX_sent_cmp_gt0001,
      I1 => SIKI_TX_state_count_addsub0000(15),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_state(1),
      I4 => SIKI_TX_state(3),
      O => SIKI_TX_state_count_mux0001(0)
    );
  SIKI_TX_state_count_mux0001_1_1 : LUT5
    generic map(
      INIT => X"00088888"
    )
    port map (
      I0 => SIKI_TX_sent_cmp_gt0001,
      I1 => SIKI_TX_state_count_addsub0000(14),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_state(1),
      I4 => SIKI_TX_state(3),
      O => SIKI_TX_state_count_mux0001(1)
    );
  SIKI_TX_state_count_mux0001_2_1 : LUT5
    generic map(
      INIT => X"00088888"
    )
    port map (
      I0 => SIKI_TX_sent_cmp_gt0001,
      I1 => SIKI_TX_state_count_addsub0000(13),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_state(1),
      I4 => SIKI_TX_state(3),
      O => SIKI_TX_state_count_mux0001(2)
    );
  SIKI_TX_state_count_mux0001_5_1 : LUT5
    generic map(
      INIT => X"00088888"
    )
    port map (
      I0 => SIKI_TX_sent_cmp_gt0001,
      I1 => SIKI_TX_state_count_addsub0000(10),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_state(1),
      I4 => SIKI_TX_state(3),
      O => SIKI_TX_state_count_mux0001(5)
    );
  SIKI_TX_state_count_mux0001_8_1 : LUT5
    generic map(
      INIT => X"00088888"
    )
    port map (
      I0 => SIKI_TX_sent_cmp_gt0001,
      I1 => SIKI_TX_state_count_addsub0000(7),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_state(1),
      I4 => SIKI_TX_state(3),
      O => SIKI_TX_state_count_mux0001(8)
    );
  SIKI_TX_state_count_mux0001_9_1 : LUT5
    generic map(
      INIT => X"00088888"
    )
    port map (
      I0 => SIKI_TX_sent_cmp_gt0001,
      I1 => SIKI_TX_state_count_addsub0000(6),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_state(1),
      I4 => SIKI_TX_state(3),
      O => SIKI_TX_state_count_mux0001(9)
    );
  SIKI_ALU_output_int_6_106 : LUT6
    generic map(
      INIT => X"0404000404000000"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ALU_N120,
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_2_buf(2),
      I4 => SIKI_ID_data_1_buf(1),
      I5 => SIKI_ID_data_1_buf(5),
      O => SIKI_ALU_output_int_6_106_991
    );
  SIKI_ALU_output_int_5_106 : LUT6
    generic map(
      INIT => X"0404000404000000"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ALU_N120,
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_2_buf(2),
      I4 => SIKI_ID_data_1_buf(0),
      I5 => SIKI_ID_data_1_buf(4),
      O => SIKI_ALU_output_int_5_106_982
    );
  SIKI_TX_state_count_mux0001_15_1 : LUT5
    generic map(
      INIT => X"00088888"
    )
    port map (
      I0 => SIKI_TX_sent_cmp_gt0001,
      I1 => SIKI_TX_state_count_addsub0000(0),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_state(1),
      I4 => SIKI_TX_state(3),
      O => SIKI_TX_state_count_mux0001(15)
    );
  SIKI_TX_state_count_mux0001_12_1 : LUT5
    generic map(
      INIT => X"00088888"
    )
    port map (
      I0 => SIKI_TX_sent_cmp_gt0001,
      I1 => SIKI_TX_state_count_addsub0000(3),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_state(1),
      I4 => SIKI_TX_state(3),
      O => SIKI_TX_state_count_mux0001(12)
    );
  SIKI_TX_state_count_mux0001_10_1 : LUT5
    generic map(
      INIT => X"00088888"
    )
    port map (
      I0 => SIKI_TX_sent_cmp_gt0001,
      I1 => SIKI_TX_state_count_addsub0000(5),
      I2 => SIKI_TX_state(2),
      I3 => SIKI_TX_state(1),
      I4 => SIKI_TX_state(3),
      O => SIKI_TX_state_count_mux0001(10)
    );
  SIKI_ALU_output_int_6_153_SW0 : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => SIKI_ID_data_1_buf(2),
      I1 => SIKI_ALU_slr_data_cmp_eq0004,
      I2 => SIKI_ALU_output_int_6_126_992,
      I3 => SIKI_ID_data_1_buf(3),
      I4 => SIKI_ALU_slr_data_cmp_eq0003,
      O => N320
    );
  SIKI_ALU_output_int_6_153 : LUT6
    generic map(
      INIT => X"0800080008000000"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(1),
      I1 => SIKI_ALU_slr_data_and0000,
      I2 => SIKI_ID_ALU_control_buf(0),
      I3 => SIKI_ID_ALU_control_buf(2),
      I4 => SIKI_ALU_output_int_6_106_991,
      I5 => N320,
      O => SIKI_ALU_output_int_6_153_993
    );
  SIKI_RX_received_buf_rstpot1 : LUT6
    generic map(
      INIT => X"444E444C444C444C"
    )
    port map (
      I0 => SIKI_RX_state(3),
      I1 => SIKI_RX_received_buf_3522,
      I2 => SIKI_RX_state(1),
      I3 => SIKI_RX_state(2),
      I4 => SIKI_RX_state_count_cmp_eq0000,
      I5 => SIKI_RX_state(0),
      O => SIKI_RX_received_buf_rstpot1_3523
    );
  SIKI_ALU_output_int_6_112 : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ID_data_1_buf(13),
      I3 => SIKI_ID_data_1_buf(21),
      I4 => SIKI_ID_data_1_buf(29),
      O => SIKI_ALU_N471
    );
  SIKI_ALU_output_int_2_11 : MUXF7
    port map (
      I0 => N322,
      I1 => N323,
      S => SIKI_ID_data_2_buf(3),
      O => SIKI_ALU_N106
    );
  SIKI_ALU_output_int_2_11_F : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_1_buf(21),
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_1_buf(9),
      I4 => SIKI_ID_data_1_buf(5),
      I5 => SIKI_ID_data_1_buf(25),
      O => N322
    );
  SIKI_ALU_output_int_2_11_G : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ID_data_1_buf(13),
      I3 => SIKI_ID_data_1_buf(29),
      I4 => SIKI_ID_data_1_buf(17),
      O => N323
    );
  SIKI_ALU_output_int_14_111 : MUXF7
    port map (
      I0 => N324,
      I1 => N325,
      S => SIKI_ID_data_2_buf(3),
      O => SIKI_ALU_N541
    );
  SIKI_ALU_output_int_14_111_F : LUT5
    generic map(
      INIT => X"E6C4A280"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_1_buf(20),
      I3 => SIKI_ID_data_1_buf(18),
      I4 => SIKI_ID_data_1_buf(16),
      O => N324
    );
  SIKI_ALU_output_int_14_111_G : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ID_data_1_buf(26),
      I2 => SIKI_ID_data_2_buf(2),
      I3 => SIKI_ID_data_1_buf(24),
      I4 => SIKI_ID_data_1_buf(22),
      I5 => SIKI_ID_data_1_buf(28),
      O => N325
    );
  SIKI_ALU_output_int_1_276 : MUXF7
    port map (
      I0 => N326,
      I1 => N327,
      S => SIKI_ID_data_2_buf(1),
      O => SIKI_ALU_output_int_1_276_958
    );
  SIKI_ALU_output_int_1_276_F : LUT6
    generic map(
      INIT => X"FBEAEAEA51404040"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ALU_N1112,
      I3 => SIKI_ID_data_1_buf(9),
      I4 => SIKI_ID_data_2_buf(3),
      I5 => SIKI_ALU_N172,
      O => N326
    );
  SIKI_ALU_output_int_1_276_G : LUT5
    generic map(
      INIT => X"FE32DC10"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ALU_N254,
      I3 => SIKI_ALU_N02,
      I4 => SIKI_ALU_N1112,
      O => N327
    );
  SIKI_ALU_output_int_2_193 : MUXF7
    port map (
      I0 => N328,
      I1 => N329,
      S => SIKI_ID_data_2_buf(0),
      O => SIKI_ALU_output_int_2_193_961
    );
  SIKI_ALU_output_int_2_193_F : LUT6
    generic map(
      INIT => X"FBEAEAEA51404040"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(4),
      I2 => SIKI_ALU_N2111,
      I3 => SIKI_ID_data_1_buf(10),
      I4 => SIKI_ID_data_2_buf(3),
      I5 => SIKI_ALU_N441,
      O => N328
    );
  SIKI_ALU_output_int_2_193_G : LUT5
    generic map(
      INIT => X"FE32DC10"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ALU_N254,
      I3 => SIKI_ALU_N02,
      I4 => SIKI_ALU_N281,
      O => N329
    );
  SIKI_ALU_output_int_16_311 : MUXF7
    port map (
      I0 => N330,
      I1 => N331,
      S => SIKI_ID_data_2_buf(1),
      O => SIKI_ALU_output_int_16_311_909
    );
  SIKI_ALU_output_int_16_311_F : LUT5
    generic map(
      INIT => X"55D50080"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ALU_N398,
      I2 => SIKI_ID_data_1_buf(0),
      I3 => SIKI_ID_data_2_buf(0),
      I4 => SIKI_ALU_output_int_16_264_908,
      O => N330
    );
  SIKI_ALU_output_int_16_311_G : LUT6
    generic map(
      INIT => X"00FF00EA00550040"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_1_buf(14),
      I2 => SIKI_ALU_N398,
      I3 => SIKI_ID_data_2_buf(4),
      I4 => SIKI_ALU_N140,
      I5 => SIKI_ALU_output_int_16_192_907,
      O => N331
    );
  SIKI_ALU_output_int_15_195 : MUXF7
    port map (
      I0 => N332,
      I1 => N333,
      S => SIKI_ID_data_2_buf(0),
      O => SIKI_ALU_output_int_15_195_896
    );
  SIKI_ALU_output_int_15_195_F : LUT6
    generic map(
      INIT => X"22AA00A822220020"
    )
    port map (
      I0 => SIKI_ALU_output_int_cmp_eq0006,
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ALU_N931,
      I3 => SIKI_ID_data_2_buf(4),
      I4 => SIKI_ALU_N379,
      I5 => SIKI_ALU_N410,
      O => N332
    );
  SIKI_ALU_output_int_15_195_G : LUT5
    generic map(
      INIT => X"00A80020"
    )
    port map (
      I0 => SIKI_ALU_output_int_cmp_eq0006,
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ALU_N1131,
      I3 => SIKI_ID_data_2_buf(4),
      I4 => SIKI_ALU_N410,
      O => N333
    );
  SIKI_ALU_output_int_17_311 : MUXF7
    port map (
      I0 => N334,
      I1 => N335,
      S => SIKI_ID_data_2_buf(0),
      O => SIKI_ALU_output_int_17_311_921
    );
  SIKI_ALU_output_int_17_311_F : LUT4
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ALU_output_int_17_254_920,
      I2 => SIKI_ALU_N481,
      I3 => SIKI_ID_data_2_buf(4),
      O => N334
    );
  SIKI_ALU_output_int_17_311_G : LUT5
    generic map(
      INIT => X"FF0EFF04"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ALU_N911,
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ALU_output_int_17_168_919,
      I4 => SIKI_ALU_N140,
      O => N335
    );
  SIKI_ALU_output_int_7_100 : MUXF7
    port map (
      I0 => N336,
      I1 => N337,
      S => SIKI_ID_data_2_buf(1),
      O => SIKI_ALU_output_int_7_100_1001
    );
  SIKI_ALU_output_int_7_100_F : LUT5
    generic map(
      INIT => X"E6C4A280"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ID_data_1_buf(19),
      I3 => SIKI_ID_data_1_buf(11),
      I4 => SIKI_ID_data_1_buf(15),
      O => N336
    );
  SIKI_ALU_output_int_7_100_G : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_1_buf(17),
      I2 => SIKI_ID_data_2_buf(3),
      I3 => SIKI_ID_data_1_buf(13),
      I4 => SIKI_ID_data_1_buf(9),
      I5 => SIKI_ID_data_1_buf(21),
      O => N337
    );
  SIKI_ALU_output_int_7_11 : MUXF7
    port map (
      I0 => N338,
      I1 => N339,
      S => SIKI_ID_data_2_buf(1),
      O => SIKI_ALU_N410
    );
  SIKI_ALU_output_int_7_11_F : LUT5
    generic map(
      INIT => X"FE32DC10"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ID_data_1_buf(23),
      I3 => SIKI_ALU_N921,
      I4 => SIKI_ID_data_1_buf(27),
      O => N338
    );
  SIKI_ALU_output_int_7_11_G : LUT5
    generic map(
      INIT => X"FE32DC10"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(0),
      I2 => SIKI_ID_data_1_buf(25),
      I3 => SIKI_ALU_N921,
      I4 => SIKI_ID_data_1_buf(29),
      O => N339
    );
  SIKI_ALU_N511 : MUXF7
    port map (
      I0 => N340,
      I1 => N341,
      S => SIKI_ID_ALU_control_buf(2),
      O => SIKI_ALU_N511_694
    );
  SIKI_ALU_N511_F : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(1),
      I1 => SIKI_ID_ALU_control_buf(0),
      O => N340
    );
  SIKI_ALU_N511_G : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => SIKI_ID_ALU_control_buf(1),
      I1 => SIKI_ALU_slr_data_and0000,
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ID_data_2_buf(1),
      I4 => SIKI_ALU_N398,
      I5 => SIKI_ID_data_2_buf(0),
      O => N341
    );
  SIKI_ALU_output_int_19_345 : MUXF7
    port map (
      I0 => N342,
      I1 => N343,
      S => SIKI_ID_data_2_buf(0),
      O => SIKI_ALU_output_int_19_345_949
    );
  SIKI_ALU_output_int_19_345_F : LUT4
    generic map(
      INIT => X"44E4"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => N302,
      I2 => SIKI_ALU_output_int_19_229_948,
      I3 => SIKI_ID_data_2_buf(4),
      O => N342
    );
  SIKI_ALU_output_int_19_345_G : LUT5
    generic map(
      INIT => X"FF0EFF04"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ALU_N501,
      I2 => SIKI_ID_data_2_buf(4),
      I3 => SIKI_ALU_output_int_19_146_946,
      I4 => SIKI_ALU_N911,
      O => N343
    );
  SIKI_ALU_output_int_19_345_SW0 : MUXF7
    port map (
      I0 => N344,
      I1 => N345,
      S => SIKI_ID_data_2_buf(1),
      O => N302
    );
  SIKI_ALU_output_int_19_345_SW0_F : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ID_data_1_buf(15),
      I3 => SIKI_ID_data_1_buf(3),
      O => N344
    );
  SIKI_ALU_output_int_19_345_SW0_G : LUT5
    generic map(
      INIT => X"76325410"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(4),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ID_data_1_buf(17),
      I3 => SIKI_ID_data_1_buf(13),
      I4 => SIKI_ID_data_1_buf(1),
      O => N345
    );
  SIKI_ALU_output_int_0_33 : MUXF7
    port map (
      I0 => N346,
      I1 => N347,
      S => SIKI_ID_data_2_buf(0),
      O => SIKI_ALU_N881
    );
  SIKI_ALU_output_int_0_33_F : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(1),
      I1 => SIKI_ID_data_1_buf(24),
      I2 => SIKI_ID_data_2_buf(3),
      I3 => SIKI_ID_data_1_buf(18),
      I4 => SIKI_ID_data_1_buf(16),
      I5 => SIKI_ID_data_1_buf(26),
      O => N346
    );
  SIKI_ALU_output_int_0_33_G : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(3),
      I1 => SIKI_ID_data_1_buf(19),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_data_1_buf(25),
      I4 => SIKI_ID_data_1_buf(17),
      I5 => SIKI_ID_data_1_buf(27),
      O => N347
    );
  SIKI_ALU_output_int_11_174 : MUXF7
    port map (
      I0 => N348,
      I1 => N349,
      S => SIKI_ID_data_2_buf(3),
      O => SIKI_ALU_output_int_11_174_847
    );
  SIKI_ALU_output_int_11_174_F : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ALU_N851,
      O => N348
    );
  SIKI_ALU_output_int_11_174_G : LUT6
    generic map(
      INIT => X"00B900A800310020"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(2),
      I2 => SIKI_ID_data_1_buf(20),
      I3 => SIKI_ID_data_2_buf(4),
      I4 => SIKI_ID_data_1_buf(19),
      I5 => SIKI_ID_data_1_buf(24),
      O => N349
    );
  SIKI_ALU_output_int_5_18293 : MUXF7
    port map (
      I0 => N350,
      I1 => N351,
      S => SIKI_ID_data_2_buf(4),
      O => SIKI_ALU_N415
    );
  SIKI_ALU_output_int_5_18293_F : LUT6
    generic map(
      INIT => X"FAF20A02F8F00800"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(3),
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ID_data_1_buf(18),
      I4 => SIKI_ALU_N901,
      I5 => SIKI_ID_data_1_buf(10),
      O => N350
    );
  SIKI_ALU_output_int_5_18293_G : LUT6
    generic map(
      INIT => X"00EC00A800640020"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(2),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_1_buf(26),
      I3 => SIKI_ID_data_2_buf(3),
      I4 => SIKI_ID_data_1_buf(24),
      I5 => SIKI_ID_data_1_buf(28),
      O => N351
    );
  Mcount_write_BRAM_lut_0_INV_0 : INV
    port map (
      I => write_BRAM(0),
      O => Mcount_write_BRAM_lut(0)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_15_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(15),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(15)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_14_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(14),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(14)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_13_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(13),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(13)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_12_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(12),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(12)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_11_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(11),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(11)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_10_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(10),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(10)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_9_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(9),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(9)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_8_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(8),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(8)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_7_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(7),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(7)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_6_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(6),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(6)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_5_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(5),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(5)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_4_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(4),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(4)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_3_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(3),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(3)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_2_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(2),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(2)
    );
  SIKI_RX_Msub_data_count_addsub0000_lut_1_INV_0 : INV
    port map (
      I => SIKI_RX_data_count(1),
      O => SIKI_RX_Msub_data_count_addsub0000_lut(1)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_15_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(15),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(15)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_14_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(14),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(14)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_13_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(13),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(13)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_12_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(12),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(12)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_11_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(11),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(11)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_10_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(10),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(10)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_9_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(9),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(9)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_8_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(8),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(8)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_7_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(7),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(7)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_6_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(6),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(6)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_5_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(5),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(5)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_4_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(4),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(4)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_3_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(3),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(3)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_2_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(2),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(2)
    );
  SIKI_RX_Msub_state_count_addsub0000_lut_1_INV_0 : INV
    port map (
      I => SIKI_RX_state_count(1),
      O => SIKI_RX_Msub_state_count_addsub0000_lut(1)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_15_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(15),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(15)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_14_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(14),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(14)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_13_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(13),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(13)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_12_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(12),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(12)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_11_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(11),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(11)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_10_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(10),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(10)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_9_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(9),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(9)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_8_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(8),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(8)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_7_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(7),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(7)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_6_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(6),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(6)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_5_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(5),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(5)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_4_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(4),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(4)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_3_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(3),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(3)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_2_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(2),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(2)
    );
  SIKI_TX_Msub_state_count_addsub0000_lut_1_INV_0 : INV
    port map (
      I => SIKI_TX_state_count(1),
      O => SIKI_TX_Msub_state_count_addsub0000_lut(1)
    );
  SIKI_TX_Mcount_state_xor_0_11_INV_0 : INV
    port map (
      I => SIKI_TX_state(0),
      O => SIKI_TX_Result(0)
    );
  SIKI_RX_Mcount_state_xor_0_11_INV_0 : INV
    port map (
      I => SIKI_RX_state(0),
      O => SIKI_RX_Result_0_1
    );
  SIKI_RX_Mcount_run_count_xor_0_11_INV_0 : INV
    port map (
      I => SIKI_RX_run_count(0),
      O => SIKI_RX_Result(0)
    );
  Mcount_print_regs_xor_0_11_INV_0 : INV
    port map (
      I => print_regs(0),
      O => Result_0_1
    );
  SIKI_MEM_XWA1_INV_0 : INV
    port map (
      I => SIKI_ALU_store_mem_buf_1103,
      O => XWA_OBUF_3705
    );
  state_mux0000_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      O => state_mux0000_1_1
    );
  state_mux0000_1_12 : LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
    port map (
      I0 => state(1),
      I1 => top_state_FSM_FFd13_3883,
      I2 => top_state_FSM_FFd6_3898,
      I3 => top_state_FSM_FFd7_3900,
      I4 => top_state_FSM_FFd8_3902,
      I5 => state(0),
      O => state_mux0000_1_11_3876
    );
  state_mux0000_1_1_f7 : MUXF7
    port map (
      I0 => state_mux0000_1_11_3876,
      I1 => state_mux0000_1_1,
      S => top_state_FSM_FFd9_3904,
      O => state_mux0000(1)
    );
  SIKI_ID_branch_instr_sub_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SIKI_ID_N6,
      I1 => SIKI_ID_branch_instr_sub_and0000,
      O => SIKI_ID_branch_instr_sub_or0000
    );
  SIKI_ID_branch_instr_sub_or00002 : LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
    port map (
      I0 => SIKI_ID_branch_instr_sub_and0000,
      I1 => SIKI_IFE_recv_data_buf(26),
      I2 => SIKI_IFE_recv_data_buf(27),
      I3 => SIKI_IFE_recv_data_buf(16),
      I4 => SIKI_ID_N6,
      I5 => SIKI_ID_N39,
      O => SIKI_ID_branch_instr_sub_or00001_1838
    );
  SIKI_ID_branch_instr_sub_or0000_f7 : MUXF7
    port map (
      I0 => SIKI_ID_branch_instr_sub_or00001_1838,
      I1 => SIKI_ID_branch_instr_sub_or0000,
      S => SIKI_IFE_recv_data_buf(28),
      O => SIKI_ID_branch_instr_sub
    );
  SIKI_ALU_output_int_3_2671 : LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0F08"
    )
    port map (
      I0 => SIKI_ALU_output_int_3_223_970,
      I1 => SIKI_ALU_N126,
      I2 => SIKI_ID_ALU_control_buf(3),
      I3 => SIKI_ALU_N511_694,
      I4 => SIKI_ALU_output_int_3_96_973,
      I5 => N314,
      O => SIKI_ALU_output_int_3_267
    );
  SIKI_ALU_output_int_3_2672 : LUT5
    generic map(
      INIT => X"33333222"
    )
    port map (
      I0 => SIKI_ALU_output_int_3_96_973,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_N126,
      I3 => SIKI_ALU_output_int_3_223_970,
      I4 => N314,
      O => SIKI_ALU_output_int_3_2671_972
    );
  SIKI_ALU_output_int_3_267_f7 : MUXF7
    port map (
      I0 => SIKI_ALU_output_int_3_2671_972,
      I1 => SIKI_ALU_output_int_3_267,
      S => SIKI_ID_data_1_buf(3),
      O => SIKI_ALU_output_int(3)
    );
  SIKI_ALU_output_int_2_2901 : LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0F08"
    )
    port map (
      I0 => SIKI_ALU_output_int_2_258_963,
      I1 => SIKI_ALU_N116,
      I2 => SIKI_ID_ALU_control_buf(3),
      I3 => SIKI_ALU_N511_694,
      I4 => SIKI_ALU_output_int_2_96_966,
      I5 => SIKI_ALU_output_int_2_235_962,
      O => SIKI_ALU_output_int_2_290
    );
  SIKI_ALU_output_int_2_2902 : LUT5
    generic map(
      INIT => X"33333222"
    )
    port map (
      I0 => SIKI_ALU_output_int_2_96_966,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_N116,
      I3 => SIKI_ALU_output_int_2_258_963,
      I4 => SIKI_ALU_output_int_2_235_962,
      O => SIKI_ALU_output_int_2_2901_965
    );
  SIKI_ALU_output_int_2_290_f7 : MUXF7
    port map (
      I0 => SIKI_ALU_output_int_2_2901_965,
      I1 => SIKI_ALU_output_int_2_290,
      S => SIKI_ID_data_1_buf(2),
      O => SIKI_ALU_output_int(2)
    );
  SIKI_ALU_output_int_6_3261 : LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0F08"
    )
    port map (
      I0 => SIKI_ALU_output_int_6_279_995,
      I1 => SIKI_ALU_N126,
      I2 => SIKI_ID_ALU_control_buf(3),
      I3 => SIKI_ALU_N511_694,
      I4 => SIKI_ALU_output_int_6_96_998,
      I5 => SIKI_ALU_output_int_6_153_993,
      O => SIKI_ALU_output_int_6_326
    );
  SIKI_ALU_output_int_6_3262 : LUT5
    generic map(
      INIT => X"33333222"
    )
    port map (
      I0 => SIKI_ALU_output_int_6_96_998,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_N126,
      I3 => SIKI_ALU_output_int_6_279_995,
      I4 => SIKI_ALU_output_int_6_153_993,
      O => SIKI_ALU_output_int_6_3261_997
    );
  SIKI_ALU_output_int_6_326_f7 : MUXF7
    port map (
      I0 => SIKI_ALU_output_int_6_3261_997,
      I1 => SIKI_ALU_output_int_6_326,
      S => SIKI_ID_data_1_buf(6),
      O => SIKI_ALU_output_int(6)
    );
  SIKI_ALU_output_int_8_3861 : LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0F08"
    )
    port map (
      I0 => SIKI_ALU_output_int_8_197_1010,
      I1 => SIKI_ALU_N126,
      I2 => SIKI_ID_ALU_control_buf(3),
      I3 => SIKI_ALU_N511_694,
      I4 => SIKI_ALU_output_int_8_96_1017,
      I5 => SIKI_ALU_output_int_8_348_1014,
      O => SIKI_ALU_output_int_8_386
    );
  SIKI_ALU_output_int_8_3862 : LUT5
    generic map(
      INIT => X"33333222"
    )
    port map (
      I0 => SIKI_ALU_output_int_8_96_1017,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_N126,
      I3 => SIKI_ALU_output_int_8_197_1010,
      I4 => SIKI_ALU_output_int_8_348_1014,
      O => SIKI_ALU_output_int_8_3861_1016
    );
  SIKI_ALU_output_int_8_386_f7 : MUXF7
    port map (
      I0 => SIKI_ALU_output_int_8_3861_1016,
      I1 => SIKI_ALU_output_int_8_386,
      S => SIKI_ID_data_1_buf(8),
      O => SIKI_ALU_output_int(8)
    );
  SIKI_ALU_output_int_0_2251 : LUT6
    generic map(
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ALU_N441,
      I2 => SIKI_ID_data_2_buf(1),
      I3 => SIKI_ALU_N172,
      I4 => SIKI_ALU_output_int_0_165_823,
      I5 => SIKI_ALU_N02,
      O => SIKI_ALU_output_int_0_2251_825
    );
  SIKI_ALU_output_int_0_225_f7 : MUXF7
    port map (
      I0 => N0,
      I1 => SIKI_ALU_output_int_0_2251_825,
      S => SIKI_ID_data_2_buf(2),
      O => SIKI_ALU_output_int_0_225
    );
  SIKI_ALU_output_int_0_4141 : LUT6
    generic map(
      INIT => X"3333333332323222"
    )
    port map (
      I0 => SIKI_ALU_N511_694,
      I1 => SIKI_ID_ALU_control_buf(3),
      I2 => SIKI_ALU_N126,
      I3 => SIKI_ALU_output_int_0_225,
      I4 => SIKI_ALU_output_int_0_363_828,
      I5 => SIKI_ALU_output_int_0_96_831,
      O => SIKI_ALU_output_int_0_414
    );
  SIKI_ALU_output_int_0_4142 : LUT5
    generic map(
      INIT => X"0F0A0F08"
    )
    port map (
      I0 => SIKI_ALU_N126,
      I1 => SIKI_ALU_output_int_0_225,
      I2 => SIKI_ID_ALU_control_buf(3),
      I3 => SIKI_ALU_output_int_0_96_831,
      I4 => SIKI_ALU_output_int_0_363_828,
      O => SIKI_ALU_output_int_0_4141_830
    );
  SIKI_ALU_output_int_0_414_f7 : MUXF7
    port map (
      I0 => SIKI_ALU_output_int_0_4141_830,
      I1 => SIKI_ALU_output_int_0_414,
      S => SIKI_ID_data_1_buf(0),
      O => SIKI_ALU_output_int(0)
    );
  SIKI_ALU_output_int_9_2201 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
    port map (
      I0 => SIKI_ALU_N126,
      I1 => SIKI_ALU_output_int_9_94_1028,
      I2 => SIKI_ALU_N116,
      I3 => SIKI_ALU_output_int_9_187_1024,
      I4 => SIKI_ALU_output_int_9_10_1019,
      I5 => SIKI_ALU_output_int_9_16_1022,
      O => SIKI_ALU_output_int_9_220
    );
  SIKI_ALU_output_int_9_220_f7 : MUXF7
    port map (
      I0 => SIKI_ALU_output_int_9_220,
      I1 => N0,
      S => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_output_int(9)
    );
  SIKI_ALU_output_int_18_1731 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ALU_N481,
      O => SIKI_ALU_output_int_18_1731_934
    );
  SIKI_ALU_output_int_18_1732 : LUT6
    generic map(
      INIT => X"AA8AA88822022000"
    )
    port map (
      I0 => SIKI_ID_data_2_buf(0),
      I1 => SIKI_ID_data_2_buf(1),
      I2 => SIKI_ID_data_2_buf(2),
      I3 => SIKI_ID_data_1_buf(13),
      I4 => SIKI_ID_data_1_buf(17),
      I5 => SIKI_ALU_N108,
      O => SIKI_ALU_output_int_18_1732_935
    );
  SIKI_ALU_output_int_18_173_f7 : MUXF7
    port map (
      I0 => SIKI_ALU_output_int_18_1732_935,
      I1 => SIKI_ALU_output_int_18_1731_934,
      S => SIKI_ID_data_2_buf(3),
      O => SIKI_ALU_output_int_18_173
    );
  SIKI_ALU_output_int_15_2421 : LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAEAEA"
    )
    port map (
      I0 => SIKI_ALU_output_int_15_10_892,
      I1 => SIKI_ALU_slr_data_and0000,
      I2 => SIKI_ALU_output_int_15_195_896,
      I3 => SIKI_ALU_output_int_cmp_eq0005,
      I4 => SIKI_ALU_output_int_15_119_894,
      I5 => SIKI_ALU_output_int_15_16_895,
      O => SIKI_ALU_output_int_15_242
    );
  SIKI_ALU_output_int_15_242_f7 : MUXF7
    port map (
      I0 => SIKI_ALU_output_int_15_242,
      I1 => N0,
      S => SIKI_ID_ALU_control_buf(3),
      O => SIKI_ALU_output_int(15)
    );
  SIKI_MEM_Mshreg_R_num_buf_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_write_data_R_buf(2),
      Q => SIKI_MEM_Mshreg_R_num_buf_2_3310,
      Q15 => NLW_SIKI_MEM_Mshreg_R_num_buf_2_Q15_UNCONNECTED
    );
  SIKI_MEM_R_num_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_Mshreg_R_num_buf_2_3310,
      Q => SIKI_MEM_R_num_buf(2)
    );
  SIKI_MEM_Mshreg_R_num_buf_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_write_data_R_buf(4),
      Q => SIKI_MEM_Mshreg_R_num_buf_4_3312,
      Q15 => NLW_SIKI_MEM_Mshreg_R_num_buf_4_Q15_UNCONNECTED
    );
  SIKI_MEM_R_num_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_Mshreg_R_num_buf_4_3312,
      Q => SIKI_MEM_R_num_buf(4)
    );
  SIKI_MEM_Mshreg_R_num_buf_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_write_data_R_buf(3),
      Q => SIKI_MEM_Mshreg_R_num_buf_3_3311,
      Q15 => NLW_SIKI_MEM_Mshreg_R_num_buf_3_Q15_UNCONNECTED
    );
  SIKI_MEM_R_num_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_Mshreg_R_num_buf_3_3311,
      Q => SIKI_MEM_R_num_buf(3)
    );
  SIKI_MEM_Mshreg_R_num_buf_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_write_data_R_buf(1),
      Q => SIKI_MEM_Mshreg_R_num_buf_1_3309,
      Q15 => NLW_SIKI_MEM_Mshreg_R_num_buf_1_Q15_UNCONNECTED
    );
  SIKI_MEM_R_num_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_Mshreg_R_num_buf_1_3309,
      Q => SIKI_MEM_R_num_buf(1)
    );
  SIKI_MEM_Mshreg_R_num_buf_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_write_data_R_buf(0),
      Q => SIKI_MEM_Mshreg_R_num_buf_0_3308,
      Q15 => NLW_SIKI_MEM_Mshreg_R_num_buf_0_Q15_UNCONNECTED
    );
  SIKI_MEM_R_num_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_MEM_Mshreg_R_num_buf_0_3308,
      Q => SIKI_MEM_R_num_buf(0)
    );
  SIKI_ALU_Mshreg_write_D_buf_29 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(29),
      Q => SIKI_ALU_Mshreg_write_D_buf_29_634,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_29_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_29_634,
      Q => SIKI_ALU_write_D_buf(29)
    );
  SIKI_ALU_Mshreg_write_D_buf_31 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(31),
      Q => SIKI_ALU_Mshreg_write_D_buf_31_637,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_31_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_31_637,
      Q => SIKI_ALU_write_D_buf(31)
    );
  SIKI_ALU_Mshreg_write_D_buf_30 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(30),
      Q => SIKI_ALU_Mshreg_write_D_buf_30_636,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_30_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_30_636,
      Q => SIKI_ALU_write_D_buf(30)
    );
  SIKI_ALU_Mshreg_write_D_buf_28 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(28),
      Q => SIKI_ALU_Mshreg_write_D_buf_28_633,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_28_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_28_633,
      Q => SIKI_ALU_write_D_buf(28)
    );
  SIKI_ALU_Mshreg_write_D_buf_27 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(27),
      Q => SIKI_ALU_Mshreg_write_D_buf_27_632,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_27_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_27_632,
      Q => SIKI_ALU_write_D_buf(27)
    );
  SIKI_ALU_Mshreg_write_D_buf_24 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(24),
      Q => SIKI_ALU_Mshreg_write_D_buf_24_629,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_24_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_24_629,
      Q => SIKI_ALU_write_D_buf(24)
    );
  SIKI_ALU_Mshreg_write_D_buf_26 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(26),
      Q => SIKI_ALU_Mshreg_write_D_buf_26_631,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_26_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_26_631,
      Q => SIKI_ALU_write_D_buf(26)
    );
  SIKI_ALU_Mshreg_write_D_buf_25 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(25),
      Q => SIKI_ALU_Mshreg_write_D_buf_25_630,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_25_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_25_630,
      Q => SIKI_ALU_write_D_buf(25)
    );
  SIKI_ALU_Mshreg_write_D_buf_23 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(23),
      Q => SIKI_ALU_Mshreg_write_D_buf_23_628,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_23_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_23_628,
      Q => SIKI_ALU_write_D_buf(23)
    );
  SIKI_ALU_Mshreg_write_D_buf_22 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(22),
      Q => SIKI_ALU_Mshreg_write_D_buf_22_627,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_22_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_22_627,
      Q => SIKI_ALU_write_D_buf(22)
    );
  SIKI_ALU_Mshreg_write_D_buf_21 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(21),
      Q => SIKI_ALU_Mshreg_write_D_buf_21_626,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_21_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_21_626,
      Q => SIKI_ALU_write_D_buf(21)
    );
  SIKI_ALU_Mshreg_write_D_buf_20 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(20),
      Q => SIKI_ALU_Mshreg_write_D_buf_20_625,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_20_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_20_625,
      Q => SIKI_ALU_write_D_buf(20)
    );
  SIKI_ALU_Mshreg_write_D_buf_19 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(19),
      Q => SIKI_ALU_Mshreg_write_D_buf_19_623,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_19_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_19_623,
      Q => SIKI_ALU_write_D_buf(19)
    );
  SIKI_ALU_Mshreg_write_D_buf_18 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(18),
      Q => SIKI_ALU_Mshreg_write_D_buf_18_622,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_18_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_18_622,
      Q => SIKI_ALU_write_D_buf(18)
    );
  SIKI_ALU_Mshreg_write_D_buf_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(15),
      Q => SIKI_ALU_Mshreg_write_D_buf_15_619,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_15_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_15_619,
      Q => SIKI_ALU_write_D_buf(15)
    );
  SIKI_ALU_Mshreg_write_D_buf_17 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(17),
      Q => SIKI_ALU_Mshreg_write_D_buf_17_621,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_17_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_17_621,
      Q => SIKI_ALU_write_D_buf(17)
    );
  SIKI_ALU_Mshreg_write_D_buf_16 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(16),
      Q => SIKI_ALU_Mshreg_write_D_buf_16_620,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_16_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_16_620,
      Q => SIKI_ALU_write_D_buf(16)
    );
  SIKI_ALU_Mshreg_write_D_buf_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(14),
      Q => SIKI_ALU_Mshreg_write_D_buf_14_618,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_14_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_14_618,
      Q => SIKI_ALU_write_D_buf(14)
    );
  SIKI_ALU_Mshreg_write_D_buf_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(13),
      Q => SIKI_ALU_Mshreg_write_D_buf_13_617,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_13_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_13_617,
      Q => SIKI_ALU_write_D_buf(13)
    );
  SIKI_ALU_Mshreg_write_D_buf_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(12),
      Q => SIKI_ALU_Mshreg_write_D_buf_12_616,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_12_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_12_616,
      Q => SIKI_ALU_write_D_buf(12)
    );
  SIKI_ALU_Mshreg_write_D_buf_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(11),
      Q => SIKI_ALU_Mshreg_write_D_buf_11_615,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_11_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_11_615,
      Q => SIKI_ALU_write_D_buf(11)
    );
  SIKI_ALU_Mshreg_write_D_buf_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(10),
      Q => SIKI_ALU_Mshreg_write_D_buf_10_614,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_10_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_10_614,
      Q => SIKI_ALU_write_D_buf(10)
    );
  SIKI_ALU_Mshreg_write_D_buf_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(9),
      Q => SIKI_ALU_Mshreg_write_D_buf_9_643,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_9_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_9_643,
      Q => SIKI_ALU_write_D_buf(9)
    );
  SIKI_ALU_Mshreg_write_D_buf_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(6),
      Q => SIKI_ALU_Mshreg_write_D_buf_6_640,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_6_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_6_640,
      Q => SIKI_ALU_write_D_buf(6)
    );
  SIKI_ALU_Mshreg_write_D_buf_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(8),
      Q => SIKI_ALU_Mshreg_write_D_buf_8_642,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_8_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_8_642,
      Q => SIKI_ALU_write_D_buf(8)
    );
  SIKI_ALU_Mshreg_write_D_buf_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(7),
      Q => SIKI_ALU_Mshreg_write_D_buf_7_641,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_7_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_7_641,
      Q => SIKI_ALU_write_D_buf(7)
    );
  SIKI_ALU_Mshreg_write_D_buf_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(5),
      Q => SIKI_ALU_Mshreg_write_D_buf_5_639,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_5_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_5_639,
      Q => SIKI_ALU_write_D_buf(5)
    );
  SIKI_ALU_Mshreg_write_D_buf_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(4),
      Q => SIKI_ALU_Mshreg_write_D_buf_4_638,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_4_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_4_638,
      Q => SIKI_ALU_write_D_buf(4)
    );
  SIKI_ALU_Mshreg_write_D_buf_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(3),
      Q => SIKI_ALU_Mshreg_write_D_buf_3_635,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_3_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_3_635,
      Q => SIKI_ALU_write_D_buf(3)
    );
  SIKI_ALU_Mshreg_write_D_buf_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(2),
      Q => SIKI_ALU_Mshreg_write_D_buf_2_624,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_2_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_2_624,
      Q => SIKI_ALU_write_D_buf(2)
    );
  SIKI_ALU_Mshreg_write_D_buf_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(1),
      Q => SIKI_ALU_Mshreg_write_D_buf_1_613,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_1_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_1_613,
      Q => SIKI_ALU_write_D_buf(1)
    );
  SIKI_ALU_Mshreg_write_D_buf_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => N0,
      A1 => N0,
      A2 => N0,
      A3 => N0,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      CLK => clk,
      D => SIKI_ID_rt(0),
      Q => SIKI_ALU_Mshreg_write_D_buf_0_612,
      Q15 => NLW_SIKI_ALU_Mshreg_write_D_buf_0_Q15_UNCONNECTED
    );
  SIKI_ALU_write_D_buf_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => SIKI_ALU_dest_R_buf_cmp_eq0000,
      D => SIKI_ALU_Mshreg_write_D_buf_0_612,
      Q => SIKI_ALU_write_D_buf(0)
    );
  SIKI_IFE_instr_BRAM : BRAM
    port map (
      clka => clk,
      wea(0) => SIKI_IFE_wea_buf(0),
      addra(15) => SIKI_IFE_addra_buf(15),
      addra(14) => SIKI_IFE_addra_buf(14),
      addra(13) => SIKI_IFE_addra_buf(13),
      addra(12) => SIKI_IFE_addra_buf(12),
      addra(11) => SIKI_IFE_addra_buf(11),
      addra(10) => SIKI_IFE_addra_buf(10),
      addra(9) => SIKI_IFE_addra_buf(9),
      addra(8) => SIKI_IFE_addra_buf(8),
      addra(7) => SIKI_IFE_addra_buf(7),
      addra(6) => SIKI_IFE_addra_buf(6),
      addra(5) => SIKI_IFE_addra_buf(5),
      addra(4) => SIKI_IFE_addra_buf(4),
      addra(3) => SIKI_IFE_addra_buf(3),
      addra(2) => SIKI_IFE_addra_buf(2),
      addra(1) => SIKI_IFE_addra_buf(1),
      addra(0) => SIKI_IFE_addra_buf(0),
      dina(31) => SIKI_IFE_dina_buf(31),
      dina(30) => SIKI_IFE_dina_buf(30),
      dina(29) => SIKI_IFE_dina_buf(29),
      dina(28) => SIKI_IFE_dina_buf(28),
      dina(27) => SIKI_IFE_dina_buf(27),
      dina(26) => SIKI_IFE_dina_buf(26),
      dina(25) => SIKI_IFE_dina_buf(25),
      dina(24) => SIKI_IFE_dina_buf(24),
      dina(23) => SIKI_IFE_dina_buf(23),
      dina(22) => SIKI_IFE_dina_buf(22),
      dina(21) => SIKI_IFE_dina_buf(21),
      dina(20) => SIKI_IFE_dina_buf(20),
      dina(19) => SIKI_IFE_dina_buf(19),
      dina(18) => SIKI_IFE_dina_buf(18),
      dina(17) => SIKI_IFE_dina_buf(17),
      dina(16) => SIKI_IFE_dina_buf(16),
      dina(15) => SIKI_IFE_dina_buf(15),
      dina(14) => SIKI_IFE_dina_buf(14),
      dina(13) => SIKI_IFE_dina_buf(13),
      dina(12) => SIKI_IFE_dina_buf(12),
      dina(11) => SIKI_IFE_dina_buf(11),
      dina(10) => SIKI_IFE_dina_buf(10),
      dina(9) => SIKI_IFE_dina_buf(9),
      dina(8) => SIKI_IFE_dina_buf(8),
      dina(7) => SIKI_IFE_dina_buf(7),
      dina(6) => SIKI_IFE_dina_buf(6),
      dina(5) => SIKI_IFE_dina_buf(5),
      dina(4) => SIKI_IFE_dina_buf(4),
      dina(3) => SIKI_IFE_dina_buf(3),
      dina(2) => SIKI_IFE_dina_buf(2),
      dina(1) => SIKI_IFE_dina_buf(1),
      dina(0) => SIKI_IFE_dina_buf(0),
      douta(31) => SIKI_IFE_douta_buf(31),
      douta(30) => SIKI_IFE_douta_buf(30),
      douta(29) => SIKI_IFE_douta_buf(29),
      douta(28) => SIKI_IFE_douta_buf(28),
      douta(27) => SIKI_IFE_douta_buf(27),
      douta(26) => SIKI_IFE_douta_buf(26),
      douta(25) => SIKI_IFE_douta_buf(25),
      douta(24) => SIKI_IFE_douta_buf(24),
      douta(23) => SIKI_IFE_douta_buf(23),
      douta(22) => SIKI_IFE_douta_buf(22),
      douta(21) => SIKI_IFE_douta_buf(21),
      douta(20) => SIKI_IFE_douta_buf(20),
      douta(19) => SIKI_IFE_douta_buf(19),
      douta(18) => SIKI_IFE_douta_buf(18),
      douta(17) => SIKI_IFE_douta_buf(17),
      douta(16) => SIKI_IFE_douta_buf(16),
      douta(15) => SIKI_IFE_douta_buf(15),
      douta(14) => SIKI_IFE_douta_buf(14),
      douta(13) => SIKI_IFE_douta_buf(13),
      douta(12) => SIKI_IFE_douta_buf(12),
      douta(11) => SIKI_IFE_douta_buf(11),
      douta(10) => SIKI_IFE_douta_buf(10),
      douta(9) => SIKI_IFE_douta_buf(9),
      douta(8) => SIKI_IFE_douta_buf(8),
      douta(7) => SIKI_IFE_douta_buf(7),
      douta(6) => SIKI_IFE_douta_buf(6),
      douta(5) => SIKI_IFE_douta_buf(5),
      douta(4) => SIKI_IFE_douta_buf(4),
      douta(3) => SIKI_IFE_douta_buf(3),
      douta(2) => SIKI_IFE_douta_buf(2),
      douta(1) => SIKI_IFE_douta_buf(1),
      douta(0) => SIKI_IFE_douta_buf(0)
    );

end Structure;

-- synthesis translate_on
