
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105159                       # Number of seconds simulated
sim_ticks                                105159003705                       # Number of ticks simulated
final_tick                               634796721015                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 281111                       # Simulator instruction rate (inst/s)
host_op_rate                                   354764                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6683894                       # Simulator tick rate (ticks/s)
host_mem_usage                               16938220                       # Number of bytes of host memory used
host_seconds                                 15733.19                       # Real time elapsed on the host
sim_insts                                  4422775453                       # Number of instructions simulated
sim_ops                                    5581567535                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2399744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2667520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       577408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1227008                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6878336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2203136                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2203136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18748                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20840                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4511                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9586                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 53737                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17212                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17212                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22820148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25366539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19475                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5490809                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11668121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                65408912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15824                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19475                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15824                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              63295                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20950522                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20950522                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20950522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22820148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25366539                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5490809                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11668121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               86359434                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252179866                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21410547                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17433439                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919752                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8820454                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136525                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236790                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87153                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193797713                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120517053                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21410547                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10373315                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25473581                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5742854                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9339534                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11856575                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232402588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.627052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.994584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206929007     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2728391      1.17%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139602      0.92%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2309324      0.99%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952778      0.84%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1106419      0.48%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758305      0.33%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930275      0.83%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12548487      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232402588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084902                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.477901                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191455805                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11720294                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25332574                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108684                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3785227                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650951                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6533                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145449848                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51706                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3785227                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191712140                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7886336                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2677320                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25185963                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1155590                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145234394                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2911                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        423329                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       568025                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        41438                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203223597                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676868398                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676868398                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34772891                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34019                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3600350                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13982071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851871                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293249                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1696913                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144722077                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34019                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137415209                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        84849                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20205860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41337605                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1859                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232402588                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.591281                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296327                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174354310     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24506911     10.55%     85.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12382332      5.33%     90.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7989246      3.44%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6571577      2.83%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2582949      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3184500      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778261      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52502      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232402588                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961526     75.44%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144780     11.36%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168226     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113925620     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015494      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13652694      9.94%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805321      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137415209                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.544910                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1274532                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009275                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508592387                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164962657                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133598693                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138689741                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       150347                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1830471                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          705                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142305                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3785227                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7140747                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       284578                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144756096                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          339                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13982071                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851871                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        220369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12611                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          705                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215859                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134826887                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13519531                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588322                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21324222                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242794                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804691                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534646                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133600671                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133598693                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79377529                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213664765                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529775                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371505                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22299694                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1944004                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228617361                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388335                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178817553     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23340374     10.21%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10838462      4.74%     93.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820975      2.11%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3653272      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545435      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534937      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094569      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2971784      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228617361                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2971784                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370411634                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293317395                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19777278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.521799                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.521799                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396542                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396542                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609618067                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184088993                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138159282                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252179866                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22651774                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18348188                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2073228                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8950449                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8527666                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2542394                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93564                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191328418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125962714                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22651774                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11070060                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27586255                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6379693                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5081187                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11973091                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2072182                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228255475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.678173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.050562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200669220     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2571037      1.13%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2014436      0.88%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4747693      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1022905      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1590039      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1220593      0.53%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          767976      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13651576      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228255475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089824                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.499496                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189198839                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7274294                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27473870                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        92525                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4215943                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3907680                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154487692                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81682                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4215943                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189722541                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1790898                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4003746                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27011353                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1510990                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154338267                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28141                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        287220                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       554639                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       213061                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    217077029                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    720225694                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    720225694                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176098731                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40978294                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38966                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21903                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4887257                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15011476                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7462658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       138625                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1662148                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153229506                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38945                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143844589                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       149711                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25744495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53730997                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4829                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228255475                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.630191                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.301603                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166256173     72.84%     72.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26559556     11.64%     84.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12885395      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8616980      3.78%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7970055      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2679464      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2762644      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       391765      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       133443      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228255475                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         413195     59.04%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        143556     20.51%     79.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143048     20.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120808256     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2178299      1.51%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17058      0.01%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13440945      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7400031      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143844589                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.570405                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             699799                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004865                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    516794163                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    179013439                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140147947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144544388                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       360632                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3422076                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1049                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          493                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       214474                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4215943                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1138903                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       100442                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153268453                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15011476                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7462658                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21887                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84856                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          493                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1122983                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180391                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2303374                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141221763                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12974690                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2622826                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20373341                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20016226                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7398651                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.560004                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140148760                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140147947                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82994519                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229204501                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.555746                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362098                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103164569                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126695927                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26574232                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34116                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2076130                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224039532                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.565507                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.370312                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170847603     76.26%     76.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25032977     11.17%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10926602      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6207185      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4499762      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1764844      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1367407      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       984735      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2408417      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224039532                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103164569                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126695927                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18837582                       # Number of memory references committed
system.switch_cpus1.commit.loads             11589398                       # Number of loads committed
system.switch_cpus1.commit.membars              17058                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18203622                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114157730                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2579306                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2408417                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           374901274                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310756399                       # The number of ROB writes
system.switch_cpus1.timesIdled                3095725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23924391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103164569                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126695927                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103164569                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.444443                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.444443                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.409091                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.409091                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       636074452                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195151046                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142658159                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34116                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252179866                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22489414                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18455890                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2103410                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9435831                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8848258                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2243903                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98468                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201576209                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             123350255                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22489414                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11092161                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26600220                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5835103                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6608111                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12193572                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2093995                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    238498045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.634623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.995542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       211897825     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1980797      0.83%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3585528      1.50%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2120327      0.89%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1738595      0.73%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1553688      0.65%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          857851      0.36%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2134006      0.89%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12629428      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    238498045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089180                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.489136                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199918023                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8279652                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26521336                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        65803                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3713228                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3695051                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     151287375                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3713228                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200215295                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         692902                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6680450                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26272684                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       923483                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     151237267                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        100844                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       532921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    213069382                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    701875281                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    701875281                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180981729                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        32087653                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36005                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18027                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2673400                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14067480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7568228                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        73623                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1712169                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150085049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36005                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143098985                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        66914                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17792199                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36790793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    238498045                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.600001                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.287506                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    178914172     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23708390      9.94%     84.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12408222      5.20%     90.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8743296      3.67%     93.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8749477      3.67%     97.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3131194      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2388678      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       278611      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       176005      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    238498045                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          52430     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170787     44.60%     58.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       159694     41.71%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120749368     84.38%     84.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1957220      1.37%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17978      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12825488      8.96%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7548931      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143098985                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567448                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             382911                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    525145840                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    167913501                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140657130                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143481896                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       290877                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2307683                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        90252                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3713228                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         484950                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        56736                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150121054                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        16157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14067480                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7568228                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18027                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         46853                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1210642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1101062                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2311704                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141467153                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12727821                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1631832                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20276747                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20047460                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7548926                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.560977                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140657194                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140657130                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82319103                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        224209364                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.557765                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367153                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105227283                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129707201                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20414074                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2121160                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    234784817                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.552451                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.403998                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    181831467     77.45%     77.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25831140     11.00%     88.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9908337      4.22%     92.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5216377      2.22%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4430701      1.89%     96.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2100864      0.89%     97.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       993835      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1556646      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2915450      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    234784817                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105227283                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129707201                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19237773                       # Number of memory references committed
system.switch_cpus2.commit.loads             11759797                       # Number of loads committed
system.switch_cpus2.commit.membars              17978                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18819192                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116769746                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2682662                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2915450                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           381990642                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          303955780                       # The number of ROB writes
system.switch_cpus2.timesIdled                2975674                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13681821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105227283                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129707201                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105227283                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.396525                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.396525                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.417271                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.417271                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       636092679                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196481075                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      140061871                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35956                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               252179866                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20565724                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16813835                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2002758                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8404743                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8067109                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2106326                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        90523                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    197977450                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             115542160                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20565724                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10173435                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24067861                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5562701                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5318999                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12128793                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2004137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230890747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.613637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       206822886     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1156265      0.50%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1762267      0.76%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2407092      1.04%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2472341      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2066441      0.89%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1171165      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1725740      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11306550      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230890747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081552                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.458174                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       195714609                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7600650                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24003357                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        45921                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3526201                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3394491                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     141566072                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1304                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3526201                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       196268960                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1341063                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4862224                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23504173                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1388117                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     141475761                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1450                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        313178                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       554635                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1289                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    196598633                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    658430729                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    658430729                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    169874206                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        26724418                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        39047                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22464                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4038291                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13434076                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7365564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       130161                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1605299                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         141279591                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39032                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133971981                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26290                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16116426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     38311116                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5864                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230890747                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580240                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269655                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    174244482     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23091898     10.00%     85.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11941269      5.17%     90.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9002386      3.90%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6998591      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2807456      1.22%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1787552      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       903473      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       113640      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230890747                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23882     10.04%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         88335     37.13%     47.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       125673     52.83%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112244848     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2077515      1.55%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16583      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12323405      9.20%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7309630      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133971981                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.531256                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             237890                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001776                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    499098889                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    157435399                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131958961                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     134209871                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       314281                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2224344                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       180559                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           94                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3526201                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1082817                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       126700                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    141318623                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        64708                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13434076                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7365564                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22448                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         93514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1164780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1141752                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2306532                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132149201                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11621002                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1822780                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18929054                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18680435                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7308052                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524028                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131959178                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131958961                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75962207                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        203493061                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523273                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.373291                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     99486367                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    122272870                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19053324                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2035632                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    227364546                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.537783                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.387564                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    177378549     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24647900     10.84%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9365868      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4518055      1.99%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3740730      1.65%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2233618      0.98%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1896062      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       838425      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2745339      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    227364546                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     99486367                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     122272870                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18394737                       # Number of memory references committed
system.switch_cpus3.commit.loads             11209732                       # Number of loads committed
system.switch_cpus3.commit.membars              16584                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17536739                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110212442                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2494882                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2745339                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           365945401                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          286178828                       # The number of ROB writes
system.switch_cpus3.timesIdled                3083083                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               21289119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           99486367                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            122272870                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     99486367                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.534818                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.534818                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394506                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394506                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       595584455                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      183103461                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      131748238                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33168                       # number of misc regfile writes
system.l20.replacements                         18758                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          692776                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26950                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.705974                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.416526                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.541983                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5452.473807                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2728.567683                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000905                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000432                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.665585                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.333077                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78164                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78164                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18840                       # number of Writeback hits
system.l20.Writeback_hits::total                18840                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78164                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78164                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78164                       # number of overall hits
system.l20.overall_hits::total                  78164                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18748                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18758                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18748                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18758                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18748                       # number of overall misses
system.l20.overall_misses::total                18758                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2327099                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5268263152                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5270590251                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2327099                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5268263152                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5270590251                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2327099                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5268263152                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5270590251                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96912                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96922                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18840                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18840                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96912                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96922                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96912                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96922                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.193454                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.193537                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.193454                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.193537                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.193454                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.193537                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 281004.008534                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 280978.262661                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 281004.008534                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 280978.262661                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 281004.008534                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 280978.262661                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4297                       # number of writebacks
system.l20.writebacks::total                     4297                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18748                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18758                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18748                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18758                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18748                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18758                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4070780843                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4072469942                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4070780843                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4072469942                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4070780843                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4072469942                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.193454                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.193537                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.193454                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.193537                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.193454                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.193537                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 217131.472317                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 217105.765114                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 217131.472317                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 217105.765114                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 217131.472317                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 217105.765114                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         20855                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          741631                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29047                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.532103                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          206.981849                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.966626                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3510.814157                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4467.237369                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025266                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000850                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.428566                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.545317                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        55018                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  55018                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20502                       # number of Writeback hits
system.l21.Writeback_hits::total                20502                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        55018                       # number of demand (read+write) hits
system.l21.demand_hits::total                   55018                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        55018                       # number of overall hits
system.l21.overall_hits::total                  55018                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        20840                       # number of ReadReq misses
system.l21.ReadReq_misses::total                20853                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        20840                       # number of demand (read+write) misses
system.l21.demand_misses::total                 20853                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        20840                       # number of overall misses
system.l21.overall_misses::total                20853                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3134752                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6026765912                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6029900664                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3134752                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6026765912                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6029900664                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3134752                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6026765912                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6029900664                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        75858                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              75871                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20502                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20502                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        75858                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               75871                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        75858                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              75871                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.274724                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.274848                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.274724                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.274848                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.274724                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.274848                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 241134.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 289192.222265                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 289162.262696                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 241134.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 289192.222265                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 289162.262696                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 241134.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 289192.222265                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 289162.262696                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3711                       # number of writebacks
system.l21.writebacks::total                     3711                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        20840                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           20853                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        20840                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            20853                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        20840                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           20853                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2298602                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4691777879                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4694076481                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2298602                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4691777879                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4694076481                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2298602                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4691777879                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4694076481                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274724                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.274848                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.274724                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.274848                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.274724                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.274848                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 176815.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 225133.295537                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 225103.173692                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 176815.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 225133.295537                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 225103.173692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 176815.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 225133.295537                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 225103.173692                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4527                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          313692                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12719                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.663260                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          380.077665                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.305585                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2202.939827                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5594.676923                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046396                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001746                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.268914                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.682944                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29974                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29974                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9639                       # number of Writeback hits
system.l22.Writeback_hits::total                 9639                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29974                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29974                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29974                       # number of overall hits
system.l22.overall_hits::total                  29974                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4511                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4527                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4511                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4527                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4511                       # number of overall misses
system.l22.overall_misses::total                 4527                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4026859                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1224214205                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1228241064                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4026859                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1224214205                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1228241064                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4026859                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1224214205                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1228241064                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34485                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34501                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9639                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9639                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34485                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34501                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34485                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34501                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.130810                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.131214                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.130810                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.131214                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.130810                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.131214                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 251678.687500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 271384.217468                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 271314.571239                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 251678.687500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 271384.217468                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 271314.571239                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 251678.687500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 271384.217468                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 271314.571239                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2946                       # number of writebacks
system.l22.writebacks::total                     2946                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4511                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4527                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4511                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4527                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4511                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4527                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3005289                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    936020722                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    939026011                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3005289                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    936020722                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    939026011                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3005289                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    936020722                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    939026011                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.130810                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.131214                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.130810                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.131214                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.130810                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.131214                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 187830.562500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 207497.389049                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 207427.879611                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 187830.562500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 207497.389049                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 207427.879611                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 187830.562500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 207497.389049                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 207427.879611                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9599                       # number of replacements
system.l23.tagsinuse                      8191.986435                       # Cycle average of tags in use
system.l23.total_refs                          562548                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17791                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.619808                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          356.759906                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     6.792377                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3988.660764                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3839.773388                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.043550                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000829                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.486897                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.468722                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        42594                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  42594                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           25120                       # number of Writeback hits
system.l23.Writeback_hits::total                25120                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        42594                       # number of demand (read+write) hits
system.l23.demand_hits::total                   42594                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        42594                       # number of overall hits
system.l23.overall_hits::total                  42594                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9583                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9596                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9586                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9599                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9586                       # number of overall misses
system.l23.overall_misses::total                 9599                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2757699                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2576571532                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2579329231                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       731168                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       731168                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2757699                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2577302700                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2580060399                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2757699                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2577302700                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2580060399                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52177                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52190                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        25120                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            25120                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52180                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52193                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52180                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52193                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.183663                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.183867                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.183710                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.183914                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.183710                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.183914                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 212130.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 268868.990087                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 268792.124948                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 243722.666667                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 243722.666667                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 212130.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 268861.120384                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 268784.289926                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 212130.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 268861.120384                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 268784.289926                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6258                       # number of writebacks
system.l23.writebacks::total                     6258                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9583                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9596                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9586                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9599                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9586                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9599                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1927746                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1964418861                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1966346607                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       539768                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       539768                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1927746                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1964958629                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1966886375                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1927746                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1964958629                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1966886375                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183663                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.183867                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.183710                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.183914                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.183710                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.183914                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 148288.153846                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 204989.967755                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 204913.152043                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 179922.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 179922.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 148288.153846                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 204982.122783                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 204905.341702                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 148288.153846                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 204982.122783                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 204905.341702                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.960897                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011864214                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849843.170018                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.960897                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015963                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876540                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11856564                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11856564                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11856564                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11856564                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11856564                       # number of overall hits
system.cpu0.icache.overall_hits::total       11856564                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2690500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2690500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11856575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11856575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11856575                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11856575                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11856575                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11856575                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96912                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190999776                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97168                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1965.665404                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.589318                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.410682                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916365                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083635                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10414553                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10414553                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677227                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677227                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17423                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17423                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18091780                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18091780                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18091780                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18091780                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402066                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402066                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402151                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402151                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402151                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402151                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45682330652                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45682330652                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13252967                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13252967                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45695583619                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45695583619                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45695583619                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45695583619                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10816619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10816619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18493931                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18493931                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18493931                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18493931                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037171                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037171                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021745                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021745                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021745                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021745                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113618.984575                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113618.984575                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 155917.258824                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 155917.258824                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113627.924881                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113627.924881                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113627.924881                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113627.924881                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18840                       # number of writebacks
system.cpu0.dcache.writebacks::total            18840                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305154                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305154                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305239                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305239                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305239                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305239                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96912                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96912                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96912                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96912                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96912                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96912                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10611413021                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10611413021                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10611413021                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10611413021                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10611413021                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10611413021                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005240                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005240                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005240                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005240                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109495.346510                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109495.346510                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109495.346510                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109495.346510                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109495.346510                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109495.346510                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997008                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017143226                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071574.798371                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997008                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11973077                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11973077                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11973077                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11973077                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11973077                       # number of overall hits
system.cpu1.icache.overall_hits::total       11973077                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3633653                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3633653                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3633653                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3633653                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3633653                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3633653                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11973091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11973091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11973091                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11973091                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11973091                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11973091                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 259546.642857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 259546.642857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 259546.642857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 259546.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 259546.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 259546.642857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3242652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3242652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3242652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3242652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3242652                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3242652                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 249434.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 249434.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 249434.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 249434.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 249434.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 249434.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75858                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180793481                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76114                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2375.298644                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.262281                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.737719                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903368                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096632                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9718915                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9718915                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7214068                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7214068                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21571                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21571                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17058                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17058                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16932983                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16932983                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16932983                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16932983                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       185110                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       185110                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       185110                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        185110                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       185110                       # number of overall misses
system.cpu1.dcache.overall_misses::total       185110                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25650060292                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25650060292                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25650060292                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25650060292                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25650060292                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25650060292                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9904025                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9904025                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7214068                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7214068                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17058                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17058                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17118093                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17118093                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17118093                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17118093                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018690                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018690                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010814                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010814                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010814                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010814                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 138566.583610                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 138566.583610                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 138566.583610                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 138566.583610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 138566.583610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 138566.583610                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20502                       # number of writebacks
system.cpu1.dcache.writebacks::total            20502                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109252                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109252                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       109252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       109252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       109252                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       109252                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75858                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75858                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75858                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75858                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75858                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75858                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9816259669                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9816259669                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9816259669                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9816259669                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9816259669                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9816259669                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007659                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007659                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004431                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004431                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004431                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004431                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 129403.090894                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 129403.090894                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 129403.090894                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 129403.090894                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 129403.090894                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 129403.090894                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.051517                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018631269                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2204829.586580                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.051517                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024121                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738865                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12193556                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12193556                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12193556                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12193556                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12193556                       # number of overall hits
system.cpu2.icache.overall_hits::total       12193556                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4327659                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4327659                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4327659                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4327659                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4327659                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4327659                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12193572                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12193572                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12193572                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12193572                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12193572                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12193572                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 270478.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 270478.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 270478.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 270478.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 270478.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 270478.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4159659                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4159659                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4159659                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4159659                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4159659                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4159659                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 259978.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 259978.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 259978.687500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 259978.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 259978.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 259978.687500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34485                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164192464                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34741                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4726.187041                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.467510                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.532490                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.904170                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.095830                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9485109                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9485109                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7442020                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7442020                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18010                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18010                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17978                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17978                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16927129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16927129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16927129                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16927129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        88751                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        88751                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        88751                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         88751                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        88751                       # number of overall misses
system.cpu2.dcache.overall_misses::total        88751                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8898460824                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8898460824                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8898460824                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8898460824                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8898460824                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8898460824                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9573860                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9573860                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7442020                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7442020                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17978                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17978                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17015880                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17015880                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17015880                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17015880                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009270                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009270                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005216                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005216                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005216                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005216                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100263.217586                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100263.217586                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 100263.217586                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100263.217586                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 100263.217586                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100263.217586                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9639                       # number of writebacks
system.cpu2.dcache.writebacks::total             9639                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        54266                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        54266                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        54266                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        54266                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        54266                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        54266                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34485                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34485                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34485                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34485                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34485                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34485                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3216091635                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3216091635                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3216091635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3216091635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3216091635                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3216091635                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002027                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002027                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002027                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002027                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93260.595476                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93260.595476                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93260.595476                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93260.595476                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93260.595476                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93260.595476                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               492.997015                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015441041                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2059718.135903                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997015                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          480                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.769231                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12128774                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12128774                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12128774                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12128774                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12128774                       # number of overall hits
system.cpu3.icache.overall_hits::total       12128774                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4057513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4057513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4057513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4057513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4057513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4057513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12128793                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12128793                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12128793                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12128793                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12128793                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12128793                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 213553.315789                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 213553.315789                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 213553.315789                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 213553.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 213553.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 213553.315789                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2866066                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2866066                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2866066                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2866066                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2866066                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2866066                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 220466.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 220466.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 220466.615385                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 220466.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 220466.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 220466.615385                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52180                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172266885                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52436                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3285.278911                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.221285                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.778715                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911021                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088979                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8526870                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8526870                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7147561                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7147561                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17426                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17426                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16584                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16584                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15674431                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15674431                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15674431                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15674431                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148125                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148125                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3277                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3277                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151402                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151402                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151402                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151402                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  18752208560                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18752208560                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    702745843                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    702745843                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  19454954403                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  19454954403                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  19454954403                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  19454954403                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8674995                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8674995                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7150838                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7150838                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16584                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16584                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15825833                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15825833                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15825833                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15825833                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.017075                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017075                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000458                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000458                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009567                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009567                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009567                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009567                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 126597.188591                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 126597.188591                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 214447.922795                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 214447.922795                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 128498.661860                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128498.661860                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 128498.661860                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128498.661860                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1035901                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 147985.857143                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25120                       # number of writebacks
system.cpu3.dcache.writebacks::total            25120                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        95948                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        95948                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3274                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3274                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        99222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        99222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        99222                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        99222                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52177                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52177                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52180                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52180                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52180                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52180                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5452989451                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5452989451                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       756068                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       756068                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5453745519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5453745519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5453745519                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5453745519                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006015                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006015                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003297                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003297                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003297                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003297                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104509.447669                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104509.447669                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 252022.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 252022.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 104517.928689                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104517.928689                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 104517.928689                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104517.928689                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
