
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
Ñ
-Reading design checkpoint '%s' for cell '%s'
275*project2l
XC:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp2default:default2
u_clock2default:defaultZ1-454
à
-Reading design checkpoint '%s' for cell '%s'
275*project2t
`C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp2default:default2"
u_frame_buffer2default:defaultZ1-454
]
-Analyzing %s Unisim elements for replacement
17*netlist2
522default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479
›
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
œ
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
˜
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
˜
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
12default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
22default:defaultZ31-141
×
$Parsing XDC File [%s] for cell '%s'
848*designutils2q
]c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2 
u_clock/inst2default:defaultZ20-848
Ï
%Done setting XDC timing constraints.
35*timing2s
]c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2
562default:default8@Z38-35
Â
Deriving generated clocks
2*timing2s
]c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2
562default:default8@Z38-2
ú
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:362default:default2
00:00:422default:default2
870.5392default:default2
417.1722default:defaultZ17-268
à
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2q
]c:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2 
u_clock/inst2default:defaultZ20-847
Ý
$Parsing XDC File [%s] for cell '%s'
848*designutils2w
cc:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc2default:default2 
u_clock/inst2default:defaultZ20-848
æ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2w
cc:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc2default:default2 
u_clock/inst2default:defaultZ20-847
ª
Parsing XDC File [%s]
179*designutils2t
`C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/constrs_1/imports/src/nexys4_ov7670.xdc2default:defaultZ20-179
³
Finished Parsing XDC File [%s]
178*designutils2t
`C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/constrs_1/imports/src/nexys4_ov7670.xdc2default:defaultZ20-178
¨
!Ignoring constraints in dcp '%s'
325*project2l
XC:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp2default:defaultZ1-538
°
!Ignoring constraints in dcp '%s'
325*project2t
`C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp2default:defaultZ1-538
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
§
!Unisim Transformation Summary:
%s111*project2k
W  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
2default:defaultZ1-111
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:482default:default2
00:01:182default:default2
870.5392default:default2
683.2622default:defaultZ17-268


End Record