

================================================================
== Vitis HLS Report for 'merlin_memcpy_0_1_Pipeline_merlinL0'
================================================================
* Date:           Mon Apr 22 01:54:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1638423|  1638423|  6.554 ms|  6.554 ms|  1638423|  1638423|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- merlinL0  |  1638421|  1638421|        23|          1|          1|  1638400|       yes|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      303|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      944|      697|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      104|    -|
|Register             |        -|     -|     1342|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2286|     1168|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |urem_19ns_4ns_3_23_1_U1  |urem_19ns_4ns_3_23_1  |        0|   0|  944|  697|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        0|   0|  944|  697|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_620_p2                  |         +|   0|  0|  28|          21|           1|
    |add_ln39_1_fu_702_p2                |         +|   0|  0|  50|          43|          22|
    |add_ln39_2_fu_718_p2                |         +|   0|  0|  50|          43|          22|
    |add_ln39_fu_575_p2                  |         +|   0|  0|  50|          43|          22|
    |i_2_fu_556_p2                       |         +|   0|  0|  28|          21|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage0_iter22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op76_read_state23      |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_626_p2                 |      icmp|   0|  0|  28|          21|           3|
    |icmp_ln34_fu_550_p2                 |      icmp|   0|  0|  28|          21|          20|
    |icmp_ln39_fu_566_p2                 |      icmp|   0|  0|  12|           4|           1|
    |select_ln30_fu_632_p3               |    select|   0|  0|  21|           1|          21|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 303|         222|         118|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter23        |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_507_p4  |  14|          3|  512|       1536|
    |i_fu_164                        |   9|          2|   21|         42|
    |merlin_gmem_Cnn_32_0_blk_n_R    |   9|          2|    1|          2|
    |phi_mul156_fu_152               |   9|          2|   43|         86|
    |phi_mul158_fu_148               |   9|          2|   43|         86|
    |phi_mul_fu_156                  |   9|          2|   43|         86|
    |phi_urem_fu_144                 |   9|          2|   21|         42|
    |shiftreg_fu_160                 |   9|          2|  480|        960|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 104|         23| 1167|       2846|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                               |    1|   0|    1|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg        |    1|   0|    1|          0|
    |i_fu_164                                |   21|   0|   21|          0|
    |icmp_ln34_reg_837                       |    1|   0|    1|          0|
    |icmp_ln39_reg_841                       |    1|   0|    1|          0|
    |merlin_gmem_Cnn_32_0_addr_read_reg_850  |  512|   0|  512|          0|
    |phi_mul156_fu_152                       |   43|   0|   43|          0|
    |phi_mul158_fu_148                       |   43|   0|   43|          0|
    |phi_mul_fu_156                          |   43|   0|   43|          0|
    |phi_urem_fu_144                         |   21|   0|   21|          0|
    |shiftreg_fu_160                         |  480|   0|  480|          0|
    |trunc_ln39_5_reg_855                    |    3|   0|    3|          0|
    |icmp_ln34_reg_837                       |   64|  32|    1|          0|
    |icmp_ln39_reg_841                       |   64|  32|    1|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   | 1342|  64| 1216|          0|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  merlin_memcpy_0.1_Pipeline_merlinL0|  return value|
|m_axi_merlin_gmem_Cnn_32_0_AWVALID   |  out|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWREADY   |   in|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWADDR    |  out|   64|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWID      |  out|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWLEN     |  out|   32|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWSIZE    |  out|    3|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWBURST   |  out|    2|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWLOCK    |  out|    2|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWCACHE   |  out|    4|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWPROT    |  out|    3|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWQOS     |  out|    4|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWREGION  |  out|    4|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWUSER    |  out|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WVALID    |  out|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WREADY    |   in|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WDATA     |  out|  512|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WSTRB     |  out|   64|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WLAST     |  out|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WID       |  out|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WUSER     |  out|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARVALID   |  out|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARREADY   |   in|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARADDR    |  out|   64|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARID      |  out|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARLEN     |  out|   32|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARSIZE    |  out|    3|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARBURST   |  out|    2|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARLOCK    |  out|    2|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARCACHE   |  out|    4|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARPROT    |  out|    3|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARQOS     |  out|    4|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARREGION  |  out|    4|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARUSER    |  out|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RVALID    |   in|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RREADY    |  out|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RDATA     |   in|  512|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RLAST     |   in|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RID       |   in|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RFIFONUM  |   in|    9|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RUSER     |   in|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RRESP     |   in|    2|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_BVALID    |   in|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_BREADY    |  out|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_BRESP     |   in|    2|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_BID       |   in|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_BUSER     |   in|    1|       m_axi|                 merlin_gmem_Cnn_32_0|       pointer|
|dst_0_0_address0                     |  out|   16|   ap_memory|                              dst_0_0|         array|
|dst_0_0_ce0                          |  out|    1|   ap_memory|                              dst_0_0|         array|
|dst_0_0_we0                          |  out|    1|   ap_memory|                              dst_0_0|         array|
|dst_0_0_d0                           |  out|   32|   ap_memory|                              dst_0_0|         array|
|dst_0_1_address0                     |  out|   16|   ap_memory|                              dst_0_1|         array|
|dst_0_1_ce0                          |  out|    1|   ap_memory|                              dst_0_1|         array|
|dst_0_1_we0                          |  out|    1|   ap_memory|                              dst_0_1|         array|
|dst_0_1_d0                           |  out|   32|   ap_memory|                              dst_0_1|         array|
|dst_0_2_address0                     |  out|   16|   ap_memory|                              dst_0_2|         array|
|dst_0_2_ce0                          |  out|    1|   ap_memory|                              dst_0_2|         array|
|dst_0_2_we0                          |  out|    1|   ap_memory|                              dst_0_2|         array|
|dst_0_2_d0                           |  out|   32|   ap_memory|                              dst_0_2|         array|
|dst_0_3_address0                     |  out|   16|   ap_memory|                              dst_0_3|         array|
|dst_0_3_ce0                          |  out|    1|   ap_memory|                              dst_0_3|         array|
|dst_0_3_we0                          |  out|    1|   ap_memory|                              dst_0_3|         array|
|dst_0_3_d0                           |  out|   32|   ap_memory|                              dst_0_3|         array|
|dst_0_4_address0                     |  out|   16|   ap_memory|                              dst_0_4|         array|
|dst_0_4_ce0                          |  out|    1|   ap_memory|                              dst_0_4|         array|
|dst_0_4_we0                          |  out|    1|   ap_memory|                              dst_0_4|         array|
|dst_0_4_d0                           |  out|   32|   ap_memory|                              dst_0_4|         array|
|dst_1_0_address0                     |  out|   16|   ap_memory|                              dst_1_0|         array|
|dst_1_0_ce0                          |  out|    1|   ap_memory|                              dst_1_0|         array|
|dst_1_0_we0                          |  out|    1|   ap_memory|                              dst_1_0|         array|
|dst_1_0_d0                           |  out|   32|   ap_memory|                              dst_1_0|         array|
|dst_1_1_address0                     |  out|   16|   ap_memory|                              dst_1_1|         array|
|dst_1_1_ce0                          |  out|    1|   ap_memory|                              dst_1_1|         array|
|dst_1_1_we0                          |  out|    1|   ap_memory|                              dst_1_1|         array|
|dst_1_1_d0                           |  out|   32|   ap_memory|                              dst_1_1|         array|
|dst_1_2_address0                     |  out|   16|   ap_memory|                              dst_1_2|         array|
|dst_1_2_ce0                          |  out|    1|   ap_memory|                              dst_1_2|         array|
|dst_1_2_we0                          |  out|    1|   ap_memory|                              dst_1_2|         array|
|dst_1_2_d0                           |  out|   32|   ap_memory|                              dst_1_2|         array|
|dst_1_3_address0                     |  out|   16|   ap_memory|                              dst_1_3|         array|
|dst_1_3_ce0                          |  out|    1|   ap_memory|                              dst_1_3|         array|
|dst_1_3_we0                          |  out|    1|   ap_memory|                              dst_1_3|         array|
|dst_1_3_d0                           |  out|   32|   ap_memory|                              dst_1_3|         array|
|dst_1_4_address0                     |  out|   16|   ap_memory|                              dst_1_4|         array|
|dst_1_4_ce0                          |  out|    1|   ap_memory|                              dst_1_4|         array|
|dst_1_4_we0                          |  out|    1|   ap_memory|                              dst_1_4|         array|
|dst_1_4_d0                           |  out|   32|   ap_memory|                              dst_1_4|         array|
|dst_2_0_address0                     |  out|   16|   ap_memory|                              dst_2_0|         array|
|dst_2_0_ce0                          |  out|    1|   ap_memory|                              dst_2_0|         array|
|dst_2_0_we0                          |  out|    1|   ap_memory|                              dst_2_0|         array|
|dst_2_0_d0                           |  out|   32|   ap_memory|                              dst_2_0|         array|
|dst_2_1_address0                     |  out|   16|   ap_memory|                              dst_2_1|         array|
|dst_2_1_ce0                          |  out|    1|   ap_memory|                              dst_2_1|         array|
|dst_2_1_we0                          |  out|    1|   ap_memory|                              dst_2_1|         array|
|dst_2_1_d0                           |  out|   32|   ap_memory|                              dst_2_1|         array|
|dst_2_2_address0                     |  out|   16|   ap_memory|                              dst_2_2|         array|
|dst_2_2_ce0                          |  out|    1|   ap_memory|                              dst_2_2|         array|
|dst_2_2_we0                          |  out|    1|   ap_memory|                              dst_2_2|         array|
|dst_2_2_d0                           |  out|   32|   ap_memory|                              dst_2_2|         array|
|dst_2_3_address0                     |  out|   16|   ap_memory|                              dst_2_3|         array|
|dst_2_3_ce0                          |  out|    1|   ap_memory|                              dst_2_3|         array|
|dst_2_3_we0                          |  out|    1|   ap_memory|                              dst_2_3|         array|
|dst_2_3_d0                           |  out|   32|   ap_memory|                              dst_2_3|         array|
|dst_2_4_address0                     |  out|   16|   ap_memory|                              dst_2_4|         array|
|dst_2_4_ce0                          |  out|    1|   ap_memory|                              dst_2_4|         array|
|dst_2_4_we0                          |  out|    1|   ap_memory|                              dst_2_4|         array|
|dst_2_4_d0                           |  out|   32|   ap_memory|                              dst_2_4|         array|
|dst_3_0_address0                     |  out|   16|   ap_memory|                              dst_3_0|         array|
|dst_3_0_ce0                          |  out|    1|   ap_memory|                              dst_3_0|         array|
|dst_3_0_we0                          |  out|    1|   ap_memory|                              dst_3_0|         array|
|dst_3_0_d0                           |  out|   32|   ap_memory|                              dst_3_0|         array|
|dst_3_1_address0                     |  out|   16|   ap_memory|                              dst_3_1|         array|
|dst_3_1_ce0                          |  out|    1|   ap_memory|                              dst_3_1|         array|
|dst_3_1_we0                          |  out|    1|   ap_memory|                              dst_3_1|         array|
|dst_3_1_d0                           |  out|   32|   ap_memory|                              dst_3_1|         array|
|dst_3_2_address0                     |  out|   16|   ap_memory|                              dst_3_2|         array|
|dst_3_2_ce0                          |  out|    1|   ap_memory|                              dst_3_2|         array|
|dst_3_2_we0                          |  out|    1|   ap_memory|                              dst_3_2|         array|
|dst_3_2_d0                           |  out|   32|   ap_memory|                              dst_3_2|         array|
|dst_3_3_address0                     |  out|   16|   ap_memory|                              dst_3_3|         array|
|dst_3_3_ce0                          |  out|    1|   ap_memory|                              dst_3_3|         array|
|dst_3_3_we0                          |  out|    1|   ap_memory|                              dst_3_3|         array|
|dst_3_3_d0                           |  out|   32|   ap_memory|                              dst_3_3|         array|
|dst_3_4_address0                     |  out|   16|   ap_memory|                              dst_3_4|         array|
|dst_3_4_ce0                          |  out|    1|   ap_memory|                              dst_3_4|         array|
|dst_3_4_we0                          |  out|    1|   ap_memory|                              dst_3_4|         array|
|dst_3_4_d0                           |  out|   32|   ap_memory|                              dst_3_4|         array|
|dst_4_0_address0                     |  out|   16|   ap_memory|                              dst_4_0|         array|
|dst_4_0_ce0                          |  out|    1|   ap_memory|                              dst_4_0|         array|
|dst_4_0_we0                          |  out|    1|   ap_memory|                              dst_4_0|         array|
|dst_4_0_d0                           |  out|   32|   ap_memory|                              dst_4_0|         array|
|dst_4_1_address0                     |  out|   16|   ap_memory|                              dst_4_1|         array|
|dst_4_1_ce0                          |  out|    1|   ap_memory|                              dst_4_1|         array|
|dst_4_1_we0                          |  out|    1|   ap_memory|                              dst_4_1|         array|
|dst_4_1_d0                           |  out|   32|   ap_memory|                              dst_4_1|         array|
|dst_4_2_address0                     |  out|   16|   ap_memory|                              dst_4_2|         array|
|dst_4_2_ce0                          |  out|    1|   ap_memory|                              dst_4_2|         array|
|dst_4_2_we0                          |  out|    1|   ap_memory|                              dst_4_2|         array|
|dst_4_2_d0                           |  out|   32|   ap_memory|                              dst_4_2|         array|
|dst_4_3_address0                     |  out|   16|   ap_memory|                              dst_4_3|         array|
|dst_4_3_ce0                          |  out|    1|   ap_memory|                              dst_4_3|         array|
|dst_4_3_we0                          |  out|    1|   ap_memory|                              dst_4_3|         array|
|dst_4_3_d0                           |  out|   32|   ap_memory|                              dst_4_3|         array|
|dst_4_4_address0                     |  out|   16|   ap_memory|                              dst_4_4|         array|
|dst_4_4_ce0                          |  out|    1|   ap_memory|                              dst_4_4|         array|
|dst_4_4_we0                          |  out|    1|   ap_memory|                              dst_4_4|         array|
|dst_4_4_d0                           |  out|   32|   ap_memory|                              dst_4_4|         array|
|sext_ln34                            |   in|   58|     ap_none|                            sext_ln34|        scalar|
+-------------------------------------+-----+-----+------------+-------------------------------------+--------------+

