EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# LPC1549JBD64
#
DEF LPC1549JBD64 U 0 40 Y Y 1 L N
F0 "U" -1800 -1900 50 H V L BNN
F1 "LPC1549JBD64" -1900 1950 50 H V L BNN
F2 "SOT314-2" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "256k" 0 0 50 H I L BNN "FLASH"
F5 "36k" 0 0 50 H I L BNN "SRAM"
F6 "44" 0 0 50 H I L BNN "GPIO"
F7 "12/12" 0 0 50 H I L BNN "CHANNELS"
F8 "yes" 0 0 50 H I L BNN "USB"
DRAW
S -1800 -1800 1800 1900 0 0 10 f
X PIO0_0/ADC0_10/SCT0_OUT3 2 -1900 1800 100 R 40 40 0 0 B 
X PIO0_1/ADC0_7/SCT0_OUT4 5 -1900 1700 100 R 40 40 0 0 B 
X PIO0_2/ADC0_6/SCT1_OUT3 6 -1900 1600 100 R 40 40 0 0 B 
X PIO0_3/ADC0_5/SCT1_OUT4 7 -1900 1500 100 R 40 40 0 0 B 
X PIO0_4/ADC0_4 8 -1900 1400 100 R 40 40 0 0 B 
X PIO0_6/ADC0_2/SCT2_OUT3 10 -1900 1200 100 R 40 40 0 0 B 
X PIO0_7/ADC0_1 11 -1900 1100 100 R 40 40 0 0 B 
X PIO0_8/ADC0_0/TDO 12 -1900 1000 100 R 40 40 0 0 B 
X PIO0_9/ADC1_1/TDI 16 -1900 900 100 R 40 40 0 0 B 
X PIO0_10/ADC1_2 19 -1900 800 100 R 40 40 0 0 B 
X PIO0_11/ADC1_3 23 -1900 700 100 R 40 40 0 0 B 
X PIO0_12/DAC_OUT 24 -1900 600 100 R 40 40 0 0 B 
X PIO0_13/ADC1_6 29 -1900 500 100 R 40 40 0 0 B 
X PIO0_14/ADC1_7/SCT1_OUT5 30 -1900 400 100 R 40 40 0 0 B 
X PIO0_15/ADC1_8 31 -1900 300 100 R 40 40 0 0 B 
X PIO0_16/ADC1_9 32 -1900 200 100 R 40 40 0 0 B 
X PIO0_17/WAKEUP/~TRST 39 -1900 100 100 R 40 40 0 0 B 
X PIO0_18/SCT0_OUT5 17 -1900 0 100 R 40 40 0 0 B 
X SWCLK/PIO0_19/TCK 40 -1900 -100 100 R 40 40 0 0 B 
X SWDIO/PIO0_20/SCT1_OUT6/TMS 44 -1900 -200 100 R 40 40 0 0 B 
X ~RESET~/PIO0_21 45 -1900 -400 100 R 40 40 0 0 B 
X PIO0_22/I2C0_SCL 49 1900 1800 100 L 40 40 0 0 B 
X PIO0_23/I2C0_SDA 50 1900 1700 100 L 40 40 0 0 B 
X PIO0_24/SCT0_OUT6 58 1900 1600 100 L 40 40 0 0 B 
X PIO0_25/ACMP0_I4 60 1900 1500 100 L 40 40 0 0 B 
X PIO0_26/ACMP0_I3/SCT3_OUT3 61 1900 1400 100 L 40 40 0 0 B 
X PIO0_27/ACMP_I1 62 1900 1300 100 L 40 40 0 0 B 
X PIO0_28/ACMP1_I3 63 1900 1200 100 L 40 40 0 0 B 
X PIO0_29/ACMP2_I3/SCT2_OUT4 64 1900 1100 100 L 40 40 0 0 B 
X PIO0_30/ADC0_11 1 1900 1000 100 L 40 40 0 0 B 
X PIO0_31/ADC0_9 3 1900 900 100 L 40 40 0 0 B 
X PIO1_0/ADC0_8 4 1900 800 100 L 40 40 0 0 B 
X PIO1_1/ADC1_0 15 1900 700 100 L 40 40 0 0 B 
X PIO1_2/ADC1_4 25 1900 600 100 L 40 40 0 0 B 
X PIO1_3/ADC1_5 28 1900 500 100 L 40 40 0 0 B 
X PIO1_4/ADC1_10 33 1900 400 100 L 40 40 0 0 B 
X PIO1_5/ADC1_11 34 1900 300 100 L 40 40 0 0 B 
X PIO1_6/ACMP_I2 46 1900 200 100 L 40 40 0 0 B 
X PIO1_7/ACMP3_I4 51 1900 100 100 L 40 40 0 0 B 
X PIO1_8/ACMP3_I3/SCT3_OUT4 53 1900 0 100 L 40 40 0 0 B 
X PIO1_9/ACMP2_I4 54 1900 -100 100 L 40 40 0 0 B 
X PIO1_10/ACMP1_I4 59 1900 -200 100 L 40 40 0 0 B 
X PIO1_11 38 1900 -300 100 L 40 40 0 0 B 
X PIO2_12/USB_DP 47 1900 -400 100 L 40 40 0 0 B 
X PIO2_13/USB_DM 48 1900 -500 100 L 40 40 0 0 B 
X RTCXIN 42 1900 -700 100 L 40 40 0 0 P 
X RTCXOUT 43 1900 -1100 100 L 40 40 0 0 P 
X XTALIN 36 1900 -1200 100 L 40 40 0 0 P 
X XTALOUT 35 1900 -1600 100 L 40 40 0 0 P 
X VBAT 41 -1900 -1100 100 R 40 40 0 0 W 
X VDDA 20 -1900 -1300 100 R 40 40 0 0 W 
X VDD 22 -1900 -900 100 R 40 40 0 0 W 
X VDD 37 -1900 -900 100 R 40 40 0 0 W 
X VDD 52 -1900 -900 100 R 40 40 0 0 W 
X VDD 57 -1900 -900 100 R 40 40 0 0 W 
X VREFP_DAC_VDDCMP 18 -1900 -600 100 R 40 40 0 0 W 
X VREFN 14 -1900 -700 100 R 40 40 0 0 W 
X VREFP_ADC 13 -1900 -800 100 R 40 40 0 0 W 
X VSSA 21 -1900 -1500 100 R 40 40 0 0 W 
X VSS 26 -1900 -1700 100 R 40 40 0 0 W 
X VSS 27 -1900 -1700 100 R 40 40 0 0 W 
X VSS 55 -1900 -1700 100 R 40 40 0 0 W 
X VSS 56 -1900 -1700 100 R 40 40 0 0 W 
X PIO0_5/ADC0_3 9 -1900 1300 100 R 40 40 0 0 B 
ENDDRAW
ENDDEF
#
# End Library