{
  "design": {
    "design_info": {
      "boundary_crc": "0x58AF5BC22A436436",
      "device": "xc7vx485tffg1761-2",
      "name": "top",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "timer_0": {
        "axi_timer_0": ""
      },
      "hier_0": {
        "axis_interconnect_0": {
          "axis_interconnect_0": {
            "xbar": "",
            "s00_couplers": {
              "auto_cc": "",
              "auto_ss_k": "",
              "auto_ss_slid": ""
            },
            "s01_couplers": {
              "auto_ss_slid": ""
            },
            "s02_couplers": {
              "auto_ss_k": "",
              "auto_ss_slid": ""
            },
            "s03_couplers": {
              "auto_ss_slid": ""
            },
            "s04_couplers": {
              "auto_ss_slid": ""
            },
            "m00_couplers": {
              "auto_cc": "",
              "auto_ss_k": "",
              "auto_ss_slidr": ""
            },
            "m01_couplers": {
              "auto_ss_slidr": ""
            },
            "m02_couplers": {
              "auto_ss_k": "",
              "auto_ss_slidr": ""
            },
            "m03_couplers": {
              "auto_ss_slidr": ""
            },
            "m04_couplers": {
              "auto_ss_slidr": ""
            }
          }
        },
        "axi_interconnect_mm_0": {
          "axi_interconnect_0": {
            "xbar": "",
            "s00_couplers": {},
            "m00_couplers": {
              "auto_pc": ""
            },
            "m01_couplers": {},
            "m02_couplers": {
              "auto_pc": ""
            },
            "m03_couplers": {
              "auto_pc": ""
            },
            "m04_couplers": {
              "auto_cc": "",
              "auto_pc": ""
            },
            "m05_couplers": {}
          }
        },
        "axi_dma": {
          "axi_dma_0": "",
          "axi_interconnect_0": {
            "xbar": "",
            "s00_couplers": {},
            "s01_couplers": {},
            "m00_couplers": {}
          }
        },
        "aurora_reset_0": "",
        "axi_fifo_mm_s_0": "",
        "axis_data_fifo_0": "",
        "axis_data_fifo_1": "",
        "util_vector_logic_0": "",
        "util_ds_buf_0": "",
        "aurora_0": ""
      },
      "mm_interconnect_0": {
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "auto_ds": ""
          },
          "m00_couplers": {
            "auto_pc": ""
          },
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {
            "auto_pc": ""
          },
          "m04_couplers": {}
        }
      },
      "pcie_0": {
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {
            "auto_cc": ""
          },
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "axi_pcie_0": "",
        "util_vector_logic_0": "",
        "axi_reset_0": "",
        "rst_axi_pcie_0_125M": "",
        "util_ds_buf_0": "",
        "axi_pcie_intc_0": ""
      },
      "concat_0": "",
      "util_ds_buf_1": ""
    },
    "interface_ports": {
      "pcie_ref": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "sfp": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:sfp_rtl:1.0"
      },
      "clkbuf": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "user_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156000000"
          }
        }
      }
    },
    "ports": {
      "perstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "timer_0": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "irq_timer_0": {
            "direction": "O"
          },
          "irq_timer_1": {
            "direction": "O"
          }
        },
        "components": {
          "axi_timer_0": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "xci_name": "top_axi_timer_0_0"
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_timer_0/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_pcie_0_axi_aclk_out1": {
            "ports": [
              "s_axi_aclk",
              "axi_timer_0/s_axi_aclk"
            ]
          },
          "rst_axi_pcie_0_125M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_timer_0/s_axi_aresetn"
            ]
          },
          "axi_timer_0_generateout1": {
            "ports": [
              "axi_timer_0/generateout1",
              "irq_timer_1"
            ]
          },
          "axi_timer_0_generateout0": {
            "ports": [
              "axi_timer_0/generateout0",
              "irq_timer_0"
            ]
          }
        }
      },
      "hier_0": {
        "interface_ports": {
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "sfp": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:sfp_rtl:1.0"
          },
          "clkbuf": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "M_AXI_DMA_PCIE": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_FULL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "irq_fifo": {
            "type": "intr",
            "direction": "O"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "irq_dma_mm2s": {
            "type": "intr",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "irq_dma_s2mm": {
            "type": "intr",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "user_clk": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axis_interconnect_0": {
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M01_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S01_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S02_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M02_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S03_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M04_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S04_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I"
              },
              "S_AXI_CTRL_ARESETN": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "S00_AXIS_ACLK1": {
                "type": "clk",
                "direction": "I"
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "axis_interconnect_0": {
                "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
                "xci_name": "top_axis_interconnect_0_0",
                "parameters": {
                  "ENABLE_ADVANCED_OPTIONS": {
                    "value": "1"
                  },
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "5"
                  },
                  "ROUTING_MODE": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S01_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S02_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S03_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S04_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M00_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M01_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M02_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M03_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M04_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXI_CTRL": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_AXIS_ARESETN"
                      }
                    }
                  },
                  "S00_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_AXIS_ARESETN"
                      }
                    }
                  },
                  "S01_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S02_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S02_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S02_AXIS_ARESETN"
                      }
                    }
                  },
                  "S02_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S03_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S03_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S03_AXIS_ARESETN"
                      }
                    }
                  },
                  "S03_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S04_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S04_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S04_AXIS_ARESETN"
                      }
                    }
                  },
                  "S04_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_AXIS_ARESETN"
                      }
                    }
                  },
                  "M00_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_AXIS_ARESETN"
                      }
                    }
                  },
                  "M01_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M02_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M02_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M02_AXIS_ARESETN"
                      }
                    }
                  },
                  "M02_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M03_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M03_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M03_AXIS_ARESETN"
                      }
                    }
                  },
                  "M03_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M04_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M04_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M04_AXIS_ARESETN"
                      }
                    }
                  },
                  "M04_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXI_CTRL_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI_CTRL"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXI_CTRL_ARESETN"
                      }
                    }
                  },
                  "S_AXI_CTRL_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axis_switch:1.1",
                    "xci_name": "top_xbar_4",
                    "parameters": {
                      "ARB_ALGORITHM": {
                        "value": "0"
                      },
                      "ARB_ON_MAX_XFERS": {
                        "value": "1"
                      },
                      "ARB_ON_TLAST": {
                        "value": "0"
                      },
                      "M00_AXIS_BASETDEST": {
                        "value": "0x00000000"
                      },
                      "M00_AXIS_HIGHTDEST": {
                        "value": "0x00000000"
                      },
                      "M01_AXIS_BASETDEST": {
                        "value": "0x00000001"
                      },
                      "M01_AXIS_HIGHTDEST": {
                        "value": "0x00000001"
                      },
                      "M02_AXIS_BASETDEST": {
                        "value": "0x00000002"
                      },
                      "M02_AXIS_HIGHTDEST": {
                        "value": "0x00000002"
                      },
                      "M03_AXIS_BASETDEST": {
                        "value": "0x00000003"
                      },
                      "M03_AXIS_HIGHTDEST": {
                        "value": "0x00000003"
                      },
                      "M04_AXIS_BASETDEST": {
                        "value": "0x00000004"
                      },
                      "M04_AXIS_HIGHTDEST": {
                        "value": "0x00000004"
                      },
                      "NUM_MI": {
                        "value": "5"
                      },
                      "NUM_SI": {
                        "value": "5"
                      },
                      "ROUTING_MODE": {
                        "value": "1"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXIS": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_AXIS_ARESETN"
                          }
                        }
                      },
                      "M_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_AXIS_ARESETN"
                          }
                        }
                      },
                      "S_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_cc": {
                        "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                        "xci_name": "top_auto_cc_1"
                      },
                      "auto_ss_k": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_k_2",
                        "parameters": {
                          "M_HAS_TKEEP": {
                            "value": "1"
                          },
                          "S_HAS_TKEEP": {
                            "value": "0"
                          }
                        }
                      },
                      "auto_ss_slid": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_slid_0",
                        "parameters": {
                          "M_TDEST_WIDTH": {
                            "value": "3"
                          },
                          "S_TDEST_WIDTH": {
                            "value": "0"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_auto_cc": {
                        "interface_ports": [
                          "S_AXIS",
                          "auto_cc/S_AXIS"
                        ]
                      },
                      "auto_ss_k_to_auto_ss_slid": {
                        "interface_ports": [
                          "auto_ss_k/M_AXIS",
                          "auto_ss_slid/S_AXIS"
                        ]
                      },
                      "auto_cc_to_auto_ss_k": {
                        "interface_ports": [
                          "auto_cc/M_AXIS",
                          "auto_ss_k/S_AXIS"
                        ]
                      },
                      "auto_ss_slid_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXIS",
                          "auto_ss_slid/M_AXIS"
                        ]
                      }
                    },
                    "nets": {
                      "M_AXIS_ACLK_1": {
                        "ports": [
                          "M_AXIS_ACLK",
                          "auto_cc/m_axis_aclk",
                          "auto_ss_k/aclk",
                          "auto_ss_slid/aclk"
                        ]
                      },
                      "S_AXIS_ACLK_1": {
                        "ports": [
                          "S_AXIS_ACLK",
                          "auto_cc/s_axis_aclk"
                        ]
                      },
                      "M_AXIS_ARESETN_1": {
                        "ports": [
                          "M_AXIS_ARESETN",
                          "auto_cc/m_axis_aresetn",
                          "auto_ss_k/aresetn",
                          "auto_ss_slid/aresetn"
                        ]
                      },
                      "S_AXIS_ARESETN_1": {
                        "ports": [
                          "S_AXIS_ARESETN",
                          "auto_cc/s_axis_aresetn"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXIS": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_AXIS_ARESETN"
                          }
                        }
                      },
                      "M_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_AXIS_ARESETN"
                          }
                        }
                      },
                      "S_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_ss_slid": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_slid_1",
                        "parameters": {
                          "M_TDEST_WIDTH": {
                            "value": "3"
                          },
                          "S_TDEST_WIDTH": {
                            "value": "0"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_ss_slid_to_s01_couplers": {
                        "interface_ports": [
                          "M_AXIS",
                          "auto_ss_slid/M_AXIS"
                        ]
                      },
                      "s01_couplers_to_auto_ss_slid": {
                        "interface_ports": [
                          "S_AXIS",
                          "auto_ss_slid/S_AXIS"
                        ]
                      }
                    },
                    "nets": {
                      "S_AXIS_ACLK_1": {
                        "ports": [
                          "S_AXIS_ACLK",
                          "auto_ss_slid/aclk"
                        ]
                      },
                      "S_AXIS_ARESETN_1": {
                        "ports": [
                          "S_AXIS_ARESETN",
                          "auto_ss_slid/aresetn"
                        ]
                      }
                    }
                  },
                  "s02_couplers": {
                    "interface_ports": {
                      "M_AXIS": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_AXIS_ARESETN"
                          }
                        }
                      },
                      "M_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_AXIS_ARESETN"
                          }
                        }
                      },
                      "S_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_ss_k": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_k_3",
                        "parameters": {
                          "M_HAS_TKEEP": {
                            "value": "1"
                          },
                          "S_HAS_TKEEP": {
                            "value": "0"
                          }
                        }
                      },
                      "auto_ss_slid": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_slid_2",
                        "parameters": {
                          "M_TDEST_WIDTH": {
                            "value": "3"
                          },
                          "S_TDEST_WIDTH": {
                            "value": "0"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_ss_k_to_auto_ss_slid": {
                        "interface_ports": [
                          "auto_ss_k/M_AXIS",
                          "auto_ss_slid/S_AXIS"
                        ]
                      },
                      "s02_couplers_to_auto_ss_k": {
                        "interface_ports": [
                          "S_AXIS",
                          "auto_ss_k/S_AXIS"
                        ]
                      },
                      "auto_ss_slid_to_s02_couplers": {
                        "interface_ports": [
                          "M_AXIS",
                          "auto_ss_slid/M_AXIS"
                        ]
                      }
                    },
                    "nets": {
                      "S_AXIS_ACLK_1": {
                        "ports": [
                          "S_AXIS_ACLK",
                          "auto_ss_k/aclk",
                          "auto_ss_slid/aclk"
                        ]
                      },
                      "S_AXIS_ARESETN_1": {
                        "ports": [
                          "S_AXIS_ARESETN",
                          "auto_ss_k/aresetn",
                          "auto_ss_slid/aresetn"
                        ]
                      }
                    }
                  },
                  "s03_couplers": {
                    "interface_ports": {
                      "M_AXIS": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_AXIS_ARESETN"
                          }
                        }
                      },
                      "M_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_AXIS_ARESETN"
                          }
                        }
                      },
                      "S_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_ss_slid": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_slid_3",
                        "parameters": {
                          "M_TDEST_WIDTH": {
                            "value": "3"
                          },
                          "S_TDEST_WIDTH": {
                            "value": "0"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "s03_couplers_to_auto_ss_slid": {
                        "interface_ports": [
                          "S_AXIS",
                          "auto_ss_slid/S_AXIS"
                        ]
                      },
                      "auto_ss_slid_to_s03_couplers": {
                        "interface_ports": [
                          "M_AXIS",
                          "auto_ss_slid/M_AXIS"
                        ]
                      }
                    },
                    "nets": {
                      "S_AXIS_ACLK_1": {
                        "ports": [
                          "S_AXIS_ACLK",
                          "auto_ss_slid/aclk"
                        ]
                      },
                      "S_AXIS_ARESETN_1": {
                        "ports": [
                          "S_AXIS_ARESETN",
                          "auto_ss_slid/aresetn"
                        ]
                      }
                    }
                  },
                  "s04_couplers": {
                    "interface_ports": {
                      "M_AXIS": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_AXIS_ARESETN"
                          }
                        }
                      },
                      "M_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_AXIS_ARESETN"
                          }
                        }
                      },
                      "S_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_ss_slid": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_slid_4",
                        "parameters": {
                          "M_TDEST_WIDTH": {
                            "value": "3"
                          },
                          "S_TDEST_WIDTH": {
                            "value": "0"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "s04_couplers_to_auto_ss_slid": {
                        "interface_ports": [
                          "S_AXIS",
                          "auto_ss_slid/S_AXIS"
                        ]
                      },
                      "auto_ss_slid_to_s04_couplers": {
                        "interface_ports": [
                          "M_AXIS",
                          "auto_ss_slid/M_AXIS"
                        ]
                      }
                    },
                    "nets": {
                      "S_AXIS_ACLK_1": {
                        "ports": [
                          "S_AXIS_ACLK",
                          "auto_ss_slid/aclk"
                        ]
                      },
                      "S_AXIS_ARESETN_1": {
                        "ports": [
                          "S_AXIS_ARESETN",
                          "auto_ss_slid/aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXIS": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_AXIS_ARESETN"
                          }
                        }
                      },
                      "M_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_AXIS_ARESETN"
                          }
                        }
                      },
                      "S_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_cc": {
                        "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                        "xci_name": "top_auto_cc_0"
                      },
                      "auto_ss_k": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_k_0",
                        "parameters": {
                          "M_HAS_TKEEP": {
                            "value": "0"
                          },
                          "S_HAS_TKEEP": {
                            "value": "1"
                          }
                        }
                      },
                      "auto_ss_slidr": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_slidr_0",
                        "parameters": {
                          "M_TDEST_WIDTH": {
                            "value": "0"
                          },
                          "S_TDEST_WIDTH": {
                            "value": "3"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_auto_cc": {
                        "interface_ports": [
                          "S_AXIS",
                          "auto_cc/S_AXIS"
                        ]
                      },
                      "auto_ss_slidr_to_m00_couplers": {
                        "interface_ports": [
                          "M_AXIS",
                          "auto_ss_slidr/M_AXIS"
                        ]
                      },
                      "auto_ss_k_to_auto_ss_slidr": {
                        "interface_ports": [
                          "auto_ss_k/M_AXIS",
                          "auto_ss_slidr/S_AXIS"
                        ]
                      },
                      "auto_cc_to_auto_ss_k": {
                        "interface_ports": [
                          "auto_cc/M_AXIS",
                          "auto_ss_k/S_AXIS"
                        ]
                      }
                    },
                    "nets": {
                      "M_AXIS_ACLK_1": {
                        "ports": [
                          "M_AXIS_ACLK",
                          "auto_cc/m_axis_aclk",
                          "auto_ss_k/aclk",
                          "auto_ss_slidr/aclk"
                        ]
                      },
                      "S_AXIS_ACLK_1": {
                        "ports": [
                          "S_AXIS_ACLK",
                          "auto_cc/s_axis_aclk"
                        ]
                      },
                      "M_AXIS_ARESETN_1": {
                        "ports": [
                          "M_AXIS_ARESETN",
                          "auto_cc/m_axis_aresetn",
                          "auto_ss_k/aresetn",
                          "auto_ss_slidr/aresetn"
                        ]
                      },
                      "S_AXIS_ARESETN_1": {
                        "ports": [
                          "S_AXIS_ARESETN",
                          "auto_cc/s_axis_aresetn"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXIS": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_AXIS_ARESETN"
                          }
                        }
                      },
                      "M_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_AXIS_ARESETN"
                          }
                        }
                      },
                      "S_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_ss_slidr": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_slidr_1",
                        "parameters": {
                          "M_TDEST_WIDTH": {
                            "value": "0"
                          },
                          "S_TDEST_WIDTH": {
                            "value": "3"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_ss_slidr_to_m01_couplers": {
                        "interface_ports": [
                          "M_AXIS",
                          "auto_ss_slidr/M_AXIS"
                        ]
                      },
                      "m01_couplers_to_auto_ss_slidr": {
                        "interface_ports": [
                          "S_AXIS",
                          "auto_ss_slidr/S_AXIS"
                        ]
                      }
                    },
                    "nets": {
                      "S_AXIS_ACLK_1": {
                        "ports": [
                          "S_AXIS_ACLK",
                          "auto_ss_slidr/aclk"
                        ]
                      },
                      "S_AXIS_ARESETN_1": {
                        "ports": [
                          "S_AXIS_ARESETN",
                          "auto_ss_slidr/aresetn"
                        ]
                      }
                    }
                  },
                  "m02_couplers": {
                    "interface_ports": {
                      "M_AXIS": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_AXIS_ARESETN"
                          }
                        }
                      },
                      "M_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_AXIS_ARESETN"
                          }
                        }
                      },
                      "S_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_ss_k": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_k_1",
                        "parameters": {
                          "M_HAS_TKEEP": {
                            "value": "0"
                          },
                          "S_HAS_TKEEP": {
                            "value": "1"
                          }
                        }
                      },
                      "auto_ss_slidr": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_slidr_2",
                        "parameters": {
                          "M_TDEST_WIDTH": {
                            "value": "0"
                          },
                          "S_TDEST_WIDTH": {
                            "value": "3"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_ss_slidr_to_m02_couplers": {
                        "interface_ports": [
                          "M_AXIS",
                          "auto_ss_slidr/M_AXIS"
                        ]
                      },
                      "auto_ss_k_to_auto_ss_slidr": {
                        "interface_ports": [
                          "auto_ss_k/M_AXIS",
                          "auto_ss_slidr/S_AXIS"
                        ]
                      },
                      "m02_couplers_to_auto_ss_k": {
                        "interface_ports": [
                          "S_AXIS",
                          "auto_ss_k/S_AXIS"
                        ]
                      }
                    },
                    "nets": {
                      "S_AXIS_ACLK_1": {
                        "ports": [
                          "S_AXIS_ACLK",
                          "auto_ss_k/aclk",
                          "auto_ss_slidr/aclk"
                        ]
                      },
                      "S_AXIS_ARESETN_1": {
                        "ports": [
                          "S_AXIS_ARESETN",
                          "auto_ss_k/aresetn",
                          "auto_ss_slidr/aresetn"
                        ]
                      }
                    }
                  },
                  "m03_couplers": {
                    "interface_ports": {
                      "M_AXIS": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_AXIS_ARESETN"
                          }
                        }
                      },
                      "M_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_AXIS_ARESETN"
                          }
                        }
                      },
                      "S_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_ss_slidr": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_slidr_3",
                        "parameters": {
                          "M_TDEST_WIDTH": {
                            "value": "0"
                          },
                          "S_TDEST_WIDTH": {
                            "value": "3"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_ss_slidr_to_m03_couplers": {
                        "interface_ports": [
                          "M_AXIS",
                          "auto_ss_slidr/M_AXIS"
                        ]
                      },
                      "m03_couplers_to_auto_ss_slidr": {
                        "interface_ports": [
                          "S_AXIS",
                          "auto_ss_slidr/S_AXIS"
                        ]
                      }
                    },
                    "nets": {
                      "S_AXIS_ACLK_1": {
                        "ports": [
                          "S_AXIS_ACLK",
                          "auto_ss_slidr/aclk"
                        ]
                      },
                      "S_AXIS_ARESETN_1": {
                        "ports": [
                          "S_AXIS_ARESETN",
                          "auto_ss_slidr/aresetn"
                        ]
                      }
                    }
                  },
                  "m04_couplers": {
                    "interface_ports": {
                      "M_AXIS": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_AXIS_ARESETN"
                          }
                        }
                      },
                      "M_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_AXIS_ARESETN"
                          }
                        }
                      },
                      "S_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_ss_slidr": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "top_auto_ss_slidr_4",
                        "parameters": {
                          "M_TDEST_WIDTH": {
                            "value": "0"
                          },
                          "S_TDEST_WIDTH": {
                            "value": "3"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "m04_couplers_to_auto_ss_slidr": {
                        "interface_ports": [
                          "S_AXIS",
                          "auto_ss_slidr/S_AXIS"
                        ]
                      },
                      "auto_ss_slidr_to_m04_couplers": {
                        "interface_ports": [
                          "M_AXIS",
                          "auto_ss_slidr/M_AXIS"
                        ]
                      }
                    },
                    "nets": {
                      "S_AXIS_ACLK_1": {
                        "ports": [
                          "S_AXIS_ACLK",
                          "auto_ss_slidr/aclk"
                        ]
                      },
                      "S_AXIS_ARESETN_1": {
                        "ports": [
                          "S_AXIS_ARESETN",
                          "auto_ss_slidr/aresetn"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_axis_interconnect_0": {
                    "interface_ports": [
                      "M02_AXIS",
                      "m02_couplers/M_AXIS"
                    ]
                  },
                  "m04_couplers_to_axis_interconnect_0": {
                    "interface_ports": [
                      "M04_AXIS",
                      "m04_couplers/M_AXIS"
                    ]
                  },
                  "xbar_to_m04_couplers": {
                    "interface_ports": [
                      "xbar/M04_AXIS",
                      "m04_couplers/S_AXIS"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXIS",
                      "m01_couplers/S_AXIS"
                    ]
                  },
                  "axis_interconnect_0_to_s02_couplers": {
                    "interface_ports": [
                      "S02_AXIS",
                      "s02_couplers/S_AXIS"
                    ]
                  },
                  "s04_couplers_to_xbar": {
                    "interface_ports": [
                      "s04_couplers/M_AXIS",
                      "xbar/S04_AXIS"
                    ]
                  },
                  "axis_interconnect_0_to_s04_couplers": {
                    "interface_ports": [
                      "S04_AXIS",
                      "s04_couplers/S_AXIS"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXIS",
                      "xbar/S01_AXIS"
                    ]
                  },
                  "s03_couplers_to_xbar": {
                    "interface_ports": [
                      "s03_couplers/M_AXIS",
                      "xbar/S03_AXIS"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXIS",
                      "xbar/S00_AXIS"
                    ]
                  },
                  "m01_couplers_to_axis_interconnect_0": {
                    "interface_ports": [
                      "M01_AXIS",
                      "m01_couplers/M_AXIS"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXIS",
                      "m00_couplers/S_AXIS"
                    ]
                  },
                  "m00_couplers_to_axis_interconnect_0": {
                    "interface_ports": [
                      "M00_AXIS",
                      "m00_couplers/M_AXIS"
                    ]
                  },
                  "axis_interconnect_0_to_s03_couplers": {
                    "interface_ports": [
                      "S03_AXIS",
                      "s03_couplers/S_AXIS"
                    ]
                  },
                  "axis_interconnect_0_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXIS",
                      "s00_couplers/S_AXIS"
                    ]
                  },
                  "m03_couplers_to_axis_interconnect_0": {
                    "interface_ports": [
                      "M03_AXIS",
                      "m03_couplers/M_AXIS"
                    ]
                  },
                  "xbar_to_m03_couplers": {
                    "interface_ports": [
                      "xbar/M03_AXIS",
                      "m03_couplers/S_AXIS"
                    ]
                  },
                  "s02_couplers_to_xbar": {
                    "interface_ports": [
                      "s02_couplers/M_AXIS",
                      "xbar/S02_AXIS"
                    ]
                  },
                  "axis_interconnect_0_to_xbar": {
                    "interface_ports": [
                      "S_AXI_CTRL",
                      "xbar/S_AXI_CTRL"
                    ]
                  },
                  "xbar_to_m02_couplers": {
                    "interface_ports": [
                      "xbar/M02_AXIS",
                      "m02_couplers/S_AXIS"
                    ]
                  },
                  "axis_interconnect_0_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXIS",
                      "s01_couplers/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "axis_interconnect_0_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/M_AXIS_ACLK",
                      "s01_couplers/M_AXIS_ACLK",
                      "s02_couplers/M_AXIS_ACLK",
                      "s03_couplers/M_AXIS_ACLK",
                      "s04_couplers/M_AXIS_ACLK",
                      "m00_couplers/S_AXIS_ACLK",
                      "m01_couplers/S_AXIS_ACLK",
                      "m02_couplers/S_AXIS_ACLK",
                      "m03_couplers/S_AXIS_ACLK",
                      "m04_couplers/S_AXIS_ACLK"
                    ]
                  },
                  "axis_interconnect_0_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/M_AXIS_ARESETN",
                      "s01_couplers/M_AXIS_ARESETN",
                      "s02_couplers/M_AXIS_ARESETN",
                      "s03_couplers/M_AXIS_ARESETN",
                      "s04_couplers/M_AXIS_ARESETN",
                      "m00_couplers/S_AXIS_ARESETN",
                      "m01_couplers/S_AXIS_ARESETN",
                      "m02_couplers/S_AXIS_ARESETN",
                      "m03_couplers/S_AXIS_ARESETN",
                      "m04_couplers/S_AXIS_ARESETN"
                    ]
                  },
                  "S_AXI_CTRL_ACLK_1": {
                    "ports": [
                      "S_AXI_CTRL_ACLK",
                      "xbar/s_axi_ctrl_aclk"
                    ]
                  },
                  "S_AXI_CTRL_ARESETN_1": {
                    "ports": [
                      "S_AXI_CTRL_ARESETN",
                      "xbar/s_axi_ctrl_aresetn"
                    ]
                  },
                  "S00_AXIS_ACLK_1": {
                    "ports": [
                      "S00_AXIS_ACLK",
                      "s00_couplers/S_AXIS_ACLK"
                    ]
                  },
                  "S00_AXIS_ARESETN_1": {
                    "ports": [
                      "S00_AXIS_ARESETN",
                      "s00_couplers/S_AXIS_ARESETN"
                    ]
                  },
                  "S01_AXIS_ACLK_1": {
                    "ports": [
                      "S01_AXIS_ACLK",
                      "s01_couplers/S_AXIS_ACLK"
                    ]
                  },
                  "S01_AXIS_ARESETN_1": {
                    "ports": [
                      "S01_AXIS_ARESETN",
                      "s01_couplers/S_AXIS_ARESETN"
                    ]
                  },
                  "S02_AXIS_ACLK_1": {
                    "ports": [
                      "S02_AXIS_ACLK",
                      "s02_couplers/S_AXIS_ACLK"
                    ]
                  },
                  "S02_AXIS_ARESETN_1": {
                    "ports": [
                      "S02_AXIS_ARESETN",
                      "s02_couplers/S_AXIS_ARESETN"
                    ]
                  },
                  "S03_AXIS_ACLK_1": {
                    "ports": [
                      "S03_AXIS_ACLK",
                      "s03_couplers/S_AXIS_ACLK"
                    ]
                  },
                  "S03_AXIS_ARESETN_1": {
                    "ports": [
                      "S03_AXIS_ARESETN",
                      "s03_couplers/S_AXIS_ARESETN"
                    ]
                  },
                  "S04_AXIS_ACLK_1": {
                    "ports": [
                      "S04_AXIS_ACLK",
                      "s04_couplers/S_AXIS_ACLK"
                    ]
                  },
                  "S04_AXIS_ARESETN_1": {
                    "ports": [
                      "S04_AXIS_ARESETN",
                      "s04_couplers/S_AXIS_ARESETN"
                    ]
                  },
                  "M00_AXIS_ACLK_1": {
                    "ports": [
                      "M00_AXIS_ACLK",
                      "m00_couplers/M_AXIS_ACLK"
                    ]
                  },
                  "M00_AXIS_ARESETN_1": {
                    "ports": [
                      "M00_AXIS_ARESETN",
                      "m00_couplers/M_AXIS_ARESETN"
                    ]
                  },
                  "M01_AXIS_ACLK_1": {
                    "ports": [
                      "M01_AXIS_ACLK",
                      "m01_couplers/M_AXIS_ACLK"
                    ]
                  },
                  "M01_AXIS_ARESETN_1": {
                    "ports": [
                      "M01_AXIS_ARESETN",
                      "m01_couplers/M_AXIS_ARESETN"
                    ]
                  },
                  "M02_AXIS_ACLK_1": {
                    "ports": [
                      "M02_AXIS_ACLK",
                      "m02_couplers/M_AXIS_ACLK"
                    ]
                  },
                  "M02_AXIS_ARESETN_1": {
                    "ports": [
                      "M02_AXIS_ARESETN",
                      "m02_couplers/M_AXIS_ARESETN"
                    ]
                  },
                  "M03_AXIS_ACLK_1": {
                    "ports": [
                      "M03_AXIS_ACLK",
                      "m03_couplers/M_AXIS_ACLK"
                    ]
                  },
                  "M03_AXIS_ARESETN_1": {
                    "ports": [
                      "M03_AXIS_ARESETN",
                      "m03_couplers/M_AXIS_ARESETN"
                    ]
                  },
                  "M04_AXIS_ACLK_1": {
                    "ports": [
                      "M04_AXIS_ACLK",
                      "m04_couplers/M_AXIS_ACLK"
                    ]
                  },
                  "M04_AXIS_ARESETN_1": {
                    "ports": [
                      "M04_AXIS_ARESETN",
                      "m04_couplers/M_AXIS_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "Conn3": {
                "interface_ports": [
                  "M04_AXIS",
                  "axis_interconnect_0/M04_AXIS"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S03_AXIS",
                  "axis_interconnect_0/S03_AXIS"
                ]
              },
              "S02_AXIS_1": {
                "interface_ports": [
                  "S02_AXIS",
                  "axis_interconnect_0/S02_AXIS"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "M03_AXIS",
                  "axis_interconnect_0/M03_AXIS"
                ]
              },
              "S00_AXIS_1": {
                "interface_ports": [
                  "S00_AXIS",
                  "axis_interconnect_0/S00_AXIS"
                ]
              },
              "axis_interconnect_0_M02_AXIS": {
                "interface_ports": [
                  "M02_AXIS",
                  "axis_interconnect_0/M02_AXIS"
                ]
              },
              "S01_AXIS_1": {
                "interface_ports": [
                  "S01_AXIS",
                  "axis_interconnect_0/S01_AXIS"
                ]
              },
              "S_AXI_CTRL_1": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "axis_interconnect_0/S_AXI_CTRL"
                ]
              },
              "axis_interconnect_0_M01_AXIS": {
                "interface_ports": [
                  "M01_AXIS",
                  "axis_interconnect_0/M01_AXIS"
                ]
              },
              "axis_interconnect_0_M00_AXIS": {
                "interface_ports": [
                  "M00_AXIS",
                  "axis_interconnect_0/M00_AXIS"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S04_AXIS",
                  "axis_interconnect_0/S04_AXIS"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_2": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "axis_interconnect_0/ACLK",
                  "axis_interconnect_0/S01_AXIS_ACLK",
                  "axis_interconnect_0/S02_AXIS_ACLK",
                  "axis_interconnect_0/S03_AXIS_ACLK",
                  "axis_interconnect_0/S04_AXIS_ACLK",
                  "axis_interconnect_0/M01_AXIS_ACLK",
                  "axis_interconnect_0/M02_AXIS_ACLK",
                  "axis_interconnect_0/M03_AXIS_ACLK",
                  "axis_interconnect_0/M04_AXIS_ACLK",
                  "axis_interconnect_0/S_AXI_CTRL_ACLK"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "S_AXI_CTRL_ARESETN",
                  "axis_interconnect_0/ARESETN",
                  "axis_interconnect_0/S01_AXIS_ARESETN",
                  "axis_interconnect_0/S02_AXIS_ARESETN",
                  "axis_interconnect_0/S03_AXIS_ARESETN",
                  "axis_interconnect_0/S04_AXIS_ARESETN",
                  "axis_interconnect_0/M01_AXIS_ARESETN",
                  "axis_interconnect_0/M02_AXIS_ARESETN",
                  "axis_interconnect_0/M03_AXIS_ARESETN",
                  "axis_interconnect_0/M04_AXIS_ARESETN",
                  "axis_interconnect_0/S_AXI_CTRL_ARESETN"
                ]
              },
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK1",
                  "axis_interconnect_0/S00_AXIS_ACLK",
                  "axis_interconnect_0/M00_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "axis_interconnect_0/S00_AXIS_ARESETN",
                  "axis_interconnect_0/M00_AXIS_ARESETN"
                ]
              }
            }
          },
          "axi_interconnect_mm_0": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "S00_ACLK": {
                "type": "clk",
                "direction": "I"
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I"
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "axi_interconnect_0": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "top_axi_interconnect_0_3",
                "parameters": {
                  "NUM_MI": {
                    "value": "6"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M02_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M03_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M04_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M05_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M02_ARESETN"
                      }
                    }
                  },
                  "M02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M03_ARESETN"
                      }
                    }
                  },
                  "M03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M04_ARESETN"
                      }
                    }
                  },
                  "M04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M05_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M05_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M05_ARESETN"
                      }
                    }
                  },
                  "M05_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "top_xbar_3",
                    "parameters": {
                      "NUM_MI": {
                        "value": "6"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "top_auto_pc_0",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_pc_to_m00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      },
                      "m00_couplers_to_auto_pc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_pc/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "top_auto_pc_1",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "m02_couplers_to_auto_pc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_pc/S_AXI"
                        ]
                      },
                      "auto_pc_to_m02_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "top_auto_pc_2",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "m03_couplers_to_auto_pc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_pc/S_AXI"
                        ]
                      },
                      "auto_pc_to_m03_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_cc": {
                        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                        "xci_name": "top_auto_cc_2"
                      },
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "top_auto_pc_3",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_cc_to_auto_pc": {
                        "interface_ports": [
                          "auto_cc/M_AXI",
                          "auto_pc/S_AXI"
                        ]
                      },
                      "m04_couplers_to_auto_cc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_cc/S_AXI"
                        ]
                      },
                      "auto_pc_to_m04_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "M_ACLK_1": {
                        "ports": [
                          "M_ACLK",
                          "auto_cc/m_axi_aclk",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_cc/s_axi_aclk"
                        ]
                      },
                      "M_ARESETN_1": {
                        "ports": [
                          "M_ARESETN",
                          "auto_cc/m_axi_aresetn",
                          "auto_pc/aresetn"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_cc/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "m05_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m05_couplers_to_m05_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "xbar_to_m02_couplers": {
                    "interface_ports": [
                      "xbar/M02_AXI",
                      "m02_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  },
                  "m01_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  },
                  "m02_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "M02_AXI",
                      "m02_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m04_couplers": {
                    "interface_ports": [
                      "xbar/M04_AXI",
                      "m04_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m05_couplers": {
                    "interface_ports": [
                      "xbar/M05_AXI",
                      "m05_couplers/S_AXI"
                    ]
                  },
                  "m04_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "M04_AXI",
                      "m04_couplers/M_AXI"
                    ]
                  },
                  "m05_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "M05_AXI",
                      "m05_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m03_couplers": {
                    "interface_ports": [
                      "xbar/M03_AXI",
                      "m03_couplers/S_AXI"
                    ]
                  },
                  "m03_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "M03_AXI",
                      "m03_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_0_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK",
                      "m02_couplers/S_ACLK",
                      "m03_couplers/S_ACLK",
                      "m04_couplers/S_ACLK",
                      "m05_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_0_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN",
                      "m02_couplers/S_ARESETN",
                      "m03_couplers/S_ARESETN",
                      "m04_couplers/S_ARESETN",
                      "m05_couplers/S_ARESETN"
                    ]
                  },
                  "S00_ACLK_1": {
                    "ports": [
                      "S00_ACLK",
                      "s00_couplers/S_ACLK"
                    ]
                  },
                  "S00_ARESETN_1": {
                    "ports": [
                      "S00_ARESETN",
                      "s00_couplers/S_ARESETN"
                    ]
                  },
                  "M00_ACLK_1": {
                    "ports": [
                      "M00_ACLK",
                      "m00_couplers/M_ACLK"
                    ]
                  },
                  "M00_ARESETN_1": {
                    "ports": [
                      "M00_ARESETN",
                      "m00_couplers/M_ARESETN"
                    ]
                  },
                  "M01_ACLK_1": {
                    "ports": [
                      "M01_ACLK",
                      "m01_couplers/M_ACLK"
                    ]
                  },
                  "M01_ARESETN_1": {
                    "ports": [
                      "M01_ARESETN",
                      "m01_couplers/M_ARESETN"
                    ]
                  },
                  "M02_ACLK_1": {
                    "ports": [
                      "M02_ACLK",
                      "m02_couplers/M_ACLK"
                    ]
                  },
                  "M02_ARESETN_1": {
                    "ports": [
                      "M02_ARESETN",
                      "m02_couplers/M_ARESETN"
                    ]
                  },
                  "M03_ACLK_1": {
                    "ports": [
                      "M03_ACLK",
                      "m03_couplers/M_ACLK"
                    ]
                  },
                  "M03_ARESETN_1": {
                    "ports": [
                      "M03_ARESETN",
                      "m03_couplers/M_ARESETN"
                    ]
                  },
                  "M04_ACLK_1": {
                    "ports": [
                      "M04_ACLK",
                      "m04_couplers/M_ACLK"
                    ]
                  },
                  "M04_ARESETN_1": {
                    "ports": [
                      "M04_ARESETN",
                      "m04_couplers/M_ARESETN"
                    ]
                  },
                  "M05_ACLK_1": {
                    "ports": [
                      "M05_ACLK",
                      "m05_couplers/M_ACLK"
                    ]
                  },
                  "M05_ARESETN_1": {
                    "ports": [
                      "M05_ARESETN",
                      "m05_couplers/M_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_M03_AXI": {
                "interface_ports": [
                  "M03_AXI",
                  "axi_interconnect_0/M03_AXI"
                ]
              },
              "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                  "M00_AXI",
                  "axi_interconnect_0/M00_AXI"
                ]
              },
              "axi_interconnect_0_M01_AXI": {
                "interface_ports": [
                  "M01_AXI",
                  "axi_interconnect_0/M01_AXI"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "M05_AXI",
                  "axi_interconnect_0/M05_AXI"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "M04_AXI",
                  "axi_interconnect_0/M04_AXI"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "S00_AXI",
                  "axi_interconnect_0/S00_AXI"
                ]
              },
              "S_AXI_CTRL_1": {
                "interface_ports": [
                  "M02_AXI",
                  "axi_interconnect_0/M02_AXI"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_1": {
                "ports": [
                  "S00_ACLK",
                  "axi_interconnect_0/ACLK",
                  "axi_interconnect_0/S00_ACLK",
                  "axi_interconnect_0/M00_ACLK",
                  "axi_interconnect_0/M01_ACLK",
                  "axi_interconnect_0/M02_ACLK",
                  "axi_interconnect_0/M03_ACLK",
                  "axi_interconnect_0/M05_ACLK"
                ]
              },
              "pcie_0_peripheral_aresetn": {
                "ports": [
                  "S00_ARESETN",
                  "axi_interconnect_0/ARESETN",
                  "axi_interconnect_0/S00_ARESETN",
                  "axi_interconnect_0/M00_ARESETN",
                  "axi_interconnect_0/M01_ARESETN",
                  "axi_interconnect_0/M02_ARESETN",
                  "axi_interconnect_0/M03_ARESETN",
                  "axi_interconnect_0/M05_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "axi_interconnect_0/M04_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "axi_interconnect_0/M04_ARESETN"
                ]
              }
            }
          },
          "axi_dma": {
            "interface_ports": {
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXIS_MM2S": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_S2MM": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "m_axi_sg_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "axi_resetn": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "mm2s_introut": {
                "type": "intr",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "s2mm_introut": {
                "type": "intr",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "axi_dma_0": {
                "vlnv": "xilinx.com:ip:axi_dma:7.1",
                "xci_name": "top_axi_dma_0_0",
                "parameters": {
                  "c_include_mm2s_dre": {
                    "value": "1"
                  },
                  "c_include_s2mm_dre": {
                    "value": "1"
                  },
                  "c_include_sg": {
                    "value": "0"
                  },
                  "c_m_axi_mm2s_data_width": {
                    "value": "128"
                  },
                  "c_m_axi_s2mm_data_width": {
                    "value": "128"
                  },
                  "c_mm2s_burst_size": {
                    "value": "64"
                  },
                  "c_s2mm_burst_size": {
                    "value": "64"
                  }
                }
              },
              "axi_interconnect_0": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "top_axi_interconnect_0_2",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "top_xbar_2",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "2"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s01_couplers_to_s01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_0_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_0": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "axi_interconnect_0_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_0_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s01_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_0_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s01_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_dma_0_M_AXI_S2MM": {
                "interface_ports": [
                  "axi_dma_0/M_AXI_S2MM",
                  "axi_interconnect_0/S01_AXI"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "M00_AXI",
                  "axi_interconnect_0/M00_AXI"
                ]
              },
              "axi_interconnect_mm_M03_AXI": {
                "interface_ports": [
                  "S_AXI_LITE",
                  "axi_dma_0/S_AXI_LITE"
                ]
              },
              "axis_interconnect_M01_AXIS": {
                "interface_ports": [
                  "S_AXIS_S2MM",
                  "axi_dma_0/S_AXIS_S2MM"
                ]
              },
              "S01_AXIS_1": {
                "interface_ports": [
                  "M_AXIS_MM2S",
                  "axi_dma_0/M_AXIS_MM2S"
                ]
              },
              "axi_dma_0_M_AXI_MM2S": {
                "interface_ports": [
                  "axi_dma_0/M_AXI_MM2S",
                  "axi_interconnect_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_1": {
                "ports": [
                  "m_axi_sg_aclk",
                  "axi_dma_0/s_axi_lite_aclk",
                  "axi_dma_0/m_axi_mm2s_aclk",
                  "axi_dma_0/m_axi_s2mm_aclk",
                  "axi_interconnect_0/ACLK",
                  "axi_interconnect_0/S00_ACLK",
                  "axi_interconnect_0/S01_ACLK",
                  "axi_interconnect_0/M00_ACLK"
                ]
              },
              "pcie_0_peripheral_aresetn": {
                "ports": [
                  "axi_resetn",
                  "axi_dma_0/axi_resetn",
                  "axi_interconnect_0/ARESETN",
                  "axi_interconnect_0/S00_ARESETN",
                  "axi_interconnect_0/S01_ARESETN",
                  "axi_interconnect_0/M00_ARESETN"
                ]
              },
              "axi_dma_0_s2mm_introut": {
                "ports": [
                  "axi_dma_0/s2mm_introut",
                  "s2mm_introut"
                ]
              },
              "axi_dma_0_mm2s_introut": {
                "ports": [
                  "axi_dma_0/mm2s_introut",
                  "mm2s_introut"
                ]
              }
            }
          },
          "aurora_reset_0": {
            "vlnv": "user.org:module_ref:aurora_reset:1.0",
            "xci_name": "top_aurora_reset_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "aurora_reset",
              "boundary_crc": "0x0"
            },
            "ports": {
              "reset": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "clk156": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "top_util_ds_buf_1_1_IBUF_OUT",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "156000000",
                    "value_src": "ip_prop"
                  }
                }
              }
            }
          },
          "axi_fifo_mm_s_0": {
            "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
            "xci_name": "top_axi_fifo_mm_s_0_0",
            "parameters": {
              "C_AXIS_TUSER_WIDTH": {
                "value": "4"
              },
              "C_DATA_INTERFACE_TYPE": {
                "value": "1"
              },
              "C_RX_FIFO_DEPTH": {
                "value": "4096"
              },
              "C_RX_FIFO_PF_THRESHOLD": {
                "value": "4090"
              },
              "C_S_AXI4_DATA_WIDTH": {
                "value": "32"
              },
              "C_TX_FIFO_DEPTH": {
                "value": "4096"
              },
              "C_TX_FIFO_PF_THRESHOLD": {
                "value": "4090"
              },
              "C_USE_RX_CUT_THROUGH": {
                "value": "true"
              },
              "C_USE_TX_CTRL": {
                "value": "0"
              },
              "C_USE_TX_CUT_THROUGH": {
                "value": "1"
              }
            }
          },
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "top_axis_data_fifo_0_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "1024"
              },
              "HAS_RD_DATA_COUNT": {
                "value": "1"
              },
              "HAS_WR_DATA_COUNT": {
                "value": "1"
              }
            }
          },
          "axis_data_fifo_1": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "top_axis_data_fifo_1_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "1024"
              },
              "HAS_RD_DATA_COUNT": {
                "value": "1"
              },
              "HAS_WR_DATA_COUNT": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "top_util_vector_logic_0_1",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "top_util_ds_buf_0_2",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              },
              "C_SIZE": {
                "value": "1"
              },
              "DIFF_CLK_IN_BOARD_INTERFACE": {
                "value": "Custom"
              }
            }
          },
          "aurora_0": {
            "vlnv": "acs.eonerc.rwth-aachen.de:user:aurora:1.9",
            "xci_name": "top_aurora_0_0"
          }
        },
        "interface_nets": {
          "aurora_0_SFP": {
            "interface_ports": [
              "sfp",
              "aurora_0/SFP"
            ]
          },
          "S_AXI_CTRL_1": {
            "interface_ports": [
              "axis_interconnect_0/S_AXI_CTRL",
              "axi_interconnect_mm_0/M00_AXI"
            ]
          },
          "axi_interconnect_mm_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_mm_0/M02_AXI",
              "axi_fifo_mm_s_0/S_AXI"
            ]
          },
          "S01_AXIS_1": {
            "interface_ports": [
              "axis_interconnect_0/S01_AXIS",
              "axi_dma/M_AXIS_MM2S"
            ],
            "hdl_attributes": {
              "DEBUG_IN_BD": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "axis_interconnect_0_M04_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M04_AXIS",
              "axis_data_fifo_1/S_AXIS"
            ]
          },
          "axis_interconnect_M01_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M01_AXIS",
              "axi_dma/S_AXIS_S2MM"
            ],
            "hdl_attributes": {
              "DEBUG_IN_BD": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_0/M_AXIS",
              "axis_interconnect_0/S03_AXIS"
            ]
          },
          "axi_interconnect_mm_0_M04_AXI": {
            "interface_ports": [
              "aurora_0/S_AXI",
              "axi_interconnect_mm_0/M04_AXI"
            ]
          },
          "axis_data_fifo_1_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_1/M_AXIS",
              "axis_interconnect_0/S04_AXIS"
            ]
          },
          "axis_interconnect_M02_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M02_AXIS",
              "axi_fifo_mm_s_0/AXI_STR_RXD"
            ],
            "hdl_attributes": {
              "DEBUG_IN_BD": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "axis_interconnect_M03_AXIS": {
            "interface_ports": [
              "axis_data_fifo_0/S_AXIS",
              "axis_interconnect_0/M03_AXIS"
            ]
          },
          "aurora_0_m_axis": {
            "interface_ports": [
              "aurora_0/m_axis",
              "axis_interconnect_0/S00_AXIS"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_interconnect_mm_0/S00_AXI"
            ]
          },
          "S02_AXIS_1": {
            "interface_ports": [
              "axis_interconnect_0/S02_AXIS",
              "axi_fifo_mm_s_0/AXI_STR_TXD"
            ],
            "hdl_attributes": {
              "DEBUG_IN_BD": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "clkbuf_1": {
            "interface_ports": [
              "clkbuf",
              "util_ds_buf_0/CLK_IN_D"
            ]
          },
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "aurora_0/s_axis",
              "axis_interconnect_0/M00_AXIS"
            ]
          },
          "S_AXI_FULL_1": {
            "interface_ports": [
              "S_AXI_FULL",
              "axi_fifo_mm_s_0/S_AXI_FULL"
            ]
          },
          "axi_interconnect_mm_M03_AXI": {
            "interface_ports": [
              "axi_dma/S_AXI_LITE",
              "axi_interconnect_mm_0/M03_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M_AXI_DMA_PCIE",
              "axi_dma/M00_AXI"
            ]
          }
        },
        "nets": {
          "xsg_pio_interrupt": {
            "ports": [
              "axi_fifo_mm_s_0/interrupt",
              "irq_fifo"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "clk",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axi_interconnect_mm_0/S00_ACLK",
              "axi_dma/m_axi_sg_aclk",
              "axi_fifo_mm_s_0/s_axi_aclk",
              "axis_data_fifo_0/s_axis_aclk",
              "axis_data_fifo_1/s_axis_aclk"
            ]
          },
          "axi_dma_0_mm2s_introut": {
            "ports": [
              "axi_dma/mm2s_introut",
              "irq_dma_mm2s"
            ]
          },
          "axi_dma_0_s2mm_introut": {
            "ports": [
              "axi_dma/s2mm_introut",
              "irq_dma_s2mm"
            ]
          },
          "pcie_0_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "axis_interconnect_0/S_AXI_CTRL_ARESETN",
              "axi_interconnect_mm_0/S00_ARESETN",
              "axi_dma/axi_resetn",
              "axi_interconnect_mm_0/M04_ARESETN",
              "axi_fifo_mm_s_0/s_axi_aresetn",
              "axis_data_fifo_0/s_axis_aresetn",
              "axis_data_fifo_1/s_axis_aresetn",
              "aurora_0/S_AXI_ARESETN"
            ]
          },
          "aurora_0_sys_reset_out": {
            "ports": [
              "aurora_0/sys_reset_out",
              "util_vector_logic_0/Op1"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "util_ds_buf_0/IBUF_OUT",
              "aurora_0/gt_refclk1"
            ]
          },
          "user_clk_1": {
            "ports": [
              "user_clk",
              "aurora_reset_0/clk156",
              "aurora_0/free_clk_in"
            ]
          },
          "S00_AXIS_ACLK1_1": {
            "ports": [
              "aurora_0/user_clk_out",
              "axis_interconnect_0/S00_AXIS_ACLK1",
              "axi_interconnect_mm_0/M04_ACLK"
            ]
          },
          "S00_AXIS_ARESETN_1": {
            "ports": [
              "util_vector_logic_0/Res",
              "axis_interconnect_0/S00_AXIS_ARESETN"
            ]
          },
          "aurora_reset_0_reset": {
            "ports": [
              "aurora_reset_0/reset",
              "aurora_0/reset"
            ]
          }
        }
      },
      "mm_interconnect_0": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "S00_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "top_axi_interconnect_0_1",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "top_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "top_auto_ds_0",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "top_auto_pc_4",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "top_auto_pc_5",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M03_AXI": {
            "interface_ports": [
              "M03_AXI",
              "axi_interconnect_0/M03_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_interconnect_0/M00_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "axi_interconnect_0/M01_AXI"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "M02_AXI",
              "axi_interconnect_0/M02_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "axi_interconnect_0_M04_AXI": {
            "interface_ports": [
              "M04_AXI",
              "axi_interconnect_0/M04_AXI"
            ]
          }
        },
        "nets": {
          "S00_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/M02_ARESETN",
              "axi_interconnect_0/M03_ARESETN",
              "axi_interconnect_0/M04_ARESETN"
            ]
          },
          "axi_pcie_0_axi_aclk_out1": {
            "ports": [
              "S00_ACLK",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/M02_ACLK",
              "axi_interconnect_0/M03_ACLK",
              "axi_interconnect_0/M04_ACLK"
            ]
          }
        }
      },
      "pcie_0": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "PCIE_MGT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "PCIE_REFCLK": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CTL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_aclk_out": {
            "type": "clk",
            "direction": "O"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "msi_irq": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "perstn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "top_axi_interconnect_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "top_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "top_auto_cc_3"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              }
            }
          },
          "axi_pcie_0": {
            "vlnv": "xilinx.com:ip:axi_pcie:2.9",
            "xci_name": "top_axi_pcie_0_0",
            "parameters": {
              "AXIBAR2PCIEBAR_0": {
                "value": "0x00000000"
              },
              "AXIBAR_AS_0": {
                "value": "false"
              },
              "AXIBAR_NUM": {
                "value": "1"
              },
              "BAR0_SCALE": {
                "value": "Megabytes"
              },
              "BAR0_SIZE": {
                "value": "4"
              },
              "BAR1_ENABLED": {
                "value": "false"
              },
              "BAR1_SCALE": {
                "value": "N/A"
              },
              "BAR1_SIZE": {
                "value": "8"
              },
              "BAR1_TYPE": {
                "value": "N/A"
              },
              "BASE_CLASS_MENU": {
                "value": "Memory_controller"
              },
              "CLASS_CODE": {
                "value": "0x050000"
              },
              "COMP_TIMEOUT": {
                "value": "50ms"
              },
              "DEVICE_ID": {
                "value": "0x7022"
              },
              "ENABLE_CLASS_CODE": {
                "value": "false"
              },
              "HIGHADDR": {
                "value": "0x10000FFF"
              },
              "INTERRUPT_PIN": {
                "value": "false"
              },
              "MAX_LINK_SPEED": {
                "value": "5.0_GT/s"
              },
              "M_AXI_DATA_WIDTH": {
                "value": "128"
              },
              "NO_OF_LANES": {
                "value": "X4"
              },
              "NUM_MSI_REQ": {
                "value": "4"
              },
              "PCIEBAR2AXIBAR_1": {
                "value": "0xFFFFFFFF"
              },
              "PCIE_BLK_LOCN": {
                "value": "X1Y0"
              },
              "SUB_CLASS_INTERFACE_MENU": {
                "value": "RAM"
              },
              "S_AXI_DATA_WIDTH": {
                "value": "128"
              },
              "S_AXI_SUPPORTS_NARROW_BURST": {
                "value": "true"
              },
              "XLNX_REF_BOARD": {
                "value": "VC707"
              },
              "en_transceiver_status_ports": {
                "value": "false"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "top_util_vector_logic_0_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "axi_reset_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "top_axi_reset_0_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x00000000"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "0"
              }
            }
          },
          "rst_axi_pcie_0_125M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "top_rst_axi_pcie_0_125M_0",
            "parameters": {
              "C_AUX_RESET_HIGH": {
                "value": "0"
              },
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "8"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "top_util_ds_buf_0_1",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "axi_pcie_intc_0": {
            "vlnv": "acs.eonerc.rwth-aachen.de:user:axi_pcie_intc:1.3",
            "xci_name": "top_axi_pcie_intc_0_0"
          }
        },
        "interface_nets": {
          "axi_pcie_0_pcie_7x_mgt": {
            "interface_ports": [
              "PCIE_MGT",
              "axi_pcie_0/pcie_7x_mgt"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M01_AXI",
              "axi_pcie_intc_0/s_axi"
            ]
          },
          "axi_pcie_0_M_AXI": {
            "interface_ports": [
              "M_AXI",
              "axi_pcie_0/M_AXI"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "axi_pcie_0/S_AXI"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_reset_0/S_AXI",
              "axi_interconnect_0/M02_AXI"
            ]
          },
          "pcie_ref_1": {
            "interface_ports": [
              "PCIE_REFCLK",
              "util_ds_buf_0/CLK_IN_D"
            ]
          },
          "S_AXI_CTL_1": {
            "interface_ports": [
              "S_AXI_CTL",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "axi_pcie_0/S_AXI_CTL"
            ]
          }
        },
        "nets": {
          "S00_ARESETN_1": {
            "ports": [
              "rst_axi_pcie_0_125M/interconnect_aresetn",
              "interconnect_aresetn",
              "axi_pcie_0/axi_aresetn"
            ]
          },
          "aux_reset_in_1": {
            "ports": [
              "perstn",
              "rst_axi_pcie_0_125M/aux_reset_in"
            ]
          },
          "axi_pcie_0_axi_aclk_out1": {
            "ports": [
              "axi_pcie_0/axi_aclk_out",
              "axi_aclk_out",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/M02_ACLK",
              "axi_reset_0/s_axi_aclk",
              "rst_axi_pcie_0_125M/slowest_sync_clk",
              "axi_pcie_intc_0/s_axi_aclk"
            ]
          },
          "axi_pcie_0_axi_ctl_aclk_out": {
            "ports": [
              "axi_pcie_0/axi_ctl_aclk_out",
              "axi_interconnect_0/M00_ACLK"
            ]
          },
          "axi_pcie_0_mmcm_lock": {
            "ports": [
              "axi_pcie_0/mmcm_lock",
              "rst_axi_pcie_0_125M/dcm_locked"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "util_ds_buf_0/IBUF_OUT",
              "axi_pcie_0/REFCLK"
            ]
          },
          "rst_axi_pcie_0_125M_peripheral_aresetn": {
            "ports": [
              "rst_axi_pcie_0_125M/peripheral_aresetn",
              "peripheral_aresetn",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/M02_ARESETN",
              "axi_reset_0/s_axi_aresetn",
              "axi_pcie_intc_0/s_axi_aresetn"
            ]
          },
          "axi_pcie_intc_0_INTX_MSI_Request": {
            "ports": [
              "axi_pcie_intc_0/INTX_MSI_Request",
              "axi_pcie_0/INTX_MSI_Request"
            ]
          },
          "axi_pcie_intc_0_MSI_Vector_Num": {
            "ports": [
              "axi_pcie_intc_0/MSI_Vector_Num",
              "axi_pcie_0/MSI_Vector_Num"
            ]
          },
          "msi_irq_1": {
            "ports": [
              "msi_irq",
              "axi_pcie_intc_0/intr"
            ]
          },
          "axi_pcie_0_MSI_enable": {
            "ports": [
              "axi_pcie_0/MSI_enable",
              "axi_pcie_intc_0/MSI_Enable"
            ]
          },
          "axi_pcie_0_INTX_MSI_Grant": {
            "ports": [
              "axi_pcie_0/INTX_MSI_Grant",
              "axi_pcie_intc_0/INTX_MSI_Grant"
            ]
          },
          "axi_pcie_0_MSI_Vector_Width": {
            "ports": [
              "axi_pcie_0/MSI_Vector_Width",
              "axi_pcie_intc_0/MSI_Vector_Width"
            ]
          },
          "axi_reset_0_gpio_io_o": {
            "ports": [
              "axi_reset_0/gpio_io_o",
              "util_vector_logic_0/Op1"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "rst_axi_pcie_0_125M/ext_reset_in"
            ]
          }
        }
      },
      "concat_0": {
        "vlnv": "user.org:module_ref:concat:1.0",
        "xci_name": "top_concat_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "concat",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in3": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              },
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "in2": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              },
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "in1": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              },
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "in0": {
            "direction": "I"
          },
          "concated": {
            "direction": "O",
            "left": "3",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "top_util_ds_buf_1_1"
      }
    },
    "interface_nets": {
      "user_clk_2": {
        "interface_ports": [
          "user_clk",
          "util_ds_buf_1/CLK_IN_D"
        ]
      },
      "clkbuf_1": {
        "interface_ports": [
          "clkbuf",
          "hier_0/clkbuf"
        ]
      },
      "pcie_ref_1": {
        "interface_ports": [
          "pcie_ref",
          "pcie_0/PCIE_REFCLK"
        ]
      },
      "mm_interconnect_M04_AXI1": {
        "interface_ports": [
          "mm_interconnect_0/M03_AXI",
          "pcie_0/S_AXI_CTL"
        ]
      },
      "pcie_M_AXI": {
        "interface_ports": [
          "pcie_0/M_AXI",
          "mm_interconnect_0/S00_AXI"
        ],
        "hdl_attributes": {
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "pcie_PCIE_MGT": {
        "interface_ports": [
          "pcie_mgt",
          "pcie_0/PCIE_MGT"
        ]
      },
      "hier_0_M_AXI_DMA_PCIE": {
        "interface_ports": [
          "hier_0/M_AXI_DMA_PCIE",
          "pcie_0/S_AXI"
        ],
        "hdl_attributes": {
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "hier_0_sfp": {
        "interface_ports": [
          "sfp",
          "hier_0/sfp"
        ]
      },
      "mm_interconnect_M03_AXI": {
        "interface_ports": [
          "mm_interconnect_0/M02_AXI",
          "hier_0/S_AXI_LITE"
        ]
      },
      "mm_interconnect_0_M04_AXI": {
        "interface_ports": [
          "mm_interconnect_0/M04_AXI",
          "hier_0/S_AXI_FULL"
        ]
      },
      "mm_interconnect_M00_AXI": {
        "interface_ports": [
          "mm_interconnect_0/M00_AXI",
          "timer_0/S_AXI"
        ]
      }
    },
    "nets": {
      "s_axi_aclk_1": {
        "ports": [
          "pcie_0/axi_aclk_out",
          "timer_0/s_axi_aclk",
          "hier_0/clk",
          "mm_interconnect_0/S00_ACLK"
        ]
      },
      "pcie_0_peripheral_aresetn": {
        "ports": [
          "pcie_0/peripheral_aresetn",
          "timer_0/s_axi_aresetn",
          "hier_0/aresetn"
        ]
      },
      "pcie_0_interconnect_aresetn": {
        "ports": [
          "pcie_0/interconnect_aresetn",
          "mm_interconnect_0/M01_ARESETN"
        ]
      },
      "perstn_1": {
        "ports": [
          "perstn",
          "pcie_0/perstn"
        ]
      },
      "user_clk_1": {
        "ports": [
          "util_ds_buf_1/IBUF_OUT",
          "hier_0/user_clk"
        ]
      },
      "hier_0_irq_dma_s2mm": {
        "ports": [
          "hier_0/irq_dma_s2mm",
          "concat_0/in3"
        ]
      },
      "hier_0_irq_dma_mm2s": {
        "ports": [
          "hier_0/irq_dma_mm2s",
          "concat_0/in2"
        ]
      },
      "hier_0_irq_fifo": {
        "ports": [
          "hier_0/irq_fifo",
          "concat_0/in1"
        ]
      },
      "timer_0_irq_timer_0": {
        "ports": [
          "timer_0/irq_timer_0",
          "concat_0/in0"
        ]
      },
      "msi_irq_1": {
        "ports": [
          "concat_0/concated",
          "pcie_0/msi_irq"
        ]
      }
    },
    "addressing": {
      "/hier_0/axi_dma/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/pcie_0/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_pcie_0_BAR0": {
                "address_block": "/pcie_0/axi_pcie_0/S_AXI/BAR0",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          }
        }
      },
      "/pcie_0/axi_pcie_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_aurora_0_reg0": {
                "address_block": "/hier_0/aurora_0/S_AXI/reg0",
                "offset": "0x00006000",
                "range": "4K"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/hier_0/axi_dma/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00003000",
                "range": "4K"
              },
              "SEG_axi_fifo_mm_s_0_Mem0": {
                "address_block": "/hier_0/axi_fifo_mm_s_0/S_AXI/Mem0",
                "offset": "0x00008000",
                "range": "8K"
              },
              "SEG_axi_fifo_mm_s_0_Mem1": {
                "address_block": "/hier_0/axi_fifo_mm_s_0/S_AXI_FULL/Mem1",
                "offset": "0x0000C000",
                "range": "8K"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/pcie_0/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x10000000",
                "range": "256M"
              },
              "SEG_axi_pcie_intc_0_reg0": {
                "address_block": "/pcie_0/axi_pcie_intc_0/s_axi/reg0",
                "offset": "0x00001000",
                "range": "4K"
              },
              "SEG_axi_reset_0_Reg": {
                "address_block": "/pcie_0/axi_reset_0/S_AXI/Reg",
                "offset": "0x00007000",
                "range": "4K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/timer_0/axi_timer_0/S_AXI/Reg",
                "offset": "0x00004000",
                "range": "4K"
              },
              "SEG_xbar_Reg": {
                "address_block": "/hier_0/axis_interconnect_0/axis_interconnect_0/xbar/S_AXI_CTRL/Reg",
                "offset": "0x00005000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}