library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity ALU_2 is
    Port ( A : in  std_logic_vector(15 downto 0);
           B : in  std_logic_vector(1 downto 0);
           result : out  std_logic_vector(15 downto 0);
           overflow : out  std_logic);
end ALU_2;

architecture Behavioral of ALU_2 is
begin

    process (A, B)
        variable temp : std_logic_vector(15 downto 0);
    begin
        temp := A + "0000000000000010"; -- Add 2 to A
        result <= temp(15 downto 0);
        overflow <= '0'; -- No overflow condition for this operation
    end process;

endÂ Behavioral;