Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:15:22 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -file postPlace.timing.rpt
| Design       : diffeq_paj_convert
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.278ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 7.926ns (75.832%)  route 2.526ns (24.168%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.329 - 9.500 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.267     1.824    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.217     3.121    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.747 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     5.747    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.685 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.409     7.094    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.137 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.137    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.394 r  u_var2_i_34/CO[3]
                         net (fo=1, estimated)        0.000     7.394    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.443 r  u_var2_i_29__0/CO[3]
                         net (fo=1, estimated)        0.000     7.443    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.596 r  u_var2_i_24__0/O[1]
                         net (fo=6, estimated)        0.373     7.969    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.088 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.088    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.345 r  u_var2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.345    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.449 r  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     8.803    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.160 r  u_var2/u_var2/P[3]
                         net (fo=1, estimated)        0.434    11.594    n_102_u_var2/u_var2
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.637 r  u_var[27]_i_16/O
                         net (fo=1, routed)           0.000    11.637    n_0_u_var[27]_i_16
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.875 r  u_var_reg[27]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    11.875    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.027 f  u_var_reg[31]_i_12/O[1]
                         net (fo=3, estimated)        0.411    12.438    n_6_u_var_reg[31]_i_12
    SLICE_X13Y167        LUT3 (Prop_lut3_I0_O)        0.121    12.559 r  u_var[27]_i_4/O
                         net (fo=1, estimated)        0.092    12.651    n_0_u_var[27]_i_4
    SLICE_X12Y167        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.847 r  u_var_reg[27]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.847    n_0_u_var_reg[27]_i_2
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.999 r  u_var_reg[31]_i_2/O[1]
                         net (fo=1, estimated)        0.244    13.243    u_var0[29]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.121    13.364 r  u_var[29]_i_1/O
                         net (fo=2, estimated)        0.209    13.573    u_var[29]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.204    11.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.219 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.110    12.329    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.276    12.605    
                         clock uncertainty           -0.035    12.570    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275    12.295    temp/temp
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -13.573    
  -------------------------------------------------------------------
                         slack                                 -1.278    




