{"vcs1":{"timestamp_begin":1681354309.693848294, "rt":1.59, "ut":0.16, "st":0.13}}
{"vcselab":{"timestamp_begin":1681354311.323265426, "rt":1.41, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1681354312.907575419, "rt":1.15, "ut":0.07, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681354309.397724543}
{"VCS_COMP_START_TIME": 1681354309.397724543}
{"VCS_COMP_END_TIME": 1681354314.965603949}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338276}}
{"stitch_vcselab": {"peak_mem": 222664}}
