Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 30 12:06:31 2023
| Host         : 25da8ddd604d running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (11785)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17280)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11785)
----------------------------
 There are 167 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[0].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[0].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[0].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[0].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[0].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[0].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[0].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[0].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[0].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[0].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[0].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[10].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[10].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[10].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[10].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[10].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[10].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[10].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[10].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[10].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[10].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[10].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[11].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[11].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[11].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[11].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[11].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[11].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[11].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[11].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[11].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[11].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[11].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[12].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[12].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[12].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[12].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[12].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[12].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[12].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[12].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[12].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[12].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[12].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[13].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[13].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[13].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[13].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[13].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[13].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[13].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[13].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[13].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[13].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[13].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[14].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[14].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[14].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[14].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[14].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[14].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[14].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[14].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[14].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[14].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[14].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[15].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[15].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[15].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[15].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[15].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[15].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[15].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[15].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[15].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[15].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[15].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[1].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[1].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[1].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[1].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[1].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[1].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[1].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[1].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[1].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[1].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[1].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[2].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[2].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[2].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[2].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[2].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[2].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[2].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[2].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[2].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[2].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[2].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[3].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[3].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[3].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[3].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[3].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[3].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[3].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[3].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[3].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[3].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[3].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[4].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[4].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[4].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[4].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[4].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[4].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[4].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[4].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[4].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[4].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[4].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[5].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[5].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[5].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[5].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[5].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[5].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[5].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[5].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[5].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[5].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[5].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[6].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[6].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[6].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[6].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[6].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[6].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[6].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[6].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[6].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[6].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[6].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[7].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[7].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[7].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[7].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[7].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[7].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[7].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[7].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[7].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[7].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[7].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[8].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[8].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[8].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[8].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[8].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[8].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[8].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[8].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[8].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[8].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[8].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[9].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[9].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[9].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[9].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[9].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[9].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[9].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[9].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[9].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[9].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[0].genblk1[9].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 6498 register/latch pins with no clock driven by root clock pin: logclk_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: prng4/rnd_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: prng4/rnd_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: prng4/rnd_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17280)
----------------------------------------------------
 There are 17280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.703        0.000                      0                 7443        0.042        0.000                      0                 7443        1.790        0.000                       0                  2520  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clock_wizard/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 5.992}        11.983          83.448          
  clk_out2_clk_wiz_0       {0.000 105.785}      211.570         4.727           
  clkfbout_clk_wiz_0       {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_wizard/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             0.703        0.000                      0                 7409        0.042        0.000                      0                 7409        5.492        0.000                       0                  2497  
  clk_out2_clk_wiz_0           206.896        0.000                      0                   34        0.100        0.000                      0                   34        1.790        0.000                       0                    19  
  clkfbout_clk_wiz_0                                                                                                                                                        47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_wizard/inst/clk_in1
  To Clock:  clock_wizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_wizard/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.256ns  (logic 6.673ns (59.286%)  route 4.583ns (40.714%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 13.665 - 11.983 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.626     1.628    drawcon/genblk3[3].genblk1[1].enemy_draw/clk_out1
    SLICE_X41Y68         FDRE                                         r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=160, routed)         2.412     4.496    drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y[1]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.620 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_10__0/O
                         net (fo=1, routed)           0.000     4.620    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_10__0_n_1
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.153 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     5.153    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__1_n_1
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.270 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.270    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__1_n_1
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.593 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_1__1/O[1]
                         net (fo=1, routed)           0.596     6.189    drawcon/genblk3[1].genblk1[8].enemy_draw/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023    10.212 r  drawcon/genblk3[1].genblk1[8].enemy_draw/address0/P[1]
                         net (fo=2, routed)           1.575    11.787    genblk2[1].genblk1[8].enemy/address_reg[11][1]
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.124    11.911 r  genblk2[1].genblk1[8].enemy/address[3]_i_4__9/O
                         net (fo=1, routed)           0.000    11.911    genblk2[1].genblk1[8].enemy/address[3]_i_4__9_n_1
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.444 r  genblk2[1].genblk1[8].enemy/address_reg[3]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    12.444    genblk2[1].genblk1[8].enemy/address_reg[3]_i_1__9_n_1
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.561 r  genblk2[1].genblk1[8].enemy/address_reg[7]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    12.561    genblk2[1].genblk1[8].enemy/address_reg[7]_i_1__9_n_1
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.884 r  genblk2[1].genblk1[8].enemy/address_reg[11]_i_2__1/O[1]
                         net (fo=1, routed)           0.000    12.884    drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[11]_4[9]
    SLICE_X38Y41         FDRE                                         r  drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.679    13.665    drawcon/genblk3[1].genblk1[8].enemy_draw/clk_out1
    SLICE_X38Y41         FDRE                                         r  drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[9]/C
                         clock pessimism              0.007    13.672    
                         clock uncertainty           -0.195    13.478    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.109    13.587    drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[9]
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.248ns  (logic 6.665ns (59.257%)  route 4.583ns (40.743%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 13.665 - 11.983 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.626     1.628    drawcon/genblk3[3].genblk1[1].enemy_draw/clk_out1
    SLICE_X41Y68         FDRE                                         r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=160, routed)         2.412     4.496    drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y[1]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.620 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_10__0/O
                         net (fo=1, routed)           0.000     4.620    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_10__0_n_1
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.153 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     5.153    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__1_n_1
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.270 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.270    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__1_n_1
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.593 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_1__1/O[1]
                         net (fo=1, routed)           0.596     6.189    drawcon/genblk3[1].genblk1[8].enemy_draw/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023    10.212 r  drawcon/genblk3[1].genblk1[8].enemy_draw/address0/P[1]
                         net (fo=2, routed)           1.575    11.787    genblk2[1].genblk1[8].enemy/address_reg[11][1]
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.124    11.911 r  genblk2[1].genblk1[8].enemy/address[3]_i_4__9/O
                         net (fo=1, routed)           0.000    11.911    genblk2[1].genblk1[8].enemy/address[3]_i_4__9_n_1
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.444 r  genblk2[1].genblk1[8].enemy/address_reg[3]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    12.444    genblk2[1].genblk1[8].enemy/address_reg[3]_i_1__9_n_1
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.561 r  genblk2[1].genblk1[8].enemy/address_reg[7]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    12.561    genblk2[1].genblk1[8].enemy/address_reg[7]_i_1__9_n_1
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.876 r  genblk2[1].genblk1[8].enemy/address_reg[11]_i_2__1/O[3]
                         net (fo=1, routed)           0.000    12.876    drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[11]_4[11]
    SLICE_X38Y41         FDRE                                         r  drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.679    13.665    drawcon/genblk3[1].genblk1[8].enemy_draw/clk_out1
    SLICE_X38Y41         FDRE                                         r  drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[11]/C
                         clock pessimism              0.007    13.672    
                         clock uncertainty           -0.195    13.478    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.109    13.587    drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[11]
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                         -12.876    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 drawcon/next_pixel_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[0].genblk1[2].enemy_draw/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.187ns  (logic 6.492ns (58.030%)  route 4.695ns (41.970%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 13.707 - 11.983 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.625     1.627    drawcon/clk_out1
    SLICE_X39Y69         FDRE                                         r  drawcon/next_pixel_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456     2.083 r  drawcon/next_pixel_y_reg[5]/Q
                         net (fo=168, routed)         2.551     4.634    drawcon/genblk3[0].genblk1[2].enemy_draw/background_address10[2]
    SLICE_X62Y27         LUT2 (Prop_lut2_I0_O)        0.124     4.758 r  drawcon/genblk3[0].genblk1[2].enemy_draw/address0_i_8__58/O
                         net (fo=1, routed)           0.000     4.758    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_137[1]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.291 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__60/CO[3]
                         net (fo=1, routed)           0.000     5.291    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__60_n_1
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.530 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_1__60/O[2]
                         net (fo=2, routed)           1.515     7.045    drawcon/genblk3[0].genblk1[2].enemy_draw/A[10]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      4.018    11.063 r  drawcon/genblk3[0].genblk1[2].enemy_draw/address0/P[1]
                         net (fo=2, routed)           0.630    11.693    genblk2[0].genblk1[2].enemy/address_reg[11][1]
    SLICE_X79Y9          LUT3 (Prop_lut3_I2_O)        0.124    11.817 r  genblk2[0].genblk1[2].enemy/address[3]_i_4__68/O
                         net (fo=1, routed)           0.000    11.817    genblk2[0].genblk1[2].enemy/address[3]_i_4__68_n_1
    SLICE_X79Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.367 r  genblk2[0].genblk1[2].enemy/address_reg[3]_i_1__68/CO[3]
                         net (fo=1, routed)           0.000    12.367    genblk2[0].genblk1[2].enemy/address_reg[3]_i_1__68_n_1
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.481 r  genblk2[0].genblk1[2].enemy/address_reg[7]_i_1__68/CO[3]
                         net (fo=1, routed)           0.000    12.481    genblk2[0].genblk1[2].enemy/address_reg[7]_i_1__68_n_1
    SLICE_X79Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.815 r  genblk2[0].genblk1[2].enemy/address_reg[11]_i_2__60/O[1]
                         net (fo=1, routed)           0.000    12.815    drawcon/genblk3[0].genblk1[2].enemy_draw/address_reg[11]_4[9]
    SLICE_X79Y11         FDRE                                         r  drawcon/genblk3[0].genblk1[2].enemy_draw/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.721    13.707    drawcon/genblk3[0].genblk1[2].enemy_draw/clk_out1
    SLICE_X79Y11         FDRE                                         r  drawcon/genblk3[0].genblk1[2].enemy_draw/address_reg[9]/C
                         clock pessimism              0.007    13.714    
                         clock uncertainty           -0.195    13.520    
    SLICE_X79Y11         FDRE (Setup_fdre_C_D)        0.062    13.582    drawcon/genblk3[0].genblk1[2].enemy_draw/address_reg[9]
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[2].genblk1[7].enemy_draw/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.945ns  (logic 6.720ns (61.395%)  route 4.225ns (38.605%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 13.483 - 11.983 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.626     1.628    drawcon/genblk3[3].genblk1[1].enemy_draw/clk_out1
    SLICE_X41Y68         FDRE                                         r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=160, routed)         2.358     4.442    drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y[1]
    SLICE_X28Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.566 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_9__14/O
                         net (fo=1, routed)           0.000     4.566    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_9__14_n_1
    SLICE_X28Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.116 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__16/CO[3]
                         net (fo=1, routed)           0.000     5.116    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__16_n_1
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__16/CO[3]
                         net (fo=1, routed)           0.000     5.230    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__16_n_1
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_1__16/O[1]
                         net (fo=1, routed)           1.177     6.742    drawcon/genblk3[2].genblk1[7].enemy_draw/A[9]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.020    10.762 r  drawcon/genblk3[2].genblk1[7].enemy_draw/address0/P[1]
                         net (fo=2, routed)           0.681    11.443    genblk2[2].genblk1[7].enemy/address_reg[11][1]
    SLICE_X11Y123        LUT3 (Prop_lut3_I2_O)        0.124    11.567 r  genblk2[2].genblk1[7].enemy/address[3]_i_4__24/O
                         net (fo=1, routed)           0.000    11.567    genblk2[2].genblk1[7].enemy/address[3]_i_4__24_n_1
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.117 r  genblk2[2].genblk1[7].enemy/address_reg[3]_i_1__24/CO[3]
                         net (fo=1, routed)           0.000    12.117    genblk2[2].genblk1[7].enemy/address_reg[3]_i_1__24_n_1
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  genblk2[2].genblk1[7].enemy/address_reg[7]_i_1__24/CO[3]
                         net (fo=1, routed)           0.009    12.240    genblk2[2].genblk1[7].enemy/address_reg[7]_i_1__24_n_1
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.574 r  genblk2[2].genblk1[7].enemy/address_reg[11]_i_2__16/O[1]
                         net (fo=1, routed)           0.000    12.574    drawcon/genblk3[2].genblk1[7].enemy_draw/address_reg[11]_4[9]
    SLICE_X11Y125        FDRE                                         r  drawcon/genblk3[2].genblk1[7].enemy_draw/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.497    13.483    drawcon/genblk3[2].genblk1[7].enemy_draw/clk_out1
    SLICE_X11Y125        FDRE                                         r  drawcon/genblk3[2].genblk1[7].enemy_draw/address_reg[9]/C
                         clock pessimism             -0.001    13.482    
                         clock uncertainty           -0.195    13.287    
    SLICE_X11Y125        FDRE (Setup_fdre_C_D)        0.062    13.349    drawcon/genblk3[2].genblk1[7].enemy_draw/address_reg[9]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.172ns  (logic 6.589ns (58.980%)  route 4.583ns (41.020%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 13.665 - 11.983 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.626     1.628    drawcon/genblk3[3].genblk1[1].enemy_draw/clk_out1
    SLICE_X41Y68         FDRE                                         r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=160, routed)         2.412     4.496    drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y[1]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.620 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_10__0/O
                         net (fo=1, routed)           0.000     4.620    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_10__0_n_1
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.153 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     5.153    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__1_n_1
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.270 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.270    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__1_n_1
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.593 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_1__1/O[1]
                         net (fo=1, routed)           0.596     6.189    drawcon/genblk3[1].genblk1[8].enemy_draw/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023    10.212 r  drawcon/genblk3[1].genblk1[8].enemy_draw/address0/P[1]
                         net (fo=2, routed)           1.575    11.787    genblk2[1].genblk1[8].enemy/address_reg[11][1]
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.124    11.911 r  genblk2[1].genblk1[8].enemy/address[3]_i_4__9/O
                         net (fo=1, routed)           0.000    11.911    genblk2[1].genblk1[8].enemy/address[3]_i_4__9_n_1
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.444 r  genblk2[1].genblk1[8].enemy/address_reg[3]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    12.444    genblk2[1].genblk1[8].enemy/address_reg[3]_i_1__9_n_1
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.561 r  genblk2[1].genblk1[8].enemy/address_reg[7]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    12.561    genblk2[1].genblk1[8].enemy/address_reg[7]_i_1__9_n_1
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.800 r  genblk2[1].genblk1[8].enemy/address_reg[11]_i_2__1/O[2]
                         net (fo=1, routed)           0.000    12.800    drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[11]_4[10]
    SLICE_X38Y41         FDRE                                         r  drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.679    13.665    drawcon/genblk3[1].genblk1[8].enemy_draw/clk_out1
    SLICE_X38Y41         FDRE                                         r  drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[10]/C
                         clock pessimism              0.007    13.672    
                         clock uncertainty           -0.195    13.478    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.109    13.587    drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[10]
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 drawcon/next_pixel_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[0].genblk1[2].enemy_draw/address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.166ns  (logic 6.471ns (57.951%)  route 4.695ns (42.049%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 13.707 - 11.983 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.625     1.627    drawcon/clk_out1
    SLICE_X39Y69         FDRE                                         r  drawcon/next_pixel_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456     2.083 r  drawcon/next_pixel_y_reg[5]/Q
                         net (fo=168, routed)         2.551     4.634    drawcon/genblk3[0].genblk1[2].enemy_draw/background_address10[2]
    SLICE_X62Y27         LUT2 (Prop_lut2_I0_O)        0.124     4.758 r  drawcon/genblk3[0].genblk1[2].enemy_draw/address0_i_8__58/O
                         net (fo=1, routed)           0.000     4.758    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_137[1]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.291 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__60/CO[3]
                         net (fo=1, routed)           0.000     5.291    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__60_n_1
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.530 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_1__60/O[2]
                         net (fo=2, routed)           1.515     7.045    drawcon/genblk3[0].genblk1[2].enemy_draw/A[10]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      4.018    11.063 r  drawcon/genblk3[0].genblk1[2].enemy_draw/address0/P[1]
                         net (fo=2, routed)           0.630    11.693    genblk2[0].genblk1[2].enemy/address_reg[11][1]
    SLICE_X79Y9          LUT3 (Prop_lut3_I2_O)        0.124    11.817 r  genblk2[0].genblk1[2].enemy/address[3]_i_4__68/O
                         net (fo=1, routed)           0.000    11.817    genblk2[0].genblk1[2].enemy/address[3]_i_4__68_n_1
    SLICE_X79Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.367 r  genblk2[0].genblk1[2].enemy/address_reg[3]_i_1__68/CO[3]
                         net (fo=1, routed)           0.000    12.367    genblk2[0].genblk1[2].enemy/address_reg[3]_i_1__68_n_1
    SLICE_X79Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.481 r  genblk2[0].genblk1[2].enemy/address_reg[7]_i_1__68/CO[3]
                         net (fo=1, routed)           0.000    12.481    genblk2[0].genblk1[2].enemy/address_reg[7]_i_1__68_n_1
    SLICE_X79Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.794 r  genblk2[0].genblk1[2].enemy/address_reg[11]_i_2__60/O[3]
                         net (fo=1, routed)           0.000    12.794    drawcon/genblk3[0].genblk1[2].enemy_draw/address_reg[11]_4[11]
    SLICE_X79Y11         FDRE                                         r  drawcon/genblk3[0].genblk1[2].enemy_draw/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.721    13.707    drawcon/genblk3[0].genblk1[2].enemy_draw/clk_out1
    SLICE_X79Y11         FDRE                                         r  drawcon/genblk3[0].genblk1[2].enemy_draw/address_reg[11]/C
                         clock pessimism              0.007    13.714    
                         clock uncertainty           -0.195    13.520    
    SLICE_X79Y11         FDRE (Setup_fdre_C_D)        0.062    13.582    drawcon/genblk3[0].genblk1[2].enemy_draw/address_reg[11]
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                         -12.794    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[2].genblk1[7].enemy_draw/address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.924ns  (logic 6.699ns (61.321%)  route 4.225ns (38.679%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 13.483 - 11.983 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.626     1.628    drawcon/genblk3[3].genblk1[1].enemy_draw/clk_out1
    SLICE_X41Y68         FDRE                                         r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=160, routed)         2.358     4.442    drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y[1]
    SLICE_X28Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.566 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_9__14/O
                         net (fo=1, routed)           0.000     4.566    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_9__14_n_1
    SLICE_X28Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.116 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__16/CO[3]
                         net (fo=1, routed)           0.000     5.116    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__16_n_1
    SLICE_X28Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__16/CO[3]
                         net (fo=1, routed)           0.000     5.230    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__16_n_1
    SLICE_X28Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_1__16/O[1]
                         net (fo=1, routed)           1.177     6.742    drawcon/genblk3[2].genblk1[7].enemy_draw/A[9]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.020    10.762 r  drawcon/genblk3[2].genblk1[7].enemy_draw/address0/P[1]
                         net (fo=2, routed)           0.681    11.443    genblk2[2].genblk1[7].enemy/address_reg[11][1]
    SLICE_X11Y123        LUT3 (Prop_lut3_I2_O)        0.124    11.567 r  genblk2[2].genblk1[7].enemy/address[3]_i_4__24/O
                         net (fo=1, routed)           0.000    11.567    genblk2[2].genblk1[7].enemy/address[3]_i_4__24_n_1
    SLICE_X11Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.117 r  genblk2[2].genblk1[7].enemy/address_reg[3]_i_1__24/CO[3]
                         net (fo=1, routed)           0.000    12.117    genblk2[2].genblk1[7].enemy/address_reg[3]_i_1__24_n_1
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.231 r  genblk2[2].genblk1[7].enemy/address_reg[7]_i_1__24/CO[3]
                         net (fo=1, routed)           0.009    12.240    genblk2[2].genblk1[7].enemy/address_reg[7]_i_1__24_n_1
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.553 r  genblk2[2].genblk1[7].enemy/address_reg[11]_i_2__16/O[3]
                         net (fo=1, routed)           0.000    12.553    drawcon/genblk3[2].genblk1[7].enemy_draw/address_reg[11]_4[11]
    SLICE_X11Y125        FDRE                                         r  drawcon/genblk3[2].genblk1[7].enemy_draw/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.497    13.483    drawcon/genblk3[2].genblk1[7].enemy_draw/clk_out1
    SLICE_X11Y125        FDRE                                         r  drawcon/genblk3[2].genblk1[7].enemy_draw/address_reg[11]/C
                         clock pessimism             -0.001    13.482    
                         clock uncertainty           -0.195    13.287    
    SLICE_X11Y125        FDRE (Setup_fdre_C_D)        0.062    13.349    drawcon/genblk3[2].genblk1[7].enemy_draw/address_reg[11]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.152ns  (logic 6.569ns (58.907%)  route 4.583ns (41.093%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 13.665 - 11.983 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.626     1.628    drawcon/genblk3[3].genblk1[1].enemy_draw/clk_out1
    SLICE_X41Y68         FDRE                                         r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=160, routed)         2.412     4.496    drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y[1]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.620 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_10__0/O
                         net (fo=1, routed)           0.000     4.620    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_10__0_n_1
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.153 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     5.153    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__1_n_1
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.270 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.270    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__1_n_1
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.593 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_1__1/O[1]
                         net (fo=1, routed)           0.596     6.189    drawcon/genblk3[1].genblk1[8].enemy_draw/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023    10.212 r  drawcon/genblk3[1].genblk1[8].enemy_draw/address0/P[1]
                         net (fo=2, routed)           1.575    11.787    genblk2[1].genblk1[8].enemy/address_reg[11][1]
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.124    11.911 r  genblk2[1].genblk1[8].enemy/address[3]_i_4__9/O
                         net (fo=1, routed)           0.000    11.911    genblk2[1].genblk1[8].enemy/address[3]_i_4__9_n_1
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.444 r  genblk2[1].genblk1[8].enemy/address_reg[3]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    12.444    genblk2[1].genblk1[8].enemy/address_reg[3]_i_1__9_n_1
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.561 r  genblk2[1].genblk1[8].enemy/address_reg[7]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    12.561    genblk2[1].genblk1[8].enemy/address_reg[7]_i_1__9_n_1
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.780 r  genblk2[1].genblk1[8].enemy/address_reg[11]_i_2__1/O[0]
                         net (fo=1, routed)           0.000    12.780    drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[11]_4[8]
    SLICE_X38Y41         FDRE                                         r  drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.679    13.665    drawcon/genblk3[1].genblk1[8].enemy_draw/clk_out1
    SLICE_X38Y41         FDRE                                         r  drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[8]/C
                         clock pessimism              0.007    13.672    
                         clock uncertainty           -0.195    13.478    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.109    13.587    drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[8]
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                         -12.780    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.139ns  (logic 6.556ns (58.859%)  route 4.583ns (41.141%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 13.664 - 11.983 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.626     1.628    drawcon/genblk3[3].genblk1[1].enemy_draw/clk_out1
    SLICE_X41Y68         FDRE                                         r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=160, routed)         2.412     4.496    drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y[1]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.620 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_10__0/O
                         net (fo=1, routed)           0.000     4.620    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_10__0_n_1
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.153 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     5.153    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__1_n_1
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.270 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.270    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__1_n_1
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.593 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_1__1/O[1]
                         net (fo=1, routed)           0.596     6.189    drawcon/genblk3[1].genblk1[8].enemy_draw/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023    10.212 r  drawcon/genblk3[1].genblk1[8].enemy_draw/address0/P[1]
                         net (fo=2, routed)           1.575    11.787    genblk2[1].genblk1[8].enemy/address_reg[11][1]
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.124    11.911 r  genblk2[1].genblk1[8].enemy/address[3]_i_4__9/O
                         net (fo=1, routed)           0.000    11.911    genblk2[1].genblk1[8].enemy/address[3]_i_4__9_n_1
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.444 r  genblk2[1].genblk1[8].enemy/address_reg[3]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    12.444    genblk2[1].genblk1[8].enemy/address_reg[3]_i_1__9_n_1
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.767 r  genblk2[1].genblk1[8].enemy/address_reg[7]_i_1__9/O[1]
                         net (fo=1, routed)           0.000    12.767    drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[11]_4[5]
    SLICE_X38Y40         FDRE                                         r  drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.678    13.664    drawcon/genblk3[1].genblk1[8].enemy_draw/clk_out1
    SLICE_X38Y40         FDRE                                         r  drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[5]/C
                         clock pessimism              0.007    13.671    
                         clock uncertainty           -0.195    13.477    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.109    13.586    drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[5]
  -------------------------------------------------------------------
                         required time                         13.586    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.131ns  (logic 6.548ns (58.829%)  route 4.583ns (41.171%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 13.664 - 11.983 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.626     1.628    drawcon/genblk3[3].genblk1[1].enemy_draw/clk_out1
    SLICE_X41Y68         FDRE                                         r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456     2.084 r  drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=160, routed)         2.412     4.496    drawcon/genblk3[3].genblk1[1].enemy_draw/next_pixel_y[1]
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.620 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_10__0/O
                         net (fo=1, routed)           0.000     4.620    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_10__0_n_1
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.153 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     5.153    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_3__1_n_1
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.270 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.270    drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_2__1_n_1
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.593 r  drawcon/genblk3[3].genblk1[1].enemy_draw/address0_i_1__1/O[1]
                         net (fo=1, routed)           0.596     6.189    drawcon/genblk3[1].genblk1[8].enemy_draw/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023    10.212 r  drawcon/genblk3[1].genblk1[8].enemy_draw/address0/P[1]
                         net (fo=2, routed)           1.575    11.787    genblk2[1].genblk1[8].enemy/address_reg[11][1]
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.124    11.911 r  genblk2[1].genblk1[8].enemy/address[3]_i_4__9/O
                         net (fo=1, routed)           0.000    11.911    genblk2[1].genblk1[8].enemy/address[3]_i_4__9_n_1
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.444 r  genblk2[1].genblk1[8].enemy/address_reg[3]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    12.444    genblk2[1].genblk1[8].enemy/address_reg[3]_i_1__9_n_1
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.759 r  genblk2[1].genblk1[8].enemy/address_reg[7]_i_1__9/O[3]
                         net (fo=1, routed)           0.000    12.759    drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[11]_4[7]
    SLICE_X38Y40         FDRE                                         r  drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        1.678    13.664    drawcon/genblk3[1].genblk1[8].enemy_draw/clk_out1
    SLICE_X38Y40         FDRE                                         r  drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[7]/C
                         clock pessimism              0.007    13.671    
                         clock uncertainty           -0.195    13.477    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.109    13.586    drawcon/genblk3[1].genblk1[8].enemy_draw/address_reg[7]
  -------------------------------------------------------------------
                         required time                         13.586    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[9].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.294%)  route 0.324ns (69.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.640     0.642    drawcon/genblk3[1].genblk1[9].enemy_draw/clk_out1
    SLICE_X11Y47         FDRE                                         r  drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     0.783 r  drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[0]/Q
                         net (fo=2, routed)           0.324     1.108    drawcon/genblk3[1].genblk1[9].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y21         RAMB18E1                                     r  drawcon/genblk3[1].genblk1[9].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.886     0.888    drawcon/genblk3[1].genblk1[9].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y21         RAMB18E1                                     r  drawcon/genblk3[1].genblk1[9].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.883    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.066    drawcon/genblk3[1].genblk1[9].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 drawcon/genblk2[3].genblk1[3].bullet_draw/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk2[3].genblk1[3].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.921%)  route 0.180ns (56.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.565     0.567    drawcon/genblk2[3].genblk1[3].bullet_draw/clk_out1
    SLICE_X64Y91         FDRE                                         r  drawcon/genblk2[3].genblk1[3].bullet_draw/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  drawcon/genblk2[3].genblk1[3].bullet_draw/address_reg[7]/Q
                         net (fo=2, routed)           0.180     0.888    drawcon/genblk2[3].genblk1[3].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y36         RAMB18E1                                     r  drawcon/genblk2[3].genblk1[3].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.878     0.880    drawcon/genblk2[3].genblk1[3].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y36         RAMB18E1                                     r  drawcon/genblk2[3].genblk1[3].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.646    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.829    drawcon/genblk2[3].genblk1[3].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 drawcon/genblk2[3].genblk1[3].bullet_draw/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk2[3].genblk1[3].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.708%)  route 0.182ns (56.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.565     0.567    drawcon/genblk2[3].genblk1[3].bullet_draw/clk_out1
    SLICE_X64Y91         FDRE                                         r  drawcon/genblk2[3].genblk1[3].bullet_draw/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  drawcon/genblk2[3].genblk1[3].bullet_draw/address_reg[7]/Q
                         net (fo=2, routed)           0.182     0.889    drawcon/genblk2[3].genblk1[3].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y36         RAMB18E1                                     r  drawcon/genblk2[3].genblk1[3].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.879     0.881    drawcon/genblk2[3].genblk1[3].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y36         RAMB18E1                                     r  drawcon/genblk2[3].genblk1[3].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.647    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.830    drawcon/genblk2[3].genblk1[3].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 drawcon/genblk3[2].genblk1[13].enemy_draw/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[2].genblk1[13].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.816%)  route 0.181ns (56.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.588     0.590    drawcon/genblk3[2].genblk1[13].enemy_draw/clk_out1
    SLICE_X75Y81         FDRE                                         r  drawcon/genblk3[2].genblk1[13].enemy_draw/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  drawcon/genblk3[2].genblk1[13].enemy_draw/address_reg[5]/Q
                         net (fo=2, routed)           0.181     0.911    drawcon/genblk3[2].genblk1[13].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y33         RAMB18E1                                     r  drawcon/genblk3[2].genblk1[13].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.900     0.902    drawcon/genblk3[2].genblk1[13].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  drawcon/genblk3[2].genblk1[13].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.668    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.851    drawcon/genblk3[2].genblk1[13].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 drawcon/genblk2[3].genblk1[2].bullet_draw/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.451%)  route 0.163ns (53.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.585     0.587    drawcon/genblk2[3].genblk1[2].bullet_draw/clk_out1
    SLICE_X72Y80         FDRE                                         r  drawcon/genblk2[3].genblk1[2].bullet_draw/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y80         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  drawcon/genblk2[3].genblk1[2].bullet_draw/address_reg[2]/Q
                         net (fo=2, routed)           0.163     0.890    drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y32         RAMB18E1                                     r  drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.900     0.902    drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.256     0.646    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.829    drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 drawcon/genblk2[3].genblk1[2].bullet_draw/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.691%)  route 0.161ns (53.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.585     0.587    drawcon/genblk2[3].genblk1[2].bullet_draw/clk_out1
    SLICE_X72Y80         FDRE                                         r  drawcon/genblk2[3].genblk1[2].bullet_draw/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y80         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  drawcon/genblk2[3].genblk1[2].bullet_draw/address_reg[2]/Q
                         net (fo=2, routed)           0.161     0.889    drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y32         RAMB18E1                                     r  drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.898     0.900    drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.256     0.644    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.827    drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 drawcon/genblk2[3].genblk1[2].bullet_draw/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.275%)  route 0.164ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.586     0.588    drawcon/genblk2[3].genblk1[2].bullet_draw/clk_out1
    SLICE_X72Y81         FDRE                                         r  drawcon/genblk2[3].genblk1[2].bullet_draw/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  drawcon/genblk2[3].genblk1[2].bullet_draw/address_reg[7]/Q
                         net (fo=2, routed)           0.164     0.892    drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y32         RAMB18E1                                     r  drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.898     0.900    drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.256     0.644    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.827    drawcon/genblk2[3].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[9].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.601%)  route 0.190ns (57.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.640     0.642    drawcon/genblk3[1].genblk1[9].enemy_draw/clk_out1
    SLICE_X11Y47         FDRE                                         r  drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     0.783 r  drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[3]/Q
                         net (fo=2, routed)           0.190     0.973    drawcon/genblk3[1].genblk1[9].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y9          RAMB36E1                                     r  drawcon/genblk3[1].genblk1[9].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.957     0.959    drawcon/genblk3[1].genblk1[9].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  drawcon/genblk3[1].genblk1[9].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.237     0.722    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.905    drawcon/genblk3[1].genblk1[9].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 drawcon/genblk2[1].genblk1[2].bullet_draw/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk2[1].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.069%)  route 0.157ns (48.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.598     0.600    drawcon/genblk2[1].genblk1[2].bullet_draw/clk_out1
    SLICE_X80Y60         FDRE                                         r  drawcon/genblk2[1].genblk1[2].bullet_draw/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y60         FDRE (Prop_fdre_C_Q)         0.164     0.764 r  drawcon/genblk2[1].genblk1[2].bullet_draw/address_reg[2]/Q
                         net (fo=2, routed)           0.157     0.921    drawcon/genblk2[1].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y25         RAMB18E1                                     r  drawcon/genblk2[1].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.912     0.914    drawcon/genblk2[1].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y25         RAMB18E1                                     r  drawcon/genblk2[1].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.256     0.658    
    RAMB18_X3Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.841    drawcon/genblk2[1].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 drawcon/genblk2[2].genblk1[1].bullet_draw/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk2[2].genblk1[1].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.065%)  route 0.177ns (51.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.595     0.597    drawcon/genblk2[2].genblk1[1].bullet_draw/clk_out1
    SLICE_X74Y96         FDRE                                         r  drawcon/genblk2[2].genblk1[1].bullet_draw/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDRE (Prop_fdre_C_Q)         0.164     0.761 r  drawcon/genblk2[2].genblk1[1].bullet_draw/address_reg[7]/Q
                         net (fo=2, routed)           0.177     0.938    drawcon/genblk2[2].genblk1[1].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y39         RAMB18E1                                     r  drawcon/genblk2[2].genblk1[1].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=2563, routed)        0.907     0.909    drawcon/genblk2[2].genblk1[1].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y39         RAMB18E1                                     r  drawcon/genblk2[2].genblk1[1].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.675    
    RAMB18_X2Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.858    drawcon/genblk2[2].genblk1[1].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.992 }
Period(ns):         11.983
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.983      9.407      RAMB18_X2Y6      drawcon/genblk3[0].genblk1[10].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.983      9.407      RAMB18_X2Y6      drawcon/genblk3[0].genblk1[10].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.983      9.407      RAMB18_X0Y16     drawcon/genblk3[0].genblk1[15].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.983      9.407      RAMB18_X0Y16     drawcon/genblk3[0].genblk1[15].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.983      9.407      RAMB18_X2Y7      drawcon/genblk3[0].genblk1[5].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.983      9.407      RAMB18_X2Y7      drawcon/genblk3[0].genblk1[5].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.983      9.407      RAMB18_X2Y11     drawcon/genblk3[1].genblk1[0].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.983      9.407      RAMB18_X2Y11     drawcon/genblk3[1].genblk1[0].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.983      9.407      RAMB18_X0Y20     drawcon/genblk3[1].genblk1[14].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.983      9.407      RAMB18_X0Y20     drawcon/genblk3[1].genblk1[14].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.983      201.377    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y24     drawcon/genblk3[0].genblk1[10].enemy_draw/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y24     drawcon/genblk3[0].genblk1[10].enemy_draw/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y24     drawcon/genblk3[0].genblk1[10].enemy_draw/address_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y24     drawcon/genblk3[0].genblk1[10].enemy_draw/address_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X25Y40     drawcon/genblk3[1].genblk1[0].enemy_draw/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X25Y40     drawcon/genblk3[1].genblk1[0].enemy_draw/address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X25Y40     drawcon/genblk3[1].genblk1[0].enemy_draw/address_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X25Y40     drawcon/genblk3[1].genblk1[0].enemy_draw/address_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X33Y49     drawcon/genblk3[1].genblk1[4].enemy_draw/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X33Y49     drawcon/genblk3[1].genblk1[4].enemy_draw/address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y22     drawcon/genblk3[0].genblk1[10].enemy_draw/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y22     drawcon/genblk3[0].genblk1[10].enemy_draw/address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y22     drawcon/genblk3[0].genblk1[10].enemy_draw/address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y22     drawcon/genblk3[0].genblk1[10].enemy_draw/address_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y23     drawcon/genblk3[0].genblk1[10].enemy_draw/address_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y23     drawcon/genblk3[0].genblk1[10].enemy_draw/address_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y23     drawcon/genblk3[0].genblk1[10].enemy_draw/address_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y23     drawcon/genblk3[0].genblk1[10].enemy_draw/address_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X10Y36     drawcon/genblk3[0].genblk1[15].enemy_draw/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X10Y38     drawcon/genblk3[0].genblk1[15].enemy_draw/address_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      206.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             206.896ns  (required time - arrival time)
  Source:                 logclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.923ns (20.940%)  route 3.485ns (79.060%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 213.158 - 211.570 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.704     1.706    prelogclk
    SLICE_X75Y102        FDRE                                         r  logclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  logclk_reg[16]/Q
                         net (fo=2, routed)           1.630     3.792    logclk_reg[16]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.888 r  logclk_reg_BUFG[16]_inst/O
                         net (fo=6499, routed)        1.855     5.743    logclk_reg_BUFG[16]
    SLICE_X75Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.114 r  logclk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.114    logclk_reg[16]_i_1_n_8
    SLICE_X75Y102        FDRE                                         r  logclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585   213.158    prelogclk
    SLICE_X75Y102        FDRE                                         r  logclk_reg[16]/C
                         clock pessimism              0.118   213.276    
                         clock uncertainty           -0.329   212.947    
    SLICE_X75Y102        FDRE (Setup_fdre_C_D)        0.062   213.009    logclk_reg[16]
  -------------------------------------------------------------------
                         required time                        213.009    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                206.896    

Slack (MET) :             207.492ns  (required time - arrival time)
  Source:                 logclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.828ns (25.964%)  route 2.361ns (74.036%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 213.158 - 211.570 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.716     1.718    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.456     2.174 r  logclk_reg[4]/Q
                         net (fo=2, routed)           0.973     3.148    logclk_reg__0[4]
    SLICE_X77Y99         LUT4 (Prop_lut4_I1_O)        0.124     3.272 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.422     3.694    logclk[0]_i_5_n_1
    SLICE_X74Y100        LUT6 (Prop_lut6_I2_O)        0.124     3.818 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.161     3.979    logclk[0]_i_3_n_1
    SLICE_X74Y100        LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.804     4.907    clear__3
    SLICE_X75Y100        FDRE                                         r  logclk_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585   213.158    prelogclk
    SLICE_X75Y100        FDRE                                         r  logclk_reg[10]/C
                         clock pessimism             -0.001   213.157    
                         clock uncertainty           -0.329   212.828    
    SLICE_X75Y100        FDRE (Setup_fdre_C_R)       -0.429   212.399    logclk_reg[10]
  -------------------------------------------------------------------
                         required time                        212.399    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                207.492    

Slack (MET) :             207.492ns  (required time - arrival time)
  Source:                 logclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.828ns (25.964%)  route 2.361ns (74.036%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 213.158 - 211.570 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.716     1.718    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.456     2.174 r  logclk_reg[4]/Q
                         net (fo=2, routed)           0.973     3.148    logclk_reg__0[4]
    SLICE_X77Y99         LUT4 (Prop_lut4_I1_O)        0.124     3.272 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.422     3.694    logclk[0]_i_5_n_1
    SLICE_X74Y100        LUT6 (Prop_lut6_I2_O)        0.124     3.818 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.161     3.979    logclk[0]_i_3_n_1
    SLICE_X74Y100        LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.804     4.907    clear__3
    SLICE_X75Y100        FDRE                                         r  logclk_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585   213.158    prelogclk
    SLICE_X75Y100        FDRE                                         r  logclk_reg[11]/C
                         clock pessimism             -0.001   213.157    
                         clock uncertainty           -0.329   212.828    
    SLICE_X75Y100        FDRE (Setup_fdre_C_R)       -0.429   212.399    logclk_reg[11]
  -------------------------------------------------------------------
                         required time                        212.399    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                207.492    

Slack (MET) :             207.492ns  (required time - arrival time)
  Source:                 logclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.828ns (25.964%)  route 2.361ns (74.036%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 213.158 - 211.570 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.716     1.718    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.456     2.174 r  logclk_reg[4]/Q
                         net (fo=2, routed)           0.973     3.148    logclk_reg__0[4]
    SLICE_X77Y99         LUT4 (Prop_lut4_I1_O)        0.124     3.272 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.422     3.694    logclk[0]_i_5_n_1
    SLICE_X74Y100        LUT6 (Prop_lut6_I2_O)        0.124     3.818 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.161     3.979    logclk[0]_i_3_n_1
    SLICE_X74Y100        LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.804     4.907    clear__3
    SLICE_X75Y100        FDRE                                         r  logclk_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585   213.158    prelogclk
    SLICE_X75Y100        FDRE                                         r  logclk_reg[8]/C
                         clock pessimism             -0.001   213.157    
                         clock uncertainty           -0.329   212.828    
    SLICE_X75Y100        FDRE (Setup_fdre_C_R)       -0.429   212.399    logclk_reg[8]
  -------------------------------------------------------------------
                         required time                        212.399    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                207.492    

Slack (MET) :             207.492ns  (required time - arrival time)
  Source:                 logclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.828ns (25.964%)  route 2.361ns (74.036%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 213.158 - 211.570 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.716     1.718    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.456     2.174 r  logclk_reg[4]/Q
                         net (fo=2, routed)           0.973     3.148    logclk_reg__0[4]
    SLICE_X77Y99         LUT4 (Prop_lut4_I1_O)        0.124     3.272 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.422     3.694    logclk[0]_i_5_n_1
    SLICE_X74Y100        LUT6 (Prop_lut6_I2_O)        0.124     3.818 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.161     3.979    logclk[0]_i_3_n_1
    SLICE_X74Y100        LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.804     4.907    clear__3
    SLICE_X75Y100        FDRE                                         r  logclk_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585   213.158    prelogclk
    SLICE_X75Y100        FDRE                                         r  logclk_reg[9]/C
                         clock pessimism             -0.001   213.157    
                         clock uncertainty           -0.329   212.828    
    SLICE_X75Y100        FDRE (Setup_fdre_C_R)       -0.429   212.399    logclk_reg[9]
  -------------------------------------------------------------------
                         required time                        212.399    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                207.492    

Slack (MET) :             207.792ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.828ns (28.435%)  route 2.084ns (71.565%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 213.169 - 211.570 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.704     1.706    prelogclk
    SLICE_X75Y100        FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.701     2.863    logclk_reg__0[8]
    SLICE_X74Y100        LUT3 (Prop_lut3_I2_O)        0.124     2.987 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.670     3.657    logclk[0]_i_6_n_1
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.781 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.161     3.942    logclk[0]_i_3_n_1
    SLICE_X74Y100        LUT5 (Prop_lut5_I2_O)        0.124     4.066 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.552     4.618    clear__3
    SLICE_X75Y98         FDRE                                         r  logclk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.595   213.169    prelogclk
    SLICE_X75Y98         FDRE                                         r  logclk_reg[0]/C
                         clock pessimism             -0.001   213.168    
                         clock uncertainty           -0.329   212.839    
    SLICE_X75Y98         FDRE (Setup_fdre_C_R)       -0.429   212.410    logclk_reg[0]
  -------------------------------------------------------------------
                         required time                        212.410    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                207.792    

Slack (MET) :             207.792ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.828ns (28.435%)  route 2.084ns (71.565%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 213.169 - 211.570 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.704     1.706    prelogclk
    SLICE_X75Y100        FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.701     2.863    logclk_reg__0[8]
    SLICE_X74Y100        LUT3 (Prop_lut3_I2_O)        0.124     2.987 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.670     3.657    logclk[0]_i_6_n_1
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.781 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.161     3.942    logclk[0]_i_3_n_1
    SLICE_X74Y100        LUT5 (Prop_lut5_I2_O)        0.124     4.066 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.552     4.618    clear__3
    SLICE_X75Y98         FDRE                                         r  logclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.595   213.169    prelogclk
    SLICE_X75Y98         FDRE                                         r  logclk_reg[1]/C
                         clock pessimism             -0.001   213.168    
                         clock uncertainty           -0.329   212.839    
    SLICE_X75Y98         FDRE (Setup_fdre_C_R)       -0.429   212.410    logclk_reg[1]
  -------------------------------------------------------------------
                         required time                        212.410    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                207.792    

Slack (MET) :             207.792ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.828ns (28.435%)  route 2.084ns (71.565%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 213.169 - 211.570 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.704     1.706    prelogclk
    SLICE_X75Y100        FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.701     2.863    logclk_reg__0[8]
    SLICE_X74Y100        LUT3 (Prop_lut3_I2_O)        0.124     2.987 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.670     3.657    logclk[0]_i_6_n_1
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.781 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.161     3.942    logclk[0]_i_3_n_1
    SLICE_X74Y100        LUT5 (Prop_lut5_I2_O)        0.124     4.066 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.552     4.618    clear__3
    SLICE_X75Y98         FDRE                                         r  logclk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.595   213.169    prelogclk
    SLICE_X75Y98         FDRE                                         r  logclk_reg[2]/C
                         clock pessimism             -0.001   213.168    
                         clock uncertainty           -0.329   212.839    
    SLICE_X75Y98         FDRE (Setup_fdre_C_R)       -0.429   212.410    logclk_reg[2]
  -------------------------------------------------------------------
                         required time                        212.410    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                207.792    

Slack (MET) :             207.792ns  (required time - arrival time)
  Source:                 logclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.828ns (28.435%)  route 2.084ns (71.565%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 213.169 - 211.570 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.704     1.706    prelogclk
    SLICE_X75Y100        FDRE                                         r  logclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  logclk_reg[8]/Q
                         net (fo=2, routed)           0.701     2.863    logclk_reg__0[8]
    SLICE_X74Y100        LUT3 (Prop_lut3_I2_O)        0.124     2.987 f  logclk[0]_i_6/O
                         net (fo=1, routed)           0.670     3.657    logclk[0]_i_6_n_1
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.124     3.781 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.161     3.942    logclk[0]_i_3_n_1
    SLICE_X74Y100        LUT5 (Prop_lut5_I2_O)        0.124     4.066 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.552     4.618    clear__3
    SLICE_X75Y98         FDRE                                         r  logclk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.595   213.169    prelogclk
    SLICE_X75Y98         FDRE                                         r  logclk_reg[3]/C
                         clock pessimism             -0.001   213.168    
                         clock uncertainty           -0.329   212.839    
    SLICE_X75Y98         FDRE (Setup_fdre_C_R)       -0.429   212.410    logclk_reg[3]
  -------------------------------------------------------------------
                         required time                        212.410    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                207.792    

Slack (MET) :             207.796ns  (required time - arrival time)
  Source:                 logclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.828ns (28.707%)  route 2.056ns (71.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 213.158 - 211.570 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.716     1.718    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.456     2.174 r  logclk_reg[4]/Q
                         net (fo=2, routed)           0.973     3.148    logclk_reg__0[4]
    SLICE_X77Y99         LUT4 (Prop_lut4_I1_O)        0.124     3.272 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.422     3.694    logclk[0]_i_5_n_1
    SLICE_X74Y100        LUT6 (Prop_lut6_I2_O)        0.124     3.818 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.161     3.979    logclk[0]_i_3_n_1
    SLICE_X74Y100        LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.500     4.603    clear__3
    SLICE_X75Y102        FDRE                                         r  logclk_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585   213.158    prelogclk
    SLICE_X75Y102        FDRE                                         r  logclk_reg[16]/C
                         clock pessimism             -0.001   213.157    
                         clock uncertainty           -0.329   212.828    
    SLICE_X75Y102        FDRE (Setup_fdre_C_R)       -0.429   212.399    logclk_reg[16]
  -------------------------------------------------------------------
                         required time                        212.399    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                207.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596     0.598    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.120     0.859    logclk_reg__0[7]
    SLICE_X75Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.019 r  logclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.020    logclk_reg[4]_i_1_n_1
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.074 r  logclk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.074    logclk_reg[8]_i_1_n_8
    SLICE_X75Y100        FDRE                                         r  logclk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867     0.868    prelogclk
    SLICE_X75Y100        FDRE                                         r  logclk_reg[8]/C
                         clock pessimism              0.000     0.868    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.105     0.974    logclk_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596     0.598    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.120     0.859    logclk_reg__0[7]
    SLICE_X75Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.019 r  logclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.020    logclk_reg[4]_i_1_n_1
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.085 r  logclk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.085    logclk_reg[8]_i_1_n_6
    SLICE_X75Y100        FDRE                                         r  logclk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867     0.868    prelogclk
    SLICE_X75Y100        FDRE                                         r  logclk_reg[10]/C
                         clock pessimism              0.000     0.868    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.105     0.974    logclk_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596     0.598    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.120     0.859    logclk_reg__0[7]
    SLICE_X75Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.019 r  logclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.020    logclk_reg[4]_i_1_n_1
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.110 r  logclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.110    logclk_reg[8]_i_1_n_5
    SLICE_X75Y100        FDRE                                         r  logclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867     0.868    prelogclk
    SLICE_X75Y100        FDRE                                         r  logclk_reg[11]/C
                         clock pessimism              0.000     0.868    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.105     0.974    logclk_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596     0.598    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.120     0.859    logclk_reg__0[7]
    SLICE_X75Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.019 r  logclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.020    logclk_reg[4]_i_1_n_1
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.110 r  logclk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.110    logclk_reg[8]_i_1_n_7
    SLICE_X75Y100        FDRE                                         r  logclk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867     0.868    prelogclk
    SLICE_X75Y100        FDRE                                         r  logclk_reg[9]/C
                         clock pessimism              0.000     0.868    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.105     0.974    logclk_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596     0.598    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.120     0.859    logclk_reg__0[7]
    SLICE_X75Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.019 r  logclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.020    logclk_reg[4]_i_1_n_1
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.059 r  logclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    logclk_reg[8]_i_1_n_1
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.113 r  logclk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.113    logclk_reg[12]_i_1_n_8
    SLICE_X75Y101        FDRE                                         r  logclk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867     0.868    prelogclk
    SLICE_X75Y101        FDRE                                         r  logclk_reg[12]/C
                         clock pessimism              0.000     0.868    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.105     0.974    logclk_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596     0.598    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.120     0.859    logclk_reg__0[7]
    SLICE_X75Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.019 r  logclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.020    logclk_reg[4]_i_1_n_1
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.059 r  logclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    logclk_reg[8]_i_1_n_1
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.124 r  logclk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.124    logclk_reg[12]_i_1_n_6
    SLICE_X75Y101        FDRE                                         r  logclk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867     0.868    prelogclk
    SLICE_X75Y101        FDRE                                         r  logclk_reg[14]/C
                         clock pessimism              0.000     0.868    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.105     0.974    logclk_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596     0.598    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.120     0.859    logclk_reg__0[7]
    SLICE_X75Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.019 r  logclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.020    logclk_reg[4]_i_1_n_1
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.059 r  logclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    logclk_reg[8]_i_1_n_1
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.149 r  logclk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.149    logclk_reg[12]_i_1_n_7
    SLICE_X75Y101        FDRE                                         r  logclk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867     0.868    prelogclk
    SLICE_X75Y101        FDRE                                         r  logclk_reg[13]/C
                         clock pessimism              0.000     0.868    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.105     0.974    logclk_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596     0.598    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.120     0.859    logclk_reg__0[7]
    SLICE_X75Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.019 r  logclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.020    logclk_reg[4]_i_1_n_1
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.059 r  logclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    logclk_reg[8]_i_1_n_1
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.149 r  logclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.149    logclk_reg[12]_i_1_n_5
    SLICE_X75Y101        FDRE                                         r  logclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867     0.868    prelogclk
    SLICE_X75Y101        FDRE                                         r  logclk_reg[15]/C
                         clock pessimism              0.000     0.868    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.105     0.974    logclk_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 logclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596     0.598    prelogclk
    SLICE_X75Y99         FDRE                                         r  logclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  logclk_reg[7]/Q
                         net (fo=2, routed)           0.120     0.859    logclk_reg__0[7]
    SLICE_X75Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.019 r  logclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.020    logclk_reg[4]_i_1_n_1
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.059 r  logclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.059    logclk_reg[8]_i_1_n_1
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.098 r  logclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.098    logclk_reg[12]_i_1_n_1
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.152 r  logclk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.152    logclk_reg[16]_i_1_n_8
    SLICE_X75Y102        FDRE                                         r  logclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867     0.868    prelogclk
    SLICE_X75Y102        FDRE                                         r  logclk_reg[16]/C
                         clock pessimism              0.000     0.868    
    SLICE_X75Y102        FDRE (Hold_fdre_C_D)         0.105     0.974    logclk_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 logclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596     0.598    prelogclk
    SLICE_X75Y98         FDRE                                         r  logclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  logclk_reg[2]/Q
                         net (fo=1, routed)           0.109     0.848    logclk_reg_n_1_[2]
    SLICE_X75Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.959 r  logclk_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.959    logclk_reg[0]_i_2_n_6
    SLICE_X75Y98         FDRE                                         r  logclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869     0.871    prelogclk
    SLICE_X75Y98         FDRE                                         r  logclk_reg[2]/C
                         clock pessimism             -0.273     0.598    
    SLICE_X75Y98         FDRE (Hold_fdre_C_D)         0.105     0.703    logclk_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 105.785 }
Period(ns):         211.570
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         211.570     209.415    BUFGCTRL_X0Y3    clock_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         211.570     210.321    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X75Y98     logclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X75Y100    logclk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X75Y100    logclk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X75Y101    logclk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X75Y101    logclk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X75Y101    logclk_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X75Y101    logclk_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X75Y102    logclk_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       211.570     1.790      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y98     logclk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y100    logclk_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y100    logclk_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y101    logclk_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y101    logclk_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y101    logclk_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y101    logclk_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y102    logclk_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y98     logclk_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y98     logclk_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y100    logclk_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y100    logclk_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y101    logclk_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y101    logclk_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y101    logclk_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y101    logclk_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y102    logclk_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y100    logclk_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y100    logclk_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X75Y98     logclk_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



