{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 20:11:47 2020 " "Info: Processing started: Wed Jul 01 20:11:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../AFFICHAGE/AFFICHAGE_VAL/AFFICHAGE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../AFFICHAGE/AFFICHAGE_VAL/AFFICHAGE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AFFICHAGE-rtl " "Info: Found design unit 1: AFFICHAGE-rtl" {  } { { "../../AFFICHAGE/AFFICHAGE_VAL/AFFICHAGE.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/AFFICHAGE/AFFICHAGE_VAL/AFFICHAGE.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AFFICHAGE " "Info: Found entity 1: AFFICHAGE" {  } { { "../../AFFICHAGE/AFFICHAGE_VAL/AFFICHAGE.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/AFFICHAGE/AFFICHAGE_VAL/AFFICHAGE.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../AFFICHAGE/AFFI_MILL/AFF4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../AFFICHAGE/AFFI_MILL/AFF4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AFF4-rtl " "Info: Found design unit 1: AFF4-rtl" {  } { { "../../AFFICHAGE/AFFI_MILL/AFF4.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/AFFICHAGE/AFFI_MILL/AFF4.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AFF4 " "Info: Found entity 1: AFF4" {  } { { "../../AFFICHAGE/AFFI_MILL/AFF4.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/AFFICHAGE/AFFI_MILL/AFF4.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../AFFICHAGE/AFFI_DIZ/AFF2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../AFFICHAGE/AFFI_DIZ/AFF2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AFF2-rtl " "Info: Found design unit 1: AFF2-rtl" {  } { { "../../AFFICHAGE/AFFI_DIZ/AFF2.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/AFFICHAGE/AFFI_DIZ/AFF2.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AFF2 " "Info: Found entity 1: AFF2" {  } { { "../../AFFICHAGE/AFFI_DIZ/AFF2.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/AFFICHAGE/AFFI_DIZ/AFF2.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../AFFICHAGE/AFFI_CENT/AFF3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../AFFICHAGE/AFFI_CENT/AFF3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AFF3-rtl " "Info: Found design unit 1: AFF3-rtl" {  } { { "../../AFFICHAGE/AFFI_CENT/AFF3.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/AFFICHAGE/AFFI_CENT/AFF3.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AFF3 " "Info: Found entity 1: AFF3" {  } { { "../../AFFICHAGE/AFFI_CENT/AFF3.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/AFFICHAGE/AFFI_CENT/AFF3.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../AFFICHAGE/AFF_UNIT/AFFI1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../AFFICHAGE/AFF_UNIT/AFFI1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AFFI1-rtl " "Info: Found design unit 1: AFFI1-rtl" {  } { { "../../AFFICHAGE/AFF_UNIT/AFFI1.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/AFFICHAGE/AFF_UNIT/AFFI1.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AFFI1 " "Info: Found entity 1: AFFI1" {  } { { "../../AFFICHAGE/AFF_UNIT/AFFI1.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/AFFICHAGE/AFF_UNIT/AFFI1.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../COMP9/COMP9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../COMP9/COMP9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP9-archi " "Info: Found design unit 1: COMP9-archi" {  } { { "../../COMP9/COMP9.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/COMP9/COMP9.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COMP9 " "Info: Found entity 1: COMP9" {  } { { "../../COMP9/COMP9.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/COMP9/COMP9.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../ENTREE_MESURE/EN_VALEUR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../ENTREE_MESURE/EN_VALEUR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EN_VALEUR-rtl " "Info: Found design unit 1: EN_VALEUR-rtl" {  } { { "../../ENTREE_MESURE/EN_VALEUR.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/ENTREE_MESURE/EN_VALEUR.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EN_VALEUR " "Info: Found entity 1: EN_VALEUR" {  } { { "../../ENTREE_MESURE/EN_VALEUR.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/ENTREE_MESURE/EN_VALEUR.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../HORLOGE DE FREQ/HORLOG_ORIG/HORLOG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../HORLOGE DE FREQ/HORLOG_ORIG/HORLOG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HORLOG-rtl " "Info: Found design unit 1: HORLOG-rtl" {  } { { "../../HORLOGE DE FREQ/HORLOG_ORIG/HORLOG.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/HORLOG_ORIG/HORLOG.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HORLOG " "Info: Found entity 1: HORLOG" {  } { { "../../HORLOGE DE FREQ/HORLOG_ORIG/HORLOG.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/HORLOG_ORIG/HORLOG.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../HORLOGE DE FREQ/DIVISEUR_FREQ3/DIV_FREQ3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../HORLOGE DE FREQ/DIVISEUR_FREQ3/DIV_FREQ3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_FREQ3-rtl " "Info: Found design unit 1: DIV_FREQ3-rtl" {  } { { "../../HORLOGE DE FREQ/DIVISEUR_FREQ3/DIV_FREQ3.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/DIVISEUR_FREQ3/DIV_FREQ3.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DIV_FREQ3 " "Info: Found entity 1: DIV_FREQ3" {  } { { "../../HORLOGE DE FREQ/DIVISEUR_FREQ3/DIV_FREQ3.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/DIVISEUR_FREQ3/DIV_FREQ3.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../HORLOGE DE FREQ/DIVISEUR_FREQ2/DIV_FREQ2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../HORLOGE DE FREQ/DIVISEUR_FREQ2/DIV_FREQ2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_FREQ2-rtl " "Info: Found design unit 1: DIV_FREQ2-rtl" {  } { { "../../HORLOGE DE FREQ/DIVISEUR_FREQ2/DIV_FREQ2.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/DIVISEUR_FREQ2/DIV_FREQ2.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DIV_FREQ2 " "Info: Found entity 1: DIV_FREQ2" {  } { { "../../HORLOGE DE FREQ/DIVISEUR_FREQ2/DIV_FREQ2.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/DIVISEUR_FREQ2/DIV_FREQ2.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../HORLOGE DE FREQ/DIVISEUR_FREQ1/DIV_FREQ1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../HORLOGE DE FREQ/DIVISEUR_FREQ1/DIV_FREQ1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_FREQ1-rtl " "Info: Found design unit 1: DIV_FREQ1-rtl" {  } { { "../../HORLOGE DE FREQ/DIVISEUR_FREQ1/DIV_FREQ1.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/DIVISEUR_FREQ1/DIV_FREQ1.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DIV_FREQ1 " "Info: Found entity 1: DIV_FREQ1" {  } { { "../../HORLOGE DE FREQ/DIVISEUR_FREQ1/DIV_FREQ1.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/DIVISEUR_FREQ1/DIV_FREQ1.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISEUR_FREQ-rtl " "Info: Found design unit 1: DIVISEUR_FREQ-rtl" {  } { { "../../HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DIVISEUR_FREQ " "Info: Found entity 1: DIVISEUR_FREQ" {  } { { "../../HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../MEMOIRE/UNITE MEMO/memoire_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../MEMOIRE/UNITE MEMO/memoire_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoire_unit-rtl " "Info: Found design unit 1: memoire_unit-rtl" {  } { { "../../MEMOIRE/UNITE MEMO/memoire_unit.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MEMOIRE/UNITE MEMO/memoire_unit.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memoire_unit " "Info: Found entity 1: memoire_unit" {  } { { "../../MEMOIRE/UNITE MEMO/memoire_unit.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MEMOIRE/UNITE MEMO/memoire_unit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../MEMOIRE/MILLIER MEMO/MEMO_MIL.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../MEMOIRE/MILLIER MEMO/MEMO_MIL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMO_MIL-rtl " "Info: Found design unit 1: MEMO_MIL-rtl" {  } { { "../../MEMOIRE/MILLIER MEMO/MEMO_MIL.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MEMOIRE/MILLIER MEMO/MEMO_MIL.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEMO_MIL " "Info: Found entity 1: MEMO_MIL" {  } { { "../../MEMOIRE/MILLIER MEMO/MEMO_MIL.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MEMOIRE/MILLIER MEMO/MEMO_MIL.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../MEMOIRE/MEMORISATION BOITIER/MEMOIRE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../MEMOIRE/MEMORISATION BOITIER/MEMOIRE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMOIRE-rtl " "Info: Found design unit 1: MEMOIRE-rtl" {  } { { "../../MEMOIRE/MEMORISATION BOITIER/MEMOIRE.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MEMOIRE/MEMORISATION BOITIER/MEMOIRE.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEMOIRE " "Info: Found entity 1: MEMOIRE" {  } { { "../../MEMOIRE/MEMORISATION BOITIER/MEMOIRE.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MEMOIRE/MEMORISATION BOITIER/MEMOIRE.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../MEMOIRE/DIZAINE MEMO/MEMO_DIZ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../MEMOIRE/DIZAINE MEMO/MEMO_DIZ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMO_DIZ-rtl " "Info: Found design unit 1: MEMO_DIZ-rtl" {  } { { "../../MEMOIRE/DIZAINE MEMO/MEMO_DIZ.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MEMOIRE/DIZAINE MEMO/MEMO_DIZ.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEMO_DIZ " "Info: Found entity 1: MEMO_DIZ" {  } { { "../../MEMOIRE/DIZAINE MEMO/MEMO_DIZ.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MEMOIRE/DIZAINE MEMO/MEMO_DIZ.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../MEMOIRE/CENTAINE MEMO/MEMO_CENT.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../MEMOIRE/CENTAINE MEMO/MEMO_CENT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMO_CENT-rtl " "Info: Found design unit 1: MEMO_CENT-rtl" {  } { { "../../MEMOIRE/CENTAINE MEMO/MEMO_CENT.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MEMOIRE/CENTAINE MEMO/MEMO_CENT.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEMO_CENT " "Info: Found entity 1: MEMO_CENT" {  } { { "../../MEMOIRE/CENTAINE MEMO/MEMO_CENT.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MEMOIRE/CENTAINE MEMO/MEMO_CENT.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MULTIPLEX/MUX/MUX.vhd " "Warning: Entity \"MUX\" obtained from \"C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MULTIPLEX/MUX/MUX.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../MULTIPLEX/MUX/MUX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../MULTIPLEX/MUX/MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-rtl " "Info: Found design unit 1: MUX-rtl" {  } { { "../../MULTIPLEX/MUX/MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MULTIPLEX/MUX/MUX.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Info: Found entity 1: MUX" {  } { { "../../MULTIPLEX/MUX/MUX.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MULTIPLEX/MUX/MUX.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Info: Found design unit 1: top-rtl" {  } { { "../src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/top/src/top.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "../src/top.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/top/src/top.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../MULTIPLEX/AUTO_MANUEL/MUX2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../MULTIPLEX/AUTO_MANUEL/MUX2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2-rtl " "Info: Found design unit 1: MUX2-rtl" {  } { { "../../MULTIPLEX/AUTO_MANUEL/MUX2.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MULTIPLEX/AUTO_MANUEL/MUX2.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Info: Found entity 1: MUX2" {  } { { "../../MULTIPLEX/AUTO_MANUEL/MUX2.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/MULTIPLEX/AUTO_MANUEL/MUX2.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVISEUR_FREQ DIVISEUR_FREQ:horloge " "Info: Elaborating entity \"DIVISEUR_FREQ\" for hierarchy \"DIVISEUR_FREQ:horloge\"" {  } { { "../src/top.vhd" "horloge" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/top/src/top.vhd" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HORLOG DIVISEUR_FREQ:horloge\|HORLOG:h1 " "Info: Elaborating entity \"HORLOG\" for hierarchy \"DIVISEUR_FREQ:horloge\|HORLOG:h1\"" {  } { { "../../HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd" "h1" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_FREQ1 DIVISEUR_FREQ:horloge\|DIV_FREQ1:h2 " "Info: Elaborating entity \"DIV_FREQ1\" for hierarchy \"DIVISEUR_FREQ:horloge\|DIV_FREQ1:h2\"" {  } { { "../../HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd" "h2" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HORLOG DIVISEUR_FREQ:horloge\|DIV_FREQ1:h2\|HORLOG:h1 " "Info: Elaborating entity \"HORLOG\" for hierarchy \"DIVISEUR_FREQ:horloge\|DIV_FREQ1:h2\|HORLOG:h1\"" {  } { { "../../HORLOGE DE FREQ/DIVISEUR_FREQ1/DIV_FREQ1.vhd" "h1" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/DIVISEUR_FREQ1/DIV_FREQ1.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_FREQ2 DIVISEUR_FREQ:horloge\|DIV_FREQ2:h3 " "Info: Elaborating entity \"DIV_FREQ2\" for hierarchy \"DIVISEUR_FREQ:horloge\|DIV_FREQ2:h3\"" {  } { { "../../HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd" "h3" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HORLOG DIVISEUR_FREQ:horloge\|DIV_FREQ2:h3\|HORLOG:h1 " "Info: Elaborating entity \"HORLOG\" for hierarchy \"DIVISEUR_FREQ:horloge\|DIV_FREQ2:h3\|HORLOG:h1\"" {  } { { "../../HORLOGE DE FREQ/DIVISEUR_FREQ2/DIV_FREQ2.vhd" "h1" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/DIVISEUR_FREQ2/DIV_FREQ2.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_FREQ3 DIVISEUR_FREQ:horloge\|DIV_FREQ3:h4 " "Info: Elaborating entity \"DIV_FREQ3\" for hierarchy \"DIVISEUR_FREQ:horloge\|DIV_FREQ3:h4\"" {  } { { "../../HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd" "h4" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/BOITIER_HORLOGE/DIVISEUR_FREQ.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HORLOG DIVISEUR_FREQ:horloge\|DIV_FREQ3:h4\|HORLOG:h1 " "Info: Elaborating entity \"HORLOG\" for hierarchy \"DIVISEUR_FREQ:horloge\|DIV_FREQ3:h4\|HORLOG:h1\"" {  } { { "../../HORLOGE DE FREQ/DIVISEUR_FREQ3/DIV_FREQ3.vhd" "h1" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/HORLOGE DE FREQ/DIVISEUR_FREQ3/DIV_FREQ3.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:selection1 " "Info: Elaborating entity \"MUX\" for hierarchy \"MUX:selection1\"" {  } { { "../src/top.vhd" "selection1" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/top/src/top.vhd" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:selection2 " "Info: Elaborating entity \"MUX2\" for hierarchy \"MUX2:selection2\"" {  } { { "../src/top.vhd" "selection2" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/top/src/top.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EN_VALEUR EN_VALEUR:logique_comptage " "Info: Elaborating entity \"EN_VALEUR\" for hierarchy \"EN_VALEUR:logique_comptage\"" {  } { { "../src/top.vhd" "logique_comptage" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/top/src/top.vhd" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "latch_compt EN_VALEUR.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at EN_VALEUR.vhd(18): used implicit default value for signal \"latch_compt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../ENTREE_MESURE/EN_VALEUR.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/ENTREE_MESURE/EN_VALEUR.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "EN_VALEUR.vhd(28) " "Error (10822): HDL error at EN_VALEUR.vhd(28): couldn't implement registers for assignments on this clock edge" {  } { { "../../ENTREE_MESURE/EN_VALEUR.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/ENTREE_MESURE/EN_VALEUR.vhd" 28 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "enable_compt EN_VALEUR.vhd(17) " "Warning (10873): Using initial value X (don't care) for net \"enable_compt\" at EN_VALEUR.vhd(17)" {  } { { "../../ENTREE_MESURE/EN_VALEUR.vhd" "" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/ENTREE_MESURE/EN_VALEUR.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "EN_VALEUR:logique_comptage " "Error: Can't elaborate user hierarchy \"EN_VALEUR:logique_comptage\"" {  } { { "../src/top.vhd" "logique_comptage" { Text "C:/ENSAF/after/Semestre2 Ensa SEII1/VHDL/My_Personals_Projects/Halidou_project_fréquencemètre/top/src/top.vhd" 150 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Error: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 01 20:12:06 2020 " "Error: Processing ended: Wed Jul 01 20:12:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Error: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Error: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
