set_property PACKAGE_PIN AR14 [get_ports pcie_refclk_n]
set_property PACKAGE_PIN AR15 [get_ports pcie_refclk_p]

set_property PACKAGE_PIN C19     [get_ports pcie_rstn]
set_property IOSTANDARD LVCMOS18 [get_ports pcie_rstn]


set_property PACKAGE_PIN AL2  [get_ports {host_pcie_rxp[0]}]
set_property PACKAGE_PIN AL1  [get_ports {host_pcie_rxn[0]}]
set_property PACKAGE_PIN AL11 [get_ports {host_pcie_txp[0]}]
set_property PACKAGE_PIN AL10 [get_ports {host_pcie_txn[0]}]
set_property PACKAGE_PIN AM4  [get_ports {host_pcie_rxp[1]}]
set_property PACKAGE_PIN AM3  [get_ports {host_pcie_rxn[1]}]
set_property PACKAGE_PIN AM9  [get_ports {host_pcie_txp[1]}]
set_property PACKAGE_PIN AM8  [get_ports {host_pcie_txn[1]}]
set_property PACKAGE_PIN AN6  [get_ports {host_pcie_rxp[2]}]
set_property PACKAGE_PIN AN5  [get_ports {host_pcie_rxn[2]}]
set_property PACKAGE_PIN AN11 [get_ports {host_pcie_txp[2]}]
set_property PACKAGE_PIN AN10 [get_ports {host_pcie_txn[2]}]
set_property PACKAGE_PIN AN2  [get_ports {host_pcie_rxp[3]}]
set_property PACKAGE_PIN AN1  [get_ports {host_pcie_rxn[3]}]
set_property PACKAGE_PIN AP9  [get_ports {host_pcie_txp[3]}]
set_property PACKAGE_PIN AP8  [get_ports {host_pcie_txn[3]}]
set_property PACKAGE_PIN AP4  [get_ports {host_pcie_rxp[4]}]
set_property PACKAGE_PIN AP3  [get_ports {host_pcie_rxn[4]}]
set_property PACKAGE_PIN AR11 [get_ports {host_pcie_txp[4]}]
set_property PACKAGE_PIN AR10 [get_ports {host_pcie_txn[4]}]
set_property PACKAGE_PIN AR2  [get_ports {host_pcie_rxp[5]}]
set_property PACKAGE_PIN AR1  [get_ports {host_pcie_rxn[5]}]
set_property PACKAGE_PIN AR7  [get_ports {host_pcie_txp[5]}]
set_property PACKAGE_PIN AR6  [get_ports {host_pcie_txn[5]}]
set_property PACKAGE_PIN AT4  [get_ports {host_pcie_rxp[6]}]
set_property PACKAGE_PIN AT3  [get_ports {host_pcie_rxn[6]}]
set_property PACKAGE_PIN AT9  [get_ports {host_pcie_txp[6]}]
set_property PACKAGE_PIN AT8  [get_ports {host_pcie_txn[6]}]
set_property PACKAGE_PIN AU2  [get_ports {host_pcie_rxp[7]}]
set_property PACKAGE_PIN AU1  [get_ports {host_pcie_rxn[7]}]
set_property PACKAGE_PIN AU11 [get_ports {host_pcie_txp[7]}]
set_property PACKAGE_PIN AU10 [get_ports {host_pcie_txn[7]}]
set_property PACKAGE_PIN AV4  [get_ports {host_pcie_rxp[8]}]
set_property PACKAGE_PIN AV3  [get_ports {host_pcie_rxn[8]}]
set_property PACKAGE_PIN AU7  [get_ports {host_pcie_txp[8]}]
set_property PACKAGE_PIN AU6  [get_ports {host_pcie_txn[8]}]
set_property PACKAGE_PIN AW6  [get_ports {host_pcie_rxp[9]}]
set_property PACKAGE_PIN AW5  [get_ports {host_pcie_rxn[9]}]
set_property PACKAGE_PIN AV9  [get_ports {host_pcie_txp[9]}]
set_property PACKAGE_PIN AV8  [get_ports {host_pcie_txn[9]}]
set_property PACKAGE_PIN AW2  [get_ports {host_pcie_rxp[10]}]
set_property PACKAGE_PIN AW1  [get_ports {host_pcie_rxn[10]}]
set_property PACKAGE_PIN AW11 [get_ports {host_pcie_txp[10]}]
set_property PACKAGE_PIN AW10 [get_ports {host_pcie_txn[10]}]
set_property PACKAGE_PIN AY4  [get_ports {host_pcie_rxp[11]}]
set_property PACKAGE_PIN AY3  [get_ports {host_pcie_rxn[11]}]
set_property PACKAGE_PIN AY9  [get_ports {host_pcie_txp[11]}]
set_property PACKAGE_PIN AY8  [get_ports {host_pcie_txn[11]}]
set_property PACKAGE_PIN BA6  [get_ports {host_pcie_rxp[12]}]
set_property PACKAGE_PIN BA5  [get_ports {host_pcie_rxn[12]}]
set_property PACKAGE_PIN BA11 [get_ports {host_pcie_txp[12]}]
set_property PACKAGE_PIN BA10 [get_ports {host_pcie_txn[12]}]
set_property PACKAGE_PIN BA2  [get_ports {host_pcie_rxp[13]}]
set_property PACKAGE_PIN BA1  [get_ports {host_pcie_rxn[13]}]
set_property PACKAGE_PIN BB9  [get_ports {host_pcie_txp[13]}]
set_property PACKAGE_PIN BB8  [get_ports {host_pcie_txn[13]}]
set_property PACKAGE_PIN BB4  [get_ports {host_pcie_rxp[14]}]
set_property PACKAGE_PIN BB3  [get_ports {host_pcie_rxn[14]}]
set_property PACKAGE_PIN BC11 [get_ports {host_pcie_txp[14]}]
set_property PACKAGE_PIN BC10 [get_ports {host_pcie_txn[14]}]
set_property PACKAGE_PIN BC2  [get_ports {host_pcie_rxp[15]}]
set_property PACKAGE_PIN BC1  [get_ports {host_pcie_rxn[15]}]
set_property PACKAGE_PIN BC7  [get_ports {host_pcie_txp[15]}]
set_property PACKAGE_PIN BC6  [get_ports {host_pcie_txn[15]}]

#set_property PACKAGE_PIN AU53 [get_ports {qsfp_rxp[0]}]
#set_property PACKAGE_PIN AU54 [get_ports {qsfp_rxn[0]}]
#set_property PACKAGE_PIN AU48 [get_ports {qsfp_txp[0]}]
#set_property PACKAGE_PIN AU49 [get_ports {qsfp_txn[0]}]
#set_property PACKAGE_PIN AT51 [get_ports {qsfp_rxp[1]}]
#set_property PACKAGE_PIN AT52 [get_ports {qsfp_rxn[1]}]
#set_property PACKAGE_PIN AT46 [get_ports {qsfp_txp[1]}]
#set_property PACKAGE_PIN AT47 [get_ports {qsfp_txn[1]}]
#
#set_property PACKAGE_PIN AN41 [get_ports {qsfp_refclk_n[0]}]
#set_property PACKAGE_PIN AN40 [get_ports {qsfp_refclk_p[0]}]

# USB UART, for microblaze, fake if
# H18/H19 reversed to schematic design
#set_property PACKAGE_PIN H18                     [get_ports USB_UART_rxd]
#set_property -dict {IOSTANDARD LVCMOS18}         [get_ports USB_UART_rxd]
#set_property PACKAGE_PIN H19                     [get_ports USB_UART_txd]
#set_property -dict {IOSTANDARD LVCMOS18 DRIVE 4} [get_ports USB_UART_txd]
#{IOSTANDARD LVCMOS18 DRIVE 4} 

set_property PACKAGE_PIN G18     [get_ports xmc_clk]
set_property IOSTANDARD LVCMOS18 [get_ports xmc_clk]

set num_ports [llength [get_ports qsfp_refclk_p]]
puts "Got num_ports == $num_ports"

if {$num_ports >= 1} {
    set_property PACKAGE_PIN AN41 [get_ports qsfp_refclk_n[0]]
    set_property PACKAGE_PIN AN40 [get_ports qsfp_refclk_p[0]]
    set_property -dict {LOC BG22 IOSTANDARD LVCMOS18} [get_ports qsfp_lpmode[0]]
}
if {$num_ports >= 2} {
    set_property PACKAGE_PIN AD43 [get_ports qsfp_refclk_n[1]]
    set_property PACKAGE_PIN AD42 [get_ports qsfp_refclk_p[1]]
    set_property -dict {LOC BL22 IOSTANDARD LVCMOS18} [get_ports qsfp_lpmode[1]]
}

set_false_path -through [get_ports pcie_rstn]

create_clock -period 10.000 -name pcie_refclk [get_ports pcie_refclk_p]
create_clock -period 10.000 -name xmc_clk     [get_ports xmc_clk]

#-group [get_clocks rxoutclk_out*] -group [get_clocks qsfp_refclk] 
if {$num_ports == ""} {
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks pcie_refclk] \
                               -group [get_clocks -include_generated_clocks xmc_clk]
}
if {$num_ports >= 1} {
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks pcie_refclk] \
                               -group [get_clocks -include_generated_clocks xmc_clk] \
                               -group [get_clocks -include_generated_clocks qsfp_refclk_p[0] ]
}
if {$num_ports >= 2} {
set_clock_groups -asynchronous -group [get_clocks -include_generated_clocks pcie_refclk] \
                               -group [get_clocks -include_generated_clocks xmc_clk] \
                               -group [get_clocks -include_generated_clocks qsfp_refclk_p[0] ] \
                               -group [get_clocks -include_generated_clocks qsfp_refclk_p[1] ]
}

#   -master_clock [get_clocks clk]

