{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667723067266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667723067274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 11:24:27 2022 " "Processing started: Sun Nov 06 11:24:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667723067274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723067274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS -c NIOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS -c NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723067274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667723067792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667723067792 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "CPU.qsys " "Elaborating Platform Designer system entity \"CPU.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723076970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:40 Progress: Loading NIOS/CPU.qsys " "2022.11.06.12:24:40 Progress: Loading NIOS/CPU.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723080813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:41 Progress: Reading input file " "2022.11.06.12:24:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723081503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:41 Progress: Adding clk_0 \[clock_source 17.1\] " "2022.11.06.12:24:41 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723081592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:42 Progress: Parameterizing module clk_0 " "2022.11.06.12:24:42 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723082289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:42 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\] " "2022.11.06.12:24:42 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723082291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:42 Progress: Parameterizing module nios2_gen2_0 " "2022.11.06.12:24:42 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723082602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:42 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\] " "2022.11.06.12:24:42 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723082608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:42 Progress: Parameterizing module onchip_memory2_0 " "2022.11.06.12:24:42 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723082652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:42 Progress: Adding pio_0 \[altera_avalon_pio 17.1\] " "2022.11.06.12:24:42 Progress: Adding pio_0 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723082655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:42 Progress: Parameterizing module pio_0 " "2022.11.06.12:24:42 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723082677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:42 Progress: Building connections " "2022.11.06.12:24:42 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723082681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:42 Progress: Parameterizing connections " "2022.11.06.12:24:42 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723082718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:42 Progress: Validating " "2022.11.06.12:24:42 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723082719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:24:43 Progress: Done reading input file " "2022.11.06.12:24:43 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723083842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: Generating CPU \"CPU\" for QUARTUS_SYNTH " "CPU: Generating CPU \"CPU\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723085404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"CPU\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"CPU\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723090491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'CPU_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'CPU_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723090500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_onchip_memory2_0 --dir=C:/Users/crow/AppData/Local/Temp/alt9302_7138453078257115055.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9302_7138453078257115055.dir/0002_onchip_memory2_0_gen//CPU_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_onchip_memory2_0 --dir=C:/Users/crow/AppData/Local/Temp/alt9302_7138453078257115055.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9302_7138453078257115055.dir/0002_onchip_memory2_0_gen//CPU_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723090500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'CPU_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'CPU_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723090730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"CPU\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"CPU\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723090741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'CPU_pio_0' " "Pio_0: Starting RTL generation for module 'CPU_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723090744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_pio_0 --dir=C:/Users/crow/AppData/Local/Temp/alt9302_7138453078257115055.dir/0003_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9302_7138453078257115055.dir/0003_pio_0_gen//CPU_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_pio_0 --dir=C:/Users/crow/AppData/Local/Temp/alt9302_7138453078257115055.dir/0003_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9302_7138453078257115055.dir/0003_pio_0_gen//CPU_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723090745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'CPU_pio_0' " "Pio_0: Done RTL generation for module 'CPU_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723090954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"CPU\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"CPU\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723090962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723093788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723094227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723094614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"CPU\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"CPU\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723096395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"CPU\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"CPU\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723096403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"CPU\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"CPU\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723096409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'CPU_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'CPU_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723096424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_nios2_gen2_0_cpu --dir=C:/Users/crow/AppData/Local/Temp/alt9302_7138453078257115055.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9302_7138453078257115055.dir/0006_cpu_gen//CPU_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_nios2_gen2_0_cpu --dir=C:/Users/crow/AppData/Local/Temp/alt9302_7138453078257115055.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9302_7138453078257115055.dir/0006_cpu_gen//CPU_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723096424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:24:56 (*) Starting Nios II generation " "Cpu: # 2022.11.06 11:24:56 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:24:56 (*)   Checking for plaintext license. " "Cpu: # 2022.11.06 11:24:56 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:24:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2022.11.06 11:24:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:24:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.11.06 11:24:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:24:57 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.11.06 11:24:57 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:24:57 (*)   Plaintext license not found. " "Cpu: # 2022.11.06 11:24:57 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:24:57 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.11.06 11:24:57 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:24:57 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.11.06 11:24:57 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:24:57 (*)   Creating all objects for CPU " "Cpu: # 2022.11.06 11:24:57 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:24:58 (*)   Generating RTL from CPU objects " "Cpu: # 2022.11.06 11:24:58 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:24:58 (*)   Creating plain-text RTL " "Cpu: # 2022.11.06 11:24:58 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:24:58 (*) Done Nios II generation " "Cpu: # 2022.11.06 11:24:58 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'CPU_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'CPU_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\" " "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\" " "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\" " "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723098990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723099001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723099012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723099018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723099036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723099043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723099065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/CPU/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/CPU/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723099067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723099950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723099956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: Done \"CPU\" with 21 modules, 33 files " "CPU: Done \"CPU\" with 21 modules, 33 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723099956 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "CPU.qsys " "Finished elaborating Platform Designer system entity \"CPU.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723100760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "db/ip/cpu/cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_irq_mapper " "Found entity 1: CPU_irq_mapper" {  } { { "db/ip/cpu/submodules/cpu_irq_mapper.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0 " "Found entity 1: CPU_mm_interconnect_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_demux " "Found entity 1: CPU_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_mux " "Found entity 1: CPU_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667723100846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667723100846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100847 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router " "Found entity 2: CPU_mm_interconnect_0_router" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667723100848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667723100848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100849 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router_002 " "Found entity 2: CPU_mm_interconnect_0_router_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_demux " "Found entity 1: CPU_mm_interconnect_0_rsp_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_mux " "Found entity 1: CPU_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_0 " "Found entity 1: CPU_nios2_gen2_0" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: CPU_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: CPU_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: CPU_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: CPU_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: CPU_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: CPU_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: CPU_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: CPU_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: CPU_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: CPU_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: CPU_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: CPU_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: CPU_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: CPU_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: CPU_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: CPU_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: CPU_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU_nios2_gen2_0_cpu " "Found entity 21: CPU_nios2_gen2_0_cpu" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: CPU_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: CPU_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: CPU_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_0_cpu_test_bench " "Found entity 1: CPU_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_onchip_memory2_0 " "Found entity 1: CPU_onchip_memory2_0" {  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_pio_0 " "Found entity 1: CPU_pio_0" {  } { { "db/ip/cpu/submodules/cpu_pio_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100922 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723100936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723100936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667723101001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0 CPU_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"CPU_nios2_gen2_0\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/cpu/cpu.v" "nios2_gen2_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu " "Elaborating entity \"CPU_nios2_gen2_0_cpu\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0.v" "cpu" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_test_bench CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_test_bench:the_CPU_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"CPU_nios2_gen2_0_cpu_test_bench\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_test_bench:the_CPU_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_test_bench" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_register_bank_a_module CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"CPU_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "CPU_nios2_gen2_0_cpu_register_bank_a" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101197 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667723101197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723101241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723101241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_register_bank_b_module CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_b_module:CPU_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"CPU_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_b_module:CPU_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "CPU_nios2_gen2_0_cpu_register_bank_b" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_debug CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101329 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667723101329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_break CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_break:the_CPU_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_break:the_CPU_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_xbrk CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_xbrk:the_CPU_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_xbrk:the_CPU_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_dbrk CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_dbrk:the_CPU_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_dbrk:the_CPU_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_itrace CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_itrace:the_CPU_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_itrace:the_CPU_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_dtrace CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_td_mode CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_0_cpu_nios2_oci_dtrace\|CPU_nios2_gen2_0_cpu_nios2_oci_td_mode:CPU_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_0_cpu_nios2_oci_dtrace\|CPU_nios2_gen2_0_cpu_nios2_oci_td_mode:CPU_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "CPU_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_fifo CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_pib CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_pib:the_CPU_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_pib:the_CPU_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_im CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_im:the_CPU_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_im:the_CPU_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_avalon_reg CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_avalon_reg:the_CPU_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_avalon_reg:the_CPU_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_ocimem CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_ociram_sp_ram_module CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"CPU_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "CPU_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101546 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667723101546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723101590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723101590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_debug_slave_wrapper CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"CPU_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_debug_slave_tck CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"CPU_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_CPU_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_debug_slave_sysclk CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"CPU_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_CPU_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "CPU_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723101715 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667723101715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723101725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_onchip_memory2_0 CPU_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"CPU_onchip_memory2_0\" for hierarchy \"CPU_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/cpu/cpu.v" "onchip_memory2_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723102409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_init.hex " "Parameter \"init_file\" = \"mem_init.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723102409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723102409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723102409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723102409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723102409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723102409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723102409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723102409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723102409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723102409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723102409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723102409 ""}  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667723102409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vif1 " "Found entity 1: altsyncram_vif1" {  } { { "db/altsyncram_vif1.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/altsyncram_vif1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723102462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723102462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vif1 CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vif1:auto_generated " "Elaborating entity \"altsyncram_vif1\" for hierarchy \"CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102463 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "mem_init.hex 128 10 " "Width of data items in \"mem_init.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 mem_init.hex " "Data at line (2) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723102468 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 mem_init.hex " "Data at line (3) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723102468 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 mem_init.hex " "Data at line (4) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723102468 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 mem_init.hex " "Data at line (5) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723102468 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 mem_init.hex " "Data at line (6) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723102468 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 mem_init.hex " "Data at line (7) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723102468 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 mem_init.hex " "Data at line (8) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723102468 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 mem_init.hex " "Data at line (9) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723102468 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 mem_init.hex " "Data at line (10) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723102468 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 mem_init.hex " "Data at line (11) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723102468 ""}  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1667723102468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_pio_0 CPU_pio_0:pio_0 " "Elaborating entity \"CPU_pio_0\" for hierarchy \"CPU_pio_0:pio_0\"" {  } { { "db/ip/cpu/cpu.v" "pio_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0 CPU_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPU_mm_interconnect_0\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/cpu/cpu.v" "mm_interconnect_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "pio_0_s1_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router " "Elaborating entity \"CPU_mm_interconnect_0_router\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_default_decode CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\|CPU_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_default_decode\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\|CPU_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_002 CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CPU_mm_interconnect_0_router_002\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_002" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_002_default_decode CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_demux CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CPU_mm_interconnect_0_cmd_demux\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_demux" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_mux CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CPU_mm_interconnect_0_cmd_mux\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_mux" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_demux CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CPU_mm_interconnect_0_rsp_demux\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_demux" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_mux CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CPU_mm_interconnect_0_rsp_mux\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_mux" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_avalon_st_adapter CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CPU_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_irq_mapper CPU_irq_mapper:irq_mapper " "Elaborating entity \"CPU_irq_mapper\" for hierarchy \"CPU_irq_mapper:irq_mapper\"" {  } { { "db/ip/cpu/cpu.v" "irq_mapper" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/cpu/cpu.v" "rst_controller" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723102884 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1667723103445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.06.12:25:07 Progress: Loading sld1ab89a71/alt_sld_fab_wrapper_hw.tcl " "2022.11.06.12:25:07 Progress: Loading sld1ab89a71/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723107266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723109828 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723109971 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723112743 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723112847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723112948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723113061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723113066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723113066 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1667723113755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1ab89a71/alt_sld_fab.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723113972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723113972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723114044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723114044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723114047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723114047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723114106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723114106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723114179 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723114179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723114179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723114242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723114242 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1667723116237 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/cpu/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1667723116317 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1667723116317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723116865 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667723117686 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/output_files/NIOS.map.smsg " "Generated suppressed messages file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/output_files/NIOS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723117948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667723118742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723118742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1607 " "Implemented 1607 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667723118885 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667723118885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1471 " "Implemented 1471 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667723118885 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1667723118885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667723118885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667723118920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 11:25:18 2022 " "Processing ended: Sun Nov 06 11:25:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667723118920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667723118920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667723118920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723118920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1667723120123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667723120131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 11:25:19 2022 " "Processing started: Sun Nov 06 11:25:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667723120131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1667723120131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NIOS -c NIOS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NIOS -c NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1667723120131 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1667723120268 ""}
{ "Info" "0" "" "Project  = NIOS" {  } {  } 0 0 "Project  = NIOS" 0 0 "Fitter" 0 0 1667723120268 ""}
{ "Info" "0" "" "Revision = NIOS" {  } {  } 0 0 "Revision = NIOS" 0 0 "Fitter" 0 0 1667723120268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1667723120343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1667723120344 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NIOS EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"NIOS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667723120359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667723120412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667723120412 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667723120548 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1667723120555 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667723120890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667723120890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667723120890 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1667723120890 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 0 { 0 ""} 0 5128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667723120894 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 0 { 0 ""} 0 5130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667723120894 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 0 { 0 ""} 0 5132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667723120894 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 0 { 0 ""} 0 5134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667723120894 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 0 { 0 ""} 0 5136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667723120894 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1667723120894 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1667723120896 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1667723120947 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667723121480 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1667723121480 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667723121480 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667723121480 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1667723121480 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1667723121480 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/stady/embadded_stady/fpga_project/de0_nano/work/nios/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'e:/stady/embadded_stady/fpga_project/de0_nano/work/nios/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1667723121489 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/stady/embadded_stady/fpga_project/de0_nano/work/nios/db/ip/cpu/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/stady/embadded_stady/fpga_project/de0_nano/work/nios/db/ip/cpu/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1667723121499 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667723121507 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667723121507 "|CPU|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667723121522 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667723121522 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1667723121522 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1667723121522 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1667723121522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1667723121522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1667723121522 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1667723121522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667723121670 ""}  } { { "db/ip/cpu/cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 0 { 0 ""} 0 5118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667723121670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667723121670 ""}  } { { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 0 { 0 ""} 0 4773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667723121670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667723121670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 0 { 0 ""} 0 1949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667723121670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 0 { 0 ""} 0 1404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667723121670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667723121670 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1667723121670 ""}  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667723121670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667723121670 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667723121670 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1667723121978 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667723121980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667723121980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667723121983 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667723121986 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1667723121990 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1667723121990 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1667723121991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1667723122029 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1667723122031 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1667723122031 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667723122113 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1667723122117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1667723122724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667723122955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1667723122979 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1667723123549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667723123549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1667723123876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1667723124750 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1667723124750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1667723124911 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1667723124911 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1667723124911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667723124914 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1667723125039 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667723125056 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667723125274 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667723125275 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667723125605 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667723126030 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1667723126246 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_clk 3.3-V LVTTL R8 " "Pin clk_clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_clk" } } } } { "db/ip/cpu/cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667723126250 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1667723126250 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/output_files/NIOS.fit.smsg " "Generated suppressed messages file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/output_files/NIOS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1667723126339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5854 " "Peak virtual memory: 5854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667723126771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 11:25:26 2022 " "Processing ended: Sun Nov 06 11:25:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667723126771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667723126771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667723126771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667723126771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1667723127784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667723127793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 11:25:27 2022 " "Processing started: Sun Nov 06 11:25:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667723127793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1667723127793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NIOS -c NIOS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NIOS -c NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1667723127793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1667723128079 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1667723128898 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1667723128921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667723129079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 11:25:29 2022 " "Processing ended: Sun Nov 06 11:25:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667723129079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667723129079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667723129079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1667723129079 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1667723129716 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1667723130241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667723130248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 11:25:29 2022 " "Processing started: Sun Nov 06 11:25:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667723130248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723130248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NIOS -c NIOS " "Command: quartus_sta NIOS -c NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723130248 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1667723130380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723130661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723130661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723130707 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723130707 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667723130947 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1667723130947 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667723130947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667723130947 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1667723130947 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723130947 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/stady/embadded_stady/fpga_project/de0_nano/work/nios/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'e:/stady/embadded_stady/fpga_project/de0_nano/work/nios/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723130954 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/stady/embadded_stady/fpga_project/de0_nano/work/nios/db/ip/cpu/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/stady/embadded_stady/fpga_project/de0_nano/work/nios/db/ip/cpu/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723130960 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667723130970 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723130970 "|CPU|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667723130977 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667723130977 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723130977 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1667723130977 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1667723130985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.517 " "Worst-case setup slack is 46.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723130998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723130998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.517               0.000 altera_reserved_tck  " "   46.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723130998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723130998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.027 " "Worst-case recovery slack is 98.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.027               0.000 altera_reserved_tck  " "   98.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.034 " "Worst-case removal slack is 1.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.034               0.000 altera_reserved_tck  " "    1.034               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.625 " "Worst-case minimum pulse width slack is 49.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.625               0.000 altera_reserved_tck  " "   49.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131005 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.771 ns " "Worst Case Available Settling Time: 196.771 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131031 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131031 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1667723131034 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131417 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667723131492 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131492 "|CPU|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667723131494 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667723131494 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.922 " "Worst-case setup slack is 46.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.922               0.000 altera_reserved_tck  " "   46.922               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.235 " "Worst-case recovery slack is 98.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.235               0.000 altera_reserved_tck  " "   98.235               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.932 " "Worst-case removal slack is 0.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.932               0.000 altera_reserved_tck  " "    0.932               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.601 " "Worst-case minimum pulse width slack is 49.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.601               0.000 altera_reserved_tck  " "   49.601               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131512 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.126 ns " "Worst Case Available Settling Time: 197.126 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131540 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131540 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1667723131544 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667723131635 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131635 "|CPU|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667723131637 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667723131637 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.163 " "Worst-case setup slack is 48.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.163               0.000 altera_reserved_tck  " "   48.163               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.820 " "Worst-case recovery slack is 98.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.820               0.000 altera_reserved_tck  " "   98.820               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.574 " "Worst-case removal slack is 0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 altera_reserved_tck  " "    0.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.482 " "Worst-case minimum pulse width slack is 49.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482               0.000 altera_reserved_tck  " "   49.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667723131654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131654 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.219 ns " "Worst Case Available Settling Time: 198.219 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667723131685 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131685 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131968 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723131968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667723132012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 11:25:32 2022 " "Processing ended: Sun Nov 06 11:25:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667723132012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667723132012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667723132012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723132012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667723133038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667723133046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 11:25:32 2022 " "Processing started: Sun Nov 06 11:25:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667723133046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1667723133046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off NIOS -c NIOS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off NIOS -c NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1667723133046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1667723133579 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_6_1200mv_85c_slow.vo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_6_1200mv_85c_slow.vo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723134215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_6_1200mv_0c_slow.vo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_6_1200mv_0c_slow.vo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723134369 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_min_1200mv_0c_fast.vo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_min_1200mv_0c_fast.vo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723134527 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS.vo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS.vo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723134679 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_6_1200mv_85c_v_slow.sdo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_6_1200mv_85c_v_slow.sdo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723134816 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_6_1200mv_0c_v_slow.sdo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_6_1200mv_0c_v_slow.sdo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723134954 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_min_1200mv_0c_v_fast.sdo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_min_1200mv_0c_v_fast.sdo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723135091 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_v.sdo E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/ simulation " "Generated file NIOS_v.sdo in folder \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1667723135225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667723135970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 11:25:35 2022 " "Processing ended: Sun Nov 06 11:25:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667723135970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667723135970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667723135970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1667723135970 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1667723136618 ""}
