<module name="CTRL_MMR0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CTRLMMR_PID" acronym="CTRLMMR_PID" offset="0x0" width="32" description="Peripheral release details.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business unit" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x180" description="Module functional identifier" range="" rwaccess="R"/>
    <bitfield id="R_RTL" width="5" begin="15" end="11" resetval="0x0" description="RTL revision" range="" rwaccess="R"/>
    <bitfield id="X_MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision" range="" rwaccess="R"/>
    <bitfield id="Y_MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MMR_CFG1" acronym="CTRLMMR_MMR_CFG1" offset="0x8" width="32" description="Indicates the MMR configuration.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PARTITIONS" width="8" begin="7" end="0" resetval="0x9F" description="Indicates present partitions" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MAIN_DEVSTAT" acronym="CTRLMMR_MAIN_DEVSTAT" offset="0x30" width="32" description="Indicates SoC bootstrap selection. The default value of this register is determined by the SoC bootstrap pins when the por_boot_cfg_srst_n input is de-asserted. Note that this register will not be valid when returning from Deepsleep powerdown modes as the bootstrap pins are not relatched in this scenario.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOTMODE" width="8" begin="7" end="0" resetval="0xX" description="Specifies the device Primary and Backup boot media." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_BOOTCFG" acronym="CTRLMMR_MAIN_BOOTCFG" offset="0x34" width="32" description="Indicates SoC bootstrap selection latched at power-on reset by PORz. The default value of this register is determined by the SoC bootstrap pins when the MMR por_boot_cfg_srst_n input is de-asserted and will remain until the SOC bootstrap pins are re-latched on a subsequent MMR por_boot_cfg_srst_n rising edge. Note that this register will not be valid when returning from Deepsleep powerdown modes as the bootstrap pins are not relatched in this scenario.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOTMODE" width="8" begin="7" end="0" resetval="0xX" description="Specifies the device Primary and Backup boot media." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MAIN_FEATURE_STAT0" acronym="CTRLMMR_MAIN_FEATURE_STAT0" offset="0x40" width="32" description="Indicates enable status of MAIN domain IP features.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="UFS_AES_DIS" width="1" begin="24" end="24" resetval="0xX" description="AES disabled on UFS" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EDP0_CRYPTO_DIS" width="1" begin="20" end="20" resetval="0xX" description="HDCP Cryptography disabled on eDP0" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CRYPTO_PKA_DIS" width="1" begin="18" end="18" resetval="0xX" description="SA2_UL Crypto Module PKA disabled" range="" rwaccess="R"/>
    <bitfield id="CRYPTO_ENCR_DIS" width="1" begin="17" end="17" resetval="0xX" description="SA2_UL Crypto Module AES/3DES/DBRG disabled" range="" rwaccess="R"/>
    <bitfield id="CRYPTO_SHA_DIS" width="1" begin="16" end="16" resetval="0xX" description="SA2_UL Crypto Module SHA/MD5 disabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMPAC_SDE_DIS" width="1" begin="9" end="9" resetval="0xX" description="DMPAC Stereo Disparity Engine disabled" range="" rwaccess="R"/>
    <bitfield id="DMPAC_DOF_DIS" width="1" begin="8" end="8" resetval="0xX" description="DMPAC Dense Optical Flow disabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MAIN_FEATURE_STAT1" acronym="CTRLMMR_MAIN_FEATURE_STAT1" offset="0x44" width="32" description="Indicates enable status of MAIN domain IP features.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCAN_FD_EN" width="1" begin="16" end="16" resetval="0xX" description="FD mode is supported on MAIN MCAN interfaces when set" range="" rwaccess="R"/>
    <bitfield id="GPU_ASTC_EN" width="1" begin="15" end="15" resetval="0xX" description="GPU Adaptive Scalable Texture Compression is supported when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEC_VP8_EN" width="1" begin="11" end="11" resetval="0xX" description="VP8 Video decode is enabled when set" range="" rwaccess="R"/>
    <bitfield id="DEC_VP6_EN" width="1" begin="10" end="10" resetval="0xX" description="VP6 Video decode is enabled when set" range="" rwaccess="R"/>
    <bitfield id="DEC_RV_EN" width="1" begin="9" end="9" resetval="0xX" description="RealVideo Video decode is enabled when set" range="" rwaccess="R"/>
    <bitfield id="DEC_SOREN_EN" width="1" begin="8" end="8" resetval="0xX" description="Sorenson Video decode is enabled when set" range="" rwaccess="R"/>
    <bitfield id="DEC_AVS_EN" width="1" begin="7" end="7" resetval="0xX" description="AVS Video decode is enabled when set" range="" rwaccess="R"/>
    <bitfield id="DEC_MPEG4_EN" width="1" begin="6" end="6" resetval="0xX" description="MPEG4 Video decode is enabled when set" range="" rwaccess="R"/>
    <bitfield id="DEC_MPEG2_EN" width="1" begin="5" end="5" resetval="0xX" description="MPEG2 Video decode is enabled when set" range="" rwaccess="R"/>
    <bitfield id="DEC_MPEG1_EN" width="1" begin="4" end="4" resetval="0xX" description="MPEG1 Video decode is enabled when set" range="" rwaccess="R"/>
    <bitfield id="DEC_WMV9_EN" width="1" begin="3" end="3" resetval="0xX" description="WMV9 Video decode is enabled when set" range="" rwaccess="R"/>
    <bitfield id="DEC_VC1_EN" width="1" begin="2" end="2" resetval="0xX" description="VC-1 (SMPTE 421M) Video decode is enabled when set" range="" rwaccess="R"/>
    <bitfield id="DEC_HEVC_EN" width="1" begin="1" end="1" resetval="0xX" description="HEVC (H.265) Video decode is enabled when set" range="" rwaccess="R"/>
    <bitfield id="DEC_H264_EN" width="1" begin="0" end="0" resetval="0xX" description="H.264 Video decode is enabled when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_IPC_SET6" acronym="CTRLMMR_IPC_SET6" offset="0x118" width="32" description="Generate interprocessor communication interrupt to C66 core0.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET7" acronym="CTRLMMR_IPC_SET7" offset="0x11C" width="32" description="Generate interprocessor communication interrupt to C66 core1.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET8" acronym="CTRLMMR_IPC_SET8" offset="0x120" width="32" description="Generate interprocessor communication interrupt to ARM MPU core0.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET9" acronym="CTRLMMR_IPC_SET9" offset="0x124" width="32" description="Generate interprocessor communication interrupt to ARM MPU core1.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET16" acronym="CTRLMMR_IPC_SET16" offset="0x140" width="32" description="Generate interprocessor communication interrupt to MAIN R5 core0.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET17" acronym="CTRLMMR_IPC_SET17" offset="0x144" width="32" description="Generate interprocessor communication interrupt to MAIN R5 core1.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET18" acronym="CTRLMMR_IPC_SET18" offset="0x148" width="32" description="Generate interprocessor communication interrupt to MAIN R5 core2.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET19" acronym="CTRLMMR_IPC_SET19" offset="0x14C" width="32" description="Generate interprocessor communication interrupt to MAIN R5 core3.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET20" acronym="CTRLMMR_IPC_SET20" offset="0x150" width="32" description="Generate interprocessor communication interrupt to ICSSG0 PRU0.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET21" acronym="CTRLMMR_IPC_SET21" offset="0x154" width="32" description="Generate interprocessor communication interrupt to ICSSG0 PRU1.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET22" acronym="CTRLMMR_IPC_SET22" offset="0x158" width="32" description="Generate interprocessor communication interrupt to ICSSG1 PRU0.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET23" acronym="CTRLMMR_IPC_SET23" offset="0x15C" width="32" description="Generate interprocessor communication interrupt to ICSSG1 PRU1.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_CLR0" acronym="CTRLMMR_IPC_CLR0" offset="0x180" width="32" description="Acknowledge interprocessor communication interrupt to C71x core0.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR6" acronym="CTRLMMR_IPC_CLR6" offset="0x198" width="32" description="Acknowledge interprocessor communication interrupt to C66 core0.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR7" acronym="CTRLMMR_IPC_CLR7" offset="0x19C" width="32" description="Acknowledge interprocessor communication interrupt to C66 core1.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR8" acronym="CTRLMMR_IPC_CLR8" offset="0x1A0" width="32" description="Acknowledge interprocessor communication interrupt to ARM MPU core0.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR9" acronym="CTRLMMR_IPC_CLR9" offset="0x1A4" width="32" description="Acknowledge interprocessor communication interrupt to ARM MPU core1.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR16" acronym="CTRLMMR_IPC_CLR16" offset="0x1C0" width="32" description="Acknowledge interprocessor communication interrupt to MAIN R5 core0.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR17" acronym="CTRLMMR_IPC_CLR17" offset="0x1C4" width="32" description="Acknowledge interprocessor communication interrupt to MAIN R5 core1.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR18" acronym="CTRLMMR_IPC_CLR18" offset="0x1C8" width="32" description="Acknowledge interprocessor communication interrupt to MAIN R5 core2.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR19" acronym="CTRLMMR_IPC_CLR19" offset="0x1CC" width="32" description="Acknowledge interprocessor communication interrupt to MAIN R5 core3.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR20" acronym="CTRLMMR_IPC_CLR20" offset="0x1D0" width="32" description="Acknowledge interprocessor communication interrupt to ICSSG0 PRU0.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR21" acronym="CTRLMMR_IPC_CLR21" offset="0x1D4" width="32" description="Acknowledge interprocessor communication interrupt to ICSSG0 PRU1.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR22" acronym="CTRLMMR_IPC_CLR22" offset="0x1D8" width="32" description="Acknowledge interprocessor communication interrupt to ICSSG1 PRU0.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR23" acronym="CTRLMMR_IPC_CLR23" offset="0x1DC" width="32" description="Acknowledge interprocessor communication interrupt to ICSSG1 PRU1.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_PCI_DEVICE_ID" acronym="CTRLMMR_PCI_DEVICE_ID" offset="0x210" width="32" description="PCIe device ID and vendor ID register.">
    <bitfield id="DEVICE_ID" width="16" begin="31" end="16" resetval="0xB00D" description="Product ID" range="" rwaccess="R"/>
    <bitfield id="VENDOR_ID" width="16" begin="15" end="0" resetval="0x104C" description="TI Vendor ID" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_USB_DEVICE_ID" acronym="CTRLMMR_USB_DEVICE_ID" offset="0x220" width="32" description="USB device and vendor ID register.">
    <bitfield id="DEVICE_ID" width="16" begin="31" end="16" resetval="0x6163" description="Product ID" range="" rwaccess="R"/>
    <bitfield id="VENDOR_ID" width="16" begin="15" end="0" resetval="0x451" description="TI Vendor ID" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK0_KICK0" acronym="CTRLMMR_LOCK0_KICK0" offset="0x1008" width="32" description="Lower 32-bits of Partition0 write lock key. This register must be written with the designated key value followed by a write to with its key value before write-protected Partition 0 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK0_KICK1" acronym="CTRLMMR_LOCK0_KICK1" offset="0x100C" width="32" description="Upper 32-bits of Partition 0 write lock key. This register must be written with the designated key value after a write to with its key value before write-protected Partition 0 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_INTR_RAW_STAT" acronym="CTRLMMR_INTR_RAW_STAT" offset="0x1010" width="32" description="Shows the interrupt status (before enabling) and allows setting of the interrupt status (for test).">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Lock violation occurred (attempt to write a write-locked register with partition locked)" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Address violation occurred (attempt to read or write an invalid register address)" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation occurred (attempt to read or write a register with insufficient security or privilege access rights)" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_INTR_STAT_CLR" acronym="CTRLMMR_INTR_STAT_CLR" offset="0x1014" width="32" description="Shows the enabled interrupt status and allows the interrupt to be cleared.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="W1TC"/>
    <bitfield id="EN_LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enabled lock interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Enabled address interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enabled protection interrupt event status" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_INTR_EN_SET" acronym="CTRLMMR_INTR_EN_SET" offset="0x1018" width="32" description="Allows interrupt enables to be set.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR_EN_SET" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR_EN_SET" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR_EN_SET" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt enable" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_INTR_EN_CLR" acronym="CTRLMMR_INTR_EN_CLR" offset="0x101C" width="32" description="Allows interrupt enables to be cleared.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="W1TC"/>
    <bitfield id="LOCK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt disable" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_EOI" acronym="CTRLMMR_EOI" offset="0x1020" width="32" description="EOI Vector value. This register should be written with interrupt distribution value required by the device architecture to indicate service completion of the MMR interrupt. The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VECTOR" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_FAULT_ADDR" acronym="CTRLMMR_FAULT_ADDR" offset="0x1024" width="32" description="Indicates the address of the first transfer that caused a fault to occur.">
    <bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address of the faulted access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_FAULT_TYPE" acronym="CTRLMMR_FAULT_TYPE" offset="0x1028" width="32" description="Indicates the access type of the first transfer that caused a fault to occur.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TYPE" width="6" begin="5" end="0" resetval="0x0" description="Type of access which faulted 0h - No fault 1h - User execute access 2h - User write access 4h - User read access 8h - Supervisor execute access 10h - Supervisor write access 20h - Supervisor read access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_FAULT_ATTR" acronym="CTRLMMR_FAULT_ATTR" offset="0x102C" width="32" description="Indicates the attributes of the first transfer that caused a fault to occur.">
    <bitfield id="XID" width="12" begin="31" end="20" resetval="0x0" description="Transaction ID" range="" rwaccess="R"/>
    <bitfield id="ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_FAULT_CLR" acronym="CTRLMMR_FAULT_CLR" offset="0x1030" width="32" description="Allows software to clear the current fault Clearing the current fault allows the , , and registers to latch the attributes of the next fault that occurs. This does not affect the fault interrupt event itself. The interrupt must be cleared using the appropriate INTR_STATUS_CLR register bits.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_USB0_CTRL" acronym="CTRLMMR_USB0_CTRL" offset="0x4000" width="32" description="Controls USB0 operation.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SERDES_SEL" width="1" begin="27" end="27" resetval="0x0" description="Serdes Selection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="27" begin="26" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_USB1_CTRL" acronym="CTRLMMR_USB1_CTRL" offset="0x4010" width="32" description="Controls USB1 operation.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SERDES_SEL" width="1" begin="27" end="27" resetval="0x0" description="Serdes Selection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="27" begin="26" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_ENET1_CTRL" acronym="CTRLMMR_ENET1_CTRL" offset="0x4044" width="32" description="Controls Ethernet Port1 operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port1 RGMII internal transmit delay selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port1 interface 0h - GMII/MII (not supported) 1h - RMII 2h - RGMII 3h - SGMII 4h - QSGMII 5h - XFI (not supported) 6h - QSGMII_SUB 7h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ENET2_CTRL" acronym="CTRLMMR_ENET2_CTRL" offset="0x4048" width="32" description="Controls Ethernet Port2 operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port2 RGMII internal transmit delay selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port2 interface 0h - GMII/MII (not supported) 1h - RMII 2h - RGMII 3h - SGMII 4h - QSGMII 5h - XFI (not supported) 6h - QSGMII_SUB 7h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ENET3_CTRL" acronym="CTRLMMR_ENET3_CTRL" offset="0x404C" width="32" description="Controls Ethernet Port3 operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port3 RGMII internal transmit delay selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port3 interface 0h - GMII/MII (not supported) 1h - RMII 2h - RGMII 3h - SGMII 4h - QSGMII 5h - XFI (not supported) 6h - QSGMII_SUB 7h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ENET4_CTRL" acronym="CTRLMMR_ENET4_CTRL" offset="0x4050" width="32" description="Controls Ethernet Port4 operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port4 RGMII internal transmit delay selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port4 interface 0h - GMII/MII (not supported) 1h - RMII 2h - RGMII 3h - SGMII 4h - QSGMII 5h - XFI (not supported) 6h - QSGMII_SUB 7h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ENET5_CTRL" acronym="CTRLMMR_ENET5_CTRL" offset="0x4054" width="32" description="Controls Ethernet Port5 operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port5 RGMII internal transmit delay selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port5 interface 0h - GMII/MII (not supported) 1h - RMII 2h - RGMII 3h - SGMII 4h - QSGMII 5h - XFI (not supported) 6h - QSGMII_SUB 7h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ENET6_CTRL" acronym="CTRLMMR_ENET6_CTRL" offset="0x4058" width="32" description="Controls Ethernet Port6 operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port6 RGMII internal transmit delay selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port6 interface 0h - GMII/MII (not supported) 1h - RMII 2h - RGMII 3h - SGMII 4h - QSGMII 5h - XFI (not supported) 6h - QSGMII_SUB 7h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ENET7_CTRL" acronym="CTRLMMR_ENET7_CTRL" offset="0x405C" width="32" description="Controls Ethernet Port7 operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port7 RGMII internal transmit delay selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port7 interface 0h - GMII/MII (not supported) 1h - RMII 2h - RGMII 3h - SGMII 4h - QSGMII 5h - XFI (not supported) 6h - QSGMII_SUB 7h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ENET8_CTRL" acronym="CTRLMMR_ENET8_CTRL" offset="0x4060" width="32" description="Controls Ethernet Port8 operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port8 RGMII internal transmit delay selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port8 interface 0h - GMII/MII (not supported) 1h - RMII 2h - RGMII 3h - SGMII 4h - QSGMII 5h - XFI (not supported) 6h - QSGMII_SUB 7h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE0_CTRL" acronym="CTRLMMR_PCIE0_CTRL" offset="0x4070" width="32" description="Controls PCIe0 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_COUNT" width="1" begin="8" end="8" resetval="0x1" description="Configures the PCIe lane count" range="" rwaccess="RW"/>
    <bitfield id="MODE_SEL" width="1" begin="7" end="7" resetval="0x0" description="Selects the operating mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GENERATION_SEL" width="2" begin="1" end="0" resetval="0x3" description="Configures the PCIe generation support in the PCIe capabilities linked-list 0h - Reserved 1h - Gen2 - Controller advertises Gen1 &amp;amp;amp; Gen2 capability and link operates at either speed 2h - Gen3 - Controller advertises Gen1, Gen2, &amp;amp;amp; Gen3 capability and link operates at any of the three speeds 3h - Gen4 - Controller advertises Gen1, Gen2, Gen3, &amp;amp;amp; Gen4 capability and link operates at any of the four speeds" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE1_CTRL" acronym="CTRLMMR_PCIE1_CTRL" offset="0x4074" width="32" description="Controls PCIe1 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_COUNT" width="1" begin="8" end="8" resetval="0x1" description="Configures the PCIe lane count" range="" rwaccess="RW"/>
    <bitfield id="MODE_SEL" width="1" begin="7" end="7" resetval="0x0" description="Selects the operating mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GENERATION_SEL" width="2" begin="1" end="0" resetval="0x3" description="Configures the PCIe generation support in the PCIe capabilities linked-list 0h - Reserved 1h - Gen2 - Controller advertises Gen1 &amp;amp;amp; Gen2 capability and link operates at either speed 2h - Gen3 - Controller advertises Gen1, Gen2, &amp;amp;amp; Gen3 capability and link operates at any of the three speeds 3h - Gen4 - Controller advertises Gen1, Gen2, Gen3, &amp;amp;amp; Gen4 capability and link operates at any of the four speeds" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE2_CTRL" acronym="CTRLMMR_PCIE2_CTRL" offset="0x4078" width="32" description="Controls PCIe2 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_COUNT" width="1" begin="8" end="8" resetval="0x1" description="Configures the PCIe lane count" range="" rwaccess="RW"/>
    <bitfield id="MODE_SEL" width="1" begin="7" end="7" resetval="0x0" description="Selects the operating mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GENERATION_SEL" width="2" begin="1" end="0" resetval="0x3" description="Configures the PCIe generation support in the PCIe capabilities linked-list 0h - Reserved 1h - Gen2 - Controller advertises Gen1 &amp;amp;amp; Gen2 capability and link operates at either speed 2h - Gen3 - Controller advertises Gen1, Gen2, &amp;amp;amp; Gen3 capability and link operates at any of the three speeds 3h - Gen4 - Controller advertises Gen1, Gen2, Gen3, &amp;amp;amp; Gen4 capability and link operates at any of the four speeds" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE3_CTRL" acronym="CTRLMMR_PCIE3_CTRL" offset="0x407C" width="32" description="Controls PCIe3 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_COUNT" width="1" begin="8" end="8" resetval="0x1" description="Configures the PCIe lane count" range="" rwaccess="RW"/>
    <bitfield id="MODE_SEL" width="1" begin="7" end="7" resetval="0x0" description="Selects the operating mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GENERATION_SEL" width="2" begin="1" end="0" resetval="0x3" description="Configures the PCIe generation support in the PCIe capabilities linked-list 0h - Reserved 1h - Gen2 - Controller advertises Gen1 &amp;amp;amp; Gen2 capability and link operates at either speed 2h - Gen3 - Controller advertises Gen1, Gen2, &amp;amp;amp; Gen3 capability and link operates at any of the three speeds 3h - Gen4 - Controller advertises Gen1, Gen2, Gen3, &amp;amp;amp; Gen4 capability and link operates at any of the four speeds" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES0_LN0_CTRL" acronym="CTRLMMR_SERDES0_LN0_CTRL" offset="0x4080" width="32" description="Controls 2-L SERDES0 lane0 selection.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane0 function 0h - Enet Switch Q/SGMII Lane 1 1h - PCIe0 Lane0 2h - For USB0 lane swap. Select this if USB0 was implemented with Type C connector 3h - Not used" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES0_LN1_CTRL" acronym="CTRLMMR_SERDES0_LN1_CTRL" offset="0x4084" width="32" description="Controls 2-L SERDES0 lane1 selection.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane1 function 0h - IP1 - Enet Switch Q/SGMII Lane 2 1h - IP2 - PCIe0 Lane1 2h - IP3 - USB0 3h - IP4 - Not Used" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES1_LN0_CTRL" acronym="CTRLMMR_SERDES1_LN0_CTRL" offset="0x4090" width="32" description="Controls 2-L SERDES1 lane0 selection.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES1 lane0 function 0h - Enet Switch Q/SGMII Lane 3 1h - PCIe1 Lane 0 2h - For USB1 lane swap. Select this if USB1 was implemented with Type C connector 3h - ICSS_G1 SGMII Lane 0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES1_LN1_CTRL" acronym="CTRLMMR_SERDES1_LN1_CTRL" offset="0x4094" width="32" description="Controls 2-L SERDES1 lane1 selection.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES1 lane1 function 0h - Enet Switch Q/SGMII Lane 4 1h - PCIe1 Lane 1 2h - USB1 3h - ICSS_G1 SGMII Lane 1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES2_LN0_CTRL" acronym="CTRLMMR_SERDES2_LN0_CTRL" offset="0x40A0" width="32" description="Controls 2-L SERDES2 lane0 selection.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES2 lane0 function 0h - Not Used 1h - PCIE2 Lane 0 2h - For USB1 lane swap. Select this if USB1 was implemented with Type C connector 3h - ICSS_G1 SGMII Lane 0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES2_LN1_CTRL" acronym="CTRLMMR_SERDES2_LN1_CTRL" offset="0x40A4" width="32" description="Controls 2-L SERDES2 lane1 selection.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES2 lane1 function 0h - Not Used 1h - PCIE2 Lane 1 2h - USB1 3h - ICSS_G1 SGMII Lane 1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES3_LN0_CTRL" acronym="CTRLMMR_SERDES3_LN0_CTRL" offset="0x40B0" width="32" description="Controls 2-L SERDES3 lane0 selection.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES3 lane0 function 0h - Not Used 1h - PCIE3 Lane 0 2h - For USB0 lane swap. Select this if USB0 was implemented with Type C connector 3h - Not Used" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES3_LN1_CTRL" acronym="CTRLMMR_SERDES3_LN1_CTRL" offset="0x40B4" width="32" description="Controls 2-L SERDES3 lane1 selection.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES3 lane1 function 0h - Not Used 1h - PCIE3 Lane 1 2h - USB0 3h - Not Used" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES4_LN0_CTRL" acronym="CTRLMMR_SERDES4_LN0_CTRL" offset="0x40C0" width="32" description="Controls 4-L SERDES4 lane0 selection.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES4 lane0 function 0h - eDP Lane 0 1h - Not Used 2h - Enet Switch Q/SGMII Lane 5 3h - Not Used" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES4_LN1_CTRL" acronym="CTRLMMR_SERDES4_LN1_CTRL" offset="0x40C4" width="32" description="Controls 4-L SERDES4 lane1 selection.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES4 lane1 function 0h - eDP Lane 1 1h - Not Used 2h - Enet Switch Q/SGMII Lane 6 3h - Not Used" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES4_LN2_CTRL" acronym="CTRLMMR_SERDES4_LN2_CTRL" offset="0x40C8" width="32" description="Controls 4-L SERDES4 lane2 selection.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES4 lane2 function 0h - eDP Lane 2 1h - Not Used 2h - Enet Switch Q/SGMII Lane 7 3h - Not Used" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES4_LN3_CTRL" acronym="CTRLMMR_SERDES4_LN3_CTRL" offset="0x40CC" width="32" description="Controls 4-L SERDES4 lane3 selection.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES4 lane3 function 0h - eDP Lane 3 1h - Not Used 2h - Enet Switch Q/SGMII Lane 8 3h - Not Used" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES0_CTRL" acronym="CTRLMMR_SERDES0_CTRL" offset="0x40E0" width="32" description="Controls SERDES0 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET_EN" width="1" begin="8" end="8" resetval="0x0" description="Retention enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SERDES1_CTRL" acronym="CTRLMMR_SERDES1_CTRL" offset="0x40E4" width="32" description="Controls SERDES1 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET_EN" width="1" begin="8" end="8" resetval="0x0" description="Retention enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SERDES2_CTRL" acronym="CTRLMMR_SERDES2_CTRL" offset="0x40E8" width="32" description="Controls SERDES2 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET_EN" width="1" begin="8" end="8" resetval="0x0" description="Retention enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SERDES3_CTRL" acronym="CTRLMMR_SERDES3_CTRL" offset="0x40EC" width="32" description="Controls SERDES3 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET_EN" width="1" begin="8" end="8" resetval="0x0" description="Retention enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SERDES4_CTRL" acronym="CTRLMMR_SERDES4_CTRL" offset="0x40F0" width="32" description="Controls SERDES4 operation.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REF_SEL" width="1" begin="12" end="12" resetval="0x0" description="REFCLK output select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET_EN" width="1" begin="8" end="8" resetval="0x0" description="Retention enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_ICSSG0_CTRL0" acronym="CTRLMMR_ICSSG0_CTRL0" offset="0x4100" width="32" description="Controls ICSS_G0 operation.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII0_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the ICSS_G0 RGMII0 port internal transmit delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G0 PRU0_GPO pins. Each bit n controls the corresponding PRG0_PRU0GPOn I/O" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ICSSG0_CTRL1" acronym="CTRLMMR_ICSSG0_CTRL1" offset="0x4104" width="32" description="Controls ICSS_G0 operation.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII1_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the ICSS_G0 RGMII1 port internal transmit delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G0 PRU1_GPO pins. Each bit n controls the corresponding PRG0_PRU1GPOn I/O" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ICSSG1_CTRL0" acronym="CTRLMMR_ICSSG1_CTRL0" offset="0x4110" width="32" description="Controls ICSS_G1 operation.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SGMII_SERDES_SEL" width="1" begin="28" end="28" resetval="0x0" description="SGMII0 Serdes Selection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII0_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the ICSS_G1 RGMII0 port internal transmit delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G1 PRU0_GPO pins. Each bit n controls the corresponding PRG1_PRU0GPOn I/O" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ICSSG1_CTRL1" acronym="CTRLMMR_ICSSG1_CTRL1" offset="0x4114" width="32" description="Controls ICSS_G1 operation.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SGMII_SERDES_SEL" width="1" begin="28" end="28" resetval="0x0" description="SGMII1 Serdes Selection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII1_ID_MODE" width="1" begin="24" end="24" resetval="0x0" description="Controls the ICSS_G1 RGMII1 port internal transmit delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPM_BIDI" width="20" begin="19" end="0" resetval="0x0" description="Controls operation of the ICSS_G1 PRU1_GPO pins. Each bit n controls the corresponding PRG1_PRU1GPOn I/O" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM0_CTRL" acronym="CTRLMMR_EPWM0_CTRL" offset="0x4140" width="32" description="Controls eHRPWM0 Operation.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNCIN_SEL" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the PWM0 synchronization input 0h - PWM0_SYNCIN Pin 1h - None 2h - None 3h - None 4h - ICSSG0 Host Interrupt 6 5h - ICSSG1 Host Interrupt 6 6h - None 7h - None" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM1_CTRL" acronym="CTRLMMR_EPWM1_CTRL" offset="0x4144" width="32" description="Controls eHRPWM1 Operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM2_CTRL" acronym="CTRLMMR_EPWM2_CTRL" offset="0x4148" width="32" description="Controls eHRPWM2 Operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM3_CTRL" acronym="CTRLMMR_EPWM3_CTRL" offset="0x414C" width="32" description="Controls eHRPWM3 Operation.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNCIN_SEL" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the PWM3 synchronization input 0h - PWM3_SYNCIN Pin 1h - PWM2 syncout signal, daisy chained 2h - None 3h - None 4h - ICSSG0 Host Interrupt 7 5h - ICSSG1 Host Interrupt 7 6h - None 7h - None" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM4_CTRL" acronym="CTRLMMR_EPWM4_CTRL" offset="0x4150" width="32" description="Controls eHRPWM4 Operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM5_CTRL" acronym="CTRLMMR_EPWM5_CTRL" offset="0x4154" width="32" description="Controls eHRPWM5 Operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCA_SEL" acronym="CTRLMMR_SOCA_SEL" offset="0x4160" width="32" description="Selects Start of Conversion A output signal source. Each eHRPWM provides a SOCA event that can be used to trigger external ADCs. All eHRPWM SOCA events are ORed together allowing any of the 6 eHRPWMs to generate the event (if enabled within the eHRPWM). This event is then muxed with an ICSSx host interrupt allowing either an ICSSx or eHRPWMs to source the SOCA event pin.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOCA_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC A output source 0h - OR of all eHRPWM SOCA outputs 1h - ICSSG0 Host Interrupt 1 2h - ICSSG1 Host Interrupt 1 3h - None" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCB_SEL" acronym="CTRLMMR_SOCB_SEL" offset="0x4164" width="32" description="Selects Start of Conversion B output signal source. Each eHRPWM provides a SOCB event that can be used to trigger external ADCs. All eHRPWM SOCB events are ORed together allowing any of the 6 eHRPWMs to generate the event (if enabled within the eHRPWM). This event is then muxed with an ICSSx host interrupt allowing either an ICSSx or eHRPWMs to source the SOCB event pin.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOCB_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC B output source 0h - OR of all eHRPWM SOCB ouputs 1h - ICSSG0 Host Interrupt 2 2h - ICSSG1 Host Interrupt 2 3h - None" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EQEP_STAT" acronym="CTRLMMR_EQEP_STAT" offset="0x41A0" width="32" description="Displays status of EQEP modules.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHASE_ERR2" width="1" begin="2" end="2" resetval="0xX" description="eQEP2 Phase error status" range="" rwaccess="R"/>
    <bitfield id="PHASE_ERR1" width="1" begin="1" end="1" resetval="0xX" description="eQEP1 Phase error status" range="" rwaccess="R"/>
    <bitfield id="PHASE_ERR0" width="1" begin="0" end="0" resetval="0xX" description="eQEP0 Phase error status" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SDIO1_CTRL" acronym="CTRLMMR_SDIO1_CTRL" offset="0x41B4" width="32" description="Controls drive strength of MMC1 SDIO mode pins.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRV_STR" width="5" begin="4" end="0" resetval="0xX" description="Selects the SDIO drive strength" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SDIO2_CTRL" acronym="CTRLMMR_SDIO2_CTRL" offset="0x41B8" width="32" description="Controls drive strength of MMC2 SDIO mode pins.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRV_STR" width="5" begin="4" end="0" resetval="0xX" description="Selects the SDIO drive strength" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MLB_SIG_IO_CTRL" acronym="CTRLMMR_MLB_SIG_IO_CTRL" offset="0x41C0" width="32" description="Controls the characteristics of the MLB SIG IO.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXTRIM" width="2" begin="25" end="24" resetval="0xX" description="LVDS aux drive output current ratio trim for VOD offset compenstaion 0h - -8% 1h - 0% 2h - +9% 3h - +20%" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TXTRIM" width="2" begin="17" end="16" resetval="0xX" description="LVDS drive output current ratio trim 0h - -8% 1h - 0% 2h - +9% 3h - +20%" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TXDRV" width="4" begin="11" end="8" resetval="0xX" description="LVDS drive current. 0h - 0.0 mA 1h - 0.8 mA 2h - 1.6 mA 3h - 2.4 mA 4h - 3.2 mA 5h - 4.0 mA 6h - 4.8 mA 7h - 5.6 mA 8h - 6.4 mA 9h - 7.2 mA Ah - 8.0 mA Bh - 8.8 mA Ch - 9.6 mA Dh - 10.4 mA Eh - 11.2 mA Fh - 12.0 mA" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_RTERM_EN" width="1" begin="3" end="3" resetval="0xX" description="Internal termination resistor control" range="" rwaccess="RW"/>
    <bitfield id="RTERM" width="3" begin="2" end="0" resetval="0xX" description="Selects the internal termination resistor trim value. This bitfield is valid only if en_int_res is 1. Should be set to the correct value to provide 100 ohms. Typical termination values are: 0h - 77 ohm 1h - 81 ohm 2h - 86 ohm 3h - 91 ohm 4h - 96 ohm 5h - 102 ohm 6h - 110 ohm 7h - 118 ohm" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MLB_DAT_IO_CTRL" acronym="CTRLMMR_MLB_DAT_IO_CTRL" offset="0x41C4" width="32" description="Controls the characteristics of the MLB DATA IO.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXTRIM" width="2" begin="25" end="24" resetval="0xX" description="LVDS aux drive output current ratio trim for VOD offset compenstaion 0h - -8% 1h - 0% 2h - +9% 3h - +20%" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TXTRIM" width="2" begin="17" end="16" resetval="0xX" description="LVDS drive output current ratio trim 0h - -8% 1h - 0% 2h - +9% 3h - +20%" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TXDRV" width="4" begin="11" end="8" resetval="0xX" description="LVDS drive current. 0h - 0.0 mA 1h - 0.8 mA 2h - 1.6 mA 3h - 2.4 mA 4h - 3.2 mA 5h - 4.0 mA 6h - 4.8 mA 7h - 5.6 mA 8h - 6.4 mA 9h - 7.2 mA Ah - 8.0 mA Bh - 8.8 mA Ch - 9.6 mA Dh - 10.4 mA Eh - 11.2 mA Fh - 12.0 mA" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_RTERM_EN" width="1" begin="3" end="3" resetval="0xX" description="Internal termination resistor control:" range="" rwaccess="RW"/>
    <bitfield id="RTERM" width="3" begin="2" end="0" resetval="0xX" description="Selects the internal termination resistor trim value. This bitfield is valid only if en_int_res is 1. Should be set to the correct value to provide 100 ohms. Typical termination values are: 0h - 77 ohm 1h - 81 ohm 2h - 86 ohm 3h - 91 ohm 4h - 96 ohm 5h - 102 ohm 6h - 110 ohm 7h - 118 ohm" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MLB_CLK_IO_CTRL" acronym="CTRLMMR_MLB_CLK_IO_CTRL" offset="0x41C8" width="32" description="Controls the characteristics of the MLB CLK IO.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TXTRIM" width="2" begin="17" end="16" resetval="0xX" description="LVDS drive output current ratio trim 0h - -8% 1h - 0% 2h - +9% 3h - +20%" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TXDRV" width="4" begin="11" end="8" resetval="0xX" description="LVDS drive current. 0h - 0.0 mA 1h - 0.8 mA 2h - 1.6 mA 3h - 2.4 mA 4h - 3.2 mA 5h - 4.0 mA 6h - 4.8 mA 7h - 5.6 mA 8h - 6.4 mA 9h - 7.2 mA Ah - 8.0 mA Bh - 8.8 mA Ch - 9.6 mA Dh - 10.4 mA Eh - 11.2 mA Fh - 12.0 mA" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_RTERM_EN" width="1" begin="3" end="3" resetval="0xX" description="Internal termination resistor control:" range="" rwaccess="RW"/>
    <bitfield id="RTERM" width="3" begin="2" end="0" resetval="0xX" description="Selects the internal termination resistor trim value. This bitfield is valid only if en_int_res is 1. Should be set to the correct value to provide 100 ohms. Typical termination values are: 0h - 77 ohm 1h - 81 ohm 2h - 86 ohm 3h - 91 ohm 4h - 96 ohm 5h - 102 ohm 6h - 110 ohm 7h - 118 ohm" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MLB_GPIO_CTRL" acronym="CTRLMMR_MLB_GPIO_CTRL" offset="0x41D0" width="32" description="Controls the MLB GPIO operation.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MLB_MODE_EN" width="1" begin="0" end="0" resetval="0x1" description="Controls operation of MLB IOs" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER0_CTRL" acronym="CTRLMMR_TIMER0_CTRL" offset="0x4200" width="32" description="Controls TIMER0 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER0 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER1_CTRL" acronym="CTRLMMR_TIMER1_CTRL" offset="0x4204" width="32" description="Controls TIMER1 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER1 to TIMER0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER1 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER2_CTRL" acronym="CTRLMMR_TIMER2_CTRL" offset="0x4208" width="32" description="Controls TIMER2 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER2 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER3_CTRL" acronym="CTRLMMR_TIMER3_CTRL" offset="0x420C" width="32" description="Controls TIMER3 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER3 to TIMER2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER3 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER4_CTRL" acronym="CTRLMMR_TIMER4_CTRL" offset="0x4210" width="32" description="Controls TIMER4 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER4 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER5_CTRL" acronym="CTRLMMR_TIMER5_CTRL" offset="0x4214" width="32" description="Controls TIMER5 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER5 to TIMER4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER5 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER6_CTRL" acronym="CTRLMMR_TIMER6_CTRL" offset="0x4218" width="32" description="Controls TIMER6 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER6 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER7_CTRL" acronym="CTRLMMR_TIMER7_CTRL" offset="0x421C" width="32" description="Controls TIMER7 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER7 to TIMER6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER7 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER8_CTRL" acronym="CTRLMMR_TIMER8_CTRL" offset="0x4220" width="32" description="Controls TIMER8 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER8 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER9_CTRL" acronym="CTRLMMR_TIMER9_CTRL" offset="0x4224" width="32" description="Controls TIMER9 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER9 to TIMER8" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER9 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER10_CTRL" acronym="CTRLMMR_TIMER10_CTRL" offset="0x4228" width="32" description="Controls TIMER10 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER10 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER11_CTRL" acronym="CTRLMMR_TIMER11_CTRL" offset="0x422C" width="32" description="Controls TIMER11 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER11 to TIMER10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER11 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER12_CTRL" acronym="CTRLMMR_TIMER12_CTRL" offset="0x4230" width="32" description="Controls TIMER12 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER12 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER13_CTRL" acronym="CTRLMMR_TIMER13_CTRL" offset="0x4234" width="32" description="Controls TIMER13 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER13 to TIMER12" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER13 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER14_CTRL" acronym="CTRLMMR_TIMER14_CTRL" offset="0x4238" width="32" description="Controls TIMER14 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER14 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER15_CTRL" acronym="CTRLMMR_TIMER15_CTRL" offset="0x423C" width="32" description="Controls TIMER15 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER15 to TIMER14" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER15 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER16_CTRL" acronym="CTRLMMR_TIMER16_CTRL" offset="0x4240" width="32" description="Controls TIMER16 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER16 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER17_CTRL" acronym="CTRLMMR_TIMER17_CTRL" offset="0x4244" width="32" description="Controls TIMER17 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER17 to TIMER16" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER17 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER18_CTRL" acronym="CTRLMMR_TIMER18_CTRL" offset="0x4248" width="32" description="Controls TIMER18 operation.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER18 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER19_CTRL" acronym="CTRLMMR_TIMER19_CTRL" offset="0x424C" width="32" description="Controls TIMER19 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER19 to TIMER18" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER19 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO0_CTRL" acronym="CTRLMMR_TIMERIO0_CTRL" offset="0x4280" width="32" description="Controls TIMER_IO0 muxing.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMER_IO0 output 0h - TIMERIO0 is driven by TIMER0 output 1h - TIMERIO0 is driven by TIMER1 output 2h - TIMERIO0 is driven by TIMER2 output 3h - TIMERIO0 is driven by TIMER3 output 4h - TIMERIO0 is driven by TIMER4 output 5h - TIMERIO0 is driven by TIMER5 output 6h - TIMERIO0 is driven by TIMER6 output 7h - TIMERIO0 is driven by TIMER7 output 8h - TIMERIO0 is driven by TIMER8 output 9h - TIMERIO0 is driven by TIMER9 output Ah - TIMERIO0 is driven by TIMER10 output Bh - TIMERIO0 is driven by TIMER11 output Ch - TIMERIO0 is driven by TIMER12 output Dh - TIMERIO0 is driven by TIMER13 output Eh - TIMERIO0 is driven by TIMER14 output Fh - TIMERIO0 is driven by TIMER15 output 10h - TIMERIO0 is driven by TIMER16 output 11h - TIMERIO0 is driven by TIMER17 output 12h - TIMERIO0 is driven by TIMER18 output 13h - TIMERIO0 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO1_CTRL" acronym="CTRLMMR_TIMERIO1_CTRL" offset="0x4284" width="32" description="Controls TIMER_IO1 muxing.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMER_IO1 output 0h - TIMERIO1 is driven by TIMER0 output 1h - TIMERIO1 is driven by TIMER1 output 2h - TIMERIO1 is driven by TIMER2 output 3h - TIMERIO1 is driven by TIMER3 output 4h - TIMERIO1 is driven by TIMER4 output 5h - TIMERIO1 is driven by TIMER5 output 6h - TIMERIO1 is driven by TIMER6 output 7h - TIMERIO1 is driven by TIMER7 output 8h - TIMERIO1 is driven by TIMER8 output 9h - TIMERIO1 is driven by TIMER9 output Ah - TIMERIO1 is driven by TIMER10 output Bh - TIMERIO1 is driven by TIMER11 output Ch - TIMERIO1 is driven by TIMER12 output Dh - TIMERIO1 is driven by TIMER13 output Eh - TIMERIO1 is driven by TIMER14 output Fh - TIMERIO1 is driven by TIMER15 output 10h - TIMERIO1 is driven by TIMER16 output 11h - TIMERIO1 is driven by TIMER17 output 12h - TIMERIO1 is driven by TIMER18 output 13h - TIMERIO1 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO2_CTRL" acronym="CTRLMMR_TIMERIO2_CTRL" offset="0x4288" width="32" description="Controls TIMER_IO2 muxing.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMER_IO2 output 0h - TIMERIO2 is driven by TIMER0 output 1h - TIMERIO2 is driven by TIMER1 output 2h - TIMERIO2 is driven by TIMER2 output 3h - TIMERIO2 is driven by TIMER3 output 4h - TIMERIO2 is driven by TIMER4 output 5h - TIMERIO2 is driven by TIMER5 output 6h - TIMERIO2 is driven by TIMER6 output 7h - TIMERIO2 is driven by TIMER7 output 8h - TIMERIO2 is driven by TIMER8 output 9h - TIMERIO2 is driven by TIMER9 output Ah - TIMERIO2 is driven by TIMER10 output Bh - TIMERIO2 is driven by TIMER11 output Ch - TIMERIO2 is driven by TIMER12 output Dh - TIMERIO2 is driven by TIMER13 output Eh - TIMERIO2 is driven by TIMER14 output Fh - TIMERIO2 is driven by TIMER15 output 10h - TIMERIO2 is driven by TIMER16 output 11h - TIMERIO2 is driven by TIMER17 output 12h - TIMERIO2 is driven by TIMER18 output 13h - TIMERIO2 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO3_CTRL" acronym="CTRLMMR_TIMERIO3_CTRL" offset="0x428C" width="32" description="Controls TIMER_IO3 muxing.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMER_IO3 output 0h - TIMERIO3 is driven by TIMER0 output 1h - TIMERIO3 is driven by TIMER1 output 2h - TIMERIO3 is driven by TIMER2 output 3h - TIMERIO3 is driven by TIMER3 output 4h - TIMERIO3 is driven by TIMER4 output 5h - TIMERIO3 is driven by TIMER5 output 6h - TIMERIO3 is driven by TIMER6 output 7h - TIMERIO3 is driven by TIMER7 output 8h - TIMERIO3 is driven by TIMER8 output 9h - TIMERIO3 is driven by TIMER9 output Ah - TIMERIO3 is driven by TIMER10 output Bh - TIMERIO3 is driven by TIMER11 output Ch - TIMERIO3 is driven by TIMER12 output Dh - TIMERIO3 is driven by TIMER13 output Eh - TIMERIO3 is driven by TIMER14 output Fh - TIMERIO3 is driven by TIMER15 output 10h - TIMERIO3 is driven by TIMER16 output 11h - TIMERIO3 is driven by TIMER17 output 12h - TIMERIO3 is driven by TIMER18 output 13h - TIMERIO3 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO4_CTRL" acronym="CTRLMMR_TIMERIO4_CTRL" offset="0x4290" width="32" description="Controls TIMER_IO4 muxing.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMER_IO4 output 0h - TIMERIO4 is driven by TIMER0 output 1h - TIMERIO4 is driven by TIMER1 output 2h - TIMERIO4 is driven by TIMER2 output 3h - TIMERIO4 is driven by TIMER3 output 4h - TIMERIO4 is driven by TIMER4 output 5h - TIMERIO4 is driven by TIMER5 output 6h - TIMERIO4 is driven by TIMER6 output 7h - TIMERIO4 is driven by TIMER7 output 8h - TIMERIO4 is driven by TIMER8 output 9h - TIMERIO4 is driven by TIMER9 output Ah - TIMERIO4 is driven by TIMER10 output Bh - TIMERIO4 is driven by TIMER11 output Ch - TIMERIO4 is driven by TIMER12 output Dh - TIMERIO4 is driven by TIMER13 output Eh - TIMERIO4 is driven by TIMER14 output Fh - TIMERIO4 is driven by TIMER15 output 10h - TIMERIO4 is driven by TIMER16 output 11h - TIMERIO4 is driven by TIMER17 output 12h - TIMERIO4 is driven by TIMER18 output 13h - TIMERIO4 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO5_CTRL" acronym="CTRLMMR_TIMERIO5_CTRL" offset="0x4294" width="32" description="Controls TIMER_IO5 muxing.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMER_IO5 output 0h - TIMERIO5 is driven by TIMER0 output 1h - TIMERIO5 is driven by TIMER1 output 2h - TIMERIO5 is driven by TIMER2 output 3h - TIMERIO5 is driven by TIMER3 output 4h - TIMERIO5 is driven by TIMER4 output 5h - TIMERIO5 is driven by TIMER5 output 6h - TIMERIO5 is driven by TIMER6 output 7h - TIMERIO5 is driven by TIMER7 output 8h - TIMERIO5 is driven by TIMER8 output 9h - TIMERIO5 is driven by TIMER9 output Ah - TIMERIO5 is driven by TIMER10 output Bh - TIMERIO5 is driven by TIMER11 output Ch - TIMERIO5 is driven by TIMER12 output Dh - TIMERIO5 is driven by TIMER13 output Eh - TIMERIO5 is driven by TIMER14 output Fh - TIMERIO5 is driven by TIMER15 output 10h - TIMERIO5 is driven by TIMER16 output 11h - TIMERIO5 is driven by TIMER17 output 12h - TIMERIO5 is driven by TIMER18 output 13h - TIMERIO5 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO6_CTRL" acronym="CTRLMMR_TIMERIO6_CTRL" offset="0x4298" width="32" description="Controls TIMER_IO6 muxing.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMER_IO6 output 0h - TIMERIO6 is driven by TIMER0 output 1h - TIMERIO6 is driven by TIMER1 output 2h - TIMERIO6 is driven by TIMER2 output 3h - TIMERIO6 is driven by TIMER3 output 4h - TIMERIO6 is driven by TIMER4 output 5h - TIMERIO6 is driven by TIMER5 output 6h - TIMERIO6 is driven by TIMER6 output 7h - TIMERIO6 is driven by TIMER7 output 8h - TIMERIO6 is driven by TIMER8 output 9h - TIMERIO6 is driven by TIMER9 output Ah - TIMERIO6 is driven by TIMER10 output Bh - TIMERIO6 is driven by TIMER11 output Ch - TIMERIO6 is driven by TIMER12 output Dh - TIMERIO6 is driven by TIMER13 output Eh - TIMERIO6 is driven by TIMER14 output Fh - TIMERIO6 is driven by TIMER15 output 10h - TIMERIO6 is driven by TIMER16 output 11h - TIMERIO6 is driven by TIMER17 output 12h - TIMERIO6 is driven by TIMER18 output 13h - TIMERIO6 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO7_CTRL" acronym="CTRLMMR_TIMERIO7_CTRL" offset="0x429C" width="32" description="Controls TIMER_IO7 muxing.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMER_IO7 output 0h - TIMERIO7 is driven by TIMER0 output 1h - TIMERIO7 is driven by TIMER1 output 2h - TIMERIO7 is driven by TIMER2 output 3h - TIMERIO7 is driven by TIMER3 output 4h - TIMERIO7 is driven by TIMER4 output 5h - TIMERIO7 is driven by TIMER5 output 6h - TIMERIO7 is driven by TIMER6 output 7h - TIMERIO7 is driven by TIMER7 output 8h - TIMERIO7 is driven by TIMER8 output 9h - TIMERIO7 is driven by TIMER9 output Ah - TIMERIO7 is driven by TIMER10 output Bh - TIMERIO7 is driven by TIMER11 output Ch - TIMERIO7 is driven by TIMER12 output Dh - TIMERIO7 is driven by TIMER13 output Eh - TIMERIO7 is driven by TIMER14 output Fh - TIMERIO7 is driven by TIMER15 output 10h - TIMERIO7 is driven by TIMER16 output 11h - TIMERIO7 is driven by TIMER17 output 12h - TIMERIO7 is driven by TIMER18 output 13h - TIMERIO7 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_I3C0_CTRL0" acronym="CTRLMMR_I3C0_CTRL0" offset="0x42C0" width="32" description="Controls I3C0 operation.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PID_MFR_ID" width="15" begin="30" end="16" resetval="0x102" description="Manufacturer ID" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ROLE" width="1" begin="8" end="8" resetval="0x0" description="Master Role" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PID_INSTANCE" width="4" begin="3" end="0" resetval="0x0" description="Provisional ID Instance. This input corresponds to bits[15:12] of the Provisional ID. It is intended to provide a way of differentiating several I3C devices if there would be no other way to have each manufactured device have a unique Provisional ID" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_I3C0_CTRL1" acronym="CTRLMMR_I3C0_CTRL1" offset="0x42C4" width="32" description="Controls I3C0 operation.">
    <bitfield id="BUS_AVAIL_TIME" width="8" begin="31" end="24" resetval="0x0" description="Indicates the number of sclk cycles in the Bus Available condition" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUS_IDLE_TIME" width="18" begin="17" end="0" resetval="0x0" description="Indicates the number of sclk cycles in the Bus Idle condition" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_I3C1_CTRL0" acronym="CTRLMMR_I3C1_CTRL0" offset="0x42C8" width="32" description="Controls I3C1 operation.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PID_MFR_ID" width="15" begin="30" end="16" resetval="0x102" description="Manufacturer ID" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ROLE" width="1" begin="8" end="8" resetval="0x0" description="Master Role" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PID_INSTANCE" width="4" begin="3" end="0" resetval="0x0" description="Provisional ID Instance. This input corresponds to bits[15:12] of the Provisional ID. It is intended to provide a way of differentiating several I3C devices if there would be no other way to have each manufactured device have a unique Provisional ID" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_I3C1_CTRL1" acronym="CTRLMMR_I3C1_CTRL1" offset="0x42CC" width="32" description="Controls I3C1 operation.">
    <bitfield id="BUS_AVAIL_TIME" width="8" begin="31" end="24" resetval="0x0" description="Indicates the number of sclk cycles in the Bus Available condition" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUS_IDLE_TIME" width="18" begin="17" end="0" resetval="0x0" description="Indicates the number of sclk cycles in the Bus Idle condition" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_I2C0_CTRL" acronym="CTRLMMR_I2C0_CTRL" offset="0x42E0" width="32" description="Controls I2C0 operation.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HS_MCS_EN" width="1" begin="0" end="0" resetval="0x0" description="HS Mode master current source enable." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_I2C1_CTRL" acronym="CTRLMMR_I2C1_CTRL" offset="0x42E4" width="32" description="Controls I2C1 operation.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HS_MCS_EN" width="1" begin="0" end="0" resetval="0x0" description="HS Mode master current source enable." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DPHY_TX0_CTRL" acronym="CTRLMMR_DPHY_TX0_CTRL" offset="0x4300" width="32" description="Controls DPHY_TX0 Lane 0 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the 4 lanes of DPHY_TX 0 0h - IP1 (DSI0 PPI0) 1h - IP2 (CSI-TX0)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CSI_RX_LOOPBACK" acronym="CTRLMMR_CSI_RX_LOOPBACK" offset="0x43F0" width="32" description="Controls loopback of CSI-RX inputs to CSI-TX inputs for diagnostics.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CSITX_LB_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the CSI-RX loopback source for CSI-TX0 . These are shown as the CSI-TX0 connections below: 0h - CSI-RX0 3h - CSI-RX 1 6h - CSI-RX 2 9h - CSI-RX 3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_GPU_GP_IN_REQ" acronym="CTRLMMR_GPU_GP_IN_REQ" offset="0x4500" width="32" description="Generates GPIO input event to the GPU.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REQ" width="1" begin="15" end="15" resetval="0x0" description="Input request. This bit is set to generate a GPIO request to the GPU to read the requestor data input. This bit should be cleared by the requestor after the GPU has acknowledged the request." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="GPIO requestor data input to the GPU" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_GPU_GP_IN_ACK" acronym="CTRLMMR_GPU_GP_IN_ACK" offset="0x4504" width="32" description="Acknowledge for GPIO input event from the GPU.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACK" width="1" begin="15" end="15" resetval="0xX" description="Input acknowledge. The GPU will set this bit to acknowledge a GPIO input request. This will generate a gpu_gpio_ack interrupt which will be cleared when the requestor clears the req bit in the" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="14" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_GPU_GP_OUT_REQ" acronym="CTRLMMR_GPU_GP_OUT_REQ" offset="0x4508" width="32" description="Generates GPIO output event from the GPU.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REQ" width="1" begin="15" end="15" resetval="0xX" description="Output request. This bit is set to generate a GPIO request from the GPU to read the requestor data output. This will generat a gpu_gpio_req interrupt which will be cleared when the receiver clears the ack bit in the GPU_GPIO_OUT_ACK register. This bit will be cleared by the GPU after the request has been acknowledged." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DATA" width="8" begin="7" end="0" resetval="0xX" description="GPIO requestor data output from the GPU" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_GPU_GP_OUT_ACK" acronym="CTRLMMR_GPU_GP_OUT_ACK" offset="0x450C" width="32" description="Acknowledge for GPIO output event to the GPU.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACK" width="1" begin="15" end="15" resetval="0x0" description="Output acknowledge. The receiver of the gpu_gpio_req interrupt will set this bit to acknowledge the GPIO output request. This bit is cleared when the GPU deasserts its gpio_output_req signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="14" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK1_KICK0" acronym="CTRLMMR_LOCK1_KICK0" offset="0x5008" width="32" description="Lower 32-bits of Partition1 write lock key. This register must be written with the designated key value followed by a write to with its key value before write-protected Partition 1 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK1_KICK1" acronym="CTRLMMR_LOCK1_KICK1" offset="0x500C" width="32" description="Upper 32-bits of Partition 1 write lock key. This register must be written with the designated key value after a write to with its key value before write-protected Partition 1 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_OBSCLK0_CTRL" acronym="CTRLMMR_OBSCLK0_CTRL" offset="0x8000" width="32" description="This register controls which internal clock is made observable on the OBSCLK[2:0] output pins.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="CLK_DIV" width="8" begin="15" end="8" resetval="0x0" description="OBSCLK0 output divider" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="5" begin="4" end="0" resetval="0x1F" description="OBSCLK0 clock source selection. 0h - MAIN_PLL0_HSDIV0_CLKOUT 1h - MAIN_PLL1_HSDIV0_CLKOUT 2h - MAIN_PLL2_HSDIV0_CLKOUT 3h - MAIN_PLL3_HSDIV0_CLKOUT 4h - MAIN_PLL4_HSDIV0_CLKOUT 5h - MAIN_PLL5_HSDIV0_CLKOUT 6h - MAIN_PLL6_HSDIV0_CLKOUT 7h - '0' 8h - '0' 9h - '0' Ah - '0' Bh - '0' Ch - MAIN_PLL12_HSDIV0_CLKOUT Dh - OBSCLK1 OUT Eh - MAIN_PLL14_HSDIV0_CLKOUT Fh - MAIN_PLL15_HSDIV0_CLKOUT 10h - MAIN_PLL16_HSDIV0_CLKOUT 11h - MAIN_PLL17_HSDIV0_CLKOUT 12h - MAIN_PLL18_HSDIV0_CLKOUT 13h - MAIN_PLL19_HSDIV0_CLKOUT 14h - UFS MPHY_TX_REF_SYMBOLCLK 15h - UFS MPHY_M31_VCO_19P2M_CLK 16h - UFS MPHY_M31_VCO_26M_CLK 17h - MAIN_PLL23_HSDIV0_CLKOUT 18h - MAIN_PLL24_HSDIV0_CLKOUT 19h - MAIN_PLL25_HSDIV0_CLKOUT 1Ah - CPTS_GENF3 1Bh - CLK_12M_RC 1Ch - WKUP_LFOSC0_CLKOUT 1Dh - PLLCTRL_OBSCLK 1Eh - HFOSC1_CLKOUT 1Fh - WKUP_HFOSC0_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_OBSCLK1_CTRL" acronym="CTRLMMR_OBSCLK1_CTRL" offset="0x8004" width="32" description="This register controls which internal clock is made observable on the OBSCLK1_OUT internal clock signal.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="OBSCLK1_OUT signal output clock source selection 0h - MAIN_PLL7_HSDIV0_CLKOUT / DIV4 1h - MAIN_PLL8_HSDIV0_CLKOUT / DIV8 2h - MAIN_PLL13_HSDIV0_CLKOUT / DIV4 3h - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CLKOUT_CTRL" acronym="CTRLMMR_CLKOUT_CTRL" offset="0x8010" width="32" description="Enables and selects clock source of CPSW CLKOUT pin.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_EN" width="1" begin="4" end="4" resetval="0x0" description="When set, enables CLKOUT output" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects CLKOUT clock source" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_GTC_CLKSEL" acronym="CTRLMMR_GTC_CLKSEL" offset="0x8030" width="32" description="Selects the timebase clock source for the Global Timebase Counter.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the GTC timebase clock source 0h - MAIN_PLL3_HSDIV1_CLKOUT 1h - MAIN_PLL0_HSDIV6_CLKOUT 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - SERDES0_IP2_LN0_TXMCLK 7h - SERDES0_IP2_LN1_TXMCLK 8h - SERDES1_IP2_LN0_TXMCLK 9h - SERDES1_IP2_LN1_TXMCLK Ah - SERDES2_IP2_LN0_TXMCLK Bh - SERDES2_IP2_LN1_TXMCLK Ch - SERDES3_IP2_LN0_TXMCLK Dh - SERDES3_IP2_LN1_TXMCLK Eh - MCU_PLL2_HSDIV1_CLKOUT Fh - MAIN_SYSCLK0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EFUSE_CLKSEL" acronym="CTRLMMR_EFUSE_CLKSEL" offset="0x803C" width="32" description="Selects the functional clock source for the MAIN domain eFuse Controller.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source 0h - WKUP_HFOSC0_CLKOUT 1h - MAIN_SYSCLK0 / 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ICSSG0_CLKSEL" acronym="CTRLMMR_ICSSG0_CLKSEL" offset="0x8040" width="32" description="Selects the functional clock source for ICSS_G0.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IEP_CLKSEL" width="4" begin="19" end="16" resetval="0x0" description="Selects the ICSSG0 IEP clock source 0h - MAIN_PLL3_HSDIV1_CLKOUT 1h - MAIN_PLL0_HSDIV6_CLKOUT 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - SERDES0_IP2_LN0_TXMCLK 7h - SERDES0_IP2_LN1_TXMCLK 8h - SERDES1_IP2_LN0_TXMCLK 9h - SERDES1_IP2_LN1_TXMCLK Ah - SERDES2_IP2_LN0_TXMCLK Bh - SERDES2_IP2_LN1_TXMCLK Ch - SERDES3_IP2_LN0_TXMCLK Dh - SERDES3_IP2_LN1_TXMCLK Eh - MCU_PLL2_HSDIV1_CLKOUT Fh - MAIN_SYSCLK0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the ICSSG0 functional clock source 0h - MAIN_PLL2_HSDIV0_CLKOUT 1h - MAIN_PLL3_HSDIV1_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ICSSG1_CLKSEL" acronym="CTRLMMR_ICSSG1_CLKSEL" offset="0x8044" width="32" description="Selects the functional clock source for ICSS_G1.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IEP_CLKSEL" width="4" begin="19" end="16" resetval="0x0" description="Selects the ICSSG1 IEP clock source 0h - MAIN_PLL3_HSDIV1_CLKOUT 1h - MAIN_PLL0_HSDIV6_CLKOUT 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - SERDES0_IP2_LN0_TXMCLK 7h - SERDES0_IP2_LN1_TXMCLK 8h - SERDES1_IP2_LN0_TXMCLK 9h - SERDES1_IP2_LN1_TXMCLK Ah - SERDES2_IP2_LN0_TXMCLK Bh - SERDES2_IP2_LN1_TXMCLK Ch - SERDES3_IP2_LN0_TXMCLK Dh - SERDES3_IP2_LN1_TXMCLK Eh - MCU_PLL2_HSDIV1_CLKOUT Fh - MAIN_SYSCLK0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the ICSSG1 functional clock source 0h - MAIN_PLL2_HSDIV0_CLKOUT 1h - MAIN_PLL3_HSDIV1_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE_REFCLK0_CLKSEL" acronym="CTRLMMR_PCIE_REFCLK0_CLKSEL" offset="0x8070" width="32" description="Selects the ACSPCIE clock source for the PCIE_REFCLK0 P/N output pins PCIE_REFCLK[1:0] P/N are driven by ACSPCIE0 PAD[1:0] and PCIE_REFCLK[3:2] P/N are driven by ACSPCIE1 PAD[1:0].">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_CLK_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables the output of the ACSPCIE buffer to drive the PCIE0 REFCLK P/N pins" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_CLKSEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the PCIE0 REFCLK output clock source. 0h - SERDES0_REF_DER_OUT_CLK 1h - SERDES1_REF_DER_OUT_CLK 2h - SERDES0_REFCLK1_OUT 3h - SERDES1_REFCLK1_OUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE_REFCLK1_CLKSEL" acronym="CTRLMMR_PCIE_REFCLK1_CLKSEL" offset="0x8074" width="32" description="Selects the ACSPCIE clock source for the PCIE_REFCLK1 P/N output pins PCIE_REFCLK[1:0] P/N are driven by ACSPCIE0 PAD[1:0] and PCIE_REFCLK[3:2] P/N are driven by ACSPCIE1 PAD[1:0].">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_CLK_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables the output of the ACSPCIE buffer to drive the PCIE1 REFCLK P/N pins" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_CLKSEL" width="2" begin="1" end="0" resetval="0x1" description="Selects the PCIE1 REFCLK output clock source. 0h - SERDES0_REF_DER_OUT_CLK 1h - SERDES1_REF_DER_OUT_CLK 2h - SERDES0_REFCLK1_OUT 3h - SERDES1_REFCLK1_OUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE_REFCLK2_CLKSEL" acronym="CTRLMMR_PCIE_REFCLK2_CLKSEL" offset="0x8078" width="32" description="Selects the ACSPCIE clock source for the PCIE_REFCLK2 P/N output pins PCIE_REFCLK[1:0] P/N are driven by ACSPCIE0 PAD[1:0] and PCIE_REFCLK[3:2] P/N are driven by ACSPCIE1 PAD[1:0].">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_CLK_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables the output of the ACSPCIE buffer to drive the PCIE2 REFCLK P/N pins" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_CLKSEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the PCIE2 REFCLK output clock source. 0h - SERDES2_REF_DER_OUT_CLK 1h - SERDES3_REF_DER_OUT_CLK 2h - SERDES2_REFCLK1_OUT 3h - SERDES3_REFCLK1_OUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE_REFCLK3_CLKSEL" acronym="CTRLMMR_PCIE_REFCLK3_CLKSEL" offset="0x807C" width="32" description="Selects the ACSPCIE clock source for the PCIE_REFCLK3 P/N output pins PCIE_REFCLK[1:0] P/N are driven by ACSPCIE0 PAD[1:0] and PCIE_REFCLK[3:2] P/N are driven by ACSPCIE1 PAD[1:0].">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_CLK_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables the output of the ACSPCIE buffer to drive the PCIE3 REFCLK P/N pins" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_CLKSEL" width="2" begin="1" end="0" resetval="0x1" description="Selects the PCIE3 REFCLK output clock source. 0h - SERDES2_REF_DER_OUT_CLK 1h - SERDES3_REF_DER_OUT_CLK 2h - SERDES2_REFCLK1_OUT 3h - SERDES3_REFCLK1_OUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE0_CLKSEL" acronym="CTRLMMR_PCIE0_CLKSEL" offset="0x8080" width="32" description="Selects PCIe0 functional clock sources.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPTS_CLKSEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the PCIE0 Common Platform Time Stamp module 0h - MAIN_PLL3_HSDIV1_CLKOUT 1h - MAIN_PLL0_HSDIV6_CLKOUT 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - SERDES0_IP2_LN0_TXMCLK 7h - SERDES0_IP2_LN1_TXMCLK 8h - SERDES1_IP2_LN0_TXMCLK 9h - SERDES1_IP2_LN1_TXMCLK Ah - SERDES2_IP2_LN0_TXMCLK Bh - SERDES2_IP2_LN1_TXMCLK Ch - SERDES3_IP2_LN0_TXMCLK Dh - SERDES3_IP2_LN1_TXMCLK Eh - MCU_PLL2_HSDIV1_CLKOUT Fh - MAIN_SYSCLK0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE1_CLKSEL" acronym="CTRLMMR_PCIE1_CLKSEL" offset="0x8084" width="32" description="Selects PCIe1 functional clock sources.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPTS_CLKSEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the PCIE1 Common Platform Time Stamp module 0h - MAIN_PLL3_HSDIV1_CLKOUT 1h - MAIN_PLL0_HSDIV6_CLKOUT 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - SERDES0_IP2_LN0_TXMCLK 7h - SERDES0_IP2_LN1_TXMCLK 8h - SERDES1_IP2_LN0_TXMCLK 9h - SERDES1_IP2_LN1_TXMCLK Ah - SERDES2_IP2_LN0_TXMCLK Bh - SERDES2_IP2_LN1_TXMCLK Ch - SERDES3_IP2_LN0_TXMCLK Dh - SERDES3_IP2_LN1_TXMCLK Eh - MCU_PLL2_HSDIV1_CLKOUT Fh - MAIN_SYSCLK0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE2_CLKSEL" acronym="CTRLMMR_PCIE2_CLKSEL" offset="0x8088" width="32" description="Selects PCIe2 functional clock sources.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPTS_CLKSEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the PCIE2 Common Platform Time Stamp module 0h - MAIN_PLL3_HSDIV1_CLKOUT 1h - MAIN_PLL0_HSDIV6_CLKOUT 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - SERDES0_IP2_LN0_TXMCLK 7h - SERDES0_IP2_LN1_TXMCLK 8h - SERDES1_IP2_LN0_TXMCLK 9h - SERDES1_IP2_LN1_TXMCLK Ah - SERDES2_IP2_LN0_TXMCLK Bh - SERDES2_IP2_LN1_TXMCLK Ch - SERDES3_IP2_LN0_TXMCLK Dh - SERDES3_IP2_LN1_TXMCLK Eh - MCU_PLL2_HSDIV1_CLKOUT Fh - MAIN_SYSCLK0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE3_CLKSEL" acronym="CTRLMMR_PCIE3_CLKSEL" offset="0x808C" width="32" description="Selects PCIe3 functional clock sources.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPTS_CLKSEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the PCIE3 Common Platform Time Stamp module 0h - MAIN_PLL3_HSDIV1_CLKOUT 1h - MAIN_PLL0_HSDIV6_CLKOUT 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - SERDES0_IP2_LN0_TXMCLK 7h - SERDES0_IP2_LN1_TXMCLK 8h - SERDES1_IP2_LN0_TXMCLK 9h - SERDES1_IP2_LN1_TXMCLK Ah - SERDES2_IP2_LN0_TXMCLK Bh - SERDES2_IP2_LN1_TXMCLK Ch - SERDES3_IP2_LN0_TXMCLK Dh - SERDES3_IP2_LN1_TXMCLK Eh - MCU_PLL2_HSDIV1_CLKOUT Fh - MAIN_SYSCLK0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CPSW_CLKSEL" acronym="CTRLMMR_CPSW_CLKSEL" offset="0x8090" width="32" description="Selects the 9X CP Switch clock sources.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPTS_CLKSEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the CPSW9x Ethernet switch Common Platform Time Stamp module 0h - MAIN_PLL3_HSDIV1_CLKOUT 1h - MAIN_PLL0_HSDIV6_CLKOUT 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - SERDES0_IP2_LN0_TXMCLK 7h - SERDES0_IP2_LN1_TXMCLK 8h - SERDES1_IP2_LN0_TXMCLK 9h - SERDES1_IP2_LN1_TXMCLK Ah - SERDES2_IP2_LN0_TXMCLK Bh - SERDES2_IP2_LN1_TXMCLK Ch - SERDES3_IP2_LN0_TXMCLK Dh - SERDES3_IP2_LN1_TXMCLK Eh - MCU_PLL2_HSDIV1_CLKOUT Fh - MAIN_SYSCLK0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_NAVSS_CLKSEL" acronym="CTRLMMR_NAVSS_CLKSEL" offset="0x8098" width="32" description="Selects the clock source for the Nav Subsystem.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPTS_CLKSEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the SoC] Common Platform Time Stamp module located within the Nav Subsystem 0h - MAIN_PLL3_HSDIV1_CLKOUT 1h - MAIN_PLL0_HSDIV6_CLKOUT 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - SERDES0_IP2_LN0_TXMCLK 7h - SERDES0_IP2_LN1_TXMCLK 8h - SERDES1_IP2_LN0_TXMCLK 9h - SERDES1_IP2_LN1_TXMCLK Ah - SERDES2_IP2_LN0_TXMCLK Bh - SERDES2_IP2_LN1_TXMCLK Ch - SERDES3_IP2_LN0_TXMCLK Dh - SERDES3_IP2_LN1_TXMCLK Eh - MCU_PLL2_HSDIV1_CLKOUT Fh - MAIN_SYSCLK0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EMMC0_CLKSEL" acronym="CTRLMMR_EMMC0_CLKSEL" offset="0x80B0" width="32" description="Selects the functional clock source for 8-bit eMMC0.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="eMMC XIN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EMMC1_CLKSEL" acronym="CTRLMMR_EMMC1_CLKSEL" offset="0x80B4" width="32" description="Selects the functional clock source for 4-bit eMMC1.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="eMMC Loopback clock selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x1" description="eMMC XIN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EMMC2_CLKSEL" acronym="CTRLMMR_EMMC2_CLKSEL" offset="0x80B8" width="32" description="Selects the functional clock source for 4-bit eMMC2.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="eMMC Loopback clock selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x2" description="eMMC XIN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_UFS0_CLKSEL" acronym="CTRLMMR_UFS0_CLKSEL" offset="0x80C0" width="32" description="Selects the clocks for Universal Flash Storage 0 interface.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the MPHY clock source" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_GPMC_CLKSEL" acronym="CTRLMMR_GPMC_CLKSEL" offset="0x80D0" width="32" description="Selects the bus and functional clock source for the GPMC module. This allows the GPMC to run asynchronously to the bus fabric in order to optimize parallel port performance.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the GPMC clock source" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USB0_CLKSEL" acronym="CTRLMMR_USB0_CLKSEL" offset="0x80E0" width="32" description="Selects the functional clock sources for USB0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REFCLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB0 ref_clk." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USB1_CLKSEL" acronym="CTRLMMR_USB1_CLKSEL" offset="0x80E4" width="32" description="Selects the functional clock sources for USB1.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REFCLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB1 ref_clk." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER0_CLKSEL" acronym="CTRLMMR_TIMER0_CLKSEL" offset="0x8100" width="32" description="Timer0 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER1_CLKSEL" acronym="CTRLMMR_TIMER1_CLKSEL" offset="0x8104" width="32" description="Timer1 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER2_CLKSEL" acronym="CTRLMMR_TIMER2_CLKSEL" offset="0x8108" width="32" description="Timer2 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER3_CLKSEL" acronym="CTRLMMR_TIMER3_CLKSEL" offset="0x810C" width="32" description="Timer3 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER4_CLKSEL" acronym="CTRLMMR_TIMER4_CLKSEL" offset="0x8110" width="32" description="Timer4 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER5_CLKSEL" acronym="CTRLMMR_TIMER5_CLKSEL" offset="0x8114" width="32" description="Timer5 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER6_CLKSEL" acronym="CTRLMMR_TIMER6_CLKSEL" offset="0x8118" width="32" description="Timer6 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER7_CLKSEL" acronym="CTRLMMR_TIMER7_CLKSEL" offset="0x811C" width="32" description="Timer7 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER8_CLKSEL" acronym="CTRLMMR_TIMER8_CLKSEL" offset="0x8120" width="32" description="Timer8 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER9_CLKSEL" acronym="CTRLMMR_TIMER9_CLKSEL" offset="0x8124" width="32" description="Timer9 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER10_CLKSEL" acronym="CTRLMMR_TIMER10_CLKSEL" offset="0x8128" width="32" description="Timer10 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER11_CLKSEL" acronym="CTRLMMR_TIMER11_CLKSEL" offset="0x812C" width="32" description="Timer11 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER12_CLKSEL" acronym="CTRLMMR_TIMER12_CLKSEL" offset="0x8130" width="32" description="Timer12 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER13_CLKSEL" acronym="CTRLMMR_TIMER13_CLKSEL" offset="0x8134" width="32" description="Timer13 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER14_CLKSEL" acronym="CTRLMMR_TIMER14_CLKSEL" offset="0x8138" width="32" description="Timer14 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER15_CLKSEL" acronym="CTRLMMR_TIMER15_CLKSEL" offset="0x813C" width="32" description="Timer15 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER16_CLKSEL" acronym="CTRLMMR_TIMER16_CLKSEL" offset="0x8140" width="32" description="Timer16 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER17_CLKSEL" acronym="CTRLMMR_TIMER17_CLKSEL" offset="0x8144" width="32" description="Timer17 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER18_CLKSEL" acronym="CTRLMMR_TIMER18_CLKSEL" offset="0x8148" width="32" description="Timer18 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER19_CLKSEL" acronym="CTRLMMR_TIMER19_CLKSEL" offset="0x814C" width="32" description="Timer19 functional clock selection control.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LPXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW9G_CPTS_GENF0 Fh - MAIN_PLL15_HSDIV2_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SPI0_CLKSEL" acronym="CTRLMMR_SPI0_CLKSEL" offset="0x8190" width="32" description="SPI0 clock control.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SPI1_CLKSEL" acronym="CTRLMMR_SPI1_CLKSEL" offset="0x8194" width="32" description="SPI1 clock control.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SPI2_CLKSEL" acronym="CTRLMMR_SPI2_CLKSEL" offset="0x8198" width="32" description="SPI2 clock control.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SPI3_CLKSEL" acronym="CTRLMMR_SPI3_CLKSEL" offset="0x819C" width="32" description="SPI3 clock control.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SPI5_CLKSEL" acronym="CTRLMMR_SPI5_CLKSEL" offset="0x81A4" width="32" description="SPI5 clock control.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SPI6_CLKSEL" acronym="CTRLMMR_SPI6_CLKSEL" offset="0x81A8" width="32" description="SPI6 clock control.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SPI7_CLKSEL" acronym="CTRLMMR_SPI7_CLKSEL" offset="0x81AC" width="32" description="SPI7 clock control.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_USART0_CLK_CTRL" acronym="CTRLMMR_USART0_CLK_CTRL" offset="0x81C0" width="32" description="Selects the clock divider of the USART0 functional clock.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART1_CLK_CTRL" acronym="CTRLMMR_USART1_CLK_CTRL" offset="0x81C4" width="32" description="Selects the clock divider of the USART1 functional clock.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART2_CLK_CTRL" acronym="CTRLMMR_USART2_CLK_CTRL" offset="0x81C8" width="32" description="Selects the clock divider of the USART2 functional clock.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART3_CLK_CTRL" acronym="CTRLMMR_USART3_CLK_CTRL" offset="0x81CC" width="32" description="Selects the clock divider of the USART3 functional clock.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART4_CLK_CTRL" acronym="CTRLMMR_USART4_CLK_CTRL" offset="0x81D0" width="32" description="Selects the clock divider of the USART4 functional clock.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART5_CLK_CTRL" acronym="CTRLMMR_USART5_CLK_CTRL" offset="0x81D4" width="32" description="Selects the clock divider of the USART5 functional clock.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART6_CLK_CTRL" acronym="CTRLMMR_USART6_CLK_CTRL" offset="0x81D8" width="32" description="Selects the clock divider of the USART6 functional clock.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART7_CLK_CTRL" acronym="CTRLMMR_USART7_CLK_CTRL" offset="0x81DC" width="32" description="Selects the clock divider of the USART7 functional clock.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART8_CLK_CTRL" acronym="CTRLMMR_USART8_CLK_CTRL" offset="0x81E0" width="32" description="Selects the clock divider of the USART8 functional clock.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART9_CLK_CTRL" acronym="CTRLMMR_USART9_CLK_CTRL" offset="0x81E4" width="32" description="Selects the clock divider of the USART9 functional clock.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP0_CLKSEL" acronym="CTRLMMR_MCASP0_CLKSEL" offset="0x8200" width="32" description="Selects the functional clock source for McASP0.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP0 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - MAIN_PLL15_HSDIV0_CLKOUT 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP1_CLKSEL" acronym="CTRLMMR_MCASP1_CLKSEL" offset="0x8204" width="32" description="Selects the functional clock source for McASP1.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP1 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - MAIN_PLL15_HSDIV0_CLKOUT 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP2_CLKSEL" acronym="CTRLMMR_MCASP2_CLKSEL" offset="0x8208" width="32" description="Selects the functional clock source for McASP2.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP2 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - MAIN_PLL15_HSDIV0_CLKOUT 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP3_CLKSEL" acronym="CTRLMMR_MCASP3_CLKSEL" offset="0x820C" width="32" description="Selects the functional clock source for McASP3.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP3 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - MAIN_PLL15_HSDIV0_CLKOUT 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP4_CLKSEL" acronym="CTRLMMR_MCASP4_CLKSEL" offset="0x8210" width="32" description="Selects the functional clock source for McASP4.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP4 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - MAIN_PLL15_HSDIV0_CLKOUT 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP5_CLKSEL" acronym="CTRLMMR_MCASP5_CLKSEL" offset="0x8214" width="32" description="Selects the functional clock source for McASP5.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP5 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - MAIN_PLL15_HSDIV0_CLKOUT 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP6_CLKSEL" acronym="CTRLMMR_MCASP6_CLKSEL" offset="0x8218" width="32" description="Selects the functional clock source for McASP6.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP6 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - MAIN_PLL15_HSDIV0_CLKOUT 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP7_CLKSEL" acronym="CTRLMMR_MCASP7_CLKSEL" offset="0x821C" width="32" description="Selects the functional clock source for McASP7.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP7 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - MAIN_PLL15_HSDIV0_CLKOUT 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP8_CLKSEL" acronym="CTRLMMR_MCASP8_CLKSEL" offset="0x8220" width="32" description="Selects the functional clock source for McASP8.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP8 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - MAIN_PLL15_HSDIV0_CLKOUT 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP9_CLKSEL" acronym="CTRLMMR_MCASP9_CLKSEL" offset="0x8224" width="32" description="Selects the functional clock source for McASP9.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP9 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - MAIN_PLL15_HSDIV0_CLKOUT 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP10_CLKSEL" acronym="CTRLMMR_MCASP10_CLKSEL" offset="0x8228" width="32" description="Selects the functional clock source for McASP10.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP10 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - MAIN_PLL15_HSDIV0_CLKOUT 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP11_CLKSEL" acronym="CTRLMMR_MCASP11_CLKSEL" offset="0x822C" width="32" description="Selects the functional clock source for McASP11.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP11 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - MAIN_PLL15_HSDIV0_CLKOUT 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP0_AHCLKSEL" acronym="CTRLMMR_MCASP0_AHCLKSEL" offset="0x8240" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP0.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP0. Not shown values are reserved. 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP0 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP1_AHCLKSEL" acronym="CTRLMMR_MCASP1_AHCLKSEL" offset="0x8244" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP1.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP1. Not shown values are reserved. 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP1 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP2_AHCLKSEL" acronym="CTRLMMR_MCASP2_AHCLKSEL" offset="0x8248" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP2.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP2. Not shown values are reserved. 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP2 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP3_AHCLKSEL" acronym="CTRLMMR_MCASP3_AHCLKSEL" offset="0x824C" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP3.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP3. Not shown values are reserved. 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP3 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP4_AHCLKSEL" acronym="CTRLMMR_MCASP4_AHCLKSEL" offset="0x8250" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP4.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP4. Not shown values are reserved. 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP4 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP5_AHCLKSEL" acronym="CTRLMMR_MCASP5_AHCLKSEL" offset="0x8254" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP5.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP5. Not shown values are reserved. 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP5 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP6_AHCLKSEL" acronym="CTRLMMR_MCASP6_AHCLKSEL" offset="0x8258" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP6.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP6. Not shown values are reserved. 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP6 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP7_AHCLKSEL" acronym="CTRLMMR_MCASP7_AHCLKSEL" offset="0x825C" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP7.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP7. Not shown values are reserved. 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP7 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP8_AHCLKSEL" acronym="CTRLMMR_MCASP8_AHCLKSEL" offset="0x8260" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP8.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP8. Not shown values are reserved. 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP8 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP9_AHCLKSEL" acronym="CTRLMMR_MCASP9_AHCLKSEL" offset="0x8264" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP9.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP9. Not shown values are reserved. 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP9 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP10_AHCLKSEL" acronym="CTRLMMR_MCASP10_AHCLKSEL" offset="0x8268" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP10.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP10. Not shown values are reserved. 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP10 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP11_AHCLKSEL" acronym="CTRLMMR_MCASP11_AHCLKSEL" offset="0x826C" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP11.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP11. Not shown values are reserved. 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP11 0h - HFOSC1_CLKOUT 1h - WKUP_HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - AUDIO_EXT_REFCLK2_IN 5h - AUDIO_EXT_REFCLK3_IN 6h - MLB_IO_CLK 7h - MLBP_IO_CLK / 2 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ASRC_RXSYNC0_SEL" acronym="CTRLMMR_ASRC_RXSYNC0_SEL" offset="0x8280" width="32" description="Selects the source signal for the ASRC RXSYNC0 frame sync input.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_SEL" width="6" begin="5" end="0" resetval="0x0" description="RXSYNC source signal. Not shown values are reserved. 0h - McASP0 AFSR Pin Input 1h - McASP1 AFSR Pin Input 2h - McASP2 AFSR Pin Input 3h - McASP3 AFSR Pin Input 4h - McASP4 AFSR Pin Input 5h - McASP5 AFSR Pin Input 6h - McASP6 AFSR Pin Input 7h - McASP7 AFSR Pin Input 8h - McASP8 AFSR Pin Input 9h - McASP9 AFSR Pin Input Ah - McASP10 AFSR Pin Input Bh - McASP11 AFSR Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input 1Ch - MLB_IO_CLK 1Dh - MLBP_IO_CLK /2 1Eh - MAIN_PLL4_HSDIV3_CLKOUT 1Fh - MAIN_PLL15_HSDIV3_CLKOUT 20h - ADC0_CLK 21h - ADC1_CLK 22h - MCU_EXT_REFCLK0 Pin 23h - EXT_REFCLK1 Pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ASRC_RXSYNC1_SEL" acronym="CTRLMMR_ASRC_RXSYNC1_SEL" offset="0x8284" width="32" description="Selects the source signal for the ASRC RXSYNC1 frame sync input.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_SEL" width="6" begin="5" end="0" resetval="0x0" description="RXSYNC source signal. Not shown values are reserved. 0h - McASP0 AFSR Pin Input 1h - McASP1 AFSR Pin Input 2h - McASP2 AFSR Pin Input 3h - McASP3 AFSR Pin Input 4h - McASP4 AFSR Pin Input 5h - McASP5 AFSR Pin Input 6h - McASP6 AFSR Pin Input 7h - McASP7 AFSR Pin Input 8h - McASP8 AFSR Pin Input 9h - McASP9 AFSR Pin Input Ah - McASP10 AFSR Pin Input Bh - McASP11 AFSR Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input 1Ch - MLB_IO_CLK 1Dh - MLBP_IO_CLK /2 1Eh - MAIN_PLL4_HSDIV3_CLKOUT 1Fh - MAIN_PLL15_HSDIV3_CLKOUT 20h - ADC0_CLK 21h - ADC1_CLK 22h - MCU_EXT_REFCLK0 Pin 23h - EXT_REFCLK1 Pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ASRC_RXSYNC2_SEL" acronym="CTRLMMR_ASRC_RXSYNC2_SEL" offset="0x8288" width="32" description="Selects the source signal for the ASRC RXSYNC2 frame sync input.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_SEL" width="6" begin="5" end="0" resetval="0x0" description="RXSYNC source signal. Not shown values are reserved. 0h - McASP0 AFSR Pin Input 1h - McASP1 AFSR Pin Input 2h - McASP2 AFSR Pin Input 3h - McASP3 AFSR Pin Input 4h - McASP4 AFSR Pin Input 5h - McASP5 AFSR Pin Input 6h - McASP6 AFSR Pin Input 7h - McASP7 AFSR Pin Input 8h - McASP8 AFSR Pin Input 9h - McASP9 AFSR Pin Input Ah - McASP10 AFSR Pin Input Bh - McASP11 AFSR Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input 1Ch - MLB_IO_CLK 1Dh - MLBP_IO_CLK /2 1Eh - MAIN_PLL4_HSDIV3_CLKOUT 1Fh - MAIN_PLL15_HSDIV3_CLKOUT 20h - ADC0_CLK 21h - ADC1_CLK 22h - MCU_EXT_REFCLK0 Pin 23h - EXT_REFCLK1 Pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ASRC_RXSYNC3_SEL" acronym="CTRLMMR_ASRC_RXSYNC3_SEL" offset="0x828C" width="32" description="Selects the source signal for the ASRC RXSYNC3 frame sync input.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_SEL" width="6" begin="5" end="0" resetval="0x0" description="RXSYNC source signal. Not shown values are reserved. 0h - McASP0 AFSR Pin Input 1h - McASP1 AFSR Pin Input 2h - McASP2 AFSR Pin Input 3h - McASP3 AFSR Pin Input 4h - McASP4 AFSR Pin Input 5h - McASP5 AFSR Pin Input 6h - McASP6 AFSR Pin Input 7h - McASP7 AFSR Pin Input 8h - McASP8 AFSR Pin Input 9h - McASP9 AFSR Pin Input Ah - McASP10 AFSR Pin Input Bh - McASP11 AFSR Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input 1Ch - MLB_IO_CLK 1Dh - MLBP_IO_CLK /2 1Eh - MAIN_PLL4_HSDIV3_CLKOUT 1Fh - MAIN_PLL15_HSDIV3_CLKOUT 20h - ADC0_CLK 21h - ADC1_CLK 22h - MCU_EXT_REFCLK0 Pin 23h - EXT_REFCLK1 Pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ASRC_TXSYNC0_SEL" acronym="CTRLMMR_ASRC_TXSYNC0_SEL" offset="0x8290" width="32" description="Selects the source signal for the ASRC TXSYNC0 frame sync input.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_SEL" width="6" begin="5" end="0" resetval="0x0" description="TXSYNC source signal. Not shown values are reserved. 0h - McASP0 AFSX Pin Input 1h - McASP1 AFSX Pin Input 2h - McASP2 AFSX Pin Input 3h - McASP3 AFSX Pin Input 4h - McASP4 AFSX Pin Input 5h - McASP5 AFSX Pin Input 6h - McASP6 AFSX Pin Input 7h - McASP7 AFSX Pin Input 8h - McASP8 AFSX Pin Input 9h - McASP9 AFSX Pin Input Ah - McASP10 AFSX Pin Input Bh - McASP11 AFSX Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input 1Ch - MLB_IO_CLK 1Dh - MLBP_IO_CLK /2 1Eh - MAIN_PLL4_HSDIV3_CLKOUT 1Fh - MAIN_PLL15_HSDIV3_CLKOUT 20h - ADC0_CLK 21h - ADC1_CLK 22h - MCU_EXT_REFCLK0 Pin 23h - EXT_REFCLK1 Pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ASRC_TXSYNC1_SEL" acronym="CTRLMMR_ASRC_TXSYNC1_SEL" offset="0x8294" width="32" description="Selects the source signal for the ASRC TXSYNC1 frame sync input.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_SEL" width="6" begin="5" end="0" resetval="0x0" description="TXSYNC source signal. Not shown values are reserved. 0h - McASP0 AFSX Pin Input 1h - McASP1 AFSX Pin Input 2h - McASP2 AFSX Pin Input 3h - McASP3 AFSX Pin Input 4h - McASP4 AFSX Pin Input 5h - McASP5 AFSX Pin Input 6h - McASP6 AFSX Pin Input 7h - McASP7 AFSX Pin Input 8h - McASP8 AFSX Pin Input 9h - McASP9 AFSX Pin Input Ah - McASP10 AFSX Pin Input Bh - McASP11 AFSX Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input 1Ch - MLB_IO_CLK 1Dh - MLBP_IO_CLK /2 1Eh - MAIN_PLL4_HSDIV3_CLKOUT 1Fh - MAIN_PLL15_HSDIV3_CLKOUT 20h - ADC0_CLK 21h - ADC1_CLK 22h - MCU_EXT_REFCLK0 Pin 23h - EXT_REFCLK1 Pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ASRC_TXSYNC2_SEL" acronym="CTRLMMR_ASRC_TXSYNC2_SEL" offset="0x8298" width="32" description="Selects the source signal for the ASRC TXSYNC2 frame sync input.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_SEL" width="6" begin="5" end="0" resetval="0x0" description="TXSYNC source signal. Not shown values are reserved. 0h - McASP0 AFSX Pin Input 1h - McASP1 AFSX Pin Input 2h - McASP2 AFSX Pin Input 3h - McASP3 AFSX Pin Input 4h - McASP4 AFSX Pin Input 5h - McASP5 AFSX Pin Input 6h - McASP6 AFSX Pin Input 7h - McASP7 AFSX Pin Input 8h - McASP8 AFSX Pin Input 9h - McASP9 AFSX Pin Input Ah - McASP10 AFSX Pin Input Bh - McASP11 AFSX Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input 1Ch - MLB_IO_CLK 1Dh - MLBP_IO_CLK /2 1Eh - MAIN_PLL4_HSDIV3_CLKOUT 1Fh - MAIN_PLL15_HSDIV3_CLKOUT 20h - ADC0_CLK 21h - ADC1_CLK 22h - MCU_EXT_REFCLK0 Pin 23h - EXT_REFCLK1 Pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ASRC_TXSYNC3_SEL" acronym="CTRLMMR_ASRC_TXSYNC3_SEL" offset="0x829C" width="32" description="Selects the source signal for the ASRC TXSYNC3 frame sync input.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNC_SEL" width="6" begin="5" end="0" resetval="0x0" description="TXSYNC source signal. Not shown values are reserved. 0h - McASP0 AFSX Pin Input 1h - McASP1 AFSX Pin Input 2h - McASP2 AFSX Pin Input 3h - McASP3 AFSX Pin Input 4h - McASP4 AFSX Pin Input 5h - McASP5 AFSX Pin Input 6h - McASP6 AFSX Pin Input 7h - McASP7 AFSX Pin Input 8h - McASP8 AFSX Pin Input 9h - McASP9 AFSX Pin Input Ah - McASP10 AFSX Pin Input Bh - McASP11 AFSX Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input 1Ch - MLB_IO_CLK 1Dh - MLBP_IO_CLK /2 1Eh - MAIN_PLL4_HSDIV3_CLKOUT 1Fh - MAIN_PLL15_HSDIV3_CLKOUT 20h - ADC0_CLK 21h - ADC1_CLK 22h - MCU_EXT_REFCLK0 Pin 23h - EXT_REFCLK1 Pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_BWS0_SEL" acronym="CTRLMMR_ATL_BWS0_SEL" offset="0x82A0" width="32" description="Selects the source of ATL Baseband Word Select 0.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal. Not shown values are reserved. 0h - McASP0 AFSR Pin Input 1h - McASP1 AFSR Pin Input 2h - McASP2 AFSR Pin Input 3h - McASP3 AFSR Pin Input 4h - McASP4 AFSR Pin Input 5h - McASP5 AFSR Pin Input 6h - McASP6 AFSR Pin Input 7h - McASP7 AFSR Pin Input 8h - McASP8 AFSR Pin Input 9h - McASP9 AFSR Pin Input Ah - McASP10 AFSR Pin Input Bh - McASP11 AFSR Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_BWS1_SEL" acronym="CTRLMMR_ATL_BWS1_SEL" offset="0x82A4" width="32" description="Selects the source of ATL Baseband Word Select 1.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal. Not shown values are reserved. 0h - McASP0 AFSR Pin Input 1h - McASP1 AFSR Pin Input 2h - McASP2 AFSR Pin Input 3h - McASP3 AFSR Pin Input 4h - McASP4 AFSR Pin Input 5h - McASP5 AFSR Pin Input 6h - McASP6 AFSR Pin Input 7h - McASP7 AFSR Pin Input 8h - McASP8 AFSR Pin Input 9h - McASP9 AFSR Pin Input Ah - McASP10 AFSR Pin Input Bh - McASP11 AFSR Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_BWS2_SEL" acronym="CTRLMMR_ATL_BWS2_SEL" offset="0x82A8" width="32" description="Selects the source of ATL Baseband Word Select 2.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal. Not shown values are reserved. 0h - McASP0 AFSR Pin Input 1h - McASP1 AFSR Pin Input 2h - McASP2 AFSR Pin Input 3h - McASP3 AFSR Pin Input 4h - McASP4 AFSR Pin Input 5h - McASP5 AFSR Pin Input 6h - McASP6 AFSR Pin Input 7h - McASP7 AFSR Pin Input 8h - McASP8 AFSR Pin Input 9h - McASP9 AFSR Pin Input Ah - McASP10 AFSR Pin Input Bh - McASP11 AFSR Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_BWS3_SEL" acronym="CTRLMMR_ATL_BWS3_SEL" offset="0x82AC" width="32" description="Selects the source of ATL Baseband Word Select 3.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal. Not shown values are reserved. 0h - McASP0 AFSR Pin Input 1h - McASP1 AFSR Pin Input 2h - McASP2 AFSR Pin Input 3h - McASP3 AFSR Pin Input 4h - McASP4 AFSR Pin Input 5h - McASP5 AFSR Pin Input 6h - McASP6 AFSR Pin Input 7h - McASP7 AFSR Pin Input 8h - McASP8 AFSR Pin Input 9h - McASP9 AFSR Pin Input Ah - McASP10 AFSR Pin Input Bh - McASP11 AFSR Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_AWS0_SEL" acronym="CTRLMMR_ATL_AWS0_SEL" offset="0x82B0" width="32" description="Selects the source of ATL Audio Word Select 0.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal. Not shown values are reserved. 0h - McASP0 AFSX Pin Input 1h - McASP1 AFSX Pin Input 2h - McASP2 AFSX Pin Input 3h - McASP3 AFSX Pin Input 4h - McASP4 AFSX Pin Input 5h - McASP5 AFSX Pin Input 6h - McASP6 AFSX Pin Input 7h - McASP7 AFSX Pin Input 8h - McASP8 AFSX Pin Input 9h - McASP9 AFSX Pin Input Ah - McASP10 AFSX Pin Input Bh - McASP11 AFSX Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input 1Ch - MLB_IO_CLK 1Dh - MLBP_IO_CLK /2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_AWS1_SEL" acronym="CTRLMMR_ATL_AWS1_SEL" offset="0x82B4" width="32" description="Selects the source of ATL Audio Word Select 1.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal. Not shown values are reserved. 0h - McASP0 AFSX Pin Input 1h - McASP1 AFSX Pin Input 2h - McASP2 AFSX Pin Input 3h - McASP3 AFSX Pin Input 4h - McASP4 AFSX Pin Input 5h - McASP5 AFSX Pin Input 6h - McASP6 AFSX Pin Input 7h - McASP7 AFSX Pin Input 8h - McASP8 AFSX Pin Input 9h - McASP9 AFSX Pin Input Ah - McASP10 AFSX Pin Input Bh - McASP11 AFSX Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input 1Ch - MLB_IO_CLK 1Dh - MLBP_IO_CLK /2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_AWS2_SEL" acronym="CTRLMMR_ATL_AWS2_SEL" offset="0x82B8" width="32" description="Selects the source of ATL Audio Word Select 2.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal. Not shown values are reserved. 0h - McASP0 AFSX Pin Input 1h - McASP1 AFSX Pin Input 2h - McASP2 AFSX Pin Input 3h - McASP3 AFSX Pin Input 4h - McASP4 AFSX Pin Input 5h - McASP5 AFSX Pin Input 6h - McASP6 AFSX Pin Input 7h - McASP7 AFSX Pin Input 8h - McASP8 AFSX Pin Input 9h - McASP9 AFSX Pin Input Ah - McASP10 AFSX Pin Input Bh - McASP11 AFSX Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input 1Ch - MLB_IO_CLK 1Dh - MLBP_IO_CLK /2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_AWS3_SEL" acronym="CTRLMMR_ATL_AWS3_SEL" offset="0x82BC" width="32" description="Selects the source of ATL Audio Word Select 3.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal. Not shown values are reserved. 0h - McASP0 AFSX Pin Input 1h - McASP1 AFSX Pin Input 2h - McASP2 AFSX Pin Input 3h - McASP3 AFSX Pin Input 4h - McASP4 AFSX Pin Input 5h - McASP5 AFSX Pin Input 6h - McASP6 AFSX Pin Input 7h - McASP7 AFSX Pin Input 8h - McASP8 AFSX Pin Input 9h - McASP9 AFSX Pin Input Ah - McASP10 AFSX Pin Input Bh - McASP11 AFSX Pin Input Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - McASP3 AFSX Pin Input 10h - McASP4 AFSX Pin Input 11h - McASP5 AFSX Pin Input 12h - McASP6 AFSX Pin Input 13h - McASP7 AFSX Pin Input 14h - McASP8 AFSX Pin Input 15h - McASP9 AFSX Pin Input 16h - McASP10 AFSX Pin Input 17h - McASP11 AFSX Pin Input 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - AUDIO_EXT_REFCLK2 Pin input 1Bh - AUDIO_EXT_REFCLK3 Pin input 1Ch - MLB_IO_CLK 1Dh - MLBP_IO_CLK /2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_CLKSEL" acronym="CTRLMMR_ATL_CLKSEL" offset="0x82C0" width="32" description="Selects the source of the ATL PCLK.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PCLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the PCLK clock source 0h - MAIN_PLL4_HSDIV1_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - MAIN_PLL15_HSDIV1_CLKOUT 3h - '0' 4h - MAIN_PLL0_HSDIV7_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_AUDIO_REFCLK0_CTRL" acronym="CTRLMMR_AUDIO_REFCLK0_CTRL" offset="0x82E0" width="32" description="Selects the clock source for the AUDIO_EXT_REFCLK0 output.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 0 output enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="5" begin="4" end="0" resetval="0x1F" description="Clock source 0h - MCASP0 AHCLKR Output 1h - MCASP1 AHCLKR Output 2h - MCASP2 AHCLKR Output 3h - MCASP3 AHCLKR Output 4h - MCASP4 AHCLKR Output 5h - MCASP5 AHCLKR Output 6h - MCASP6 AHCLKR Output 7h - MCASP7 AHCLKR Output 8h - MCASP8 AHCLKR Output 9h - MCASP9 AHCLKR Output Ah - MCASP10 AHCLKR Output Bh - MCASP11 AHCLKR Output Ch - MCASP0 AHCLKX Output Dh - MCASP1 AHCLKX Output Eh - MCASP2 AHCLKX Output Fh - MCASP3 AHCLKX Output 10h - MCASP4 AHCLKX Output 11h - MCASP5 AHCLKX Output 12h - MCASP6 AHCLKX Output 13h - MCASP7 AHCLKX Output 14h - MCASP8 AHCLKX Output 15h - MCASP9 AHCLKX Output 16h - MCASP10 AHCLKX Output 17h - MCASP11 AHCLKX Output 18h - ATCLK0 19h - ATCLK1 1Ah - ATCLK2 1Bh - ATCLK3 1Ch - MAIN_PLL4_HSDIV2_CLKOUT 1Dh - MAIN_PLL15_HSDIV2_CLKOUT 1Eh - '0' 1Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_AUDIO_REFCLK1_CTRL" acronym="CTRLMMR_AUDIO_REFCLK1_CTRL" offset="0x82E4" width="32" description="Selects the clock source for the AUDIO_EXT_REFCLK1 output.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 1 output enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="5" begin="4" end="0" resetval="0x1F" description="Clock source 0h - MCASP0 AHCLKR Output 1h - MCASP1 AHCLKR Output 2h - MCASP2 AHCLKR Output 3h - MCASP3 AHCLKR Output 4h - MCASP4 AHCLKR Output 5h - MCASP5 AHCLKR Output 6h - MCASP6 AHCLKR Output 7h - MCASP7 AHCLKR Output 8h - MCASP8 AHCLKR Output 9h - MCASP9 AHCLKR Output Ah - MCASP10 AHCLKR Output Bh - MCASP11 AHCLKR Output Ch - MCASP0 AHCLKX Output Dh - MCASP1 AHCLKX Output Eh - MCASP2 AHCLKX Output Fh - MCASP3 AHCLKX Output 10h - MCASP4 AHCLKX Output 11h - MCASP5 AHCLKX Output 12h - MCASP6 AHCLKX Output 13h - MCASP7 AHCLKX Output 14h - MCASP8 AHCLKX Output 15h - MCASP9 AHCLKX Output 16h - MCASP10 AHCLKX Output 17h - MCASP11 AHCLKX Output 18h - ATCLK0 19h - ATCLK1 1Ah - ATCLK2 1Bh - ATCLK3 1Ch - MAIN_PLL4_HSDIV2_CLKOUT 1Dh - MAIN_PLL15_HSDIV2_CLKOUT 1Eh - '0' 1Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_AUDIO_REFCLK2_CTRL" acronym="CTRLMMR_AUDIO_REFCLK2_CTRL" offset="0x82E8" width="32" description="Selects the clock source for the AUDIO_EXT_REFCLK2 output.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 2 output enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="5" begin="4" end="0" resetval="0x1F" description="Clock source 0h - MCASP0 AHCLKR Output 1h - MCASP1 AHCLKR Output 2h - MCASP2 AHCLKR Output 3h - MCASP3 AHCLKR Output 4h - MCASP4 AHCLKR Output 5h - MCASP5 AHCLKR Output 6h - MCASP6 AHCLKR Output 7h - MCASP7 AHCLKR Output 8h - MCASP8 AHCLKR Output 9h - MCASP9 AHCLKR Output Ah - MCASP10 AHCLKR Output Bh - MCASP11 AHCLKR Output Ch - MCASP0 AHCLKX Output Dh - MCASP1 AHCLKX Output Eh - MCASP2 AHCLKX Output Fh - MCASP3 AHCLKX Output 10h - MCASP4 AHCLKX Output 11h - MCASP5 AHCLKX Output 12h - MCASP6 AHCLKX Output 13h - MCASP7 AHCLKX Output 14h - MCASP8 AHCLKX Output 15h - MCASP9 AHCLKX Output 16h - MCASP10 AHCLKX Output 17h - MCASP11 AHCLKX Output 18h - ATCLK0 19h - ATCLK1 1Ah - ATCLK2 1Bh - ATCLK3 1Ch - MAIN_PLL4_HSDIV2_CLKOUT 1Dh - MAIN_PLL15_HSDIV2_CLKOUT 1Eh - '0' 1Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_AUDIO_REFCLK3_CTRL" acronym="CTRLMMR_AUDIO_REFCLK3_CTRL" offset="0x82EC" width="32" description="Selects the clock source for the AUDIO_EXT_REFCLK3 output.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 3 output enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="5" begin="4" end="0" resetval="0x1F" description="Clock source 0h - MCASP0 AHCLKR Output 1h - MCASP1 AHCLKR Output 2h - MCASP2 AHCLKR Output 3h - MCASP3 AHCLKR Output 4h - MCASP4 AHCLKR Output 5h - MCASP5 AHCLKR Output 6h - MCASP6 AHCLKR Output 7h - MCASP7 AHCLKR Output 8h - MCASP8 AHCLKR Output 9h - MCASP9 AHCLKR Output Ah - MCASP10 AHCLKR Output Bh - MCASP11 AHCLKR Output Ch - MCASP0 AHCLKX Output Dh - MCASP1 AHCLKX Output Eh - MCASP2 AHCLKX Output Fh - MCASP3 AHCLKX Output 10h - MCASP4 AHCLKX Output 11h - MCASP5 AHCLKX Output 12h - MCASP6 AHCLKX Output 13h - MCASP7 AHCLKX Output 14h - MCASP8 AHCLKX Output 15h - MCASP9 AHCLKX Output 16h - MCASP10 AHCLKX Output 17h - MCASP11 AHCLKX Output 18h - ATCLK0 19h - ATCLK1 1Ah - ATCLK2 1Bh - ATCLK3 1Ch - MAIN_PLL4_HSDIV2_CLKOUT 1Dh - MAIN_PLL15_HSDIV2_CLKOUT 1Eh - '0' 1Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DPI0_CLK_CTRL" acronym="CTRLMMR_DPI0_CLK_CTRL" offset="0x8300" width="32" description="Selects the clock source for the DPI0 video output.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects whether to use DSS PLL3 or an external pin as a DPI clock source." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DPI1_CLK_CTRL" acronym="CTRLMMR_DPI1_CLK_CTRL" offset="0x8304" width="32" description="Selects the clock source for the DPI1 video output.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects whether to use DSS PLL7 or an external pin as a DPI clock source." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DPHY0_CLKSEL" acronym="CTRLMMR_DPHY0_CLKSEL" offset="0x8310" width="32" description="Selects the clock source for the DSI0 transmit PHY.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REF_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="DPHY reference clock source" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DSS_DISPC0_CLKSEL1" acronym="CTRLMMR_DSS_DISPC0_CLKSEL1" offset="0x8324" width="32" description="Selects the clock source for DPI Lane 1 of Display Controller Instance 0.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DPI1_PCLK" width="2" begin="1" end="0" resetval="0x0" description="DPI lane 1 pixel clock source 0h - MAIN_PLL17_HSDIV0_CLKOUT 1h - MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN 2h - MAIN_PLL23_HSDIV0_CLKOUT_EXTPCLKIN 3h - MAIN_PLL16_HSDIV1_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DSS_DISPC0_CLKSEL2" acronym="CTRLMMR_DSS_DISPC0_CLKSEL2" offset="0x8328" width="32" description="Selects the clock source for DPI Lane 2 of Display Controller Instance 0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DPI2_PCLK" width="1" begin="0" end="0" resetval="0x0" description="DPI lane 2 pixel clock source 0h - MAIN_PLL16_HSDIV0_CLKOUT 1h - MAIN_PLL18_HSDIV0_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DSS_DISPC0_CLKSEL3" acronym="CTRLMMR_DSS_DISPC0_CLKSEL3" offset="0x832C" width="32" description="Selects the clock source for DPI Lane 3 of Display Controller Instance 0 Can also override the DPI Lane 0 and DPI Lane 2 clock source for certain values.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DPI3_PCLK" width="3" begin="2" end="0" resetval="0x0" description="DPI lane 3 pixel clock source 0h - MAIN_PLL16_HSDIV1_CLKOUT 1h - MAIN_PLL17_HSDIV1_CLKOUT 2h - MAIN_PLL18_HSDIV1_CLKOUT 3h - MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN 4h - MAIN_PLL23_HSDIV0_CLKOUT_EXTPCLKIN 5h - MAIN_PLL23_HSDIV0_CLKOUT_EXTPCLKIN and dpi0_pclk = dpi1_pclk 6h - MAIN_PLL23_HSDIV0_CLKOUT_EXTPCLKIN and dpi2_pclk = MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN 7h - MAIN_PLL23_HSDIV0_CLKOUT_EXTPCLKIN and dpi0_pclk = dpi1_pclk and dpi2_pclk = MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EDP_PHY0_CLKSEL" acronym="CTRLMMR_EDP_PHY0_CLKSEL" offset="0x8340" width="32" description="Selects the Phy core clock for Embedded Display Port Phy0.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="EDP PHY CORE_REFCLK clock source" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EDP0_CLK_CTRL" acronym="CTRLMMR_EDP0_CLK_CTRL" offset="0x8350" width="32" description="Controls clock operation for Embedded Display Port 0.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSI_CLK_DYN_SWTCH_DIS" width="1" begin="8" end="8" resetval="0x0" description="EDP0 DSI clock dynamic switch disable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WWD0_CLKSEL" acronym="CTRLMMR_WWD0_CLKSEL" offset="0x8380" width="32" description="ARM MPU Core 0 Windowed watchdog timer functional clock selection control.">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - LPXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WWD1_CLKSEL" acronym="CTRLMMR_WWD1_CLKSEL" offset="0x8384" width="32" description="ARM MPU Core 1 Windowed watchdog timer functional clock selection control.">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - LPXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WWD15_CLKSEL" acronym="CTRLMMR_WWD15_CLKSEL" offset="0x83BC" width="32" description="GPU Windowed watchdog timer functional clock selection control.">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - LPXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WWD16_CLKSEL" acronym="CTRLMMR_WWD16_CLKSEL" offset="0x83C0" width="32" description="C71x Core 0 Windowed watchdog timer functional clock selection control.">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - LPXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WWD24_CLKSEL" acronym="CTRLMMR_WWD24_CLKSEL" offset="0x83E0" width="32" description="C66x Core 0 Windowed watchdog timer functional clock selection control.">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - LPXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WWD25_CLKSEL" acronym="CTRLMMR_WWD25_CLKSEL" offset="0x83E4" width="32" description="C66x Core 1 Windowed watchdog timer functional clock selection control.">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - LPXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WWD28_CLKSEL" acronym="CTRLMMR_WWD28_CLKSEL" offset="0x83F0" width="32" description="Main R5 Core 0 Windowed watchdog timer functional clock selection control.">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - LPXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WWD29_CLKSEL" acronym="CTRLMMR_WWD29_CLKSEL" offset="0x83F4" width="32" description="Main R5 Core 1 Windowed watchdog timer functional clock selection control.">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - LPXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WWD30_CLKSEL" acronym="CTRLMMR_WWD30_CLKSEL" offset="0x83F8" width="32" description="Main R5 Core 2 Windowed watchdog timer functional clock selection control.">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - LPXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WWD31_CLKSEL" acronym="CTRLMMR_WWD31_CLKSEL" offset="0x83FC" width="32" description="Main R5 Core 3 Windowed watchdog timer functional clock selection control.">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - WKUP_HFOSC0_CLKOUT 1h - LPXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES0_CLKSEL" acronym="CTRLMMR_SERDES0_CLKSEL" offset="0x8400" width="32" description="Selects the clock source for Lane 0 when configured as 2 single lane PHYs and Lane 0-1 when configured as a dual lane PHY.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_REFCLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk input 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL3_HSDIV4_CLKOUT 3h - MAIN_PLL2_HSDIV4_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES0_CLK1SEL" acronym="CTRLMMR_SERDES0_CLK1SEL" offset="0x8404" width="32" description="Selects the clock source for Lane1 when configured as 2 single lane PHYs.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_REFCLK1_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk1 input 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL3_HSDIV4_CLKOUT 3h - MAIN_PLL2_HSDIV4_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES1_CLKSEL" acronym="CTRLMMR_SERDES1_CLKSEL" offset="0x8410" width="32" description="Selects the clock source for Lane 0 when configured as 2 single lane PHYs and Lane 0-1 when configured as a dual lane PHY.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_REFCLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk input 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL3_HSDIV4_CLKOUT 3h - MAIN_PLL2_HSDIV4_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES1_CLK1SEL" acronym="CTRLMMR_SERDES1_CLK1SEL" offset="0x8414" width="32" description="Selects the clock source for Lane1 when configured as 2 single lane PHYs.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_REFCLK1_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk1 input 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL3_HSDIV4_CLKOUT 3h - MAIN_PLL2_HSDIV4_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES2_CLKSEL" acronym="CTRLMMR_SERDES2_CLKSEL" offset="0x8420" width="32" description="Selects the clock source for Lane 0 when configured as 2 single lane PHYs and Lane 0-1 when configured as a dual lane PHY.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_REFCLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk input 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL3_HSDIV4_CLKOUT 3h - MAIN_PLL2_HSDIV4_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES2_CLK1SEL" acronym="CTRLMMR_SERDES2_CLK1SEL" offset="0x8424" width="32" description="Selects the clock source for Lane1 when configured as 2 single lane PHYs.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_REFCLK1_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk1 input 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL3_HSDIV4_CLKOUT 3h - MAIN_PLL2_HSDIV4_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES3_CLKSEL" acronym="CTRLMMR_SERDES3_CLKSEL" offset="0x8430" width="32" description="Selects the clock source for Lane 0 when configured as 2 single lane PHYs and Lane 0-1 when configured as a dual lane PHY.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_REFCLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk input 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL3_HSDIV4_CLKOUT 3h - MAIN_PLL2_HSDIV4_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES3_CLK1SEL" acronym="CTRLMMR_SERDES3_CLK1SEL" offset="0x8434" width="32" description="Selects the clock source for Lane1 when configured as 2 single lane PHYs.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_REFCLK1_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk1 input 0h - WKUP_HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL3_HSDIV4_CLKOUT 3h - MAIN_PLL2_HSDIV4_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN0_CLKSEL" acronym="CTRLMMR_MCAN0_CLKSEL" offset="0x8480" width="32" description="Controls the functional clock source MCAN0.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN1_CLKSEL" acronym="CTRLMMR_MCAN1_CLKSEL" offset="0x8484" width="32" description="Controls the functional clock source MCAN1.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN2_CLKSEL" acronym="CTRLMMR_MCAN2_CLKSEL" offset="0x8488" width="32" description="Controls the functional clock source MCAN2.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN3_CLKSEL" acronym="CTRLMMR_MCAN3_CLKSEL" offset="0x848C" width="32" description="Controls the functional clock source MCAN3.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN4_CLKSEL" acronym="CTRLMMR_MCAN4_CLKSEL" offset="0x8490" width="32" description="Controls the functional clock source MCAN4.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN5_CLKSEL" acronym="CTRLMMR_MCAN5_CLKSEL" offset="0x8494" width="32" description="Controls the functional clock source MCAN5.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN6_CLKSEL" acronym="CTRLMMR_MCAN6_CLKSEL" offset="0x8498" width="32" description="Controls the functional clock source MCAN6.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN7_CLKSEL" acronym="CTRLMMR_MCAN7_CLKSEL" offset="0x849C" width="32" description="Controls the functional clock source MCAN7.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN8_CLKSEL" acronym="CTRLMMR_MCAN8_CLKSEL" offset="0x84A0" width="32" description="Controls the functional clock source MCAN8.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN9_CLKSEL" acronym="CTRLMMR_MCAN9_CLKSEL" offset="0x84A4" width="32" description="Controls the functional clock source MCAN9.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN10_CLKSEL" acronym="CTRLMMR_MCAN10_CLKSEL" offset="0x84A8" width="32" description="Controls the functional clock source MCAN10.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN11_CLKSEL" acronym="CTRLMMR_MCAN11_CLKSEL" offset="0x84AC" width="32" description="Controls the functional clock source MCAN11.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN12_CLKSEL" acronym="CTRLMMR_MCAN12_CLKSEL" offset="0x84B0" width="32" description="Controls the functional clock source MCAN12.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN13_CLKSEL" acronym="CTRLMMR_MCAN13_CLKSEL" offset="0x84B4" width="32" description="Controls the functional clock source MCAN13.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_LOCK2_KICK0" acronym="CTRLMMR_LOCK2_KICK0" offset="0x9008" width="32" description="Lower 32-bits of Partition2 write lock key. This register must be written with the designated key value followed by a write to with its key value before write-protected Partition 2 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK2_KICK1" acronym="CTRLMMR_LOCK2_KICK1" offset="0x900C" width="32" description="Upper 32-bits of Partition 2 write lock key. This register must be written with the designated key value after a write to with its key value before write-protected Partition 2 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_CTRL" acronym="CTRLMMR_MCU0_LBIST_CTRL" offset="0xC000" width="32" description="Configures and enables LBIST operation.">
    <bitfield id="BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="" rwaccess="RW"/>
    <bitfield id="LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_PATCOUNT" acronym="CTRLMMR_MCU0_LBIST_PATCOUNT" offset="0xC004" width="32" description="Specifies the number of LBIST patterns to run.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="" rwaccess="RW"/>
    <bitfield id="SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_SEED0" acronym="CTRLMMR_MCU0_LBIST_SEED0" offset="0xC008" width="32" description="Specifies the 32 LSBs of the PRPG seed.">
    <bitfield id="PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_SEED1" acronym="CTRLMMR_MCU0_LBIST_SEED1" offset="0xC00C" width="32" description="Specifies the 21 MSBs of the PRPG seed.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_SPARE0" acronym="CTRLMMR_MCU0_LBIST_SPARE0" offset="0xC010" width="32" description="Spare LBIST control bits.">
    <bitfield id="SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
    <bitfield id="PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="" rwaccess="RW"/>
    <bitfield id="LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_SPARE1" acronym="CTRLMMR_MCU0_LBIST_SPARE1" offset="0xC014" width="32" description="Spare LBIST control bits.">
    <bitfield id="SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_STAT" acronym="CTRLMMR_MCU0_LBIST_STAT" offset="0xC018" width="32" description="Indicates LBIST status and provides MISR selection control.">
    <bitfield id="BIST_DONE" width="1" begin="31" end="31" resetval="0xX" description="LBIST is done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUNNING" width="1" begin="15" end="15" resetval="0xX" description="LBIST is running" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output" range="" rwaccess="RW"/>
    <bitfield id="MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read. A value of 0 selects a compacted 32-bit version of the full MISR. A value of 1-32 select a 32-bit segment of the MISR." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_MISR" acronym="CTRLMMR_MCU0_LBIST_MISR" offset="0xC01C" width="32" description="Contains LBIST MISR output value.">
    <bitfield id="MISR_RESULT" width="32" begin="31" end="0" resetval="0xX" description="32-bits of MISR value selected by misr_mux_ctl" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU1_LBIST_CTRL" acronym="CTRLMMR_MCU1_LBIST_CTRL" offset="0xC020" width="32" description="Configures and enables LBIST operation.">
    <bitfield id="BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="" rwaccess="RW"/>
    <bitfield id="LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU1_LBIST_PATCOUNT" acronym="CTRLMMR_MCU1_LBIST_PATCOUNT" offset="0xC024" width="32" description="Specifies the number of LBIST patterns to run.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="" rwaccess="RW"/>
    <bitfield id="SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU1_LBIST_SEED0" acronym="CTRLMMR_MCU1_LBIST_SEED0" offset="0xC028" width="32" description="Specifies the 32 LSBs of the PRPG seed.">
    <bitfield id="PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU1_LBIST_SEED1" acronym="CTRLMMR_MCU1_LBIST_SEED1" offset="0xC02C" width="32" description="Specifies the 21 MSBs of the PRPG seed.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU1_LBIST_SPARE0" acronym="CTRLMMR_MCU1_LBIST_SPARE0" offset="0xC030" width="32" description="Spare LBIST control bits.">
    <bitfield id="SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
    <bitfield id="PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="" rwaccess="RW"/>
    <bitfield id="LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU1_LBIST_SPARE1" acronym="CTRLMMR_MCU1_LBIST_SPARE1" offset="0xC034" width="32" description="Spare LBIST control bits.">
    <bitfield id="SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU1_LBIST_STAT" acronym="CTRLMMR_MCU1_LBIST_STAT" offset="0xC038" width="32" description="Indicates LBIST status and provides MISR selection control.">
    <bitfield id="BIST_DONE" width="1" begin="31" end="31" resetval="0xX" description="LBIST is done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUNNING" width="1" begin="15" end="15" resetval="0xX" description="LBIST is running" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output" range="" rwaccess="RW"/>
    <bitfield id="MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read. A value of 0 selects a compacted 32-bit version of the full MISR. A value of 1-32 select a 32-bit segment of the MISR." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU1_LBIST_MISR" acronym="CTRLMMR_MCU1_LBIST_MISR" offset="0xC03C" width="32" description="Contains LBIST MISR output value.">
    <bitfield id="MISR_RESULT" width="32" begin="31" end="0" resetval="0xX" description="32-bits of MISR value selected by misr_mux_ctl" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_DMPAC_LBIST_CTRL" acronym="CTRLMMR_DMPAC_LBIST_CTRL" offset="0xC040" width="32" description="Configures and enables LBIST operation.">
    <bitfield id="BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="" rwaccess="RW"/>
    <bitfield id="LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DMPAC_LBIST_PATCOUNT" acronym="CTRLMMR_DMPAC_LBIST_PATCOUNT" offset="0xC044" width="32" description="Specifies the number of LBIST patterns to run.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="" rwaccess="RW"/>
    <bitfield id="SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DMPAC_LBIST_SEED0" acronym="CTRLMMR_DMPAC_LBIST_SEED0" offset="0xC048" width="32" description="Specifies the 32 LSBs of the PRPG seed.">
    <bitfield id="PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DMPAC_LBIST_SEED1" acronym="CTRLMMR_DMPAC_LBIST_SEED1" offset="0xC04C" width="32" description="Specifies the 21 MSBs of the PRPG seed.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DMPAC_LBIST_SPARE0" acronym="CTRLMMR_DMPAC_LBIST_SPARE0" offset="0xC050" width="32" description="Spare LBIST control bits.">
    <bitfield id="SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
    <bitfield id="PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="" rwaccess="RW"/>
    <bitfield id="LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DMPAC_LBIST_SPARE1" acronym="CTRLMMR_DMPAC_LBIST_SPARE1" offset="0xC054" width="32" description="Spare LBIST control bits.">
    <bitfield id="SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DMPAC_LBIST_STAT" acronym="CTRLMMR_DMPAC_LBIST_STAT" offset="0xC058" width="32" description="Indicates LBIST status and provides MISR selection control.">
    <bitfield id="BIST_DONE" width="1" begin="31" end="31" resetval="0xX" description="LBIST is done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUNNING" width="1" begin="15" end="15" resetval="0xX" description="LBIST is running" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output" range="" rwaccess="RW"/>
    <bitfield id="MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read. A value of 0 selects a compacted 32-bit version of the full MISR. A value of 1-32 select a 32-bit segment of the MISR." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DMPAC_LBIST_MISR" acronym="CTRLMMR_DMPAC_LBIST_MISR" offset="0xC05C" width="32" description="Contains LBIST MISR output value.">
    <bitfield id="MISR_RESULT" width="32" begin="31" end="0" resetval="0xX" description="32-bits of MISR value selected by misr_mux_ctl" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_VPAC_LBIST_CTRL" acronym="CTRLMMR_VPAC_LBIST_CTRL" offset="0xC060" width="32" description="Configures and enables LBIST operation.">
    <bitfield id="BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="" rwaccess="RW"/>
    <bitfield id="LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_VPAC_LBIST_PATCOUNT" acronym="CTRLMMR_VPAC_LBIST_PATCOUNT" offset="0xC064" width="32" description="Specifies the number of LBIST patterns to run.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="" rwaccess="RW"/>
    <bitfield id="SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_VPAC_LBIST_SEED0" acronym="CTRLMMR_VPAC_LBIST_SEED0" offset="0xC068" width="32" description="Specifies the 32 LSBs of the PRPG seed.">
    <bitfield id="PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_VPAC_LBIST_SEED1" acronym="CTRLMMR_VPAC_LBIST_SEED1" offset="0xC06C" width="32" description="Specifies the 21 MSBs of the PRPG seed.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_VPAC_LBIST_SPARE0" acronym="CTRLMMR_VPAC_LBIST_SPARE0" offset="0xC070" width="32" description="Spare LBIST control bits.">
    <bitfield id="SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
    <bitfield id="PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="" rwaccess="RW"/>
    <bitfield id="LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_VPAC_LBIST_SPARE1" acronym="CTRLMMR_VPAC_LBIST_SPARE1" offset="0xC074" width="32" description="Spare LBIST control bits.">
    <bitfield id="SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_VPAC_LBIST_STAT" acronym="CTRLMMR_VPAC_LBIST_STAT" offset="0xC078" width="32" description="Indicates LBIST status and provides MISR selection control.">
    <bitfield id="BIST_DONE" width="1" begin="31" end="31" resetval="0xX" description="LBIST is done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUNNING" width="1" begin="15" end="15" resetval="0xX" description="LBIST is running" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output" range="" rwaccess="RW"/>
    <bitfield id="MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read. A value of 0 selects a compacted 32-bit version of the full MISR. A value of 1-32 select a 32-bit segment of the MISR." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_VPAC_LBIST_MISR" acronym="CTRLMMR_VPAC_LBIST_MISR" offset="0xC07C" width="32" description="Contains LBIST MISR output value.">
    <bitfield id="MISR_RESULT" width="32" begin="31" end="0" resetval="0xX" description="32-bits of MISR value selected by misr_mux_ctl" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_DSP0_LBIST_CTRL" acronym="CTRLMMR_DSP0_LBIST_CTRL" offset="0xC080" width="32" description="Configures and enables LBIST operation.">
    <bitfield id="BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="" rwaccess="RW"/>
    <bitfield id="LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DSP0_LBIST_PATCOUNT" acronym="CTRLMMR_DSP0_LBIST_PATCOUNT" offset="0xC084" width="32" description="Specifies the number of LBIST patterns to run.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="" rwaccess="RW"/>
    <bitfield id="SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DSP0_LBIST_SEED0" acronym="CTRLMMR_DSP0_LBIST_SEED0" offset="0xC088" width="32" description="Specifies the 32 LSBs of the PRPG seed.">
    <bitfield id="PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DSP0_LBIST_SEED1" acronym="CTRLMMR_DSP0_LBIST_SEED1" offset="0xC08C" width="32" description="Specifies the 21 MSBs of the PRPG seed.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DSP0_LBIST_SPARE0" acronym="CTRLMMR_DSP0_LBIST_SPARE0" offset="0xC090" width="32" description="Spare LBIST control bits.">
    <bitfield id="SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
    <bitfield id="PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="" rwaccess="RW"/>
    <bitfield id="LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DSP0_LBIST_SPARE1" acronym="CTRLMMR_DSP0_LBIST_SPARE1" offset="0xC094" width="32" description="Spare LBIST control bits.">
    <bitfield id="SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DSP0_LBIST_STAT" acronym="CTRLMMR_DSP0_LBIST_STAT" offset="0xC098" width="32" description="Indicates LBIST status and provides MISR selection control.">
    <bitfield id="BIST_DONE" width="1" begin="31" end="31" resetval="0xX" description="LBIST is done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUNNING" width="1" begin="15" end="15" resetval="0xX" description="LBIST is running" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output" range="" rwaccess="RW"/>
    <bitfield id="MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read. A value of 0 selects a compacted 32-bit version of the full MISR. A value of 1-32 select a 32-bit segment of the MISR." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_DSP0_LBIST_MISR" acronym="CTRLMMR_DSP0_LBIST_MISR" offset="0xC09C" width="32" description="Contains LBIST MISR output value.">
    <bitfield id="MISR_RESULT" width="32" begin="31" end="0" resetval="0xX" description="32-bits of MISR value selected by misr_mux_ctl" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_CTRL" acronym="CTRLMMR_MPU0_LBIST_CTRL" offset="0xC100" width="32" description="Configures and enables LBIST operation.">
    <bitfield id="BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="" rwaccess="RW"/>
    <bitfield id="LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_PATCOUNT" acronym="CTRLMMR_MPU0_LBIST_PATCOUNT" offset="0xC104" width="32" description="Specifies the number of LBIST patterns to run.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="" rwaccess="RW"/>
    <bitfield id="SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_SEED0" acronym="CTRLMMR_MPU0_LBIST_SEED0" offset="0xC108" width="32" description="Specifies the 32 LSBs of the PRPG seed.">
    <bitfield id="PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_SEED1" acronym="CTRLMMR_MPU0_LBIST_SEED1" offset="0xC10C" width="32" description="Specifies the 21 MSBs of the PRPG seed.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_SPARE0" acronym="CTRLMMR_MPU0_LBIST_SPARE0" offset="0xC110" width="32" description="Spare LBIST control bits.">
    <bitfield id="SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
    <bitfield id="PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="" rwaccess="RW"/>
    <bitfield id="LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_SPARE1" acronym="CTRLMMR_MPU0_LBIST_SPARE1" offset="0xC114" width="32" description="Spare LBIST control bits.">
    <bitfield id="SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_STAT" acronym="CTRLMMR_MPU0_LBIST_STAT" offset="0xC118" width="32" description="Indicates LBIST status and provides MISR selection control.">
    <bitfield id="BIST_DONE" width="1" begin="31" end="31" resetval="0xX" description="LBIST is done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUNNING" width="1" begin="15" end="15" resetval="0xX" description="LBIST is running" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output" range="" rwaccess="RW"/>
    <bitfield id="MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read. A value of 0 selects a compacted 32-bit version of the full MISR. A value of 1-32 select a 32-bit segment of the MISR." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_MISR" acronym="CTRLMMR_MPU0_LBIST_MISR" offset="0xC11C" width="32" description="Contains LBIST MISR output value.">
    <bitfield id="MISR_RESULT" width="32" begin="31" end="0" resetval="0xX" description="32-bits of MISR value selected by misr_mux_ctl" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_SIG" acronym="CTRLMMR_MCU0_LBIST_SIG" offset="0xC280" width="32" description="Contains expected MISR output value.">
    <bitfield id="MISR_SIG" width="32" begin="31" end="0" resetval="0xX" description="MISR signature" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU1_LBIST_SIG" acronym="CTRLMMR_MCU1_LBIST_SIG" offset="0xC284" width="32" description="Contains expected MISR output value.">
    <bitfield id="MISR_SIG" width="32" begin="31" end="0" resetval="0xX" description="MISR signature" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_DMPAC_LBIST_SIG" acronym="CTRLMMR_DMPAC_LBIST_SIG" offset="0xC288" width="32" description="Contains expected MISR output value.">
    <bitfield id="MISR_SIG" width="32" begin="31" end="0" resetval="0xX" description="MISR signature" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_VPAC_LBIST_SIG" acronym="CTRLMMR_VPAC_LBIST_SIG" offset="0xC28C" width="32" description="Contains expected MISR output value.">
    <bitfield id="MISR_SIG" width="32" begin="31" end="0" resetval="0xX" description="MISR signature" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_DSP0_LBIST_SIG" acronym="CTRLMMR_DSP0_LBIST_SIG" offset="0xC290" width="32" description="Contains expected MISR output value.">
    <bitfield id="MISR_SIG" width="32" begin="31" end="0" resetval="0xX" description="MISR signature" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_SIG" acronym="CTRLMMR_MPU0_LBIST_SIG" offset="0xC2A0" width="32" description="Contains expected MISR output value.">
    <bitfield id="MISR_SIG" width="32" begin="31" end="0" resetval="0xX" description="MISR signature" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_FUSE_CRC_STAT" acronym="CTRLMMR_FUSE_CRC_STAT" offset="0xC320" width="32" description="Indicates status of fuse chain CRC.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GRP1_CRC_ERR_7" width="1" begin="15" end="15" resetval="0xX" description="Indicates eFuse CRC error on group1 chain 7" range="" rwaccess="R"/>
    <bitfield id="GRP1_CRC_ERR_6" width="1" begin="14" end="14" resetval="0xX" description="Indicates eFuse CRC error on group1 chain 6" range="" rwaccess="R"/>
    <bitfield id="GRP1_CRC_ERR_5" width="1" begin="13" end="13" resetval="0xX" description="Indicates eFuse CRC error on group1 chain 5" range="" rwaccess="R"/>
    <bitfield id="GRP1_CRC_ERR_4" width="1" begin="12" end="12" resetval="0xX" description="Indicates eFuse CRC error on group1 chain 4" range="" rwaccess="R"/>
    <bitfield id="GRP1_CRC_ERR_3" width="1" begin="11" end="11" resetval="0xX" description="Indicates eFuse CRC error on group1 chain 3" range="" rwaccess="R"/>
    <bitfield id="GRP1_CRC_ERR_2" width="1" begin="10" end="10" resetval="0xX" description="Indicates eFuse CRC error on group1 chain 2" range="" rwaccess="R"/>
    <bitfield id="GRP1_CRC_ERR_1" width="1" begin="9" end="9" resetval="0xX" description="Indicates eFuse CRC error on group1 chain 1" range="" rwaccess="R"/>
    <bitfield id="GRP1_CRC_ERR_0" width="1" begin="8" end="8" resetval="0xX" description="Indicates eFuse CRC error on group1 chain 0" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_7" width="1" begin="7" end="7" resetval="0xX" description="Indicates eFuse CRC error on chain 7" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_6" width="1" begin="6" end="6" resetval="0xX" description="Indicates eFuse CRC error on chain 6" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_5" width="1" begin="5" end="5" resetval="0xX" description="Indicates eFuse CRC error on chain 5" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_4" width="1" begin="4" end="4" resetval="0xX" description="Indicates eFuse CRC error on chain 4" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_3" width="1" begin="3" end="3" resetval="0xX" description="Indicates eFuse CRC error on chain 3" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_2" width="1" begin="2" end="2" resetval="0xX" description="Indicates eFuse CRC error on chain 2" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_1" width="1" begin="1" end="1" resetval="0xX" description="Indicates eFuse CRC error on chain 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK3_KICK0" acronym="CTRLMMR_LOCK3_KICK0" offset="0xD008" width="32" description="Lower 32-bits of Partition3 write lock key. This register must be written with the designated key value followed by a write to with its key value before write-protected Partition 3 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK3_KICK1" acronym="CTRLMMR_LOCK3_KICK1" offset="0xD00C" width="32" description="Upper 32-bits of Partition 3 write lock key. This register must be written with the designated key value after a write to with its key value before write-protected Partition 3 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CHNG_DDR4_FSP_REQ" acronym="CTRLMMR_CHNG_DDR4_FSP_REQ" offset="0x14000" width="32" description="This register is used to initiate a LPDDR4 frequency set point change to the DDR Controller.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REQ" width="1" begin="8" end="8" resetval="0x0" description="Initiate FSP frequency change" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REQ_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CHNG_DDR4_FSP_ACK" acronym="CTRLMMR_CHNG_DDR4_FSP_ACK" offset="0x14004" width="32" description="This register is used by the DDR Controller to acknowledge the LPDDR4 frequency set point shange request.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACK" width="1" begin="7" end="7" resetval="0xX" description="Frequency change acknowledge." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="6" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ERROR" width="1" begin="0" end="0" resetval="0xX" description="Frequency change error" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_DDR4_FSP_CLKCHNG_REQ" acronym="CTRLMMR_DDR4_FSP_CLKCHNG_REQ" offset="0x14080" width="32" description="This register is used by the DDR Controller to request the DDR PLL clock frequency change. This can occur as part of DDR4 initialization and training or in response to a LPDDR4 FSP change request.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REQ" width="1" begin="7" end="7" resetval="0xX" description="DDR Controller FSP clock change request" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REQ_TYPE" width="2" begin="1" end="0" resetval="0xX" description="Frequency request type" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_DDR4_FSP_CLKCHNG_ACK" acronym="CTRLMMR_DDR4_FSP_CLKCHNG_ACK" offset="0x140C0" width="32" description="This register is used to acknowledge a DDR PLL clock frequency change to the DDR Controller.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACK" width="1" begin="0" end="0" resetval="0x0" description="DDR FSP clock change ackowledge" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_LOCK5_KICK0" acronym="CTRLMMR_LOCK5_KICK0" offset="0x15008" width="32" description="Lower 32-bits of Partition5 write lock key. This register must be written with the designated key value followed by a write to with its key value before write-protected Partition 5 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition5 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK5_KICK1" acronym="CTRLMMR_LOCK5_KICK1" offset="0x1500C" width="32" description="Upper 32-bits of Partition 5 write lock key. This register must be written with the designated key value after a write to with its key value before write-protected Partition 5 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition5 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ACSPCIE0_CTRL" acronym="CTRLMMR_ACSPCIE0_CTRL" offset="0x18090" width="32" description="Controls the ACSPCIE0 module.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BANDGAP_OK" width="1" begin="24" end="24" resetval="0xX" description="Bandgap output okay" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="8" end="8" resetval="0x0" description="Testmode enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PWRDN1" width="1" begin="1" end="1" resetval="0x1" description="Disable (tristate) PAD1 IO buffers" range="" rwaccess="RW"/>
    <bitfield id="PWRDN0" width="1" begin="0" end="0" resetval="0x1" description="Disable (tristate) PAD0 IO buffers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ACSPCIE1_CTRL" acronym="CTRLMMR_ACSPCIE1_CTRL" offset="0x18094" width="32" description="Controls the ACSPCIE1 module.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BANDGAP_OK" width="1" begin="24" end="24" resetval="0xX" description="Bandgap output okay when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="23" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="8" end="8" resetval="0x0" description="Testmode enable when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PWRDN1" width="1" begin="1" end="1" resetval="0x1" description="Disable (tristate) PAD1 IO buffers when set" range="" rwaccess="RW"/>
    <bitfield id="PWRDN0" width="1" begin="0" end="0" resetval="0x1" description="Disable (tristate) PAD0 IO buffers when set" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_LOCK6_KICK0" acronym="CTRLMMR_LOCK6_KICK0" offset="0x19008" width="32" description="Lower 32-bits of Partition6 write lock key. This register must be written with the designated key value followed by a write to with its key value before write-protected Partition 6 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK6_KICK1" acronym="CTRLMMR_LOCK6_KICK1" offset="0x1900C" width="32" description="Upper 32-bits of Partition 6 write lock key. This register must be written with the designated key value after a write to with its key value before write-protected Partition 6 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG0" acronym="CTRLMMR_PADCONFIG0" offset="0x1C000" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG1" acronym="CTRLMMR_PADCONFIG1" offset="0x1C004" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG2" acronym="CTRLMMR_PADCONFIG2" offset="0x1C008" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG3" acronym="CTRLMMR_PADCONFIG3" offset="0x1C00C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG4" acronym="CTRLMMR_PADCONFIG4" offset="0x1C010" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG5" acronym="CTRLMMR_PADCONFIG5" offset="0x1C014" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG6" acronym="CTRLMMR_PADCONFIG6" offset="0x1C018" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG7" acronym="CTRLMMR_PADCONFIG7" offset="0x1C01C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG8" acronym="CTRLMMR_PADCONFIG8" offset="0x1C020" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG9" acronym="CTRLMMR_PADCONFIG9" offset="0x1C024" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG10" acronym="CTRLMMR_PADCONFIG10" offset="0x1C028" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG11" acronym="CTRLMMR_PADCONFIG11" offset="0x1C02C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG12" acronym="CTRLMMR_PADCONFIG12" offset="0x1C030" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG13" acronym="CTRLMMR_PADCONFIG13" offset="0x1C034" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG14" acronym="CTRLMMR_PADCONFIG14" offset="0x1C038" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG15" acronym="CTRLMMR_PADCONFIG15" offset="0x1C03C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG16" acronym="CTRLMMR_PADCONFIG16" offset="0x1C040" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG17" acronym="CTRLMMR_PADCONFIG17" offset="0x1C044" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG18" acronym="CTRLMMR_PADCONFIG18" offset="0x1C048" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG19" acronym="CTRLMMR_PADCONFIG19" offset="0x1C04C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG20" acronym="CTRLMMR_PADCONFIG20" offset="0x1C050" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG21" acronym="CTRLMMR_PADCONFIG21" offset="0x1C054" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG22" acronym="CTRLMMR_PADCONFIG22" offset="0x1C058" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG23" acronym="CTRLMMR_PADCONFIG23" offset="0x1C05C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG24" acronym="CTRLMMR_PADCONFIG24" offset="0x1C060" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG25" acronym="CTRLMMR_PADCONFIG25" offset="0x1C064" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG26" acronym="CTRLMMR_PADCONFIG26" offset="0x1C068" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG27" acronym="CTRLMMR_PADCONFIG27" offset="0x1C06C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG28" acronym="CTRLMMR_PADCONFIG28" offset="0x1C070" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG29" acronym="CTRLMMR_PADCONFIG29" offset="0x1C074" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG30" acronym="CTRLMMR_PADCONFIG30" offset="0x1C078" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG31" acronym="CTRLMMR_PADCONFIG31" offset="0x1C07C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG32" acronym="CTRLMMR_PADCONFIG32" offset="0x1C080" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG33" acronym="CTRLMMR_PADCONFIG33" offset="0x1C084" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG34" acronym="CTRLMMR_PADCONFIG34" offset="0x1C088" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG35" acronym="CTRLMMR_PADCONFIG35" offset="0x1C08C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG36" acronym="CTRLMMR_PADCONFIG36" offset="0x1C090" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG37" acronym="CTRLMMR_PADCONFIG37" offset="0x1C094" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG38" acronym="CTRLMMR_PADCONFIG38" offset="0x1C098" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG39" acronym="CTRLMMR_PADCONFIG39" offset="0x1C09C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG40" acronym="CTRLMMR_PADCONFIG40" offset="0x1C0A0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG41" acronym="CTRLMMR_PADCONFIG41" offset="0x1C0A4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG42" acronym="CTRLMMR_PADCONFIG42" offset="0x1C0A8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG43" acronym="CTRLMMR_PADCONFIG43" offset="0x1C0AC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG44" acronym="CTRLMMR_PADCONFIG44" offset="0x1C0B0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG45" acronym="CTRLMMR_PADCONFIG45" offset="0x1C0B4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG46" acronym="CTRLMMR_PADCONFIG46" offset="0x1C0B8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG47" acronym="CTRLMMR_PADCONFIG47" offset="0x1C0BC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG48" acronym="CTRLMMR_PADCONFIG48" offset="0x1C0C0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG49" acronym="CTRLMMR_PADCONFIG49" offset="0x1C0C4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG50" acronym="CTRLMMR_PADCONFIG50" offset="0x1C0C8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG51" acronym="CTRLMMR_PADCONFIG51" offset="0x1C0CC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG52" acronym="CTRLMMR_PADCONFIG52" offset="0x1C0D0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG53" acronym="CTRLMMR_PADCONFIG53" offset="0x1C0D4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG54" acronym="CTRLMMR_PADCONFIG54" offset="0x1C0D8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG55" acronym="CTRLMMR_PADCONFIG55" offset="0x1C0DC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG56" acronym="CTRLMMR_PADCONFIG56" offset="0x1C0E0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG57" acronym="CTRLMMR_PADCONFIG57" offset="0x1C0E4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG58" acronym="CTRLMMR_PADCONFIG58" offset="0x1C0E8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG59" acronym="CTRLMMR_PADCONFIG59" offset="0x1C0EC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG60" acronym="CTRLMMR_PADCONFIG60" offset="0x1C0F0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG61" acronym="CTRLMMR_PADCONFIG61" offset="0x1C0F4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG62" acronym="CTRLMMR_PADCONFIG62" offset="0x1C0F8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG63" acronym="CTRLMMR_PADCONFIG63" offset="0x1C0FC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG64" acronym="CTRLMMR_PADCONFIG64" offset="0x1C100" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG65" acronym="CTRLMMR_PADCONFIG65" offset="0x1C104" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG66" acronym="CTRLMMR_PADCONFIG66" offset="0x1C108" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG67" acronym="CTRLMMR_PADCONFIG67" offset="0x1C10C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG68" acronym="CTRLMMR_PADCONFIG68" offset="0x1C110" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG69" acronym="CTRLMMR_PADCONFIG69" offset="0x1C114" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG70" acronym="CTRLMMR_PADCONFIG70" offset="0x1C118" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG71" acronym="CTRLMMR_PADCONFIG71" offset="0x1C11C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG72" acronym="CTRLMMR_PADCONFIG72" offset="0x1C120" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG73" acronym="CTRLMMR_PADCONFIG73" offset="0x1C124" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG74" acronym="CTRLMMR_PADCONFIG74" offset="0x1C128" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG75" acronym="CTRLMMR_PADCONFIG75" offset="0x1C12C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG76" acronym="CTRLMMR_PADCONFIG76" offset="0x1C130" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG77" acronym="CTRLMMR_PADCONFIG77" offset="0x1C134" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG78" acronym="CTRLMMR_PADCONFIG78" offset="0x1C138" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG79" acronym="CTRLMMR_PADCONFIG79" offset="0x1C13C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG80" acronym="CTRLMMR_PADCONFIG80" offset="0x1C140" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG81" acronym="CTRLMMR_PADCONFIG81" offset="0x1C144" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG82" acronym="CTRLMMR_PADCONFIG82" offset="0x1C148" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG83" acronym="CTRLMMR_PADCONFIG83" offset="0x1C14C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG84" acronym="CTRLMMR_PADCONFIG84" offset="0x1C150" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG85" acronym="CTRLMMR_PADCONFIG85" offset="0x1C154" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG86" acronym="CTRLMMR_PADCONFIG86" offset="0x1C158" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG87" acronym="CTRLMMR_PADCONFIG87" offset="0x1C15C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG88" acronym="CTRLMMR_PADCONFIG88" offset="0x1C160" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG89" acronym="CTRLMMR_PADCONFIG89" offset="0x1C164" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG90" acronym="CTRLMMR_PADCONFIG90" offset="0x1C168" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG91" acronym="CTRLMMR_PADCONFIG91" offset="0x1C16C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG92" acronym="CTRLMMR_PADCONFIG92" offset="0x1C170" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG93" acronym="CTRLMMR_PADCONFIG93" offset="0x1C174" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG94" acronym="CTRLMMR_PADCONFIG94" offset="0x1C178" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG95" acronym="CTRLMMR_PADCONFIG95" offset="0x1C17C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG96" acronym="CTRLMMR_PADCONFIG96" offset="0x1C180" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG97" acronym="CTRLMMR_PADCONFIG97" offset="0x1C184" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG98" acronym="CTRLMMR_PADCONFIG98" offset="0x1C188" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG99" acronym="CTRLMMR_PADCONFIG99" offset="0x1C18C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG100" acronym="CTRLMMR_PADCONFIG100" offset="0x1C190" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG101" acronym="CTRLMMR_PADCONFIG101" offset="0x1C194" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG102" acronym="CTRLMMR_PADCONFIG102" offset="0x1C198" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG103" acronym="CTRLMMR_PADCONFIG103" offset="0x1C19C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG104" acronym="CTRLMMR_PADCONFIG104" offset="0x1C1A0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG105" acronym="CTRLMMR_PADCONFIG105" offset="0x1C1A4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG106" acronym="CTRLMMR_PADCONFIG106" offset="0x1C1A8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG107" acronym="CTRLMMR_PADCONFIG107" offset="0x1C1AC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG108" acronym="CTRLMMR_PADCONFIG108" offset="0x1C1B0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG109" acronym="CTRLMMR_PADCONFIG109" offset="0x1C1B4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG110" acronym="CTRLMMR_PADCONFIG110" offset="0x1C1B8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG111" acronym="CTRLMMR_PADCONFIG111" offset="0x1C1BC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG112" acronym="CTRLMMR_PADCONFIG112" offset="0x1C1C0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG113" acronym="CTRLMMR_PADCONFIG113" offset="0x1C1C4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG114" acronym="CTRLMMR_PADCONFIG114" offset="0x1C1C8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG115" acronym="CTRLMMR_PADCONFIG115" offset="0x1C1CC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG116" acronym="CTRLMMR_PADCONFIG116" offset="0x1C1D0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG117" acronym="CTRLMMR_PADCONFIG117" offset="0x1C1D4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG118" acronym="CTRLMMR_PADCONFIG118" offset="0x1C1D8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG119" acronym="CTRLMMR_PADCONFIG119" offset="0x1C1DC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG120" acronym="CTRLMMR_PADCONFIG120" offset="0x1C1E0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG121" acronym="CTRLMMR_PADCONFIG121" offset="0x1C1E4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG122" acronym="CTRLMMR_PADCONFIG122" offset="0x1C1E8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG123" acronym="CTRLMMR_PADCONFIG123" offset="0x1C1EC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG124" acronym="CTRLMMR_PADCONFIG124" offset="0x1C1F0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG125" acronym="CTRLMMR_PADCONFIG125" offset="0x1C1F4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG126" acronym="CTRLMMR_PADCONFIG126" offset="0x1C1F8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG127" acronym="CTRLMMR_PADCONFIG127" offset="0x1C1FC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG128" acronym="CTRLMMR_PADCONFIG128" offset="0x1C200" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG129" acronym="CTRLMMR_PADCONFIG129" offset="0x1C204" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG130" acronym="CTRLMMR_PADCONFIG130" offset="0x1C208" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG131" acronym="CTRLMMR_PADCONFIG131" offset="0x1C20C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG132" acronym="CTRLMMR_PADCONFIG132" offset="0x1C210" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG133" acronym="CTRLMMR_PADCONFIG133" offset="0x1C214" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG134" acronym="CTRLMMR_PADCONFIG134" offset="0x1C218" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG135" acronym="CTRLMMR_PADCONFIG135" offset="0x1C21C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG136" acronym="CTRLMMR_PADCONFIG136" offset="0x1C220" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG137" acronym="CTRLMMR_PADCONFIG137" offset="0x1C224" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG138" acronym="CTRLMMR_PADCONFIG138" offset="0x1C228" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG139" acronym="CTRLMMR_PADCONFIG139" offset="0x1C22C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG140" acronym="CTRLMMR_PADCONFIG140" offset="0x1C230" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG141" acronym="CTRLMMR_PADCONFIG141" offset="0x1C234" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG142" acronym="CTRLMMR_PADCONFIG142" offset="0x1C238" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG143" acronym="CTRLMMR_PADCONFIG143" offset="0x1C23C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG144" acronym="CTRLMMR_PADCONFIG144" offset="0x1C240" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG145" acronym="CTRLMMR_PADCONFIG145" offset="0x1C244" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG146" acronym="CTRLMMR_PADCONFIG146" offset="0x1C248" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG147" acronym="CTRLMMR_PADCONFIG147" offset="0x1C24C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG148" acronym="CTRLMMR_PADCONFIG148" offset="0x1C250" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG149" acronym="CTRLMMR_PADCONFIG149" offset="0x1C254" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG150" acronym="CTRLMMR_PADCONFIG150" offset="0x1C258" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG151" acronym="CTRLMMR_PADCONFIG151" offset="0x1C25C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG152" acronym="CTRLMMR_PADCONFIG152" offset="0x1C260" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG153" acronym="CTRLMMR_PADCONFIG153" offset="0x1C264" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG154" acronym="CTRLMMR_PADCONFIG154" offset="0x1C268" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG155" acronym="CTRLMMR_PADCONFIG155" offset="0x1C26C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG156" acronym="CTRLMMR_PADCONFIG156" offset="0x1C270" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG157" acronym="CTRLMMR_PADCONFIG157" offset="0x1C274" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG158" acronym="CTRLMMR_PADCONFIG158" offset="0x1C278" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG159" acronym="CTRLMMR_PADCONFIG159" offset="0x1C27C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG160" acronym="CTRLMMR_PADCONFIG160" offset="0x1C280" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG161" acronym="CTRLMMR_PADCONFIG161" offset="0x1C284" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG162" acronym="CTRLMMR_PADCONFIG162" offset="0x1C288" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG163" acronym="CTRLMMR_PADCONFIG163" offset="0x1C28C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG164" acronym="CTRLMMR_PADCONFIG164" offset="0x1C290" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG165" acronym="CTRLMMR_PADCONFIG165" offset="0x1C294" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="30" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x0" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="13" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG166" acronym="CTRLMMR_PADCONFIG166" offset="0x1C298" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="30" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x0" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="13" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG167" acronym="CTRLMMR_PADCONFIG167" offset="0x1C29C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="30" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x0" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="13" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG168" acronym="CTRLMMR_PADCONFIG168" offset="0x1C2A0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="30" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x0" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="13" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG169" acronym="CTRLMMR_PADCONFIG169" offset="0x1C2A4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="30" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x0" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="13" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG170" acronym="CTRLMMR_PADCONFIG170" offset="0x1C2A8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="30" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x0" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="13" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG171" acronym="CTRLMMR_PADCONFIG171" offset="0x1C2AC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG172" acronym="CTRLMMR_PADCONFIG172" offset="0x1C2B0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO_0/1 instance 1h - Implement GPIO in GPIO_2/3 instance 2h - Implement GPIO in GPIO_4/5 instance 3h - Implement GPIO in GPIO_6/7 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_LOCK7_KICK0" acronym="CTRLMMR_LOCK7_KICK0" offset="0x1D008" width="32" description="Lower 32-bits of Partition7 write lock key. This register must be written with the designated key value followed by a write to with its key value before write-protected Partition 7 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK7_KICK1" acronym="CTRLMMR_LOCK7_KICK1" offset="0x1D00C" width="32" description="Upper 32-bits of Partition 7 write lock key. This register must be written with the designated key value after a write to with its key value before write-protected Partition 7 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_IPC_SET0" acronym="CTRLMMR_IPC_SET0" offset="0xF00100" width="32" description="Generate interprocessor communication interrupt to C71x core0.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
</module>
