static void F_1 ( T_1 * V_1 , const T_2 * V_2 )\r\n{\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < 256 ; V_3 ++ )\r\n{\r\nV_1 -> V_4 [ V_3 ] = ( V_2 -> V_5 [ V_3 >> 4 ] << 4 | V_2 -> V_6 [ V_3 & 15 ] ) << 24 ;\r\nV_1 -> V_7 [ V_3 ] = ( V_2 -> V_8 [ V_3 >> 4 ] << 4 | V_2 -> V_9 [ V_3 & 15 ] ) << 16 ;\r\nV_1 -> V_10 [ V_3 ] = ( V_2 -> V_11 [ V_3 >> 4 ] << 4 | V_2 -> V_12 [ V_3 & 15 ] ) << 8 ;\r\nV_1 -> V_13 [ V_3 ] = V_2 -> V_14 [ V_3 >> 4 ] << 4 | V_2 -> V_15 [ V_3 & 15 ] ;\r\n}\r\n}\r\nstatic T_3 F_2 ( T_1 * V_1 , T_3 V_16 )\r\n{\r\nV_16 = V_1 -> V_4 [ V_16 >> 24 & 255 ] | V_1 -> V_7 [ V_16 >> 16 & 255 ] |\r\nV_1 -> V_10 [ V_16 >> 8 & 255 ] | V_1 -> V_13 [ V_16 & 255 ] ;\r\nreturn V_16 << 11 | V_16 >> ( 32 - 11 ) ;\r\n}\r\nvoid F_3 ( T_1 * V_1 , const T_4 * V_17 , T_4 * V_18 )\r\n{\r\nregister T_3 V_19 , V_20 ;\r\nV_19 = V_17 [ 0 ] | ( V_17 [ 1 ] << 8 ) | ( V_17 [ 2 ] << 16 ) | ( V_17 [ 3 ] << 24 ) ;\r\nV_20 = V_17 [ 4 ] | ( V_17 [ 5 ] << 8 ) | ( V_17 [ 6 ] << 16 ) | ( V_17 [ 7 ] << 24 ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 0 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 1 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 2 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 3 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 4 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 5 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 6 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 7 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 0 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 1 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 2 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 3 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 4 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 5 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 6 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 7 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 0 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 1 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 2 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 3 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 4 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 5 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 6 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 7 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 7 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 6 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 5 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 4 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 3 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 2 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 1 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 0 ] ) ;\r\nV_18 [ 0 ] = ( T_4 ) ( V_20 & 0xff ) ; V_18 [ 1 ] = ( T_4 ) ( ( V_20 >> 8 ) & 0xff ) ;\r\nV_18 [ 2 ] = ( T_4 ) ( ( V_20 >> 16 ) & 0xff ) ; V_18 [ 3 ] = ( T_4 ) ( V_20 >> 24 ) ;\r\nV_18 [ 4 ] = ( T_4 ) ( V_19 & 0xff ) ; V_18 [ 5 ] = ( T_4 ) ( ( V_19 >> 8 ) & 0xff ) ;\r\nV_18 [ 6 ] = ( T_4 ) ( ( V_19 >> 16 ) & 0xff ) ; V_18 [ 7 ] = ( T_4 ) ( V_19 >> 24 ) ;\r\n}\r\nvoid F_4 ( T_1 * V_1 , const T_4 * V_17 , T_4 * V_18 )\r\n{\r\nregister T_3 V_19 , V_20 ;\r\nV_19 = V_17 [ 0 ] | ( V_17 [ 1 ] << 8 ) | ( V_17 [ 2 ] << 16 ) | ( V_17 [ 3 ] << 24 ) ;\r\nV_20 = V_17 [ 4 ] | ( V_17 [ 5 ] << 8 ) | ( V_17 [ 6 ] << 16 ) | ( V_17 [ 7 ] << 24 ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 0 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 1 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 2 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 3 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 4 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 5 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 6 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 7 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 7 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 6 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 5 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 4 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 3 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 2 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 1 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 0 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 7 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 6 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 5 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 4 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 3 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 2 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 1 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 0 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 7 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 6 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 5 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 4 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 3 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 2 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 1 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 0 ] ) ;\r\nV_18 [ 0 ] = ( T_4 ) ( V_20 & 0xff ) ; V_18 [ 1 ] = ( T_4 ) ( ( V_20 >> 8 ) & 0xff ) ;\r\nV_18 [ 2 ] = ( T_4 ) ( ( V_20 >> 16 ) & 0xff ) ; V_18 [ 3 ] = ( T_4 ) ( V_20 >> 24 ) ;\r\nV_18 [ 4 ] = ( T_4 ) ( V_19 & 0xff ) ; V_18 [ 5 ] = ( T_4 ) ( ( V_19 >> 8 ) & 0xff ) ;\r\nV_18 [ 6 ] = ( T_4 ) ( ( V_19 >> 16 ) & 0xff ) ; V_18 [ 7 ] = ( T_4 ) ( V_19 >> 24 ) ;\r\n}\r\nvoid F_5 ( T_1 * V_1 , const T_4 * V_22 , T_4 * V_23 , int V_24 )\r\n{\r\nint V_3 ;\r\nfor( V_3 = 0 ; V_3 < V_24 ; V_3 ++ )\r\n{\r\nF_3 ( V_1 , V_22 , V_23 ) ;\r\nV_22 += 8 ;\r\nV_23 += 8 ;\r\n}\r\n}\r\nvoid F_6 ( T_1 * V_1 , const T_4 * V_23 , T_4 * V_22 , int V_24 )\r\n{\r\nint V_3 ;\r\nfor( V_3 = 0 ; V_3 < V_24 ; V_3 ++ )\r\n{\r\nF_4 ( V_1 , V_23 , V_22 ) ;\r\nV_22 += 8 ;\r\nV_23 += 8 ;\r\n}\r\n}\r\nvoid F_7 ( T_1 * V_25 , const T_4 * V_26 , const T_4 * V_22 , T_4 * V_23 , int V_24 )\r\n{\r\nT_4 V_27 [ 8 ] ;\r\nT_4 gamma [ 8 ] ;\r\nint V_3 , V_28 ;\r\nconst T_4 * V_17 ;\r\nT_4 * V_18 ;\r\nmemcpy ( V_27 , V_26 , 8 ) ;\r\nfor( V_3 = 0 , V_17 = V_22 , V_18 = V_23 ; V_3 < V_24 ; V_3 ++ , V_17 += 8 , V_18 += 8 )\r\n{\r\nF_3 ( V_25 , V_27 , gamma ) ;\r\nfor ( V_28 = 0 ; V_28 < 8 ; V_28 ++ )\r\n{\r\nV_27 [ V_28 ] = V_18 [ V_28 ] = V_17 [ V_28 ] ^ gamma [ V_28 ] ;\r\n}\r\n}\r\n}\r\nvoid F_8 ( T_1 * V_25 , const T_4 * V_26 , const T_4 * V_23 , T_4 * V_22 , int V_24 )\r\n{\r\nT_4 V_27 [ 8 ] ;\r\nT_4 gamma [ 8 ] ;\r\nint V_3 , V_28 ;\r\nconst T_4 * V_17 ;\r\nT_4 * V_18 ;\r\nmemcpy ( V_27 , V_26 , 8 ) ;\r\nfor( V_3 = 0 , V_17 = V_23 , V_18 = V_22 ; V_3 < V_24 ; V_3 ++ , V_17 += 8 , V_18 += 8 )\r\n{\r\nF_3 ( V_25 , V_27 , gamma ) ;\r\nfor ( V_28 = 0 ; V_28 < 8 ; V_28 ++ )\r\n{\r\nV_18 [ V_28 ] = ( V_27 [ V_28 ] = V_17 [ V_28 ] ) ^ gamma [ V_28 ] ;\r\n}\r\n}\r\n}\r\nvoid F_9 ( T_1 * V_1 , T_4 * V_29 , T_4 * V_30 , T_4 * V_31 )\r\n{\r\nF_10 ( V_1 , V_29 ) ;\r\nF_3 ( V_1 , V_30 , V_31 ) ;\r\n}\r\nvoid F_10 ( T_1 * V_1 , const T_4 * V_21 )\r\n{\r\nint V_3 , V_28 ;\r\nfor( V_3 = 0 , V_28 = 0 ; V_3 < 8 ; V_3 ++ , V_28 += 4 )\r\n{\r\nV_1 -> V_21 [ V_3 ] = V_21 [ V_28 ] | ( V_21 [ V_28 + 1 ] << 8 ) | ( V_21 [ V_28 + 2 ] << 16 ) | ( V_21 [ V_28 + 3 ] << 24 ) ;\r\n}\r\n}\r\nvoid F_11 ( T_1 * V_1 , T_4 * V_21 )\r\n{\r\nint V_3 , V_28 ;\r\nfor( V_3 = 0 , V_28 = 0 ; V_3 < 8 ; V_3 ++ , V_28 += 4 )\r\n{\r\nV_21 [ V_28 ] = ( T_4 ) ( V_1 -> V_21 [ V_3 ] & 0xFF ) ;\r\nV_21 [ V_28 + 1 ] = ( T_4 ) ( ( V_1 -> V_21 [ V_3 ] >> 8 ) & 0xFF ) ;\r\nV_21 [ V_28 + 2 ] = ( T_4 ) ( ( V_1 -> V_21 [ V_3 ] >> 16 ) & 0xFF ) ;\r\nV_21 [ V_28 + 3 ] = ( T_4 ) ( ( V_1 -> V_21 [ V_3 ] >> 24 ) & 0xFF ) ;\r\n}\r\n}\r\nvoid F_12 ( T_1 * V_1 , const T_2 * V_2 )\r\n{\r\nif( ! V_2 )\r\n{\r\nV_2 = & V_32 ;\r\n}\r\nF_1 ( V_1 , V_2 ) ;\r\n}\r\nvoid F_13 ( T_1 * V_1 )\r\n{\r\nint V_3 ; for( V_3 = 0 ; V_3 < 8 ; V_3 ++ ) V_1 -> V_21 [ V_3 ] = 0 ;\r\n}\r\nvoid F_14 ( T_1 * V_1 , T_4 * V_33 , const T_4 * V_34 )\r\n{\r\nregister T_3 V_19 , V_20 ;\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < 8 ; V_3 ++ )\r\n{\r\nV_33 [ V_3 ] ^= V_34 [ V_3 ] ;\r\n}\r\nV_19 = V_33 [ 0 ] | ( V_33 [ 1 ] << 8 ) | ( V_33 [ 2 ] << 16 ) | ( V_33 [ 3 ] << 24 ) ;\r\nV_20 = V_33 [ 4 ] | ( V_33 [ 5 ] << 8 ) | ( V_33 [ 6 ] << 16 ) | ( V_33 [ 7 ] << 24 ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 0 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 1 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 2 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 3 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 4 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 5 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 6 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 7 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 0 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 1 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 2 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 3 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 4 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 5 ] ) ;\r\nV_20 ^= F_2 ( V_1 , V_19 + V_1 -> V_21 [ 6 ] ) ; V_19 ^= F_2 ( V_1 , V_20 + V_1 -> V_21 [ 7 ] ) ;\r\nV_33 [ 0 ] = ( T_4 ) ( V_19 & 0xff ) ; V_33 [ 1 ] = ( T_4 ) ( ( V_19 >> 8 ) & 0xff ) ;\r\nV_33 [ 2 ] = ( T_4 ) ( ( V_19 >> 16 ) & 0xff ) ; V_33 [ 3 ] = ( T_4 ) ( V_19 >> 24 ) ;\r\nV_33 [ 4 ] = ( T_4 ) ( V_20 & 0xff ) ; V_33 [ 5 ] = ( T_4 ) ( ( V_20 >> 8 ) & 0xff ) ;\r\nV_33 [ 6 ] = ( T_4 ) ( ( V_20 >> 16 ) & 0xff ) ; V_33 [ 7 ] = ( T_4 ) ( V_20 >> 24 ) ;\r\n}\r\nvoid F_15 ( T_4 * V_33 , int V_35 , T_4 * V_18 )\r\n{\r\nint V_36 = V_35 >> 3 ;\r\nint V_37 = V_35 & 7 ;\r\nint V_38 = V_37 ? ( ( 1 < V_37 ) - 1 ) : 0 ;\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < V_36 ; V_3 ++ ) V_18 [ V_3 ] = V_33 [ V_3 ] ;\r\nif ( V_37 ) V_18 [ V_3 ] = V_33 [ V_3 ] & V_38 ;\r\n}\r\nint F_16 ( T_1 * V_25 , int V_39 , const unsigned char * V_40 ,\r\nunsigned int V_41 , unsigned char * V_42 )\r\n{\r\nT_4 V_33 [ 8 ] = { 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 } ;\r\nT_4 V_43 [ 8 ] ;\r\nunsigned int V_3 ;\r\nfor ( V_3 = 0 ; V_3 + 8 <= V_41 ; V_3 += 8 )\r\nF_14 ( V_25 , V_33 , V_40 + V_3 ) ;\r\nif ( V_3 < V_41 )\r\n{\r\nmemset ( V_43 , 0 , 8 ) ;\r\nmemcpy ( V_43 , V_40 + V_3 , V_41 - V_3 ) ;\r\nF_14 ( V_25 , V_33 , V_43 ) ;\r\n}\r\nF_15 ( V_33 , V_39 , V_42 ) ;\r\nreturn 1 ;\r\n}\r\nint F_17 ( T_1 * V_25 , int V_39 , const unsigned char * V_26 , const unsigned char * V_40 ,\r\nunsigned int V_41 , unsigned char * V_42 )\r\n{\r\nT_4 V_33 [ 8 ] ;\r\nT_4 V_43 [ 8 ] ;\r\nunsigned int V_3 ;\r\nmemcpy ( V_33 , V_26 , 8 ) ;\r\nfor ( V_3 = 0 ; V_3 + 8 <= V_41 ; V_3 += 8 )\r\nF_14 ( V_25 , V_33 , V_40 + V_3 ) ;\r\nif ( V_3 < V_41 )\r\n{\r\nmemset ( V_43 , 0 , 8 ) ;\r\nmemcpy ( V_43 , V_40 + V_3 , V_41 - V_3 ) ;\r\nF_14 ( V_25 , V_33 , V_43 ) ;\r\n}\r\nF_15 ( V_33 , V_39 , V_42 ) ;\r\nreturn 1 ;\r\n}\r\nvoid F_18 ( T_1 * V_25 , unsigned char * V_26 )\r\n{\r\nunsigned char V_44 [ 32 ] , V_45 [ 8 ] ;\r\nF_6 ( V_25 , V_46 , V_44 , 4 ) ;\r\nF_10 ( V_25 , V_44 ) ;\r\nF_3 ( V_25 , V_26 , V_45 ) ;\r\nmemcpy ( V_26 , V_45 , 8 ) ;\r\n}
