$date
	Fri Jul 31 22:47:56 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gates $end
$var wire 1 ! a1 $end
$var wire 1 " n1 $end
$var wire 1 # n2 $end
$var wire 1 $ n3 $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' w3 $end
$var reg 1 ( A $end
$var reg 1 ) B $end
$var reg 1 * C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
1$
1#
1"
0!
$end
#1
1!
1%
0$
1*
#2
0!
0%
1$
0#
0*
1)
#3
0$
1*
#4
1$
1#
0"
0*
0)
1(
#5
0$
1*
#6
1!
1&
1$
0#
0*
1)
#7
0&
1'
0$
1*
#8
