--**********************************************************
-- Experiment 5 - 4.2(a)
--	Author: C. A. Snyder
--			  M. Bbela
--			  B. Rutledge
--	
--	File:	counter2.vhd
--
--	Design units:
--		ENTITY counter2
--		ARCHITECTURE counter2_arch
--
--	Purpose: generate a one-clock pulse every 10 ms 
--
--	Library/Package:
--		ieee.std_logic_1164
--		ieee.std_logic_unsigned
--
--	Software/Version:
--		Simulated by: Altera Quartus v13.0
--		Synthesized by: Altera Quartus v13.0
--
--	Revisiom History:
--		Version 1.0:
--		Date: 10/13/2015
--		Comments: Original
--**********************************************************

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;

ENTITY counter2 IS
	PORT(
		clk: IN std_logic;
		tick1: IN std_logic;
		sp: IN std_logic_vector(1 DOWNTO 0);
		tick2: OUT std_logic
	);
END counter2; 

ARCHITECTURE counter2_arch IS 

	SIGNAL d0_reg, d0_next: std_logic_vector(3 DOWNTO 0); --current and next state 
	SIGNAL t_reg, t_next: std_logic_vector(24 DOWNTO 0); --adjust 50 MHz clock to 20, 40, 80, and 160 ms ticks
	SIGNAL tick: std_logic; --count clock ticks	
	
	BEGIN	
	counter1_unit : counter1 PORT MAP(
		clk => clk,
		tick1 => tick1;
	); 

	d0_next <="0000" when d0_reg = "1000" and tick = '1' and tick1 = "1001" else --0 
				 "0001" when d0_reg = "0000" and tick = '1' and tick1 = "1001" else --1
				 "0010" when d0_reg = "0001" and tick = '1' and tick1 = "1001" else --2
				 "0011" when d0_reg = "0010" and tick = '1' and tick1 = "1001" else --3
				 "0100" when d0_reg = "0011" and tick = '1' and tick1 = "1001" else --4
				 "0101" when d0_reg = "0100" and tick = '1' and tick1 = "1001" else --5
				 "0110" when d0_reg = "0101" and tick = '1' and tick1 = "1001" else --6
				 "0111" when d0_reg = "0110" and tick = '1' and tick1 = "1001" else --7
				 "1000" when d0_reg = "0111" and tick = '1' and tick1 = "1001" else --8
				 "1001" when d0_reg = "1000" and tick = '1' and tick1 = "1001" else --9
				 d0_reg;

	tick2 <= d0_next;
	
END counter2_arch;