<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.ukri.org:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/30A429E3-83B7-4E41-99C0-14A144F07DFE"><gtr:id>30A429E3-83B7-4E41-99C0-14A144F07DFE</gtr:id><gtr:name>University of Southampton</gtr:name><gtr:department>Electronics and Computer Science</gtr:department><gtr:address><gtr:line1>Administration Building</gtr:line1><gtr:line2>Highfield</gtr:line2><gtr:line4>Southampton</gtr:line4><gtr:line5>Hampshire</gtr:line5><gtr:postCode>SO17 1BJ</gtr:postCode><gtr:region>South East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/30A429E3-83B7-4E41-99C0-14A144F07DFE"><gtr:id>30A429E3-83B7-4E41-99C0-14A144F07DFE</gtr:id><gtr:name>University of Southampton</gtr:name><gtr:address><gtr:line1>Administration Building</gtr:line1><gtr:line2>Highfield</gtr:line2><gtr:line4>Southampton</gtr:line4><gtr:line5>Hampshire</gtr:line5><gtr:postCode>SO17 1BJ</gtr:postCode><gtr:region>South East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/1850C875-CBFE-4487-AD7B-A5EA05A06BA3"><gtr:id>1850C875-CBFE-4487-AD7B-A5EA05A06BA3</gtr:id><gtr:name>ARM Ltd</gtr:name><gtr:address><gtr:line1>Central Building</gtr:line1><gtr:line2>110 Fulbourn Road</gtr:line2><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB1 9NJ</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/BCD5FFD8-8300-422E-9F5B-C10C854C3C0B"><gtr:id>BCD5FFD8-8300-422E-9F5B-C10C854C3C0B</gtr:id><gtr:firstName>Bashir M.</gtr:firstName><gtr:surname>Al-Hashimi</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/79043B38-68B8-4C51-B341-25975D62EB5E"><gtr:id>79043B38-68B8-4C51-B341-25975D62EB5E</gtr:id><gtr:firstName>Mark</gtr:firstName><gtr:surname>Zwolinski</gtr:surname><gtr:orcidId>0000-0002-2230-625X</gtr:orcidId><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FD057663%2F1"><gtr:id>EB541337-EC88-4941-BB00-5E7BF9DE48FD</gtr:id><gtr:title>Reliable Low Power Embedded Computing Systems (ROPEUST)</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/D057663/1</gtr:grantReference><gtr:abstractText>Until recently low power, fault tolerance and testing techniques for electronic systems have been developed mostly independently, driven by the different requirements of various market segments. The continuing demand for portable devices, however, is creating a very competitive market where low power and high reliability are the two main factors driving products success. The incompatibilities between the existing techniques for low power, fault tolerance and test are making the development of such products an expensive process. This project addresses this issue by investigating and developing fault tolerance and testing techniques that are compatible with low power, thus enabling cost-effective design and manufacturing of low power electronic systems with improved reliability. For this research we will exploit expertise on low power design using dynamic-voltage scaling, fault tolerance improvement using hardware-redundancy and customized design-for-test solutions available at Southampton University. Extensive computer simulations as well as an industrial case study involving practical experiments will be used to validate the developed techniques. The work will be carried out in close collaboration with ARM (Cambridge), and the universities of Bristol and Iowa.</gtr:abstractText><gtr:fund><gtr:end>2008-11-30</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-06-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>240447</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>ARM Holdings</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>A R M Ltd</gtr:description><gtr:id>EE451152-2414-4765-97A8-7B0A8862661F</gtr:id><gtr:outcomeId>b9b4bd88b9b4bda6-1</gtr:outcomeId><gtr:sector>Private</gtr:sector><gtr:start>2006-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>The project developed four techniques that enable cost-effective design and manufacturing of low power electronic circuits with improved reliability. The effectiveness of the techniques where evaluated using computer simulation and real-world design problems provided by the project industrial partner, ARM (Cambridge)</gtr:description><gtr:exploitationPathways>The UK is home to some world-leading electronics companies including supplier of microprocessors, multimedia and communications and wireless chip sets. Such electronics are at the heart of today's and future consumer electronics, automotive, and home entertainment. The research activities within this project plays an important role in training of tomorrow's Electronics Engineers and in the resultant wealth creation opportunities. The project provided high quality and relevant research training to two post-doctoral researchers, both of whom were employed by UK companies. This research has advised ARM engineers on the importance of considering and mitigating against the negative effect of varying supply voltage (used to reduce power consumption) on the behaviour of new manufacturing defects and their detectability, as well as digital circuits sensitivity to transient faults caused by radiation. Without this consideration, detects and incorrect data are missed during test, leading to reduced microprocessors yield and reliability.</gtr:exploitationPathways><gtr:id>23544FB0-9F56-493D-B71E-3B47FF7D466E</gtr:id><gtr:outcomeId>r-6830072418.62832877643162</gtr:outcomeId><gtr:sectors><gtr:sector>Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>A05A6921-9FEA-4633-BEFE-2670BE726A13</gtr:id><gtr:title>Diagnosis of Multiple-Voltage Design With Bridge Defect</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9eb9a59ae7e2ea917f2905949e271a85"><gtr:id>9eb9a59ae7e2ea917f2905949e271a85</gtr:id><gtr:otherNames>Khursheed S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:outcomeId>doi_53d05d05d23aae01</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>F390D7FC-A65D-45E9-B615-C1F028B1AA95</gtr:id><gtr:title>Selective State Retention Design using Symbolic Simulation</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f25b674a40dc2832fdde6af98c64f447"><gtr:id>f25b674a40dc2832fdde6af98c64f447</gtr:id><gtr:otherNames>A Barbari</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:outcomeId>m_290510143513cb8a1e</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>546BD6E0-2855-450E-AE8C-54C0E4FB3B7E</gtr:id><gtr:title>Bridging Fault Test Method With Adaptive Power Management Awareness</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9eb9a59ae7e2ea917f2905949e271a85"><gtr:id>9eb9a59ae7e2ea917f2905949e271a85</gtr:id><gtr:otherNames>Khursheed S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:outcomeId>doi_53d05d05d22f21b2</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E0A6AF79-CDBF-4A30-946D-72BD3E0B3CBF</gtr:id><gtr:title>Resistive Bridging Faults DFT with Adaptive Power Management Awareness</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/4244a538e530a51d1a4038d83e6e671e"><gtr:id>4244a538e530a51d1a4038d83e6e671e</gtr:id><gtr:otherNames>Ingelsson U</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date><gtr:isbn>0-7695-2890-2</gtr:isbn><gtr:outcomeId>doi_53d0560567a6c894</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>003D7020-8FAE-425A-9A42-89179EAA048E</gtr:id><gtr:title>A new approach for transient fault injection using symbolic simultaion</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7a82de23e8aee9c77488b84efc1c6104"><gtr:id>7a82de23e8aee9c77488b84efc1c6104</gtr:id><gtr:otherNames>A Darbari</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:outcomeId>m_147671034513cbd992</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/D057663/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>