Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 21 14:57:10 2015
| Host         : Mickey running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FSM_inc_dec_hold_control_sets_placed.rpt
| Design       : FSM_inc_dec_hold
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     2 |
| Minimum Number of register sites lost to control set restrictions |    12 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+--------------------------+------------------+----------------+
|        Clock Signal       | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+---------------+--------------------------+------------------+----------------+
|  nextstate_reg[1]_i_2_n_0 |               | nextstate_reg[1]_i_3_n_0 |                1 |              2 |
|  CLK_MAIN_IBUF_BUFG       |               |                          |                1 |              2 |
+---------------------------+---------------+--------------------------+------------------+----------------+


