/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [3:0] _03_;
  wire [10:0] _04_;
  wire [10:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [6:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [24:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire [12:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [13:0] celloutsig_0_56z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = ~celloutsig_0_6z;
  assign celloutsig_1_4z = ~((celloutsig_1_3z | _00_) & _01_);
  assign celloutsig_0_19z = ~((celloutsig_0_9z[7] | celloutsig_0_1z[4]) & celloutsig_0_10z[0]);
  assign celloutsig_0_4z = ~((in_data[31] | celloutsig_0_3z) & (celloutsig_0_3z | celloutsig_0_1z[0]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[0] | celloutsig_1_1z[3]) & (_00_ | in_data[105]));
  assign celloutsig_0_14z = ~((celloutsig_0_12z | celloutsig_0_6z) & (celloutsig_0_11z[6] | celloutsig_0_12z));
  assign celloutsig_1_3z = celloutsig_1_2z ^ celloutsig_1_1z[3];
  assign celloutsig_0_16z = celloutsig_0_3z ^ celloutsig_0_6z;
  assign celloutsig_0_26z = celloutsig_0_9z[4] ^ celloutsig_0_22z;
  assign celloutsig_1_12z = { celloutsig_1_1z[2:0], celloutsig_1_2z, celloutsig_1_5z } + celloutsig_1_7z;
  assign celloutsig_0_30z = { in_data[66:63], celloutsig_0_23z } + _02_;
  reg [3:0] _16_;
  always_ff @(posedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 4'h0;
    else _16_ <= in_data[156:153];
  assign { _01_, _00_, _03_[1:0] } = _16_;
  reg [10:0] _17_;
  always_ff @(posedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 11'h000;
    else _17_ <= { in_data[94:85], celloutsig_0_12z };
  assign { _04_[10:8], _02_, _04_[2:0] } = _17_;
  assign celloutsig_0_32z = { celloutsig_0_1z[3:2], celloutsig_0_15z } === { _04_[8], _02_[4], celloutsig_0_3z };
  assign celloutsig_0_6z = { celloutsig_0_0z[4:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z } === { celloutsig_0_0z[5], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_8z = { in_data[120], celloutsig_1_5z } >= { celloutsig_1_7z[1:0], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_19z = celloutsig_1_10z[9:4] >= celloutsig_1_12z[6:1];
  assign celloutsig_0_23z = { celloutsig_0_20z, celloutsig_0_12z } >= { celloutsig_0_0z[10:8], celloutsig_0_18z };
  assign celloutsig_1_17z = celloutsig_1_11z[3:1] > celloutsig_1_10z[2:0];
  assign celloutsig_0_3z = { celloutsig_0_0z[5:1], celloutsig_0_1z } || { celloutsig_0_2z[3], celloutsig_0_0z };
  assign celloutsig_0_35z = { celloutsig_0_0z[10:8], celloutsig_0_23z } || { celloutsig_0_34z[1:0], celloutsig_0_22z, celloutsig_0_8z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, _01_, _00_, _03_[1:0] } || { celloutsig_1_5z[1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, _01_, _00_, _03_[1:0], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_8z = celloutsig_0_5z || { in_data[13:0], celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_11z[0] & ~(celloutsig_1_17z);
  assign celloutsig_0_41z = { celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_8z } * { celloutsig_0_29z[7:6], celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_40z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_22z };
  assign celloutsig_0_56z = { celloutsig_0_11z[17:7], celloutsig_0_53z, celloutsig_0_18z, celloutsig_0_27z } * { celloutsig_0_1z[1], celloutsig_0_41z };
  assign celloutsig_1_7z = in_data[134:128] * { _01_, _00_, _03_[1:0], celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_7z[6:1], _01_, _00_, _03_[1:0], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z } * { celloutsig_1_1z, celloutsig_1_6z, _01_, _00_, _03_[1:0], _01_, _00_, _03_[1:0], celloutsig_1_5z };
  assign celloutsig_0_9z = { in_data[49:48], celloutsig_0_4z, celloutsig_0_1z } * { in_data[19:15], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_1z[1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z } * { celloutsig_0_0z[8:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_11z[3:0] * celloutsig_0_10z[5:2];
  assign celloutsig_0_25z = in_data[81:78] * in_data[45:42];
  assign celloutsig_1_11z = celloutsig_1_9z[14] ? { in_data[145:144], celloutsig_1_3z, celloutsig_1_2z } : { in_data[109:108], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_10z = celloutsig_0_1z[0] ? celloutsig_0_9z[8:2] : celloutsig_0_2z[7:1];
  assign celloutsig_0_42z = | { celloutsig_0_2z[6:3], celloutsig_0_20z, celloutsig_0_11z };
  assign celloutsig_0_12z = | celloutsig_0_9z[9:6];
  assign celloutsig_0_17z = | { celloutsig_0_9z[0], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_22z = | { celloutsig_0_5z[9:2], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_27z = | { celloutsig_0_25z[3], celloutsig_0_10z };
  assign celloutsig_0_53z = | { _02_[4:2], celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_0_15z = ~^ celloutsig_0_11z[9:6];
  assign celloutsig_1_1z = { _01_, _00_, _03_[1:0] } >> { _01_, _00_, _03_[1:0] };
  assign celloutsig_0_0z = in_data[54:44] >>> in_data[16:6];
  assign celloutsig_0_34z = celloutsig_0_0z[6:3] >>> { celloutsig_0_10z[3], celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_6z };
  assign celloutsig_0_40z = { celloutsig_0_25z[2:0], celloutsig_0_23z, celloutsig_0_35z } >>> celloutsig_0_33z[4:0];
  assign celloutsig_1_9z = { in_data[171:163], celloutsig_1_7z, celloutsig_1_6z } - { in_data[183:173], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_33z = { in_data[71:62], celloutsig_0_5z } ~^ { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_16z, _04_[10:8], _02_, _04_[2:0], celloutsig_0_12z };
  assign celloutsig_0_5z = { celloutsig_0_2z[2:0], celloutsig_0_3z, celloutsig_0_0z } ~^ { celloutsig_0_0z[8:1], celloutsig_0_1z };
  assign celloutsig_0_20z = celloutsig_0_13z[3:1] ~^ celloutsig_0_10z[4:2];
  assign celloutsig_0_21z = { celloutsig_0_0z[2:0], celloutsig_0_16z, celloutsig_0_7z } ~^ { celloutsig_0_1z[2:1], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_2z = celloutsig_0_0z[9:2] ~^ { celloutsig_0_0z[2], celloutsig_0_1z };
  assign celloutsig_0_29z = { celloutsig_0_21z[5:3], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_13z } ~^ { in_data[46:42], celloutsig_0_25z, celloutsig_0_8z };
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_7z = celloutsig_0_2z;
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_1z = celloutsig_0_0z[6:0];
  assign celloutsig_0_55z = ~((celloutsig_0_18z & celloutsig_0_42z) | (celloutsig_0_23z & celloutsig_0_30z[2]));
  assign _03_[3:2] = { _01_, _00_ };
  assign _04_[7:3] = _02_;
  assign { out_data[128], out_data[96], out_data[32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
