

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2'
================================================================
* Date:           Tue Jun 25 13:53:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln4_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %trunc_ln4"   --->   Operation 8 'read' 'trunc_ln4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %trunc_ln"   --->   Operation 9 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 10 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln35_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln35"   --->   Operation 11 'read' 'sext_ln35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln35_cast = sext i59 %sext_ln35_read"   --->   Operation 12 'sext' 'sext_ln35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ram_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ln_data, void @empty_22, i32 0, i32 0, void @empty_13, i32 32, i32 8, void @empty_34, void @empty_33, void @empty_13, i32 64, i32 1, i32 64, i32 64, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %phi_mul"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.99ns)   --->   "%icmp_ln35 = icmp_eq  i32 %i_1, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 19 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.01ns)   --->   "%add_ln35 = add i32 %i_1, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 20 'add' 'add_ln35' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc.split, void %for.inc17.loopexit.exitStub" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 21 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln35 = store i32 %add_ln35, i32 %i" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 22 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ln_data_addr = getelementptr i256 %ln_data, i64 %sext_ln35_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 23 'getelementptr' 'ln_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%ln_data_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %ln_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38]   --->   Operation 24 'read' 'ln_data_addr_read' <Predicate = (!icmp_ln35)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.01>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul_load = load i9 %phi_mul" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38]   --->   Operation 25 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:37]   --->   Operation 26 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 27 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.77ns)   --->   "%add_ln38_1 = add i9 %phi_mul_load, i9 %trunc_ln_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38]   --->   Operation 28 'add' 'add_ln38_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.77ns)   --->   "%add_ln38 = add i9 %phi_mul_load, i9 %trunc_ln4_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38]   --->   Operation 29 'add' 'add_ln38' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i9 %add_ln38" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38]   --->   Operation 30 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%ram_V_addr_2 = getelementptr i256 %ram_V, i64 0, i64 %zext_ln38" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38]   --->   Operation 31 'getelementptr' 'ram_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.23ns)   --->   "%store_ln38 = store i256 %ln_data_addr_read, i9 %ram_V_addr_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38]   --->   Operation 32 'store' 'store_ln38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_3 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln35 = store i9 %add_ln38_1, i9 %phi_mul" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 33 'store' 'store_ln35' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 34 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.44ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35) on local variable 'i' [20]  (0 ns)
	'add' operation ('add_ln35', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35) [23]  (1.02 ns)
	'store' operation ('store_ln35', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35) of variable 'add_ln35', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35 on local variable 'i' [35]  (0.427 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('ln_data_addr', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35) [21]  (0 ns)
	bus read operation ('ln_data_addr_read', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38) on port 'ln_data' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38) [33]  (7.3 ns)

 <State 3>: 2.01ns
The critical path consists of the following:
	'load' operation ('phi_mul_load', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38) on local variable 'phi_mul' [26]  (0 ns)
	'add' operation ('add_ln38', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38) [30]  (0.776 ns)
	'getelementptr' operation ('ram_V_addr_2', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38) [32]  (0 ns)
	'store' operation ('store_ln38', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38) of variable 'ln_data_addr_read', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38 on array 'ram_V' [34]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
