/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* EZI2C */
.set EZI2C_SCB__CTRL, CYREG_SCB0_CTRL
.set EZI2C_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set EZI2C_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set EZI2C_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set EZI2C_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set EZI2C_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set EZI2C_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set EZI2C_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set EZI2C_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set EZI2C_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set EZI2C_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set EZI2C_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set EZI2C_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set EZI2C_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set EZI2C_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set EZI2C_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set EZI2C_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set EZI2C_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set EZI2C_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set EZI2C_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set EZI2C_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set EZI2C_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set EZI2C_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set EZI2C_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set EZI2C_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set EZI2C_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set EZI2C_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set EZI2C_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set EZI2C_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set EZI2C_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set EZI2C_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set EZI2C_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set EZI2C_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set EZI2C_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set EZI2C_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set EZI2C_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set EZI2C_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set EZI2C_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set EZI2C_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set EZI2C_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set EZI2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set EZI2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set EZI2C_SCB__INTR_M, CYREG_SCB0_INTR_M
.set EZI2C_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set EZI2C_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set EZI2C_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set EZI2C_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set EZI2C_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set EZI2C_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set EZI2C_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set EZI2C_SCB__INTR_S, CYREG_SCB0_INTR_S
.set EZI2C_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set EZI2C_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set EZI2C_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set EZI2C_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set EZI2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set EZI2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set EZI2C_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set EZI2C_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set EZI2C_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set EZI2C_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set EZI2C_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set EZI2C_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set EZI2C_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set EZI2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set EZI2C_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set EZI2C_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set EZI2C_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set EZI2C_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set EZI2C_SCB__SS0_POSISTION, 0
.set EZI2C_SCB__SS1_POSISTION, 1
.set EZI2C_SCB__SS2_POSISTION, 2
.set EZI2C_SCB__SS3_POSISTION, 3
.set EZI2C_SCB__STATUS, CYREG_SCB0_STATUS
.set EZI2C_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set EZI2C_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set EZI2C_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set EZI2C_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set EZI2C_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set EZI2C_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set EZI2C_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set EZI2C_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set EZI2C_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set EZI2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set EZI2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set EZI2C_SCB_IRQ__INTC_MASK, 0x100
.set EZI2C_SCB_IRQ__INTC_NUMBER, 8
.set EZI2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC0
.set EZI2C_SCB_IRQ__INTC_PRIOR_NUM, 3
.set EZI2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set EZI2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set EZI2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set EZI2C_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set EZI2C_SCBCLK__DIV_ID, 0x00000042
.set EZI2C_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set EZI2C_SCBCLK__PA_DIV_ID, 0x000000FF
.set EZI2C_scl__0__DR, CYREG_GPIO_PRT4_DR
.set EZI2C_scl__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set EZI2C_scl__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set EZI2C_scl__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set EZI2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set EZI2C_scl__0__HSIOM_GPIO, 0
.set EZI2C_scl__0__HSIOM_I2C, 14
.set EZI2C_scl__0__HSIOM_I2C_SCL, 14
.set EZI2C_scl__0__HSIOM_MASK, 0x0000000F
.set EZI2C_scl__0__HSIOM_SHIFT, 0
.set EZI2C_scl__0__HSIOM_SPI, 15
.set EZI2C_scl__0__HSIOM_SPI_MOSI, 15
.set EZI2C_scl__0__HSIOM_UART, 9
.set EZI2C_scl__0__HSIOM_UART_RX, 9
.set EZI2C_scl__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_scl__0__INTR, CYREG_GPIO_PRT4_INTR
.set EZI2C_scl__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_scl__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set EZI2C_scl__0__MASK, 0x01
.set EZI2C_scl__0__PC, CYREG_GPIO_PRT4_PC
.set EZI2C_scl__0__PC2, CYREG_GPIO_PRT4_PC2
.set EZI2C_scl__0__PORT, 4
.set EZI2C_scl__0__PS, CYREG_GPIO_PRT4_PS
.set EZI2C_scl__0__SHIFT, 0
.set EZI2C_scl__DR, CYREG_GPIO_PRT4_DR
.set EZI2C_scl__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set EZI2C_scl__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set EZI2C_scl__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set EZI2C_scl__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_scl__INTR, CYREG_GPIO_PRT4_INTR
.set EZI2C_scl__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_scl__INTSTAT, CYREG_GPIO_PRT4_INTR
.set EZI2C_scl__MASK, 0x01
.set EZI2C_scl__PC, CYREG_GPIO_PRT4_PC
.set EZI2C_scl__PC2, CYREG_GPIO_PRT4_PC2
.set EZI2C_scl__PORT, 4
.set EZI2C_scl__PS, CYREG_GPIO_PRT4_PS
.set EZI2C_scl__SHIFT, 0
.set EZI2C_sda__0__DR, CYREG_GPIO_PRT4_DR
.set EZI2C_sda__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set EZI2C_sda__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set EZI2C_sda__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set EZI2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set EZI2C_sda__0__HSIOM_GPIO, 0
.set EZI2C_sda__0__HSIOM_I2C, 14
.set EZI2C_sda__0__HSIOM_I2C_SDA, 14
.set EZI2C_sda__0__HSIOM_MASK, 0x000000F0
.set EZI2C_sda__0__HSIOM_SHIFT, 4
.set EZI2C_sda__0__HSIOM_SPI, 15
.set EZI2C_sda__0__HSIOM_SPI_MISO, 15
.set EZI2C_sda__0__HSIOM_UART, 9
.set EZI2C_sda__0__HSIOM_UART_TX, 9
.set EZI2C_sda__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_sda__0__INTR, CYREG_GPIO_PRT4_INTR
.set EZI2C_sda__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_sda__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set EZI2C_sda__0__MASK, 0x02
.set EZI2C_sda__0__PC, CYREG_GPIO_PRT4_PC
.set EZI2C_sda__0__PC2, CYREG_GPIO_PRT4_PC2
.set EZI2C_sda__0__PORT, 4
.set EZI2C_sda__0__PS, CYREG_GPIO_PRT4_PS
.set EZI2C_sda__0__SHIFT, 1
.set EZI2C_sda__DR, CYREG_GPIO_PRT4_DR
.set EZI2C_sda__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set EZI2C_sda__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set EZI2C_sda__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set EZI2C_sda__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_sda__INTR, CYREG_GPIO_PRT4_INTR
.set EZI2C_sda__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_sda__INTSTAT, CYREG_GPIO_PRT4_INTR
.set EZI2C_sda__MASK, 0x02
.set EZI2C_sda__PC, CYREG_GPIO_PRT4_PC
.set EZI2C_sda__PC2, CYREG_GPIO_PRT4_PC2
.set EZI2C_sda__PORT, 4
.set EZI2C_sda__PS, CYREG_GPIO_PRT4_PS
.set EZI2C_sda__SHIFT, 1

/* CapSense */
.set CapSense_Cmod__0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Cmod__0__HSIOM_MASK, 0x00000F00
.set CapSense_Cmod__0__HSIOM_SHIFT, 8
.set CapSense_Cmod__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__MASK, 0x04
.set CapSense_Cmod__0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__0__PORT, 4
.set CapSense_Cmod__0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__0__SHIFT, 2
.set CapSense_Cmod__Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__MASK, 0x04
.set CapSense_Cmod__Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__Cmod__PORT, 4
.set CapSense_Cmod__Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__Cmod__SHIFT, 2
.set CapSense_Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__MASK, 0x04
.set CapSense_Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__PORT, 4
.set CapSense_Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__SHIFT, 2
.set CapSense_CSD__CSD_CONFIG, CYREG_CSD0_CONFIG
.set CapSense_CSD__CSD_COUNTER, CYREG_CSD0_COUNTER
.set CapSense_CSD__CSD_ID, CYREG_CSD0_ID
.set CapSense_CSD__CSD_INTR, CYREG_CSD0_INTR
.set CapSense_CSD__CSD_INTR_SET, CYREG_CSD0_INTR_SET
.set CapSense_CSD__CSD_NUMBER, 0
.set CapSense_CSD__CSD_PWM, CYREG_CSD0_PWM
.set CapSense_CSD__CSD_STATUS, CYREG_CSD0_STATUS
.set CapSense_IDACComp_cy_psoc4_idac__CONTROL, CYREG_CSD0_CONFIG
.set CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC, CYREG_CSD0_IDAC
.set CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD0_TRIM1
.set CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD0_TRIM2
.set CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set CapSense_IDACComp_cy_psoc4_idac__IDAC_NUMBER, 2
.set CapSense_IDACComp_cy_psoc4_idac__POLARITY, CYREG_CSD0_CONFIG
.set CapSense_IDACComp_cy_psoc4_idac__POLARITY_SHIFT, 17
.set CapSense_IDACMod_cy_psoc4_idac__CONTROL, CYREG_CSD0_CONFIG
.set CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC, CYREG_CSD0_IDAC
.set CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD0_TRIM1
.set CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD0_TRIM2
.set CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER, 1
.set CapSense_IDACMod_cy_psoc4_idac__POLARITY, CYREG_CSD0_CONFIG
.set CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT, 16
.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_ISR__INTC_MASK, 0x20000
.set CapSense_ISR__INTC_NUMBER, 17
.set CapSense_ISR__INTC_PRIOR_MASK, 0xC000
.set CapSense_ISR__INTC_PRIOR_NUM, 3
.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set CapSense_ModClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set CapSense_ModClk__DIV_ID, 0x00000040
.set CapSense_ModClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CapSense_ModClk__PA_DIV_ID, 0x000000FF
.set CapSense_Sns__0__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CapSense_Sns__0__HSIOM_MASK, 0x00F00000
.set CapSense_Sns__0__HSIOM_SHIFT, 20
.set CapSense_Sns__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__0__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__0__MASK, 0x20
.set CapSense_Sns__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__0__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__0__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__0__PORT, 3
.set CapSense_Sns__0__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__0__SHIFT, 5
.set CapSense_Sns__1__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CapSense_Sns__1__HSIOM_MASK, 0x0F000000
.set CapSense_Sns__1__HSIOM_SHIFT, 24
.set CapSense_Sns__1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__1__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__1__MASK, 0x40
.set CapSense_Sns__1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__1__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__1__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__1__PORT, 3
.set CapSense_Sns__1__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__1__SHIFT, 6
.set CapSense_Sns__10__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__10__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__10__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__10__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__10__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Sns__10__HSIOM_MASK, 0x00000F00
.set CapSense_Sns__10__HSIOM_SHIFT, 8
.set CapSense_Sns__10__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__10__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__10__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__10__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__10__MASK, 0x04
.set CapSense_Sns__10__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__10__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__10__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__10__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__10__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__10__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__10__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__10__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__10__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__10__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__10__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__10__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__10__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__10__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__10__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__10__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__10__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__10__PORT, 0
.set CapSense_Sns__10__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__10__SHIFT, 2
.set CapSense_Sns__11__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Sns__11__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Sns__11__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Sns__11__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Sns__11__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Sns__11__HSIOM_MASK, 0x000F0000
.set CapSense_Sns__11__HSIOM_SHIFT, 16
.set CapSense_Sns__11__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__11__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__11__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__11__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__11__MASK, 0x10
.set CapSense_Sns__11__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Sns__11__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Sns__11__PORT, 4
.set CapSense_Sns__11__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Sns__11__SHIFT, 4
.set CapSense_Sns__12__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__12__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__12__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__12__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__12__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Sns__12__HSIOM_MASK, 0x000000F0
.set CapSense_Sns__12__HSIOM_SHIFT, 4
.set CapSense_Sns__12__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__12__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__12__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__12__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__12__MASK, 0x02
.set CapSense_Sns__12__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__12__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__12__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__12__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__12__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__12__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__12__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__12__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__12__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__12__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__12__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__12__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__12__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__12__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__12__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__12__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__12__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__12__PORT, 0
.set CapSense_Sns__12__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__12__SHIFT, 1
.set CapSense_Sns__13__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Sns__13__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Sns__13__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Sns__13__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Sns__13__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Sns__13__HSIOM_MASK, 0x00F00000
.set CapSense_Sns__13__HSIOM_SHIFT, 20
.set CapSense_Sns__13__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__13__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__13__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__13__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__13__MASK, 0x20
.set CapSense_Sns__13__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Sns__13__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Sns__13__PORT, 4
.set CapSense_Sns__13__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Sns__13__SHIFT, 5
.set CapSense_Sns__14__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__14__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__14__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__14__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__14__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Sns__14__HSIOM_MASK, 0x0000000F
.set CapSense_Sns__14__HSIOM_SHIFT, 0
.set CapSense_Sns__14__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__14__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__14__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__14__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__14__MASK, 0x01
.set CapSense_Sns__14__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__14__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__14__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__14__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__14__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__14__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__14__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__14__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__14__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__14__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__14__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__14__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__14__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__14__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__14__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__14__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__14__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__14__PORT, 0
.set CapSense_Sns__14__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__14__SHIFT, 0
.set CapSense_Sns__15__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Sns__15__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Sns__15__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Sns__15__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Sns__15__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Sns__15__HSIOM_MASK, 0x0F000000
.set CapSense_Sns__15__HSIOM_SHIFT, 24
.set CapSense_Sns__15__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__15__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__15__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__15__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__15__MASK, 0x40
.set CapSense_Sns__15__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Sns__15__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Sns__15__PORT, 4
.set CapSense_Sns__15__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Sns__15__SHIFT, 6
.set CapSense_Sns__16__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__16__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__16__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__16__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__16__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__16__HSIOM_MASK, 0x0000F000
.set CapSense_Sns__16__HSIOM_SHIFT, 12
.set CapSense_Sns__16__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__16__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__16__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__16__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__16__MASK, 0x08
.set CapSense_Sns__16__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__16__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__16__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__16__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__16__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__16__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__16__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__16__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__16__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__16__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__16__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__16__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__16__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__16__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__16__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__16__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__16__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__16__PORT, 1
.set CapSense_Sns__16__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__16__SHIFT, 3
.set CapSense_Sns__17__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__17__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__17__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__17__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__17__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__17__HSIOM_MASK, 0x000F0000
.set CapSense_Sns__17__HSIOM_SHIFT, 16
.set CapSense_Sns__17__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__17__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__17__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__17__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__17__MASK, 0x10
.set CapSense_Sns__17__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__17__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__17__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__17__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__17__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__17__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__17__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__17__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__17__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__17__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__17__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__17__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__17__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__17__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__17__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__17__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__17__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__17__PORT, 1
.set CapSense_Sns__17__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__17__SHIFT, 4
.set CapSense_Sns__18__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__18__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__18__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__18__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__18__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__18__HSIOM_MASK, 0x00000F00
.set CapSense_Sns__18__HSIOM_SHIFT, 8
.set CapSense_Sns__18__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__18__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__18__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__18__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__18__MASK, 0x04
.set CapSense_Sns__18__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__18__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__18__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__18__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__18__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__18__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__18__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__18__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__18__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__18__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__18__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__18__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__18__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__18__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__18__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__18__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__18__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__18__PORT, 1
.set CapSense_Sns__18__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__18__SHIFT, 2
.set CapSense_Sns__19__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__19__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__19__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__19__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__19__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__19__HSIOM_MASK, 0x00F00000
.set CapSense_Sns__19__HSIOM_SHIFT, 20
.set CapSense_Sns__19__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__19__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__19__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__19__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__19__MASK, 0x20
.set CapSense_Sns__19__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__19__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__19__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__19__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__19__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__19__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__19__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__19__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__19__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__19__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__19__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__19__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__19__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__19__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__19__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__19__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__19__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__19__PORT, 1
.set CapSense_Sns__19__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__19__SHIFT, 5
.set CapSense_Sns__2__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CapSense_Sns__2__HSIOM_MASK, 0x000F0000
.set CapSense_Sns__2__HSIOM_SHIFT, 16
.set CapSense_Sns__2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__2__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__2__MASK, 0x10
.set CapSense_Sns__2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__2__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__2__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__2__PORT, 3
.set CapSense_Sns__2__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__2__SHIFT, 4
.set CapSense_Sns__20__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__20__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__20__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__20__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__20__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__20__HSIOM_MASK, 0x000000F0
.set CapSense_Sns__20__HSIOM_SHIFT, 4
.set CapSense_Sns__20__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__20__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__20__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__20__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__20__MASK, 0x02
.set CapSense_Sns__20__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__20__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__20__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__20__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__20__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__20__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__20__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__20__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__20__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__20__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__20__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__20__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__20__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__20__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__20__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__20__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__20__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__20__PORT, 1
.set CapSense_Sns__20__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__20__SHIFT, 1
.set CapSense_Sns__21__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__21__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__21__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__21__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__21__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__21__HSIOM_MASK, 0x0000000F
.set CapSense_Sns__21__HSIOM_SHIFT, 0
.set CapSense_Sns__21__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__21__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__21__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__21__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__21__MASK, 0x01
.set CapSense_Sns__21__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__21__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__21__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__21__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__21__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__21__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__21__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__21__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__21__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__21__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__21__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__21__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__21__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__21__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__21__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__21__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__21__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__21__PORT, 2
.set CapSense_Sns__21__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__21__SHIFT, 0
.set CapSense_Sns__22__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__22__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__22__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__22__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__22__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__22__HSIOM_MASK, 0x0000000F
.set CapSense_Sns__22__HSIOM_SHIFT, 0
.set CapSense_Sns__22__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__22__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__22__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__22__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__22__MASK, 0x01
.set CapSense_Sns__22__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__22__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__22__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__22__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__22__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__22__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__22__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__22__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__22__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__22__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__22__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__22__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__22__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__22__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__22__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__22__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__22__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__22__PORT, 1
.set CapSense_Sns__22__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__22__SHIFT, 0
.set CapSense_Sns__23__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__23__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__23__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__23__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__23__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__23__HSIOM_MASK, 0x000F0000
.set CapSense_Sns__23__HSIOM_SHIFT, 16
.set CapSense_Sns__23__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__23__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__23__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__23__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__23__MASK, 0x10
.set CapSense_Sns__23__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__23__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__23__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__23__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__23__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__23__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__23__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__23__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__23__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__23__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__23__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__23__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__23__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__23__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__23__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__23__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__23__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__23__PORT, 2
.set CapSense_Sns__23__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__23__SHIFT, 4
.set CapSense_Sns__24__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__24__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__24__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__24__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__24__HSIOM, CYREG_HSIOM_PORT_SEL6
.set CapSense_Sns__24__HSIOM_MASK, 0x00F00000
.set CapSense_Sns__24__HSIOM_SHIFT, 20
.set CapSense_Sns__24__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__24__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__24__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__24__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__24__MASK, 0x20
.set CapSense_Sns__24__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__24__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__24__PORT, 6
.set CapSense_Sns__24__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__24__SHIFT, 5
.set CapSense_Sns__25__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__25__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__25__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__25__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__25__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__25__HSIOM_MASK, 0x00F00000
.set CapSense_Sns__25__HSIOM_SHIFT, 20
.set CapSense_Sns__25__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__25__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__25__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__25__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__25__MASK, 0x20
.set CapSense_Sns__25__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__25__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__25__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__25__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__25__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__25__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__25__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__25__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__25__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__25__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__25__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__25__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__25__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__25__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__25__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__25__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__25__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__25__PORT, 2
.set CapSense_Sns__25__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__25__SHIFT, 5
.set CapSense_Sns__26__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__26__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__26__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__26__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__26__HSIOM, CYREG_HSIOM_PORT_SEL6
.set CapSense_Sns__26__HSIOM_MASK, 0x000F0000
.set CapSense_Sns__26__HSIOM_SHIFT, 16
.set CapSense_Sns__26__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__26__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__26__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__26__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__26__MASK, 0x10
.set CapSense_Sns__26__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__26__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__26__PORT, 6
.set CapSense_Sns__26__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__26__SHIFT, 4
.set CapSense_Sns__27__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__27__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__27__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__27__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__27__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__27__HSIOM_MASK, 0x0F000000
.set CapSense_Sns__27__HSIOM_SHIFT, 24
.set CapSense_Sns__27__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__27__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__27__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__27__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__27__MASK, 0x40
.set CapSense_Sns__27__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__27__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__27__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__27__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__27__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__27__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__27__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__27__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__27__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__27__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__27__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__27__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__27__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__27__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__27__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__27__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__27__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__27__PORT, 2
.set CapSense_Sns__27__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__27__SHIFT, 6
.set CapSense_Sns__28__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__28__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__28__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__28__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__28__HSIOM, CYREG_HSIOM_PORT_SEL6
.set CapSense_Sns__28__HSIOM_MASK, 0x00000F00
.set CapSense_Sns__28__HSIOM_SHIFT, 8
.set CapSense_Sns__28__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__28__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__28__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__28__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__28__MASK, 0x04
.set CapSense_Sns__28__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__28__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__28__PORT, 6
.set CapSense_Sns__28__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__28__SHIFT, 2
.set CapSense_Sns__29__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__29__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__29__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__29__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__29__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__29__HSIOM_MASK, 0xF0000000
.set CapSense_Sns__29__HSIOM_SHIFT, 28
.set CapSense_Sns__29__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__29__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__29__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__29__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__29__MASK, 0x80
.set CapSense_Sns__29__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__29__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__29__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__29__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__29__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__29__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__29__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__29__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__29__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__29__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__29__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__29__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__29__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__29__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__29__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__29__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__29__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__29__PORT, 2
.set CapSense_Sns__29__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__29__SHIFT, 7
.set CapSense_Sns__3__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__3__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__3__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__3__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CapSense_Sns__3__HSIOM_MASK, 0xF0000000
.set CapSense_Sns__3__HSIOM_SHIFT, 28
.set CapSense_Sns__3__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__3__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__3__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__3__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__3__MASK, 0x80
.set CapSense_Sns__3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__3__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__3__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__3__PORT, 3
.set CapSense_Sns__3__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__3__SHIFT, 7
.set CapSense_Sns__30__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__30__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__30__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__30__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__30__HSIOM, CYREG_HSIOM_PORT_SEL6
.set CapSense_Sns__30__HSIOM_MASK, 0x000000F0
.set CapSense_Sns__30__HSIOM_SHIFT, 4
.set CapSense_Sns__30__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__30__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__30__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__30__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__30__MASK, 0x02
.set CapSense_Sns__30__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__30__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__30__PORT, 6
.set CapSense_Sns__30__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__30__SHIFT, 1
.set CapSense_Sns__31__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__31__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__31__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__31__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__31__HSIOM, CYREG_HSIOM_PORT_SEL6
.set CapSense_Sns__31__HSIOM_MASK, 0x0000000F
.set CapSense_Sns__31__HSIOM_SHIFT, 0
.set CapSense_Sns__31__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__31__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__31__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__31__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__31__MASK, 0x01
.set CapSense_Sns__31__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__31__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__31__PORT, 6
.set CapSense_Sns__31__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__31__SHIFT, 0
.set CapSense_Sns__4__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__4__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__4__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__4__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__4__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CapSense_Sns__4__HSIOM_MASK, 0x000000F0
.set CapSense_Sns__4__HSIOM_SHIFT, 4
.set CapSense_Sns__4__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__4__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__4__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__4__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__4__MASK, 0x02
.set CapSense_Sns__4__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__4__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__4__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__4__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__4__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__4__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__4__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__4__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__4__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__4__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__4__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__4__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__4__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__4__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__4__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__4__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__4__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__4__PORT, 3
.set CapSense_Sns__4__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__4__SHIFT, 1
.set CapSense_Sns__5__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__5__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__5__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__5__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__5__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__5__HSIOM_MASK, 0x0000F000
.set CapSense_Sns__5__HSIOM_SHIFT, 12
.set CapSense_Sns__5__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__5__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__5__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__5__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__5__MASK, 0x08
.set CapSense_Sns__5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__5__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__5__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__5__PORT, 2
.set CapSense_Sns__5__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__5__SHIFT, 3
.set CapSense_Sns__6__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__6__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__6__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__6__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__6__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CapSense_Sns__6__HSIOM_MASK, 0x0000000F
.set CapSense_Sns__6__HSIOM_SHIFT, 0
.set CapSense_Sns__6__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__6__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__6__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__6__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__6__MASK, 0x01
.set CapSense_Sns__6__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__6__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__6__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__6__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__6__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__6__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__6__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__6__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__6__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__6__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__6__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__6__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__6__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__6__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__6__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__6__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__6__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__6__PORT, 3
.set CapSense_Sns__6__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__6__SHIFT, 0
.set CapSense_Sns__7__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__7__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__7__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__7__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__7__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__7__HSIOM_MASK, 0x00000F00
.set CapSense_Sns__7__HSIOM_SHIFT, 8
.set CapSense_Sns__7__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__7__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__7__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__7__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__7__MASK, 0x04
.set CapSense_Sns__7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__7__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__7__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__7__PORT, 2
.set CapSense_Sns__7__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__7__SHIFT, 2
.set CapSense_Sns__8__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__8__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__8__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__8__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__8__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_Sns__8__HSIOM_MASK, 0x0000F000
.set CapSense_Sns__8__HSIOM_SHIFT, 12
.set CapSense_Sns__8__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__8__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__8__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__8__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__8__MASK, 0x08
.set CapSense_Sns__8__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__8__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__8__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__8__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__8__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__8__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__8__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__8__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__8__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__8__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__8__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__8__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__8__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__8__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__8__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__8__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__8__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__8__PORT, 0
.set CapSense_Sns__8__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__8__SHIFT, 3
.set CapSense_Sns__9__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__9__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__9__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__9__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__9__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__9__HSIOM_MASK, 0x000000F0
.set CapSense_Sns__9__HSIOM_SHIFT, 4
.set CapSense_Sns__9__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__9__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__9__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__9__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__9__MASK, 0x02
.set CapSense_Sns__9__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__9__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__9__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__9__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__9__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__9__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__9__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__9__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__9__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__9__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__9__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__9__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__9__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__9__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__9__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__9__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__9__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__9__PORT, 2
.set CapSense_Sns__9__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__9__SHIFT, 1
.set CapSense_Sns__Slider_Sns0__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__Slider_Sns0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__Slider_Sns0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__Slider_Sns0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__Slider_Sns0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Slider_Sns0__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Slider_Sns0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Slider_Sns0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Slider_Sns0__MASK, 0x20
.set CapSense_Sns__Slider_Sns0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__Slider_Sns0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__Slider_Sns0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__Slider_Sns0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__Slider_Sns0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__Slider_Sns0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__Slider_Sns0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__Slider_Sns0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__Slider_Sns0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__Slider_Sns0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__Slider_Sns0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__Slider_Sns0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__Slider_Sns0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__Slider_Sns0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__Slider_Sns0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__Slider_Sns0__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__Slider_Sns0__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__Slider_Sns0__PORT, 3
.set CapSense_Sns__Slider_Sns0__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__Slider_Sns0__SHIFT, 5
.set CapSense_Sns__Slider_Sns1__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__Slider_Sns1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__Slider_Sns1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__Slider_Sns1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__Slider_Sns1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Slider_Sns1__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Slider_Sns1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Slider_Sns1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Slider_Sns1__MASK, 0x40
.set CapSense_Sns__Slider_Sns1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__Slider_Sns1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__Slider_Sns1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__Slider_Sns1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__Slider_Sns1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__Slider_Sns1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__Slider_Sns1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__Slider_Sns1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__Slider_Sns1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__Slider_Sns1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__Slider_Sns1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__Slider_Sns1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__Slider_Sns1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__Slider_Sns1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__Slider_Sns1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__Slider_Sns1__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__Slider_Sns1__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__Slider_Sns1__PORT, 3
.set CapSense_Sns__Slider_Sns1__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__Slider_Sns1__SHIFT, 6
.set CapSense_Sns__Slider_Sns10__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__Slider_Sns10__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__Slider_Sns10__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__Slider_Sns10__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__Slider_Sns10__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Slider_Sns10__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Slider_Sns10__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Slider_Sns10__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Slider_Sns10__MASK, 0x04
.set CapSense_Sns__Slider_Sns10__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__Slider_Sns10__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__Slider_Sns10__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__Slider_Sns10__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__Slider_Sns10__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__Slider_Sns10__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__Slider_Sns10__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__Slider_Sns10__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__Slider_Sns10__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__Slider_Sns10__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__Slider_Sns10__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__Slider_Sns10__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__Slider_Sns10__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__Slider_Sns10__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__Slider_Sns10__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__Slider_Sns10__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__Slider_Sns10__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__Slider_Sns10__PORT, 0
.set CapSense_Sns__Slider_Sns10__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__Slider_Sns10__SHIFT, 2
.set CapSense_Sns__Slider_Sns11__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Sns__Slider_Sns11__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Sns__Slider_Sns11__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Sns__Slider_Sns11__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Sns__Slider_Sns11__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__Slider_Sns11__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__Slider_Sns11__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__Slider_Sns11__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__Slider_Sns11__MASK, 0x10
.set CapSense_Sns__Slider_Sns11__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Sns__Slider_Sns11__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Sns__Slider_Sns11__PORT, 4
.set CapSense_Sns__Slider_Sns11__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Sns__Slider_Sns11__SHIFT, 4
.set CapSense_Sns__Slider_Sns12__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__Slider_Sns12__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__Slider_Sns12__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__Slider_Sns12__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__Slider_Sns12__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Slider_Sns12__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Slider_Sns12__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Slider_Sns12__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Slider_Sns12__MASK, 0x02
.set CapSense_Sns__Slider_Sns12__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__Slider_Sns12__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__Slider_Sns12__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__Slider_Sns12__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__Slider_Sns12__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__Slider_Sns12__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__Slider_Sns12__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__Slider_Sns12__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__Slider_Sns12__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__Slider_Sns12__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__Slider_Sns12__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__Slider_Sns12__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__Slider_Sns12__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__Slider_Sns12__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__Slider_Sns12__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__Slider_Sns12__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__Slider_Sns12__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__Slider_Sns12__PORT, 0
.set CapSense_Sns__Slider_Sns12__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__Slider_Sns12__SHIFT, 1
.set CapSense_Sns__Slider_Sns13__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Sns__Slider_Sns13__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Sns__Slider_Sns13__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Sns__Slider_Sns13__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Sns__Slider_Sns13__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__Slider_Sns13__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__Slider_Sns13__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__Slider_Sns13__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__Slider_Sns13__MASK, 0x20
.set CapSense_Sns__Slider_Sns13__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Sns__Slider_Sns13__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Sns__Slider_Sns13__PORT, 4
.set CapSense_Sns__Slider_Sns13__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Sns__Slider_Sns13__SHIFT, 5
.set CapSense_Sns__Slider_Sns14__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__Slider_Sns14__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__Slider_Sns14__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__Slider_Sns14__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__Slider_Sns14__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Slider_Sns14__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Slider_Sns14__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Slider_Sns14__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Slider_Sns14__MASK, 0x01
.set CapSense_Sns__Slider_Sns14__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__Slider_Sns14__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__Slider_Sns14__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__Slider_Sns14__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__Slider_Sns14__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__Slider_Sns14__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__Slider_Sns14__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__Slider_Sns14__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__Slider_Sns14__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__Slider_Sns14__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__Slider_Sns14__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__Slider_Sns14__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__Slider_Sns14__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__Slider_Sns14__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__Slider_Sns14__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__Slider_Sns14__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__Slider_Sns14__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__Slider_Sns14__PORT, 0
.set CapSense_Sns__Slider_Sns14__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__Slider_Sns14__SHIFT, 0
.set CapSense_Sns__Slider_Sns15__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Sns__Slider_Sns15__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Sns__Slider_Sns15__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Sns__Slider_Sns15__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Sns__Slider_Sns15__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__Slider_Sns15__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__Slider_Sns15__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Sns__Slider_Sns15__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Sns__Slider_Sns15__MASK, 0x40
.set CapSense_Sns__Slider_Sns15__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Sns__Slider_Sns15__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Sns__Slider_Sns15__PORT, 4
.set CapSense_Sns__Slider_Sns15__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Sns__Slider_Sns15__SHIFT, 6
.set CapSense_Sns__Slider_Sns16__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Slider_Sns16__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Slider_Sns16__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Slider_Sns16__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Slider_Sns16__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Slider_Sns16__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Slider_Sns16__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Slider_Sns16__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Slider_Sns16__MASK, 0x08
.set CapSense_Sns__Slider_Sns16__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__Slider_Sns16__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__Slider_Sns16__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__Slider_Sns16__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__Slider_Sns16__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__Slider_Sns16__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__Slider_Sns16__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__Slider_Sns16__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__Slider_Sns16__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__Slider_Sns16__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__Slider_Sns16__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__Slider_Sns16__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__Slider_Sns16__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__Slider_Sns16__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__Slider_Sns16__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__Slider_Sns16__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Slider_Sns16__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Slider_Sns16__PORT, 1
.set CapSense_Sns__Slider_Sns16__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Slider_Sns16__SHIFT, 3
.set CapSense_Sns__Slider_Sns17__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Slider_Sns17__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Slider_Sns17__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Slider_Sns17__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Slider_Sns17__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Slider_Sns17__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Slider_Sns17__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Slider_Sns17__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Slider_Sns17__MASK, 0x10
.set CapSense_Sns__Slider_Sns17__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__Slider_Sns17__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__Slider_Sns17__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__Slider_Sns17__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__Slider_Sns17__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__Slider_Sns17__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__Slider_Sns17__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__Slider_Sns17__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__Slider_Sns17__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__Slider_Sns17__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__Slider_Sns17__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__Slider_Sns17__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__Slider_Sns17__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__Slider_Sns17__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__Slider_Sns17__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__Slider_Sns17__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Slider_Sns17__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Slider_Sns17__PORT, 1
.set CapSense_Sns__Slider_Sns17__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Slider_Sns17__SHIFT, 4
.set CapSense_Sns__Slider_Sns18__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Slider_Sns18__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Slider_Sns18__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Slider_Sns18__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Slider_Sns18__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Slider_Sns18__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Slider_Sns18__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Slider_Sns18__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Slider_Sns18__MASK, 0x04
.set CapSense_Sns__Slider_Sns18__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__Slider_Sns18__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__Slider_Sns18__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__Slider_Sns18__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__Slider_Sns18__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__Slider_Sns18__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__Slider_Sns18__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__Slider_Sns18__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__Slider_Sns18__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__Slider_Sns18__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__Slider_Sns18__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__Slider_Sns18__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__Slider_Sns18__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__Slider_Sns18__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__Slider_Sns18__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__Slider_Sns18__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Slider_Sns18__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Slider_Sns18__PORT, 1
.set CapSense_Sns__Slider_Sns18__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Slider_Sns18__SHIFT, 2
.set CapSense_Sns__Slider_Sns19__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Slider_Sns19__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Slider_Sns19__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Slider_Sns19__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Slider_Sns19__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Slider_Sns19__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Slider_Sns19__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Slider_Sns19__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Slider_Sns19__MASK, 0x20
.set CapSense_Sns__Slider_Sns19__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__Slider_Sns19__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__Slider_Sns19__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__Slider_Sns19__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__Slider_Sns19__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__Slider_Sns19__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__Slider_Sns19__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__Slider_Sns19__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__Slider_Sns19__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__Slider_Sns19__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__Slider_Sns19__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__Slider_Sns19__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__Slider_Sns19__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__Slider_Sns19__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__Slider_Sns19__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__Slider_Sns19__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Slider_Sns19__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Slider_Sns19__PORT, 1
.set CapSense_Sns__Slider_Sns19__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Slider_Sns19__SHIFT, 5
.set CapSense_Sns__Slider_Sns2__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__Slider_Sns2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__Slider_Sns2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__Slider_Sns2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__Slider_Sns2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Slider_Sns2__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Slider_Sns2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Slider_Sns2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Slider_Sns2__MASK, 0x10
.set CapSense_Sns__Slider_Sns2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__Slider_Sns2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__Slider_Sns2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__Slider_Sns2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__Slider_Sns2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__Slider_Sns2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__Slider_Sns2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__Slider_Sns2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__Slider_Sns2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__Slider_Sns2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__Slider_Sns2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__Slider_Sns2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__Slider_Sns2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__Slider_Sns2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__Slider_Sns2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__Slider_Sns2__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__Slider_Sns2__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__Slider_Sns2__PORT, 3
.set CapSense_Sns__Slider_Sns2__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__Slider_Sns2__SHIFT, 4
.set CapSense_Sns__Slider_Sns20__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Slider_Sns20__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Slider_Sns20__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Slider_Sns20__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Slider_Sns20__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Slider_Sns20__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Slider_Sns20__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Slider_Sns20__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Slider_Sns20__MASK, 0x02
.set CapSense_Sns__Slider_Sns20__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__Slider_Sns20__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__Slider_Sns20__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__Slider_Sns20__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__Slider_Sns20__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__Slider_Sns20__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__Slider_Sns20__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__Slider_Sns20__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__Slider_Sns20__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__Slider_Sns20__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__Slider_Sns20__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__Slider_Sns20__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__Slider_Sns20__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__Slider_Sns20__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__Slider_Sns20__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__Slider_Sns20__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Slider_Sns20__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Slider_Sns20__PORT, 1
.set CapSense_Sns__Slider_Sns20__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Slider_Sns20__SHIFT, 1
.set CapSense_Sns__Slider_Sns21__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__Slider_Sns21__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__Slider_Sns21__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__Slider_Sns21__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__Slider_Sns21__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns21__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns21__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns21__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns21__MASK, 0x01
.set CapSense_Sns__Slider_Sns21__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__Slider_Sns21__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__Slider_Sns21__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__Slider_Sns21__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__Slider_Sns21__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__Slider_Sns21__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__Slider_Sns21__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__Slider_Sns21__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__Slider_Sns21__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__Slider_Sns21__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__Slider_Sns21__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__Slider_Sns21__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__Slider_Sns21__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__Slider_Sns21__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__Slider_Sns21__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__Slider_Sns21__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__Slider_Sns21__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__Slider_Sns21__PORT, 2
.set CapSense_Sns__Slider_Sns21__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__Slider_Sns21__SHIFT, 0
.set CapSense_Sns__Slider_Sns22__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Sns__Slider_Sns22__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Sns__Slider_Sns22__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Sns__Slider_Sns22__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Sns__Slider_Sns22__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Slider_Sns22__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Slider_Sns22__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Sns__Slider_Sns22__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Sns__Slider_Sns22__MASK, 0x01
.set CapSense_Sns__Slider_Sns22__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__Slider_Sns22__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__Slider_Sns22__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__Slider_Sns22__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__Slider_Sns22__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__Slider_Sns22__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__Slider_Sns22__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__Slider_Sns22__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__Slider_Sns22__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__Slider_Sns22__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__Slider_Sns22__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__Slider_Sns22__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__Slider_Sns22__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__Slider_Sns22__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__Slider_Sns22__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__Slider_Sns22__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Sns__Slider_Sns22__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Sns__Slider_Sns22__PORT, 1
.set CapSense_Sns__Slider_Sns22__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Sns__Slider_Sns22__SHIFT, 0
.set CapSense_Sns__Slider_Sns23__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__Slider_Sns23__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__Slider_Sns23__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__Slider_Sns23__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__Slider_Sns23__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns23__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns23__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns23__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns23__MASK, 0x10
.set CapSense_Sns__Slider_Sns23__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__Slider_Sns23__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__Slider_Sns23__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__Slider_Sns23__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__Slider_Sns23__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__Slider_Sns23__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__Slider_Sns23__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__Slider_Sns23__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__Slider_Sns23__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__Slider_Sns23__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__Slider_Sns23__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__Slider_Sns23__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__Slider_Sns23__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__Slider_Sns23__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__Slider_Sns23__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__Slider_Sns23__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__Slider_Sns23__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__Slider_Sns23__PORT, 2
.set CapSense_Sns__Slider_Sns23__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__Slider_Sns23__SHIFT, 4
.set CapSense_Sns__Slider_Sns24__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__Slider_Sns24__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__Slider_Sns24__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__Slider_Sns24__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__Slider_Sns24__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Slider_Sns24__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Slider_Sns24__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Slider_Sns24__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Slider_Sns24__MASK, 0x20
.set CapSense_Sns__Slider_Sns24__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__Slider_Sns24__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__Slider_Sns24__PORT, 6
.set CapSense_Sns__Slider_Sns24__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__Slider_Sns24__SHIFT, 5
.set CapSense_Sns__Slider_Sns25__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__Slider_Sns25__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__Slider_Sns25__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__Slider_Sns25__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__Slider_Sns25__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns25__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns25__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns25__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns25__MASK, 0x20
.set CapSense_Sns__Slider_Sns25__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__Slider_Sns25__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__Slider_Sns25__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__Slider_Sns25__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__Slider_Sns25__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__Slider_Sns25__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__Slider_Sns25__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__Slider_Sns25__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__Slider_Sns25__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__Slider_Sns25__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__Slider_Sns25__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__Slider_Sns25__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__Slider_Sns25__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__Slider_Sns25__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__Slider_Sns25__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__Slider_Sns25__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__Slider_Sns25__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__Slider_Sns25__PORT, 2
.set CapSense_Sns__Slider_Sns25__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__Slider_Sns25__SHIFT, 5
.set CapSense_Sns__Slider_Sns26__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__Slider_Sns26__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__Slider_Sns26__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__Slider_Sns26__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__Slider_Sns26__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Slider_Sns26__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Slider_Sns26__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Slider_Sns26__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Slider_Sns26__MASK, 0x10
.set CapSense_Sns__Slider_Sns26__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__Slider_Sns26__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__Slider_Sns26__PORT, 6
.set CapSense_Sns__Slider_Sns26__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__Slider_Sns26__SHIFT, 4
.set CapSense_Sns__Slider_Sns27__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__Slider_Sns27__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__Slider_Sns27__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__Slider_Sns27__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__Slider_Sns27__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns27__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns27__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns27__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns27__MASK, 0x40
.set CapSense_Sns__Slider_Sns27__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__Slider_Sns27__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__Slider_Sns27__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__Slider_Sns27__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__Slider_Sns27__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__Slider_Sns27__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__Slider_Sns27__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__Slider_Sns27__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__Slider_Sns27__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__Slider_Sns27__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__Slider_Sns27__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__Slider_Sns27__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__Slider_Sns27__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__Slider_Sns27__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__Slider_Sns27__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__Slider_Sns27__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__Slider_Sns27__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__Slider_Sns27__PORT, 2
.set CapSense_Sns__Slider_Sns27__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__Slider_Sns27__SHIFT, 6
.set CapSense_Sns__Slider_Sns28__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__Slider_Sns28__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__Slider_Sns28__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__Slider_Sns28__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__Slider_Sns28__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Slider_Sns28__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Slider_Sns28__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Slider_Sns28__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Slider_Sns28__MASK, 0x04
.set CapSense_Sns__Slider_Sns28__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__Slider_Sns28__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__Slider_Sns28__PORT, 6
.set CapSense_Sns__Slider_Sns28__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__Slider_Sns28__SHIFT, 2
.set CapSense_Sns__Slider_Sns29__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__Slider_Sns29__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__Slider_Sns29__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__Slider_Sns29__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__Slider_Sns29__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns29__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns29__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns29__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns29__MASK, 0x80
.set CapSense_Sns__Slider_Sns29__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__Slider_Sns29__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__Slider_Sns29__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__Slider_Sns29__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__Slider_Sns29__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__Slider_Sns29__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__Slider_Sns29__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__Slider_Sns29__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__Slider_Sns29__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__Slider_Sns29__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__Slider_Sns29__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__Slider_Sns29__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__Slider_Sns29__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__Slider_Sns29__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__Slider_Sns29__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__Slider_Sns29__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__Slider_Sns29__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__Slider_Sns29__PORT, 2
.set CapSense_Sns__Slider_Sns29__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__Slider_Sns29__SHIFT, 7
.set CapSense_Sns__Slider_Sns3__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__Slider_Sns3__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__Slider_Sns3__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__Slider_Sns3__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__Slider_Sns3__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Slider_Sns3__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Slider_Sns3__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Slider_Sns3__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Slider_Sns3__MASK, 0x80
.set CapSense_Sns__Slider_Sns3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__Slider_Sns3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__Slider_Sns3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__Slider_Sns3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__Slider_Sns3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__Slider_Sns3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__Slider_Sns3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__Slider_Sns3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__Slider_Sns3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__Slider_Sns3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__Slider_Sns3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__Slider_Sns3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__Slider_Sns3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__Slider_Sns3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__Slider_Sns3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__Slider_Sns3__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__Slider_Sns3__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__Slider_Sns3__PORT, 3
.set CapSense_Sns__Slider_Sns3__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__Slider_Sns3__SHIFT, 7
.set CapSense_Sns__Slider_Sns30__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__Slider_Sns30__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__Slider_Sns30__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__Slider_Sns30__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__Slider_Sns30__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Slider_Sns30__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Slider_Sns30__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Slider_Sns30__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Slider_Sns30__MASK, 0x02
.set CapSense_Sns__Slider_Sns30__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__Slider_Sns30__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__Slider_Sns30__PORT, 6
.set CapSense_Sns__Slider_Sns30__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__Slider_Sns30__SHIFT, 1
.set CapSense_Sns__Slider_Sns31__DR, CYREG_GPIO_PRT6_DR
.set CapSense_Sns__Slider_Sns31__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set CapSense_Sns__Slider_Sns31__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set CapSense_Sns__Slider_Sns31__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set CapSense_Sns__Slider_Sns31__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Slider_Sns31__INTR, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Slider_Sns31__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set CapSense_Sns__Slider_Sns31__INTSTAT, CYREG_GPIO_PRT6_INTR
.set CapSense_Sns__Slider_Sns31__MASK, 0x01
.set CapSense_Sns__Slider_Sns31__PC, CYREG_GPIO_PRT6_PC
.set CapSense_Sns__Slider_Sns31__PC2, CYREG_GPIO_PRT6_PC2
.set CapSense_Sns__Slider_Sns31__PORT, 6
.set CapSense_Sns__Slider_Sns31__PS, CYREG_GPIO_PRT6_PS
.set CapSense_Sns__Slider_Sns31__SHIFT, 0
.set CapSense_Sns__Slider_Sns4__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__Slider_Sns4__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__Slider_Sns4__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__Slider_Sns4__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__Slider_Sns4__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Slider_Sns4__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Slider_Sns4__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Slider_Sns4__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Slider_Sns4__MASK, 0x02
.set CapSense_Sns__Slider_Sns4__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__Slider_Sns4__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__Slider_Sns4__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__Slider_Sns4__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__Slider_Sns4__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__Slider_Sns4__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__Slider_Sns4__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__Slider_Sns4__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__Slider_Sns4__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__Slider_Sns4__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__Slider_Sns4__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__Slider_Sns4__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__Slider_Sns4__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__Slider_Sns4__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__Slider_Sns4__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__Slider_Sns4__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__Slider_Sns4__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__Slider_Sns4__PORT, 3
.set CapSense_Sns__Slider_Sns4__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__Slider_Sns4__SHIFT, 1
.set CapSense_Sns__Slider_Sns5__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__Slider_Sns5__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__Slider_Sns5__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__Slider_Sns5__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__Slider_Sns5__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns5__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns5__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns5__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns5__MASK, 0x08
.set CapSense_Sns__Slider_Sns5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__Slider_Sns5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__Slider_Sns5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__Slider_Sns5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__Slider_Sns5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__Slider_Sns5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__Slider_Sns5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__Slider_Sns5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__Slider_Sns5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__Slider_Sns5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__Slider_Sns5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__Slider_Sns5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__Slider_Sns5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__Slider_Sns5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__Slider_Sns5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__Slider_Sns5__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__Slider_Sns5__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__Slider_Sns5__PORT, 2
.set CapSense_Sns__Slider_Sns5__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__Slider_Sns5__SHIFT, 3
.set CapSense_Sns__Slider_Sns6__DR, CYREG_GPIO_PRT3_DR
.set CapSense_Sns__Slider_Sns6__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CapSense_Sns__Slider_Sns6__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CapSense_Sns__Slider_Sns6__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CapSense_Sns__Slider_Sns6__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Slider_Sns6__INTR, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Slider_Sns6__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CapSense_Sns__Slider_Sns6__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CapSense_Sns__Slider_Sns6__MASK, 0x01
.set CapSense_Sns__Slider_Sns6__PA__CFG0, CYREG_UDB_PA3_CFG0
.set CapSense_Sns__Slider_Sns6__PA__CFG1, CYREG_UDB_PA3_CFG1
.set CapSense_Sns__Slider_Sns6__PA__CFG10, CYREG_UDB_PA3_CFG10
.set CapSense_Sns__Slider_Sns6__PA__CFG11, CYREG_UDB_PA3_CFG11
.set CapSense_Sns__Slider_Sns6__PA__CFG12, CYREG_UDB_PA3_CFG12
.set CapSense_Sns__Slider_Sns6__PA__CFG13, CYREG_UDB_PA3_CFG13
.set CapSense_Sns__Slider_Sns6__PA__CFG14, CYREG_UDB_PA3_CFG14
.set CapSense_Sns__Slider_Sns6__PA__CFG2, CYREG_UDB_PA3_CFG2
.set CapSense_Sns__Slider_Sns6__PA__CFG3, CYREG_UDB_PA3_CFG3
.set CapSense_Sns__Slider_Sns6__PA__CFG4, CYREG_UDB_PA3_CFG4
.set CapSense_Sns__Slider_Sns6__PA__CFG5, CYREG_UDB_PA3_CFG5
.set CapSense_Sns__Slider_Sns6__PA__CFG6, CYREG_UDB_PA3_CFG6
.set CapSense_Sns__Slider_Sns6__PA__CFG7, CYREG_UDB_PA3_CFG7
.set CapSense_Sns__Slider_Sns6__PA__CFG8, CYREG_UDB_PA3_CFG8
.set CapSense_Sns__Slider_Sns6__PA__CFG9, CYREG_UDB_PA3_CFG9
.set CapSense_Sns__Slider_Sns6__PC, CYREG_GPIO_PRT3_PC
.set CapSense_Sns__Slider_Sns6__PC2, CYREG_GPIO_PRT3_PC2
.set CapSense_Sns__Slider_Sns6__PORT, 3
.set CapSense_Sns__Slider_Sns6__PS, CYREG_GPIO_PRT3_PS
.set CapSense_Sns__Slider_Sns6__SHIFT, 0
.set CapSense_Sns__Slider_Sns7__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__Slider_Sns7__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__Slider_Sns7__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__Slider_Sns7__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__Slider_Sns7__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns7__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns7__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns7__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns7__MASK, 0x04
.set CapSense_Sns__Slider_Sns7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__Slider_Sns7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__Slider_Sns7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__Slider_Sns7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__Slider_Sns7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__Slider_Sns7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__Slider_Sns7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__Slider_Sns7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__Slider_Sns7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__Slider_Sns7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__Slider_Sns7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__Slider_Sns7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__Slider_Sns7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__Slider_Sns7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__Slider_Sns7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__Slider_Sns7__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__Slider_Sns7__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__Slider_Sns7__PORT, 2
.set CapSense_Sns__Slider_Sns7__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__Slider_Sns7__SHIFT, 2
.set CapSense_Sns__Slider_Sns8__DR, CYREG_GPIO_PRT0_DR
.set CapSense_Sns__Slider_Sns8__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CapSense_Sns__Slider_Sns8__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CapSense_Sns__Slider_Sns8__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CapSense_Sns__Slider_Sns8__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Slider_Sns8__INTR, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Slider_Sns8__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CapSense_Sns__Slider_Sns8__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CapSense_Sns__Slider_Sns8__MASK, 0x08
.set CapSense_Sns__Slider_Sns8__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_Sns__Slider_Sns8__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_Sns__Slider_Sns8__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_Sns__Slider_Sns8__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_Sns__Slider_Sns8__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_Sns__Slider_Sns8__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_Sns__Slider_Sns8__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_Sns__Slider_Sns8__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_Sns__Slider_Sns8__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_Sns__Slider_Sns8__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_Sns__Slider_Sns8__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_Sns__Slider_Sns8__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_Sns__Slider_Sns8__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_Sns__Slider_Sns8__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_Sns__Slider_Sns8__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_Sns__Slider_Sns8__PC, CYREG_GPIO_PRT0_PC
.set CapSense_Sns__Slider_Sns8__PC2, CYREG_GPIO_PRT0_PC2
.set CapSense_Sns__Slider_Sns8__PORT, 0
.set CapSense_Sns__Slider_Sns8__PS, CYREG_GPIO_PRT0_PS
.set CapSense_Sns__Slider_Sns8__SHIFT, 3
.set CapSense_Sns__Slider_Sns9__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__Slider_Sns9__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__Slider_Sns9__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__Slider_Sns9__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__Slider_Sns9__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns9__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns9__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__Slider_Sns9__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__Slider_Sns9__MASK, 0x02
.set CapSense_Sns__Slider_Sns9__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__Slider_Sns9__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__Slider_Sns9__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__Slider_Sns9__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__Slider_Sns9__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__Slider_Sns9__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__Slider_Sns9__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__Slider_Sns9__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__Slider_Sns9__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__Slider_Sns9__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__Slider_Sns9__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__Slider_Sns9__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__Slider_Sns9__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__Slider_Sns9__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__Slider_Sns9__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__Slider_Sns9__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__Slider_Sns9__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__Slider_Sns9__PORT, 2
.set CapSense_Sns__Slider_Sns9__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__Slider_Sns9__SHIFT, 1
.set CapSense_SnsClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set CapSense_SnsClk__DIV_ID, 0x00000041
.set CapSense_SnsClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set CapSense_SnsClk__PA_DIV_ID, 0x000000FF

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO, 5
.set CYDEV_VDDIO_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
