# A Single Cycle RV32IMV

## Vector instructions
The vector extension of RV32 is being draft.  

Our Vector architecture follows the [Vector Extension 1.0](https://github.com/riscv/riscv-v-spec/releases/tag/v1.0) standard, which is considered frozen for public review as part of the RISC-V International ratification process.