
*** Running vivado
    with args -log EffectLed.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source EffectLed.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source EffectLed.tcl -notrace
Command: synth_design -top EffectLed -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 705.895 ; gain = 177.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'EffectLed' [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/EffectLed.v:23]
INFO: [Synth 8-6157] synthesizing module 'frequency' [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/frequency.v:23]
INFO: [Synth 8-6155] done synthesizing module 'frequency' (1#1) [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/frequency.v:23]
INFO: [Synth 8-6157] synthesizing module 'timer' [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/timer.v:23]
WARNING: [Synth 8-5788] Register onesecond_reg in module timer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/timer.v:92]
INFO: [Synth 8-6155] done synthesizing module 'timer' (2#1) [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'effectMode' [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/effectMode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'effectMode' (3#1) [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/effectMode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Effect_1' [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Effect_1' (4#1) [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Effect_2' [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Effect_2' (5#1) [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Effect_3' [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Effect_3' (6#1) [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'Effect_4' [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Effect_4' (7#1) [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'Effect_5' [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Effect_5' (8#1) [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EffectLed' (9#1) [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/EffectLed.v:23]
WARNING: [Synth 8-3331] design EffectLed has unconnected port switch
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 770.145 ; gain = 241.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 770.145 ; gain = 241.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 770.145 ; gain = 241.754
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/baobu/Downloads/digilent-xdc-master/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/baobu/Downloads/digilent-xdc-master/digilent-xdc-master/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/baobu/Downloads/digilent-xdc-master/digilent-xdc-master/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/EffectLed_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/EffectLed_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 891.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 891.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 891.203 ; gain = 362.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 891.203 ; gain = 362.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 891.203 ; gain = 362.812
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_2.v:43]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_4.v:40]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_5.v:39]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_5.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 891.203 ; gain = 362.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 13    
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module EffectLed 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module frequency 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module effectMode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Effect_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Effect_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Effect_3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Effect_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module Effect_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design EffectLed has unconnected port switch
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[0]' (FDS) to 'effect3/ledstring_reg[10]'
INFO: [Synth 8-3886] merging instance 'effect2/ledstring_reg[0]' (FDRE) to 'effect2/ledstring_reg[2]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[1]' (FDR) to 'effect3/ledstring_reg[11]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[2]' (FDS) to 'effect3/ledstring_reg[10]'
INFO: [Synth 8-3886] merging instance 'effect2/ledstring_reg[2]' (FDRE) to 'effect2/ledstring_reg[3]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[3]' (FDR) to 'effect3/ledstring_reg[11]'
INFO: [Synth 8-3886] merging instance 'effect2/ledstring_reg[3]' (FDRE) to 'effect2/ledstring_reg[4]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[4]' (FDS) to 'effect3/ledstring_reg[10]'
INFO: [Synth 8-3886] merging instance 'effect2/ledstring_reg[4]' (FDRE) to 'effect2/ledstring_reg[5]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[5]' (FDR) to 'effect3/ledstring_reg[11]'
INFO: [Synth 8-3886] merging instance 'effect2/ledstring_reg[5]' (FDRE) to 'effect2/ledstring_reg[6]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[6]' (FDS) to 'effect3/ledstring_reg[10]'
INFO: [Synth 8-3886] merging instance 'effect2/ledstring_reg[6]' (FDRE) to 'effect2/ledstring_reg[7]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[7]' (FDR) to 'effect3/ledstring_reg[11]'
INFO: [Synth 8-3886] merging instance 'effect2/ledstring_reg[7]' (FDRE) to 'effect2/ledstring_reg[8]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[8]' (FDS) to 'effect3/ledstring_reg[10]'
INFO: [Synth 8-3886] merging instance 'effect2/ledstring_reg[8]' (FDRE) to 'effect2/ledstring_reg[9]'
INFO: [Synth 8-3886] merging instance 'effect3/ledstring_reg[9]' (FDR) to 'effect3/ledstring_reg[11]'
INFO: [Synth 8-3886] merging instance 'effect2/ledstring_reg[9]' (FDRE) to 'effect2/ledstring_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\effect2/ledstring_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\freq1/freq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_28/\modeNum/mode_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 891.203 ; gain = 362.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 891.203 ; gain = 362.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 891.203 ; gain = 362.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 897.043 ; gain = 368.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 902.793 ; gain = 374.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 902.793 ; gain = 374.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 902.793 ; gain = 374.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 902.793 ; gain = 374.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 902.793 ; gain = 374.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 902.793 ; gain = 374.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |    42|
|5     |LUT3   |    13|
|6     |LUT4   |    66|
|7     |LUT5   |    58|
|8     |LUT6   |    63|
|9     |FDCE   |    36|
|10    |FDPE   |     2|
|11    |FDRE   |    61|
|12    |FDSE   |     5|
|13    |IBUF   |     4|
|14    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+----------+-----------+------+
|      |Instance  |Module     |Cells |
+------+----------+-----------+------+
|1     |top       |           |   385|
|2     |  effect1 |Effect_1   |    34|
|3     |  effect2 |Effect_2   |    15|
|4     |  effect3 |Effect_3   |     4|
|5     |  effect4 |Effect_4   |    67|
|6     |  effect5 |Effect_5   |    69|
|7     |  freq1   |frequency  |    11|
|8     |  modeNum |effectMode |    30|
|9     |  timer1  |timer      |   129|
+------+----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 902.793 ; gain = 374.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 902.793 ; gain = 253.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 902.793 ; gain = 374.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 916.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 916.625 ; gain = 626.191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 916.625 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/BKU/HK241/Logic_Design_Project/Draftv1.1/Effect_Led_Project/Draft.runs/synth_1/EffectLed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file EffectLed_utilization_synth.rpt -pb EffectLed_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 17:24:52 2024...
