# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2_17_Feb_2021.srcs/sources_1/imports/Downloads/decoder2x4.vhd" \
"../../../../Lab2_17_Feb_2021.srcs/sources_1/imports/Downloads/decoder5x32.vhd" \
"../../../../Lab2_17_Feb_2021.srcs/sim_1/new/decoder5x32_tb_txtio.vhd" \

# Do not sort compile order
nosort
