# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do regfile_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Project/Reg-file {E:/Project/Reg-file/dffe_ref.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:18:15 on Oct 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Project/Reg-file" E:/Project/Reg-file/dffe_ref.v 
# -- Compiling module dffe_ref
# 
# Top level modules:
# 	dffe_ref
# End time: 17:18:15 on Oct 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Project/Reg-file {E:/Project/Reg-file/register.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:18:15 on Oct 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Project/Reg-file" E:/Project/Reg-file/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 17:18:15 on Oct 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Project/Reg-file {E:/Project/Reg-file/regfile_imp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:18:15 on Oct 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Project/Reg-file" E:/Project/Reg-file/regfile_imp.v 
# -- Compiling module regfile_imp
# 
# Top level modules:
# 	regfile_imp
# End time: 17:18:15 on Oct 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
