Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 21 09:43:19 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 8 -file ./report/alv_MIMD_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                Instance                                |                                    Module                                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                           |                                                                       (top) |       7820 |       6946 |       0 |  874 | 9967 |      0 |      9 |          6 |
|   bd_0_i                                                               |                                                                        bd_0 |       7820 |       6946 |       0 |  874 | 9967 |      0 |      9 |          6 |
|     hls_inst                                                           |                                                             bd_0_hls_inst_0 |       7820 |       6946 |       0 |  874 | 9967 |      0 |      9 |          6 |
|       (hls_inst)                                                       |                                                             bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                                             |                                                    bd_0_hls_inst_0_alv_MIMD |       7820 |       6946 |       0 |  874 | 9967 |      0 |      9 |          6 |
|         (inst)                                                         |                                                    bd_0_hls_inst_0_alv_MIMD |          3 |          0 |       0 |    3 |    0 |      0 |      0 |          0 |
|         Block_entry2_proc1_U0                                          |                                 bd_0_hls_inst_0_alv_MIMD_Block_entry2_proc1 |       5353 |       4843 |       0 |  510 | 6467 |      0 |      5 |          6 |
|           (Block_entry2_proc1_U0)                                      |                                 bd_0_hls_inst_0_alv_MIMD_Block_entry2_proc1 |          2 |          2 |       0 |    0 |   16 |      0 |      0 |          0 |
|           ALU_operation_MEM_U                                          | bd_0_hls_inst_0_alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|           ALU_operation_fifo_U                                         |                                     bd_0_hls_inst_0_alv_MIMD_fifo_w32_d50_A |         64 |         64 |       0 |    0 |   29 |      0 |      1 |          0 |
|             (ALU_operation_fifo_U)                                     |                                     bd_0_hls_inst_0_alv_MIMD_fifo_w32_d50_A |         31 |         31 |       0 |    0 |   29 |      0 |      0 |          0 |
|             U_alv_MIMD_fifo_w32_d50_A_ram                              |                              bd_0_hls_inst_0_alv_MIMD_fifo_w32_d50_A_ram_28 |         33 |         33 |       0 |    0 |    0 |      0 |      1 |          0 |
|           data_a_fifo_U                                                |                                   bd_0_hls_inst_0_alv_MIMD_fifo_w32_d50_A_5 |         35 |         35 |       0 |    0 |   29 |      0 |      1 |          0 |
|             (data_a_fifo_U)                                            |                                   bd_0_hls_inst_0_alv_MIMD_fifo_w32_d50_A_5 |         33 |         33 |       0 |    0 |   29 |      0 |      0 |          0 |
|             U_alv_MIMD_fifo_w32_d50_A_ram                              |                              bd_0_hls_inst_0_alv_MIMD_fifo_w32_d50_A_ram_27 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |          0 |
|           data_b_fifo_U                                                |                                   bd_0_hls_inst_0_alv_MIMD_fifo_w32_d50_A_6 |         34 |         34 |       0 |    0 |   29 |      0 |      1 |          0 |
|             (data_b_fifo_U)                                            |                                   bd_0_hls_inst_0_alv_MIMD_fifo_w32_d50_A_6 |         32 |         32 |       0 |    0 |   29 |      0 |      0 |          0 |
|             U_alv_MIMD_fifo_w32_d50_A_ram                              |                              bd_0_hls_inst_0_alv_MIMD_fifo_w32_d50_A_ram_26 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |          0 |
|           data_result_fifo_U                                           |                                   bd_0_hls_inst_0_alv_MIMD_fifo_w32_d50_A_7 |         36 |         36 |       0 |    0 |   29 |      0 |      1 |          0 |
|             (data_result_fifo_U)                                       |                                   bd_0_hls_inst_0_alv_MIMD_fifo_w32_d50_A_7 |         35 |         35 |       0 |    0 |   29 |      0 |      0 |          0 |
|             U_alv_MIMD_fifo_w32_d50_A_ram                              |                                 bd_0_hls_inst_0_alv_MIMD_fifo_w32_d50_A_ram |          1 |          1 |       0 |    0 |    0 |      0 |      1 |          0 |
|           grp_Block_entry2_proc1_Pipeline_clear_FIFO_a_fu_186          |           bd_0_hls_inst_0_alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                   |          bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_25 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           grp_Block_entry2_proc1_Pipeline_clear_FIFO_b_fu_192          |           bd_0_hls_inst_0_alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                   |          bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_24 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|           grp_Block_entry2_proc1_Pipeline_clear_FIFO_op_fu_198         |          bd_0_hls_inst_0_alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                   |          bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_23 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|           grp_Block_entry2_proc1_Pipeline_clear_RAM_op_fu_204          |           bd_0_hls_inst_0_alv_MIMD_Block_entry2_proc1_Pipeline_clear_RAM_op |         16 |         16 |       0 |    0 |    8 |      0 |      0 |          0 |
|             (grp_Block_entry2_proc1_Pipeline_clear_RAM_op_fu_204)      |           bd_0_hls_inst_0_alv_MIMD_Block_entry2_proc1_Pipeline_clear_RAM_op |          0 |          0 |       0 |    0 |    6 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                   |          bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_22 |         16 |         16 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_data_exe_wb_fu_150                                       |                                        bd_0_hls_inst_0_alv_MIMD_data_exe_wb |       2612 |       2358 |       0 |  254 | 3026 |      0 |      0 |          3 |
|             (grp_data_exe_wb_fu_150)                                   |                                        bd_0_hls_inst_0_alv_MIMD_data_exe_wb |          6 |          6 |       0 |    0 |   16 |      0 |      0 |          0 |
|             grp_data_exe_wb_Pipeline_exe_fu_92                         |                           bd_0_hls_inst_0_alv_MIMD_data_exe_wb_Pipeline_exe |       2329 |       2078 |       0 |  251 | 2674 |      0 |      0 |          3 |
|               (grp_data_exe_wb_Pipeline_exe_fu_92)                     |                           bd_0_hls_inst_0_alv_MIMD_data_exe_wb_Pipeline_exe |        604 |        413 |       0 |  191 |  604 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |          bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_18 |         14 |         14 |       0 |    0 |    2 |      0 |      0 |          0 |
|               mul_32s_32s_32_2_1_U42                                   |                              bd_0_hls_inst_0_alv_MIMD_mul_32s_32s_32_2_1_19 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|               sdiv_32s_32s_32_36_1_U43                                 |                            bd_0_hls_inst_0_alv_MIMD_sdiv_32s_32s_32_36_1_20 |       1696 |       1636 |       0 |   60 | 2051 |      0 |      0 |          0 |
|                 (sdiv_32s_32s_32_36_1_U43)                             |                            bd_0_hls_inst_0_alv_MIMD_sdiv_32s_32s_32_36_1_20 |       1054 |       1054 |       0 |    0 |   32 |      0 |      0 |          0 |
|                 alv_MIMD_sdiv_32s_32s_32_36_1_divider_u                |                    bd_0_hls_inst_0_alv_MIMD_sdiv_32s_32s_32_36_1_divider_21 |        642 |        582 |       0 |   60 | 2019 |      0 |      0 |          0 |
|             grp_data_exe_wb_Pipeline_l_data_a_fu_74                    |                      bd_0_hls_inst_0_alv_MIMD_data_exe_wb_Pipeline_l_data_a |         90 |         89 |       0 |    1 |  113 |      0 |      0 |          0 |
|               (grp_data_exe_wb_Pipeline_l_data_a_fu_74)                |                      bd_0_hls_inst_0_alv_MIMD_data_exe_wb_Pipeline_l_data_a |         75 |         74 |       0 |    1 |  111 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |          bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_17 |         15 |         15 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_data_exe_wb_Pipeline_l_data_b_fu_83                    |                      bd_0_hls_inst_0_alv_MIMD_data_exe_wb_Pipeline_l_data_b |         90 |         89 |       0 |    1 |  113 |      0 |      0 |          0 |
|               (grp_data_exe_wb_Pipeline_l_data_b_fu_83)                |                      bd_0_hls_inst_0_alv_MIMD_data_exe_wb_Pipeline_l_data_b |         75 |         74 |       0 |    1 |  111 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |          bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_16 |         15 |         15 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_data_exe_wb_Pipeline_write_back_fu_104                 |                    bd_0_hls_inst_0_alv_MIMD_data_exe_wb_Pipeline_write_back |         97 |         96 |       0 |    1 |  110 |      0 |      0 |          0 |
|               (grp_data_exe_wb_Pipeline_write_back_fu_104)             |                    bd_0_hls_inst_0_alv_MIMD_data_exe_wb_Pipeline_write_back |         77 |         76 |       0 |    1 |  108 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |          bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_15 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_op_data_exe_wb_fu_120                                    |                                     bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb |       2440 |       2185 |       0 |  255 | 3162 |      0 |      0 |          3 |
|             (grp_op_data_exe_wb_fu_120)                                |                                     bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb |          6 |          6 |       0 |    0 |   24 |      0 |      0 |          0 |
|             grp_op_data_exe_wb_Pipeline_exe_fu_127                     |                        bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb_Pipeline_exe |       2320 |       2069 |       0 |  251 | 2674 |      0 |      0 |          3 |
|               (grp_op_data_exe_wb_Pipeline_exe_fu_127)                 |                        bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb_Pipeline_exe |        595 |        404 |       0 |  191 |  604 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |          bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_14 |         14 |         14 |       0 |    0 |    2 |      0 |      0 |          0 |
|               mul_32s_32s_32_2_1_U12                                   |                                 bd_0_hls_inst_0_alv_MIMD_mul_32s_32s_32_2_1 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|               sdiv_32s_32s_32_36_1_U13                                 |                               bd_0_hls_inst_0_alv_MIMD_sdiv_32s_32s_32_36_1 |       1696 |       1636 |       0 |   60 | 2051 |      0 |      0 |          0 |
|                 (sdiv_32s_32s_32_36_1_U13)                             |                               bd_0_hls_inst_0_alv_MIMD_sdiv_32s_32s_32_36_1 |       1054 |       1054 |       0 |    0 |   32 |      0 |      0 |          0 |
|                 alv_MIMD_sdiv_32s_32s_32_36_1_divider_u                |                       bd_0_hls_inst_0_alv_MIMD_sdiv_32s_32s_32_36_1_divider |        642 |        582 |       0 |   60 | 2019 |      0 |      0 |          0 |
|             grp_op_data_exe_wb_Pipeline_l_data_a_fu_109                |                   bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb_Pipeline_l_data_a |         23 |         22 |       0 |    1 |  113 |      0 |      0 |          0 |
|               (grp_op_data_exe_wb_Pipeline_l_data_a_fu_109)            |                   bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb_Pipeline_l_data_a |          9 |          8 |       0 |    1 |  111 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |          bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_13 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_op_data_exe_wb_Pipeline_l_data_b_fu_118                |                   bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb_Pipeline_l_data_b |         23 |         22 |       0 |    1 |  113 |      0 |      0 |          0 |
|               (grp_op_data_exe_wb_Pipeline_l_data_b_fu_118)            |                   bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb_Pipeline_l_data_b |          9 |          8 |       0 |    1 |  111 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |          bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_12 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_op_data_exe_wb_Pipeline_l_operation_fu_92              |                bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb_Pipeline_l_operation |         23 |         22 |       0 |    1 |  113 |      0 |      0 |          0 |
|               (grp_op_data_exe_wb_Pipeline_l_operation_fu_92)          |                bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb_Pipeline_l_operation |          9 |          8 |       0 |    1 |  111 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |          bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_11 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_101     |        bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb_Pipeline_s_operation_data_op |         19 |         19 |       0 |    0 |   15 |      0 |      0 |          0 |
|               (grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_101) |        bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb_Pipeline_s_operation_data_op |          4 |          4 |       0 |    0 |   13 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |          bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_10 |         15 |         15 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_op_data_exe_wb_Pipeline_write_back_fu_139              |                 bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb_Pipeline_write_back |         26 |         25 |       0 |    1 |  110 |      0 |      0 |          0 |
|               (grp_op_data_exe_wb_Pipeline_write_back_fu_139)          |                 bd_0_hls_inst_0_alv_MIMD_op_data_exe_wb_Pipeline_write_back |         10 |          9 |       0 |    1 |  108 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |           bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_9 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_operation_fu_174                                         |                                          bd_0_hls_inst_0_alv_MIMD_operation |        112 |        111 |       0 |    1 |  136 |      0 |      0 |          0 |
|             (grp_operation_fu_174)                                     |                                          bd_0_hls_inst_0_alv_MIMD_operation |          2 |          2 |       0 |    0 |    8 |      0 |      0 |          0 |
|             grp_operation_Pipeline_l_operation_fu_42                   |                     bd_0_hls_inst_0_alv_MIMD_operation_Pipeline_l_operation |         88 |         87 |       0 |    1 |  113 |      0 |      0 |          0 |
|               (grp_operation_Pipeline_l_operation_fu_42)               |                     bd_0_hls_inst_0_alv_MIMD_operation_Pipeline_l_operation |         72 |         71 |       0 |    1 |  111 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |           bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init_8 |         18 |         18 |       0 |    0 |    2 |      0 |      0 |          0 |
|             grp_operation_Pipeline_s_operation_data_op_fu_51           |             bd_0_hls_inst_0_alv_MIMD_operation_Pipeline_s_operation_data_op |         22 |         22 |       0 |    0 |   15 |      0 |      0 |          0 |
|               (grp_operation_Pipeline_s_operation_data_op_fu_51)       |             bd_0_hls_inst_0_alv_MIMD_operation_Pipeline_s_operation_data_op |          4 |          4 |       0 |    0 |   13 |      0 |      0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                 |             bd_0_hls_inst_0_alv_MIMD_flow_control_loop_pipe_sequential_init |         18 |         18 |       0 |    0 |    2 |      0 |      0 |          0 |
|         control_s_axi_U                                                |                                      bd_0_hls_inst_0_alv_MIMD_control_s_axi |        339 |        339 |       0 |    0 |  344 |      0 |      0 |          0 |
|         gmem0_m_axi_U                                                  |                                        bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi |        476 |        413 |       0 |   63 |  730 |      0 |      1 |          0 |
|           bus_read                                                     |                                   bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_read |        355 |        355 |       0 |    0 |  552 |      0 |      0 |          0 |
|             fifo_burst                                                 |                   bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_fifo__parameterized1 |         17 |         17 |       0 |    0 |   13 |      0 |      0 |          0 |
|               (fifo_burst)                                             |                   bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_fifo__parameterized1 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                               |                    bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_srl__parameterized0 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             fifo_rctl                                                  |                 bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_fifo__parameterized1_4 |          9 |          9 |       0 |    0 |    8 |      0 |      0 |          0 |
|             rreq_burst_conv                                            |                        bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_burst_converter |        290 |        290 |       0 |    0 |  460 |      0 |      0 |          0 |
|               (rreq_burst_conv)                                        |                        bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_burst_converter |        175 |        175 |       0 |    0 |  327 |      0 |      0 |          0 |
|               rs_req                                                   |                              bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_reg_slice |        115 |        115 |       0 |    0 |  133 |      0 |      0 |          0 |
|             rs_rdata                                                   |              bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_reg_slice__parameterized2 |         39 |         39 |       0 |    0 |   71 |      0 |      0 |          0 |
|           bus_write                                                    |                                  bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|             rs_resp                                                    |              bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|           load_unit                                                    |                                   bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_load |        119 |         56 |       0 |   63 |  175 |      0 |      1 |          0 |
|             (load_unit)                                                |                                   bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_load |          0 |          0 |       0 |    0 |   66 |      0 |      0 |          0 |
|             buff_rdata                                                 |                   bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_fifo__parameterized3 |         43 |         43 |       0 |    0 |   36 |      0 |      1 |          0 |
|               (buff_rdata)                                             |                   bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_fifo__parameterized3 |         31 |         31 |       0 |    0 |   28 |      0 |      0 |          0 |
|               U_fifo_mem                                               |                    bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_mem__parameterized0 |         12 |         12 |       0 |    0 |    8 |      0 |      1 |          0 |
|             fifo_rreq                                                  |                                   bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_fifo |         76 |         13 |       0 |   63 |   73 |      0 |      0 |          0 |
|               (fifo_rreq)                                              |                                   bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_fifo |         10 |         10 |       0 |    0 |   10 |      0 |      0 |          0 |
|               U_fifo_srl                                               |                                    bd_0_hls_inst_0_alv_MIMD_gmem0_m_axi_srl |         66 |          3 |       0 |   63 |   63 |      0 |      0 |          0 |
|         gmem1_m_axi_U                                                  |                                        bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi |        476 |        413 |       0 |   63 |  730 |      0 |      1 |          0 |
|           bus_read                                                     |                                   bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_read |        355 |        355 |       0 |    0 |  552 |      0 |      0 |          0 |
|             fifo_burst                                                 |                   bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_fifo__parameterized1 |         17 |         17 |       0 |    0 |   13 |      0 |      0 |          0 |
|               (fifo_burst)                                             |                   bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_fifo__parameterized1 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                               |                    bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_srl__parameterized0 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             fifo_rctl                                                  |                 bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_fifo__parameterized1_3 |          9 |          9 |       0 |    0 |    8 |      0 |      0 |          0 |
|             rreq_burst_conv                                            |                        bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_burst_converter |        290 |        290 |       0 |    0 |  460 |      0 |      0 |          0 |
|               (rreq_burst_conv)                                        |                        bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_burst_converter |        175 |        175 |       0 |    0 |  327 |      0 |      0 |          0 |
|               rs_req                                                   |                              bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_reg_slice |        115 |        115 |       0 |    0 |  133 |      0 |      0 |          0 |
|             rs_rdata                                                   |              bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_reg_slice__parameterized2 |         39 |         39 |       0 |    0 |   71 |      0 |      0 |          0 |
|           bus_write                                                    |                                  bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|             rs_resp                                                    |              bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|           load_unit                                                    |                                   bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_load |        119 |         56 |       0 |   63 |  175 |      0 |      1 |          0 |
|             (load_unit)                                                |                                   bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_load |          0 |          0 |       0 |    0 |   66 |      0 |      0 |          0 |
|             buff_rdata                                                 |                   bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_fifo__parameterized3 |         43 |         43 |       0 |    0 |   36 |      0 |      1 |          0 |
|               (buff_rdata)                                             |                   bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_fifo__parameterized3 |         31 |         31 |       0 |    0 |   28 |      0 |      0 |          0 |
|               U_fifo_mem                                               |                    bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_mem__parameterized0 |         12 |         12 |       0 |    0 |    8 |      0 |      1 |          0 |
|             fifo_rreq                                                  |                                   bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_fifo |         76 |         13 |       0 |   63 |   73 |      0 |      0 |          0 |
|               (fifo_rreq)                                              |                                   bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_fifo |         10 |         10 |       0 |    0 |   10 |      0 |      0 |          0 |
|               U_fifo_srl                                               |                                    bd_0_hls_inst_0_alv_MIMD_gmem1_m_axi_srl |         66 |          3 |       0 |   63 |   63 |      0 |      0 |          0 |
|         gmem2_m_axi_U                                                  |                                        bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi |        697 |        525 |       0 |  172 |  966 |      0 |      1 |          0 |
|           bus_read                                                     |                                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_read |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|             rs_rdata                                                   |              bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_reg_slice__parameterized2 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           bus_write                                                    |                                  bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_write |        566 |        458 |       0 |  108 |  774 |      0 |      0 |          0 |
|             (bus_write)                                                |                                  bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_write |          6 |          6 |       0 |    0 |   10 |      0 |      0 |          0 |
|             fifo_burst                                                 |                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized4 |         26 |         22 |       0 |    4 |   16 |      0 |      0 |          0 |
|               (fifo_burst)                                             |                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized4 |         12 |         12 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                               |                    bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_srl__parameterized2 |         14 |         10 |       0 |    4 |    4 |      0 |      0 |          0 |
|             fifo_resp                                                  |                 bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized1_1 |         17 |         16 |       0 |    1 |   13 |      0 |      0 |          0 |
|               (fifo_resp)                                              |                 bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized1_1 |         13 |         13 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                               |                  bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_srl__parameterized0_2 |          4 |          3 |       0 |    1 |    1 |      0 |      0 |          0 |
|             rs_resp                                                    |              bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|             wreq_burst_conv                                            |                        bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_burst_converter |        291 |        291 |       0 |    0 |  460 |      0 |      0 |          0 |
|               (wreq_burst_conv)                                        |                        bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_burst_converter |        177 |        177 |       0 |    0 |  327 |      0 |      0 |          0 |
|               rs_req                                                   |                              bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_reg_slice |        114 |        114 |       0 |    0 |  133 |      0 |      0 |          0 |
|             wreq_throttle                                              |                               bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_throttle |        222 |        119 |       0 |  103 |  270 |      0 |      0 |          0 |
|               (wreq_throttle)                                          |                               bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_throttle |          1 |          1 |       0 |    0 |    6 |      0 |      0 |          0 |
|               data_fifo                                                |                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized6 |         65 |         28 |       0 |   37 |   49 |      0 |      0 |          0 |
|                 (data_fifo)                                            |                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized6 |         17 |         17 |       0 |    0 |   12 |      0 |      0 |          0 |
|                 U_fifo_srl                                             |                    bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_srl__parameterized4 |         48 |         11 |       0 |   37 |   37 |      0 |      0 |          0 |
|               req_fifo                                                 |                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized5 |         83 |         17 |       0 |   66 |   78 |      0 |      0 |          0 |
|                 (req_fifo)                                             |                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized5 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |          0 |
|                 U_fifo_srl                                             |                    bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_srl__parameterized3 |         68 |          2 |       0 |   66 |   66 |      0 |      0 |          0 |
|               rs_req                                                   |              bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_reg_slice__parameterized0 |         73 |         73 |       0 |    0 |  137 |      0 |      0 |          0 |
|           load_unit                                                    |                                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_load |         17 |         17 |       0 |    0 |   12 |      0 |      0 |          0 |
|             buff_rdata                                                 |                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized3 |         17 |         17 |       0 |    0 |   12 |      0 |      0 |          0 |
|           store_unit                                                   |                                  bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_store |        110 |         46 |       0 |   64 |  175 |      0 |      1 |          0 |
|             (store_unit)                                               |                                  bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_store |          1 |          1 |       0 |    0 |   65 |      0 |      0 |          0 |
|             buff_wdata                                                 |                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized0 |         11 |         11 |       0 |    0 |   20 |      0 |      1 |          0 |
|               (buff_wdata)                                             |                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized0 |          9 |          9 |       0 |    0 |   16 |      0 |      0 |          0 |
|               U_fifo_mem                                               |                                    bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_mem |          2 |          2 |       0 |    0 |    4 |      0 |      1 |          0 |
|             fifo_wreq                                                  |                                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo |         72 |          9 |       0 |   63 |   71 |      0 |      0 |          0 |
|               (fifo_wreq)                                              |                                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo |          6 |          6 |       0 |    0 |    8 |      0 |      0 |          0 |
|               U_fifo_srl                                               |                                    bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_srl |         66 |          3 |       0 |   63 |   63 |      0 |      0 |          0 |
|             fifo_wrsp                                                  |                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized1 |         20 |         19 |       0 |    1 |   13 |      0 |      0 |          0 |
|               (fifo_wrsp)                                              |                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized1 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                               |                    bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_srl__parameterized0 |         15 |         14 |       0 |    1 |    1 |      0 |      0 |          0 |
|             user_resp                                                  |                   bd_0_hls_inst_0_alv_MIMD_gmem2_m_axi_fifo__parameterized2 |          6 |          6 |       0 |    0 |    6 |      0 |      0 |          0 |
|         gmem3_m_axi_U                                                  |                                        bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi |        476 |        413 |       0 |   63 |  730 |      0 |      1 |          0 |
|           bus_read                                                     |                                   bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_read |        355 |        355 |       0 |    0 |  552 |      0 |      0 |          0 |
|             fifo_burst                                                 |                   bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_fifo__parameterized1 |         17 |         17 |       0 |    0 |   13 |      0 |      0 |          0 |
|               (fifo_burst)                                             |                   bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_fifo__parameterized1 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |          0 |
|               U_fifo_srl                                               |                    bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_srl__parameterized0 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |          0 |
|             fifo_rctl                                                  |                 bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_fifo__parameterized1_0 |          9 |          9 |       0 |    0 |    8 |      0 |      0 |          0 |
|             rreq_burst_conv                                            |                        bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_burst_converter |        290 |        290 |       0 |    0 |  460 |      0 |      0 |          0 |
|               (rreq_burst_conv)                                        |                        bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_burst_converter |        175 |        175 |       0 |    0 |  327 |      0 |      0 |          0 |
|               rs_req                                                   |                              bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_reg_slice |        115 |        115 |       0 |    0 |  133 |      0 |      0 |          0 |
|             rs_rdata                                                   |              bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_reg_slice__parameterized2 |         39 |         39 |       0 |    0 |   71 |      0 |      0 |          0 |
|           bus_write                                                    |                                  bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|             rs_resp                                                    |              bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|           load_unit                                                    |                                   bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_load |        119 |         56 |       0 |   63 |  175 |      0 |      1 |          0 |
|             (load_unit)                                                |                                   bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_load |          0 |          0 |       0 |    0 |   66 |      0 |      0 |          0 |
|             buff_rdata                                                 |                   bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_fifo__parameterized3 |         43 |         43 |       0 |    0 |   36 |      0 |      1 |          0 |
|               (buff_rdata)                                             |                   bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_fifo__parameterized3 |         31 |         31 |       0 |    0 |   28 |      0 |      0 |          0 |
|               U_fifo_mem                                               |                    bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_mem__parameterized0 |         12 |         12 |       0 |    0 |    8 |      0 |      1 |          0 |
|             fifo_rreq                                                  |                                   bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_fifo |         76 |         13 |       0 |   63 |   73 |      0 |      0 |          0 |
|               (fifo_rreq)                                              |                                   bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_fifo |         10 |         10 |       0 |    0 |   10 |      0 |      0 |          0 |
|               U_fifo_srl                                               |                                    bd_0_hls_inst_0_alv_MIMD_gmem3_m_axi_srl |         66 |          3 |       0 |   63 |   63 |      0 |      0 |          0 |
+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


