

================================================================
== Vitis HLS Report for 'load_misc_weights'
================================================================
* Date:           Mon Dec 20 18:46:09 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.112 us|  0.112 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                       |                                             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                        Instance                       |                    Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_load_misc_weights_Pipeline_VITIS_LOOP_387_2_fu_75  |load_misc_weights_Pipeline_VITIS_LOOP_387_2  |       19|       19|  76.000 ns|  76.000 ns|   19|   19|       no|
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       49|       73|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      226|    -|
|Register             |        -|     -|       73|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      122|      299|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+---------------------------------------------+---------+----+----+----+-----+
    |                        Instance                       |                    Module                   | BRAM_18K| DSP| FF | LUT| URAM|
    +-------------------------------------------------------+---------------------------------------------+---------+----+----+----+-----+
    |grp_load_misc_weights_Pipeline_VITIS_LOOP_387_2_fu_75  |load_misc_weights_Pipeline_VITIS_LOOP_387_2  |        0|   0|  49|  73|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+----+----+-----+
    |Total                                                  |                                             |        0|   0|  49|  73|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  59|         11|    1|         11|
    |m_axi_mem_ARADDR    |  20|          4|   64|        256|
    |m_axi_mem_ARBURST   |   9|          2|    2|          4|
    |m_axi_mem_ARCACHE   |   9|          2|    4|          8|
    |m_axi_mem_ARID      |   9|          2|    1|          2|
    |m_axi_mem_ARLEN     |  20|          4|   32|        128|
    |m_axi_mem_ARLOCK    |   9|          2|    2|          4|
    |m_axi_mem_ARPROT    |   9|          2|    3|          6|
    |m_axi_mem_ARQOS     |   9|          2|    4|          8|
    |m_axi_mem_ARREGION  |   9|          2|    4|          8|
    |m_axi_mem_ARSIZE    |   9|          2|    3|          6|
    |m_axi_mem_ARUSER    |   9|          2|    1|          2|
    |m_axi_mem_ARVALID   |  14|          3|    1|          3|
    |m_axi_mem_RREADY    |  14|          3|    1|          3|
    |mem_blk_n_AR        |   9|          2|    1|          2|
    |mem_blk_n_R         |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 226|         47|  125|        453|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |  10|   0|   10|          0|
    |grp_load_misc_weights_Pipeline_VITIS_LOOP_387_2_fu_75_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_142                                                    |  62|   0|   62|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |  73|   0|   73|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|               load_misc_weights|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|               load_misc_weights|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|               load_misc_weights|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|               load_misc_weights|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|               load_misc_weights|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|               load_misc_weights|  return value|
|m_axi_mem_AWVALID               |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_AWREADY               |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_AWADDR                |  out|   64|       m_axi|                             mem|       pointer|
|m_axi_mem_AWID                  |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_AWLEN                 |  out|   32|       m_axi|                             mem|       pointer|
|m_axi_mem_AWSIZE                |  out|    3|       m_axi|                             mem|       pointer|
|m_axi_mem_AWBURST               |  out|    2|       m_axi|                             mem|       pointer|
|m_axi_mem_AWLOCK                |  out|    2|       m_axi|                             mem|       pointer|
|m_axi_mem_AWCACHE               |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_AWPROT                |  out|    3|       m_axi|                             mem|       pointer|
|m_axi_mem_AWQOS                 |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_AWREGION              |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_AWUSER                |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_WVALID                |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_WREADY                |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_WDATA                 |  out|   32|       m_axi|                             mem|       pointer|
|m_axi_mem_WSTRB                 |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_WLAST                 |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_WID                   |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_WUSER                 |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_ARVALID               |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_ARREADY               |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_ARADDR                |  out|   64|       m_axi|                             mem|       pointer|
|m_axi_mem_ARID                  |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_ARLEN                 |  out|   32|       m_axi|                             mem|       pointer|
|m_axi_mem_ARSIZE                |  out|    3|       m_axi|                             mem|       pointer|
|m_axi_mem_ARBURST               |  out|    2|       m_axi|                             mem|       pointer|
|m_axi_mem_ARLOCK                |  out|    2|       m_axi|                             mem|       pointer|
|m_axi_mem_ARCACHE               |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_ARPROT                |  out|    3|       m_axi|                             mem|       pointer|
|m_axi_mem_ARQOS                 |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_ARREGION              |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_ARUSER                |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_RVALID                |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_RREADY                |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_RDATA                 |   in|   32|       m_axi|                             mem|       pointer|
|m_axi_mem_RLAST                 |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_RID                   |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_RUSER                 |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_RRESP                 |   in|    2|       m_axi|                             mem|       pointer|
|m_axi_mem_BVALID                |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_BREADY                |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_BRESP                 |   in|    2|       m_axi|                             mem|       pointer|
|m_axi_mem_BID                   |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_BUSER                 |   in|    1|       m_axi|                             mem|       pointer|
|graph_pred_linear_weight_fixed  |   in|   64|     ap_none|  graph_pred_linear_weight_fixed|        scalar|
|graph_pred_linear_bias_fixed    |   in|   64|     ap_none|    graph_pred_linear_bias_fixed|        scalar|
|pred_linear_bias_V_0            |  out|   28|      ap_vld|            pred_linear_bias_V_0|       pointer|
|pred_linear_bias_V_0_ap_vld     |  out|    1|      ap_vld|            pred_linear_bias_V_0|       pointer|
|pred_linear_weight_V_address0   |  out|    4|   ap_memory|            pred_linear_weight_V|         array|
|pred_linear_weight_V_ce0        |  out|    1|   ap_memory|            pred_linear_weight_V|         array|
|pred_linear_weight_V_we0        |  out|    1|   ap_memory|            pred_linear_weight_V|         array|
|pred_linear_weight_V_d0         |  out|   28|   ap_memory|            pred_linear_weight_V|         array|
+--------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%graph_pred_linear_bias_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %graph_pred_linear_bias_fixed" [GAT_compute.cpp:386]   --->   Operation 11 'read' 'graph_pred_linear_bias_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln386_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_linear_bias_fixed_read, i32 2, i32 63" [GAT_compute.cpp:386]   --->   Operation 12 'partselect' 'trunc_ln386_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln386 = sext i62 %trunc_ln386_1" [GAT_compute.cpp:386]   --->   Operation 13 'sext' 'sext_ln386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln386" [GAT_compute.cpp:386]   --->   Operation 14 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [7/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 1" [GAT_compute.cpp:386]   --->   Operation 15 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%graph_pred_linear_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %graph_pred_linear_weight_fixed" [GAT_compute.cpp:386]   --->   Operation 16 'read' 'graph_pred_linear_weight_fixed_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [6/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 1" [GAT_compute.cpp:386]   --->   Operation 17 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_linear_weight_fixed_read, i32 2, i32 63" [GAT_compute.cpp:387]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln387 = sext i62 %trunc_ln" [GAT_compute.cpp:387]   --->   Operation 19 'sext' 'sext_ln387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%mem_addr_5 = getelementptr i32 %mem, i64 %sext_ln387" [GAT_compute.cpp:387]   --->   Operation 20 'getelementptr' 'mem_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [7/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 16" [GAT_compute.cpp:387]   --->   Operation 21 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 22 [5/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 1" [GAT_compute.cpp:386]   --->   Operation 22 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 23 [6/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 16" [GAT_compute.cpp:387]   --->   Operation 23 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 24 [4/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 1" [GAT_compute.cpp:386]   --->   Operation 24 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 25 [5/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 16" [GAT_compute.cpp:387]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 26 [3/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 1" [GAT_compute.cpp:386]   --->   Operation 26 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 27 [4/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 16" [GAT_compute.cpp:387]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 28 [2/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 1" [GAT_compute.cpp:386]   --->   Operation 28 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 29 [3/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 16" [GAT_compute.cpp:387]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 30 [1/7] (2.92ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %mem_addr, i32 1" [GAT_compute.cpp:386]   --->   Operation 30 'readreq' 'mem_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 31 [2/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 16" [GAT_compute.cpp:387]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 32 [1/1] (2.92ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %mem_addr" [GAT_compute.cpp:386]   --->   Operation 32 'read' 'mem_addr_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln386 = trunc i32 %mem_addr_read" [GAT_compute.cpp:386]   --->   Operation 33 'trunc' 'trunc_ln386' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln386 = store i28 %trunc_ln386, i28 %pred_linear_bias_V_0" [GAT_compute.cpp:386]   --->   Operation 34 'store' 'store_ln386' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 16" [GAT_compute.cpp:387]   --->   Operation 35 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln387 = call void @load_misc_weights_Pipeline_VITIS_LOOP_387_2, i32 %mem, i62 %trunc_ln, i28 %pred_linear_weight_V" [GAT_compute.cpp:387]   --->   Operation 36 'call' 'call_ln387' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_17, i32 0, i32 0, void @empty_20, i32 0, i32 100000, void @empty_21, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln387 = call void @load_misc_weights_Pipeline_VITIS_LOOP_387_2, i32 %mem, i62 %trunc_ln, i28 %pred_linear_weight_V" [GAT_compute.cpp:387]   --->   Operation 38 'call' 'call_ln387' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln391 = ret" [GAT_compute.cpp:391]   --->   Operation 39 'ret' 'ret_ln391' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ graph_pred_linear_weight_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ graph_pred_linear_bias_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pred_linear_bias_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pred_linear_weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
graph_pred_linear_bias_fixed_read   (read         ) [ 00000000000]
trunc_ln386_1                       (partselect   ) [ 00000000000]
sext_ln386                          (sext         ) [ 00000000000]
mem_addr                            (getelementptr) [ 00111111100]
graph_pred_linear_weight_fixed_read (read         ) [ 00000000000]
trunc_ln                            (partselect   ) [ 00011111111]
sext_ln387                          (sext         ) [ 00000000000]
mem_addr_5                          (getelementptr) [ 00011111100]
mem_load_req                        (readreq      ) [ 00000000000]
mem_addr_read                       (read         ) [ 00000000000]
trunc_ln386                         (trunc        ) [ 00000000000]
store_ln386                         (store        ) [ 00000000000]
empty                               (readreq      ) [ 00000000000]
specinterface_ln0                   (specinterface) [ 00000000000]
call_ln387                          (call         ) [ 00000000000]
ret_ln391                           (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="graph_pred_linear_weight_fixed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_pred_linear_weight_fixed"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="graph_pred_linear_bias_fixed">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_pred_linear_bias_fixed"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pred_linear_bias_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pred_linear_bias_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pred_linear_weight_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pred_linear_weight_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_misc_weights_Pipeline_VITIS_LOOP_387_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="graph_pred_linear_bias_fixed_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="0" index="1" bw="64" slack="0"/>
<pin id="47" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="graph_pred_linear_bias_fixed_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_readreq_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_req/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="graph_pred_linear_weight_fixed_read_read_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="64" slack="0"/>
<pin id="59" dir="0" index="1" bw="64" slack="0"/>
<pin id="60" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="graph_pred_linear_weight_fixed_read/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_readreq_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="0" index="2" bw="6" slack="0"/>
<pin id="67" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="mem_addr_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="7"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/8 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_load_misc_weights_Pipeline_VITIS_LOOP_387_2_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="62" slack="7"/>
<pin id="79" dir="0" index="3" bw="28" slack="0"/>
<pin id="80" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln387/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln386_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="62" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="0" index="3" bw="7" slack="0"/>
<pin id="89" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln386_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln386_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="62" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln386/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mem_addr_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="trunc_ln_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="62" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="0" index="2" bw="3" slack="0"/>
<pin id="109" dir="0" index="3" bw="7" slack="0"/>
<pin id="110" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sext_ln387_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="62" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln387/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="mem_addr_5_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_5/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln386_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln386_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="28" slack="0"/>
<pin id="132" dir="0" index="1" bw="28" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln386/8 "/>
</bind>
</comp>

<comp id="136" class="1005" name="mem_addr_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="142" class="1005" name="trunc_ln_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="62" slack="7"/>
<pin id="144" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="147" class="1005" name="mem_addr_5_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="20" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="75" pin=3"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="44" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="97"><net_src comp="84" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="94" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="98" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="57" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="118"><net_src comp="105" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="115" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="119" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="129"><net_src comp="70" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="98" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="145"><net_src comp="105" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="150"><net_src comp="119" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="63" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {}
	Port: pred_linear_bias_V_0 | {8 }
	Port: pred_linear_weight_V | {9 10 }
 - Input state : 
	Port: load_misc_weights : mem | {1 2 3 4 5 6 7 8 9 10 }
	Port: load_misc_weights : graph_pred_linear_weight_fixed | {2 }
	Port: load_misc_weights : graph_pred_linear_bias_fixed | {1 }
	Port: load_misc_weights : pred_linear_bias_V_0 | {}
	Port: load_misc_weights : pred_linear_weight_V | {}
  - Chain level:
	State 1
		sext_ln386 : 1
		mem_addr : 2
		mem_load_req : 3
	State 2
		sext_ln387 : 1
		mem_addr_5 : 2
		empty : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		store_ln386 : 1
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|
| Operation|                    Functional Unit                    |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|
|   call   | grp_load_misc_weights_Pipeline_VITIS_LOOP_387_2_fu_75 |   103   |    21   |
|----------|-------------------------------------------------------|---------|---------|
|          |      graph_pred_linear_bias_fixed_read_read_fu_44     |    0    |    0    |
|   read   |     graph_pred_linear_weight_fixed_read_read_fu_57    |    0    |    0    |
|          |                mem_addr_read_read_fu_70               |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|
|  readreq |                   grp_readreq_fu_50                   |    0    |    0    |
|          |                   grp_readreq_fu_63                   |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|
|partselect|                  trunc_ln386_1_fu_84                  |    0    |    0    |
|          |                    trunc_ln_fu_105                    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|
|   sext   |                    sext_ln386_fu_94                   |    0    |    0    |
|          |                   sext_ln387_fu_115                   |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|
|   trunc  |                   trunc_ln386_fu_126                  |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|
|   Total  |                                                       |   103   |    21   |
|----------|-------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|mem_addr_5_reg_147|   32   |
| mem_addr_reg_136 |   32   |
| trunc_ln_reg_142 |   62   |
+------------------+--------+
|       Total      |   126  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_50 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_63 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  0.774  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   103  |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   126  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   229  |   39   |
+-----------+--------+--------+--------+
