Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Reading design: MOTOR_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MOTOR_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MOTOR_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : MOTOR_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/Documents/P6_MOTOR/MOTOR.vhd" into library work
Parsing entity <MOTOR>.
Parsing architecture <Behavioral> of entity <motor>.
Parsing VHDL file "/home/ise/Documents/P6_MOTOR/DISPLAY_4X7SEGMENTOS.vhd" into library work
Parsing entity <DISPLAY_4X7SEGMENTOS>.
Parsing architecture <Behavioral> of entity <display_4x7segmentos>.
Parsing VHDL file "/home/ise/Documents/P6_MOTOR/BOTON.vhd" into library work
Parsing entity <BOTON>.
Parsing architecture <Behavioral> of entity <boton>.
Parsing VHDL file "/home/ise/Documents/P6_MOTOR/MOTOR_top.vhd" into library work
Parsing entity <MOTOR_top>.
Parsing architecture <Behavioral> of entity <motor_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MOTOR_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <BOTON> (architecture <Behavioral>) from library <work>.

Elaborating entity <DISPLAY_4X7SEGMENTOS> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/ise/Documents/P6_MOTOR/DISPLAY_4X7SEGMENTOS.vhd" Line 25: Using initial value 104167 for conta_ulti since it is never assigned
INFO:HDLCompiler:679 - "/home/ise/Documents/P6_MOTOR/DISPLAY_4X7SEGMENTOS.vhd" Line 48. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ise/Documents/P6_MOTOR/DISPLAY_4X7SEGMENTOS.vhd" Line 56. Case statement is complete. others clause is never selected

Elaborating entity <MOTOR> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Documents/P6_MOTOR/MOTOR.vhd" Line 34. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/ise/Documents/P6_MOTOR/MOTOR.vhd" Line 70: contmot should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MOTOR_top>.
    Related source file is "/home/ise/Documents/P6_MOTOR/MOTOR_top.vhd".
    Summary:
	no macro.
Unit <MOTOR_top> synthesized.

Synthesizing Unit <BOTON>.
    Related source file is "/home/ise/Documents/P6_MOTOR/BOTON.vhd".
    Found 1-bit register for signal <SENTIDO>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <BOTON> synthesized.

Synthesizing Unit <DISPLAY_4X7SEGMENTOS>.
    Related source file is "/home/ise/Documents/P6_MOTOR/DISPLAY_4X7SEGMENTOS.vhd".
    Found 17-bit register for signal <conta>.
    Found 16-bit register for signal <SEG>.
    Found 2-bit register for signal <disp>.
    Found 1-bit register for signal <SAL_FREC>.
    Found 17-bit adder for signal <conta[16]_GND_8_o_add_1_OUT> created at line 35.
    Found 2-bit adder for signal <disp[1]_GND_8_o_add_8_OUT> created at line 60.
    Found 4x32-bit Read Only RAM for signal <_n0045>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DISPLAY_4X7SEGMENTOS> synthesized.

Synthesizing Unit <MOTOR>.
    Related source file is "/home/ise/Documents/P6_MOTOR/MOTOR.vhd".
    Found 3-bit register for signal <contmot>.
    Found 23-bit register for signal <conta>.
    Found 4-bit register for signal <MOTORAPA>.
    Found 1-bit register for signal <SAL_FREC>.
    Found 23-bit adder for signal <conta[22]_GND_9_o_add_2_OUT> created at line 44.
    Found 3-bit adder for signal <contmot[2]_GND_9_o_add_9_OUT> created at line 68.
    Found 8x8-bit Read Only RAM for signal <_n0056>
    Found 23-bit comparator equal for signal <conta_ulti[22]_conta[22]_equal_2_o> created at line 40
    Found 3-bit comparator greater for signal <PWR_8_o_contmot[2]_LessThan_15_o> created at line 70
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <MOTOR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x32-bit single-port Read Only RAM                    : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 4
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 23-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 3
 16-bit register                                       : 1
 17-bit register                                       : 1
 2-bit register                                        : 1
 23-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 2
 23-bit comparator equal                               : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 3
 16-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DISPLAY_4X7SEGMENTOS>.
The following registers are absorbed into counter <conta>: 1 register on signal <conta>.
The following registers are absorbed into counter <disp>: 1 register on signal <disp>.
INFO:Xst:3231 - The small RAM <Mram__n0045> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 32-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <disp>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DISPLAY_4X7SEGMENTOS> synthesized (advanced).

Synthesizing (advanced) Unit <MOTOR>.
The following registers are absorbed into counter <conta>: 1 register on signal <conta>.
INFO:Xst:3231 - The small RAM <Mram__n0056> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <contmot>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MOTOR> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x32-bit single-port distributed Read Only RAM        : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 23-bit up counter                                     : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Comparators                                          : 2
 23-bit comparator equal                               : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 2
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SEG_0> (without init value) has a constant value of 1 in block <DISPLAY_4X7SEGMENTOS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SEG_1> (without init value) has a constant value of 1 in block <DISPLAY_4X7SEGMENTOS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SEG_2> (without init value) has a constant value of 1 in block <DISPLAY_4X7SEGMENTOS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SEG_3> (without init value) has a constant value of 1 in block <DISPLAY_4X7SEGMENTOS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SEG_8> (without init value) has a constant value of 1 in block <DISPLAY_4X7SEGMENTOS>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MOTOR_top> ...

Optimizing unit <MOTOR> ...

Optimizing unit <DISPLAY_4X7SEGMENTOS> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MOTOR_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MOTOR_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 184
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 16
#      LUT2                        : 36
#      LUT3                        : 8
#      LUT4                        : 6
#      LUT5                        : 5
#      LUT6                        : 22
#      MUXCY                       : 46
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 63
#      FD                          : 43
#      FDCE                        : 2
#      FDE                         : 15
#      FDPE                        : 1
#      FDRE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 5
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              63  out of  11440     0%  
 Number of Slice LUTs:                   96  out of   5720     1%  
    Number used as Logic:                96  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     96
   Number with an unused Flip Flop:      33  out of     96    34%  
   Number with an unused LUT:             0  out of     96     0%  
   Number of fully used LUT-FF pairs:    63  out of     96    65%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    160    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 43    |
U3/SAL_FREC                        | NONE(U3/MOTORAPA_3)    | 7     |
U2/SAL_FREC                        | NONE(U2/disp_1)        | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.776ns (Maximum Frequency: 209.391MHz)
   Minimum input arrival time before clock: 7.132ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: 5.597ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.776ns (frequency: 209.391MHz)
  Total number of paths / destination ports: 7638 / 43
-------------------------------------------------------------------------
Delay:               4.776ns (Levels of Logic = 32)
  Source:            U3/conta_3 (FF)
  Destination:       U3/conta_22 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: U3/conta_3 to U3/conta_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.002  U3/conta_3 (U3/conta_3)
     LUT6:I2->O            1   0.254   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_lut<0> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<0> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<1> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<2> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<3> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<4> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<5> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<5>)
     MUXCY:CI->O          25   0.023   1.403  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<6> (U3/conta_ulti[22]_conta[22]_equal_2_o)
     LUT2:I1->O            1   0.254   0.000  U3/Mcount_conta_lut<0> (U3/Mcount_conta_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U3/Mcount_conta_cy<0> (U3/Mcount_conta_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<1> (U3/Mcount_conta_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<2> (U3/Mcount_conta_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<3> (U3/Mcount_conta_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<4> (U3/Mcount_conta_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<5> (U3/Mcount_conta_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<6> (U3/Mcount_conta_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<7> (U3/Mcount_conta_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<8> (U3/Mcount_conta_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<9> (U3/Mcount_conta_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<10> (U3/Mcount_conta_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<11> (U3/Mcount_conta_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<12> (U3/Mcount_conta_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<13> (U3/Mcount_conta_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<14> (U3/Mcount_conta_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<15> (U3/Mcount_conta_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<16> (U3/Mcount_conta_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<17> (U3/Mcount_conta_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<18> (U3/Mcount_conta_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<19> (U3/Mcount_conta_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<20> (U3/Mcount_conta_cy<20>)
     MUXCY:CI->O           0   0.023   0.000  U3/Mcount_conta_cy<21> (U3/Mcount_conta_cy<21>)
     XORCY:CI->O           1   0.206   0.000  U3/Mcount_conta_xor<22> (U3/Mcount_conta22)
     FD:D                      0.074          U3/conta_22
    ----------------------------------------
    Total                      4.776ns (2.371ns logic, 2.405ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U3/SAL_FREC'
  Clock period: 3.088ns (frequency: 323.834MHz)
  Total number of paths / destination ports: 27 / 10
-------------------------------------------------------------------------
Delay:               3.088ns (Levels of Logic = 1)
  Source:            U3/contmot_2 (FF)
  Destination:       U3/contmot_2 (FF)
  Source Clock:      U3/SAL_FREC rising
  Destination Clock: U3/SAL_FREC rising

  Data Path: U3/contmot_2 to U3/contmot_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.525   1.104  U3/contmot_2 (U3/contmot_2)
     LUT3:I0->O            3   0.235   0.765  U3/PWR_8_o_contmot[2]_LessThan_15_o1 (U3/PWR_8_o_contmot[2]_LessThan_15_o)
     FDPE:PRE                  0.459          U3/contmot_0
    ----------------------------------------
    Total                      3.088ns (1.219ns logic, 1.869ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U2/SAL_FREC'
  Clock period: 3.165ns (frequency: 315.956MHz)
  Total number of paths / destination ports: 27 / 15
-------------------------------------------------------------------------
Delay:               3.165ns (Levels of Logic = 1)
  Source:            U2/disp_1 (FF)
  Destination:       U2/disp_1 (FF)
  Source Clock:      U2/SAL_FREC rising
  Destination Clock: U2/SAL_FREC rising

  Data Path: U2/disp_1 to U2/disp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.525   1.206  U2/disp_1 (U2/disp_1)
     LUT3:I1->O            2   0.250   0.725  U2/_n00331 (U2/_n0033)
     FDRE:R                    0.459          U2/disp_0
    ----------------------------------------
    Total                      3.165ns (1.234ns logic, 1.931ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 6603 / 25
-------------------------------------------------------------------------
Offset:              7.132ns (Levels of Logic = 34)
  Source:            SEL<1> (PAD)
  Destination:       U3/conta_22 (FF)
  Destination Clock: CLK rising

  Data Path: SEL<1> to U3/conta_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   1.084  SEL_1_IBUF (LEDSW_1_OBUF)
     LUT2:I0->O            3   0.250   1.221  U3/_n0061<1>1 (U3/conta_ulti<11>)
     LUT6:I0->O            1   0.254   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_lut<0> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<0> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<1> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<2> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<3> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<4> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<5> (U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<5>)
     MUXCY:CI->O          25   0.023   1.403  U3/Mcompar_conta_ulti[22]_conta[22]_equal_2_o_cy<6> (U3/conta_ulti[22]_conta[22]_equal_2_o)
     LUT2:I1->O            1   0.254   0.000  U3/Mcount_conta_lut<0> (U3/Mcount_conta_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U3/Mcount_conta_cy<0> (U3/Mcount_conta_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<1> (U3/Mcount_conta_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<2> (U3/Mcount_conta_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<3> (U3/Mcount_conta_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<4> (U3/Mcount_conta_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<5> (U3/Mcount_conta_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<6> (U3/Mcount_conta_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<7> (U3/Mcount_conta_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<8> (U3/Mcount_conta_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<9> (U3/Mcount_conta_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<10> (U3/Mcount_conta_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<11> (U3/Mcount_conta_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<12> (U3/Mcount_conta_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<13> (U3/Mcount_conta_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<14> (U3/Mcount_conta_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<15> (U3/Mcount_conta_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<16> (U3/Mcount_conta_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<17> (U3/Mcount_conta_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<18> (U3/Mcount_conta_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<19> (U3/Mcount_conta_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U3/Mcount_conta_cy<20> (U3/Mcount_conta_cy<20>)
     MUXCY:CI->O           0   0.023   0.000  U3/Mcount_conta_cy<21> (U3/Mcount_conta_cy<21>)
     XORCY:CI->O           1   0.206   0.000  U3/Mcount_conta_xor<22> (U3/Mcount_conta22)
     FD:D                      0.074          U3/conta_22
    ----------------------------------------
    Total                      7.132ns (3.424ns logic, 3.708ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U3/SAL_FREC'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.987ns (Levels of Logic = 1)
  Source:            ENABLE (PAD)
  Destination:       U3/MOTORAPA_3 (FF)
  Destination Clock: U3/SAL_FREC rising

  Data Path: ENABLE to U3/MOTORAPA_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.328   1.357  ENABLE_IBUF (LEDSW_7_OBUF)
     FDPE:CE                   0.302          U3/contmot_0
    ----------------------------------------
    Total                      2.987ns (1.630ns logic, 1.357ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U2/SAL_FREC'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              4.333ns (Levels of Logic = 2)
  Source:            ENABLE (PAD)
  Destination:       U2/disp_1 (FF)
  Destination Clock: U2/SAL_FREC rising

  Data Path: ENABLE to U2/disp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.328   1.586  ENABLE_IBUF (LEDSW_7_OBUF)
     LUT3:I0->O            2   0.235   0.725  U2/_n00331 (U2/_n0033)
     FDRE:R                    0.459          U2/disp_0
    ----------------------------------------
    Total                      4.333ns (2.022ns logic, 2.311ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/SAL_FREC'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            U3/MOTORAPA_3 (FF)
  Destination:       MOTORAPA<3> (PAD)
  Source Clock:      U3/SAL_FREC rising

  Data Path: U3/MOTORAPA_3 to MOTORAPA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  U3/MOTORAPA_3 (U3/MOTORAPA_3)
     OBUF:I->O                 2.912          MOTORAPA_3_OBUF (MOTORAPA<3>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U2/SAL_FREC'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            U2/SEG_15 (FF)
  Destination:       SEG<15> (PAD)
  Source Clock:      U2/SAL_FREC rising

  Data Path: U2/SEG_15 to SEG<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  U2/SEG_15 (U2/SEG_15)
     OBUF:I->O                 2.912          SEG_15_OBUF (SEG<15>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               5.597ns (Levels of Logic = 2)
  Source:            ENABLE (PAD)
  Destination:       LEDSW<7> (PAD)

  Data Path: ENABLE to LEDSW<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.328   1.357  ENABLE_IBUF (LEDSW_7_OBUF)
     OBUF:I->O                 2.912          LEDSW_7_OBUF (LEDSW<7>)
    ----------------------------------------
    Total                      5.597ns (4.240ns logic, 1.357ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.776|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U2/SAL_FREC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.131|         |         |         |
U2/SAL_FREC    |    3.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/SAL_FREC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.922|         |         |         |
U3/SAL_FREC    |    3.088|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 22.22 secs
 
--> 


Total memory usage is 388688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

