Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Aug 29 22:13:38 2024
| Host         : cadence33 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                69          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.100        0.000                      0                  759        0.041        0.000                      0                  759        3.000        0.000                       0                   460  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        4.415        0.000                      0                  354        0.041        0.000                      0                  354        4.500        0.000                       0                   211  
  clk40MHz_clk_wiz_0         1.967        0.000                      0                  405        0.056        0.000                      0                  405       11.520        0.000                       0                   245  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         1.100        0.000                      0                   15        0.204        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.495ns (27.296%)  route 3.982ns (72.704%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    -0.942    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.478    -0.464 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.165     0.701    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.317     1.018 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.594     1.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.328     1.940 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.607     2.547    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.671 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.976     3.647    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X6Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.771 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4/O
                         net (fo=1, routed)           0.640     4.411    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124     4.535 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.535    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_39
    SLICE_X5Y52          FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.508     8.512    u_top_vga/u_mouse_ctl/CLK
    SLICE_X5Y52          FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.484     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X5Y52          FDPE (Setup_fdpe_C_D)        0.029     8.950    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.239ns (25.575%)  route 3.606ns (74.425%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.635    -0.877    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y46          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.419    -0.458 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.975     0.517    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.296     0.813 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.299     1.112    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I4_O)        0.124     1.236 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.159     1.395    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124     1.519 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.300     1.819    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.124     1.943 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.367     3.310    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.152     3.462 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[35]_i_1/O
                         net (fo=1, routed)           0.506     3.968    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_4
    SLICE_X5Y52          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.508     8.512    u_top_vga/u_mouse_ctl/CLK
    SLICE_X5Y52          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/C
                         clock pessimism              0.484     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X5Y52          FDCE (Setup_fdce_C_D)       -0.255     8.666    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.371ns (26.321%)  route 3.838ns (73.679%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    -0.942    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.478    -0.464 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.165     0.701    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.317     1.018 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.594     1.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.328     1.940 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.607     2.547    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.671 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.472     4.143    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X6Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.267 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000     4.267    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_7
    SLICE_X6Y53          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.507     8.511    u_top_vga/u_mouse_ctl/CLK
    SLICE_X6Y53          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/C
                         clock pessimism              0.484     8.995    
                         clock uncertainty           -0.074     8.920    
    SLICE_X6Y53          FDCE (Setup_fdce_C_D)        0.081     9.001    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.371ns (26.763%)  route 3.752ns (73.237%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    -0.942    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.478    -0.464 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.165     0.701    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.317     1.018 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.594     1.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.328     1.940 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.607     2.547    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.671 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.386     4.057    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124     4.181 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000     4.181    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_10
    SLICE_X7Y53          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.507     8.511    u_top_vga/u_mouse_ctl/CLK
    SLICE_X7Y53          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/C
                         clock pessimism              0.484     8.995    
                         clock uncertainty           -0.074     8.920    
    SLICE_X7Y53          FDCE (Setup_fdce_C_D)        0.029     8.949    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -4.181    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.371ns (27.552%)  route 3.605ns (72.448%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    -0.942    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.478    -0.464 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.165     0.701    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.317     1.018 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.594     1.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.328     1.940 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.607     2.547    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.671 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.240     3.911    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     4.035 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     4.035    u_top_vga/u_mouse_ctl/periodic_check_cnt[18]
    SLICE_X8Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.441     8.445    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[18]/C
                         clock pessimism              0.484     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.077     8.931    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.393ns (27.871%)  route 3.605ns (72.129%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    -0.942    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.478    -0.464 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.165     0.701    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.317     1.018 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.594     1.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.328     1.940 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.607     2.547    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.671 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.240     3.911    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.146     4.057 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     4.057    u_top_vga/u_mouse_ctl/periodic_check_cnt[21]
    SLICE_X8Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.441     8.445    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[21]/C
                         clock pessimism              0.484     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.118     8.972    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.972    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.371ns (27.472%)  route 3.620ns (72.528%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    -0.942    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.478    -0.464 r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.165     0.701    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.317     1.018 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.594     1.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.328     1.940 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.607     2.547    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.671 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.254     3.925    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X6Y52          LUT6 (Prop_lut6_I0_O)        0.124     4.049 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000     4.049    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_5
    SLICE_X6Y52          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.508     8.512    u_top_vga/u_mouse_ctl/CLK
    SLICE_X6Y52          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/C
                         clock pessimism              0.484     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X6Y52          FDCE (Setup_fdce_C_D)        0.079     9.000    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 1.371ns (28.726%)  route 3.402ns (71.274%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    -0.942    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.478    -0.464 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.165     0.701    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.317     1.018 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.594     1.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.328     1.940 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.607     2.547    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.671 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.036     3.707    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X8Y45          LUT2 (Prop_lut2_I1_O)        0.124     3.831 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.831    u_top_vga/u_mouse_ctl/periodic_check_cnt[2]
    SLICE_X8Y45          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.450     8.455    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y45          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[2]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.081     9.039    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.399ns (29.142%)  route 3.402ns (70.858%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    -0.942    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.478    -0.464 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.165     0.701    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.317     1.018 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.594     1.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.328     1.940 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.607     2.547    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.671 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.036     3.707    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X8Y45          LUT2 (Prop_lut2_I1_O)        0.152     3.859 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.859    u_top_vga/u_mouse_ctl/periodic_check_cnt[3]
    SLICE_X8Y45          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.450     8.455    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y45          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]/C
                         clock pessimism              0.578     9.032    
                         clock uncertainty           -0.074     8.958    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.118     9.076    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -3.859    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.371ns (29.129%)  route 3.336ns (70.871%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    -0.942    u_top_vga/u_mouse_ctl/CLK
    SLICE_X8Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.478    -0.464 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.165     0.701    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X8Y45          LUT4 (Prop_lut4_I0_O)        0.317     1.018 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.594     1.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.328     1.940 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.607     2.547    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.671 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.970     3.641    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X6Y52          LUT5 (Prop_lut5_I1_O)        0.124     3.765 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[30]_i_1/O
                         net (fo=1, routed)           0.000     3.765    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_9
    SLICE_X6Y52          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.508     8.512    u_top_vga/u_mouse_ctl/CLK
    SLICE_X6Y52          FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/C
                         clock pessimism              0.484     8.996    
                         clock uncertainty           -0.074     8.921    
    SLICE_X6Y52          FDCE (Setup_fdce_C_D)        0.077     8.998    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                  5.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.155%)  route 0.192ns (47.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.596    -0.585    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.421 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[1]/Q
                         net (fo=3, routed)           0.192    -0.230    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[1]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.045    -0.185 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_done_i_1/O
                         net (fo=1, routed)           0.000    -0.185    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_done_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.864    -0.825    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X3Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_done_reg/C
                         clock pessimism              0.508    -0.316    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091    -0.225    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_done_reg
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.596    -0.585    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.295    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.139 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.085 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.085    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_7
    SLICE_X2Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.864    -0.825    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134    -0.182    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.596    -0.585    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.295    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.139 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.072 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.072    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_5
    SLICE_X2Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.864    -0.825    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[6]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134    -0.182    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk/inst/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.596    -0.585    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.295    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.139 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.049 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.049    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_6
    SLICE_X2Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.864    -0.825    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[5]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134    -0.182    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.596    -0.585    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.295    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.139 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.047 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.047    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_4
    SLICE_X2Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.864    -0.825    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y50          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[7]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134    -0.182    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.596    -0.585    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.295    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.139 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.098 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.045 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.045    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1_n_7
    SLICE_X2Y51          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.864    -0.825    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y51          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[8]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.134    -0.182    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.596    -0.585    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y49          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.295    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[2]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.139 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.138    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[0]_i_3_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.098 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[4]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.032 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.032    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[8]_i_1_n_5
    SLICE_X2Y51          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.864    -0.825    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y51          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[10]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.134    -0.182    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_100us_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.793%)  route 0.276ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.592    -0.589    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y52          FDPE                                         r  u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDPE (Prop_fdpe_C_Q)         0.141    -0.448 r  u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg/Q
                         net (fo=25, routed)          0.276    -0.172    u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg_n_0
    SLICE_X4Y48          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.865    -0.825    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y48          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[22]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X4Y48          FDRE (Hold_fdre_C_R)        -0.018    -0.334    u_top_vga/u_mouse_ctl/timeout_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.793%)  route 0.276ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.592    -0.589    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y52          FDPE                                         r  u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDPE (Prop_fdpe_C_Q)         0.141    -0.448 r  u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg/Q
                         net (fo=25, routed)          0.276    -0.172    u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg_n_0
    SLICE_X4Y48          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.865    -0.825    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y48          FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[23]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X4Y48          FDRE (Hold_fdre_C_R)        -0.018    -0.334    u_top_vga/u_mouse_ctl/timeout_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.861ns  (logic 8.697ns (38.042%)  route 14.164ns (61.958%))
  Logic Levels:           27  (CARRY4=9 LUT2=1 LUT3=4 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.553    -0.959    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X36Y19         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__0/Q
                         net (fo=106, routed)         1.101     0.598    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__0_0
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.150     0.748 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3407/O
                         net (fo=8, routed)           0.511     1.260    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__0_1
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.326     1.586 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3408/O
                         net (fo=2, routed)           0.813     2.398    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3408_n_0
    SLICE_X40Y19         LUT3 (Prop_lut3_I1_O)        0.152     2.550 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2732/O
                         net (fo=75, routed)          0.816     3.366    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4207
    SLICE_X40Y19         LUT5 (Prop_lut5_I0_O)        0.332     3.698 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4628/O
                         net (fo=5, routed)           0.639     4.337    u_top_vga/u_draw_bg/vga_out\\.vcount_reg[2]_rep__2_3
    SLICE_X36Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.461 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4187/O
                         net (fo=1, routed)           0.336     4.797    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4187_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.195 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3447/CO[3]
                         net (fo=1, routed)           0.000     5.195    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3447_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.417 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3444/O[0]
                         net (fo=2, routed)           0.777     6.194    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3444_n_7
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.325     6.519 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2770/O
                         net (fo=2, routed)           0.469     6.988    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2770_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I3_O)        0.326     7.314 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2774/O
                         net (fo=1, routed)           0.000     7.314    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2774_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.954 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2138/O[3]
                         net (fo=2, routed)           0.785     8.738    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2138_n_4
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.331     9.069 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2132/O
                         net (fo=2, routed)           0.817     9.886    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2132_n_0
    SLICE_X47Y14         LUT4 (Prop_lut4_I3_O)        0.332    10.218 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2136/O
                         net (fo=1, routed)           0.000    10.218    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2136_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.750 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1624/CO[3]
                         net (fo=1, routed)           0.000    10.750    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1624_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.084 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2114/O[1]
                         net (fo=1, routed)           0.536    11.620    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2114_n_6
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    12.566 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1605/O[3]
                         net (fo=2, routed)           0.594    13.160    u_top_vga/u_draw_bg/PCIN__2[27]
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.307    13.467 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1607/O
                         net (fo=1, routed)           0.000    13.467    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1607_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.865 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    13.865    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1126_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.087 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1140/O[0]
                         net (fo=4, routed)           0.977    15.064    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1140_n_7
    SLICE_X54Y16         LUT3 (Prop_lut3_I1_O)        0.325    15.389 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_663/O
                         net (fo=2, routed)           0.859    16.249    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_663_n_0
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.348    16.597 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_667/O
                         net (fo=1, routed)           0.000    16.597    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_667_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    16.847 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_264/O[2]
                         net (fo=1, routed)           0.444    17.290    u_top_vga/u_draw_bg/rgb_nxt428_out[30]
    SLICE_X55Y13         LUT4 (Prop_lut4_I3_O)        0.301    17.591 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_260/O
                         net (fo=1, routed)           0.407    17.998    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_260_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.122 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_100/O
                         net (fo=1, routed)           0.575    18.697    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_100_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124    18.821 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_39/O
                         net (fo=1, routed)           1.747    20.568    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_39_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    20.692 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           0.556    21.248    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.372 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5/O
                         net (fo=1, routed)           0.407    21.779    u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.903 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    21.903    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]_0
    SLICE_X29Y25         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.430    23.435    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X29Y25         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.492    23.926    
                         clock uncertainty           -0.087    23.839    
    SLICE_X29Y25         FDRE (Setup_fdre_C_D)        0.031    23.870    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.870    
                         arrival time                         -21.903    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.604ns  (logic 8.697ns (38.476%)  route 13.907ns (61.524%))
  Logic Levels:           27  (CARRY4=9 LUT2=1 LUT3=4 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.553    -0.959    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X36Y19         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__0/Q
                         net (fo=106, routed)         1.101     0.598    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__0_0
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.150     0.748 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3407/O
                         net (fo=8, routed)           0.511     1.260    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__0_1
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.326     1.586 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3408/O
                         net (fo=2, routed)           0.813     2.398    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3408_n_0
    SLICE_X40Y19         LUT3 (Prop_lut3_I1_O)        0.152     2.550 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2732/O
                         net (fo=75, routed)          0.816     3.366    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4207
    SLICE_X40Y19         LUT5 (Prop_lut5_I0_O)        0.332     3.698 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4628/O
                         net (fo=5, routed)           0.639     4.337    u_top_vga/u_draw_bg/vga_out\\.vcount_reg[2]_rep__2_3
    SLICE_X36Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.461 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4187/O
                         net (fo=1, routed)           0.336     4.797    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_4187_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.195 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3447/CO[3]
                         net (fo=1, routed)           0.000     5.195    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3447_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.417 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3444/O[0]
                         net (fo=2, routed)           0.777     6.194    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3444_n_7
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.325     6.519 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2770/O
                         net (fo=2, routed)           0.469     6.988    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2770_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I3_O)        0.326     7.314 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2774/O
                         net (fo=1, routed)           0.000     7.314    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2774_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.954 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2138/O[3]
                         net (fo=2, routed)           0.785     8.738    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2138_n_4
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.331     9.069 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2132/O
                         net (fo=2, routed)           0.817     9.886    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2132_n_0
    SLICE_X47Y14         LUT4 (Prop_lut4_I3_O)        0.332    10.218 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2136/O
                         net (fo=1, routed)           0.000    10.218    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2136_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.750 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1624/CO[3]
                         net (fo=1, routed)           0.000    10.750    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1624_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.084 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2114/O[1]
                         net (fo=1, routed)           0.536    11.620    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2114_n_6
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    12.566 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1605/O[3]
                         net (fo=2, routed)           0.594    13.160    u_top_vga/u_draw_bg/PCIN__2[27]
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.307    13.467 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1607/O
                         net (fo=1, routed)           0.000    13.467    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1607_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.865 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    13.865    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1126_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.087 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1140/O[0]
                         net (fo=4, routed)           0.977    15.064    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1140_n_7
    SLICE_X54Y16         LUT3 (Prop_lut3_I1_O)        0.325    15.389 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_663/O
                         net (fo=2, routed)           0.859    16.249    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_663_n_0
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.348    16.597 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_667/O
                         net (fo=1, routed)           0.000    16.597    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_667_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    16.847 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_264/O[2]
                         net (fo=1, routed)           0.444    17.290    u_top_vga/u_draw_bg/rgb_nxt428_out[30]
    SLICE_X55Y13         LUT4 (Prop_lut4_I3_O)        0.301    17.591 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_260/O
                         net (fo=1, routed)           0.407    17.998    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_260_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.122 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_100/O
                         net (fo=1, routed)           0.575    18.697    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_100_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.124    18.821 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_39/O
                         net (fo=1, routed)           1.747    20.568    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_39_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.124    20.692 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           0.551    21.243    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.367 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.154    21.521    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.124    21.645 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    21.645    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0
    SLICE_X29Y25         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.430    23.435    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X29Y25         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.492    23.926    
                         clock uncertainty           -0.087    23.839    
    SLICE_X29Y25         FDRE (Setup_fdre_C_D)        0.029    23.868    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.868    
                         arrival time                         -21.645    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.648ns  (logic 9.357ns (43.223%)  route 12.291ns (56.777%))
  Logic Levels:           28  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X13Y58         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.537 f  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/Q
                         net (fo=15, routed)          0.830     0.293    u_top_vga/u_draw_rect/vga_out\\.vcount_reg[10]_1[6]
    SLICE_X15Y63         LUT1 (Prop_lut1_I0_O)        0.299     0.592 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0/O
                         net (fo=1, routed)           0.000     0.592    u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.990 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0/CO[3]
                         net (fo=1, routed)           0.000     0.990    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.212 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_625/O[0]
                         net (fo=51, routed)          1.615     2.826    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_904_0[0]
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.299     3.125 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737/O
                         net (fo=1, routed)           0.679     3.804    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     4.383 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587/O[2]
                         net (fo=2, routed)           0.745     5.129    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587_n_5
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.330     5.459 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477/O
                         net (fo=2, routed)           0.679     6.138    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I2_O)        0.331     6.469 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481/O
                         net (fo=1, routed)           0.000     6.469    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.845 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000     6.845    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.064 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375/O[0]
                         net (fo=2, routed)           0.892     7.956    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375_n_7
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.321     8.277 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307/O
                         net (fo=2, routed)           0.469     8.746    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307_n_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.326     9.072 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311/O
                         net (fo=1, routed)           0.000     9.072    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.622 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243/CO[3]
                         net (fo=1, routed)           0.000     9.622    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.956 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280/O[1]
                         net (fo=1, routed)           0.518    10.474    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280_n_6
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    11.327 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.327    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.441 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275/CO[3]
                         net (fo=1, routed)           0.000    11.441    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.663 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_400/O[0]
                         net (fo=2, routed)           0.731    12.394    u_top_vga/u_draw_player1/PCIN[24]
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.299    12.693 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401/O
                         net (fo=1, routed)           0.000    12.693    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.069 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.069    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.392 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_359/O[1]
                         net (fo=4, routed)           0.840    14.231    u_top_vga/u_draw_player1/p_1_in[26]
    SLICE_X8Y84          LUT3 (Prop_lut3_I2_O)        0.335    14.566 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0/O
                         net (fo=2, routed)           0.708    15.274    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.331    15.605 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0/O
                         net (fo=1, routed)           0.000    15.605    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.981 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281/CO[3]
                         net (fo=1, routed)           0.000    15.981    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.304 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_234/O[1]
                         net (fo=1, routed)           0.996    17.300    u_top_vga/u_draw_player1/rgb_nxt32_out[29]
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.306    17.606 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0/O
                         net (fo=1, routed)           0.151    17.757    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    17.881 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0/O
                         net (fo=1, routed)           0.718    18.599    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    18.723 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0/O
                         net (fo=1, routed)           0.403    19.126    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    19.250 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.318    20.568    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[0]_0
    SLICE_X8Y58          LUT5 (Prop_lut5_I4_O)        0.124    20.692 r  u_top_vga/u_draw_rect/vga_out\\.rgb[8]_i_1__0/O
                         net (fo=1, routed)           0.000    20.692    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_1[8]
    SLICE_X8Y58          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.439    23.443    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X8Y58          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/C
                         clock pessimism              0.562    24.005    
                         clock uncertainty           -0.087    23.918    
    SLICE_X8Y58          FDRE (Setup_fdre_C_D)        0.079    23.997    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         23.997    
                         arrival time                         -20.692    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.630ns  (logic 9.357ns (43.259%)  route 12.273ns (56.741%))
  Logic Levels:           28  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X13Y58         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.537 f  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/Q
                         net (fo=15, routed)          0.830     0.293    u_top_vga/u_draw_rect/vga_out\\.vcount_reg[10]_1[6]
    SLICE_X15Y63         LUT1 (Prop_lut1_I0_O)        0.299     0.592 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0/O
                         net (fo=1, routed)           0.000     0.592    u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.990 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0/CO[3]
                         net (fo=1, routed)           0.000     0.990    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.212 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_625/O[0]
                         net (fo=51, routed)          1.615     2.826    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_904_0[0]
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.299     3.125 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737/O
                         net (fo=1, routed)           0.679     3.804    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     4.383 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587/O[2]
                         net (fo=2, routed)           0.745     5.129    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587_n_5
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.330     5.459 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477/O
                         net (fo=2, routed)           0.679     6.138    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I2_O)        0.331     6.469 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481/O
                         net (fo=1, routed)           0.000     6.469    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.845 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000     6.845    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.064 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375/O[0]
                         net (fo=2, routed)           0.892     7.956    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375_n_7
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.321     8.277 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307/O
                         net (fo=2, routed)           0.469     8.746    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307_n_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.326     9.072 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311/O
                         net (fo=1, routed)           0.000     9.072    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.622 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243/CO[3]
                         net (fo=1, routed)           0.000     9.622    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.956 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280/O[1]
                         net (fo=1, routed)           0.518    10.474    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280_n_6
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    11.327 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.327    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.441 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275/CO[3]
                         net (fo=1, routed)           0.000    11.441    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.663 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_400/O[0]
                         net (fo=2, routed)           0.731    12.394    u_top_vga/u_draw_player1/PCIN[24]
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.299    12.693 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401/O
                         net (fo=1, routed)           0.000    12.693    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.069 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.069    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.392 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_359/O[1]
                         net (fo=4, routed)           0.840    14.231    u_top_vga/u_draw_player1/p_1_in[26]
    SLICE_X8Y84          LUT3 (Prop_lut3_I2_O)        0.335    14.566 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0/O
                         net (fo=2, routed)           0.708    15.274    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.331    15.605 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0/O
                         net (fo=1, routed)           0.000    15.605    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.981 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281/CO[3]
                         net (fo=1, routed)           0.000    15.981    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.304 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_234/O[1]
                         net (fo=1, routed)           0.996    17.300    u_top_vga/u_draw_player1/rgb_nxt32_out[29]
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.306    17.606 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0/O
                         net (fo=1, routed)           0.151    17.757    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    17.881 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0/O
                         net (fo=1, routed)           0.718    18.599    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    18.723 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0/O
                         net (fo=1, routed)           0.403    19.126    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    19.250 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.300    20.550    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[0]_0
    SLICE_X5Y58          LUT5 (Prop_lut5_I4_O)        0.124    20.674 r  u_top_vga/u_draw_rect/vga_out\\.rgb[10]_i_1__0/O
                         net (fo=1, routed)           0.000    20.674    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_1[10]
    SLICE_X5Y58          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.506    23.510    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y58          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.029    24.014    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         24.014    
                         arrival time                         -20.674    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.627ns  (logic 9.357ns (43.265%)  route 12.270ns (56.735%))
  Logic Levels:           28  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X13Y58         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.537 f  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/Q
                         net (fo=15, routed)          0.830     0.293    u_top_vga/u_draw_rect/vga_out\\.vcount_reg[10]_1[6]
    SLICE_X15Y63         LUT1 (Prop_lut1_I0_O)        0.299     0.592 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0/O
                         net (fo=1, routed)           0.000     0.592    u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.990 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0/CO[3]
                         net (fo=1, routed)           0.000     0.990    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.212 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_625/O[0]
                         net (fo=51, routed)          1.615     2.826    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_904_0[0]
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.299     3.125 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737/O
                         net (fo=1, routed)           0.679     3.804    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     4.383 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587/O[2]
                         net (fo=2, routed)           0.745     5.129    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587_n_5
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.330     5.459 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477/O
                         net (fo=2, routed)           0.679     6.138    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I2_O)        0.331     6.469 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481/O
                         net (fo=1, routed)           0.000     6.469    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.845 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000     6.845    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.064 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375/O[0]
                         net (fo=2, routed)           0.892     7.956    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375_n_7
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.321     8.277 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307/O
                         net (fo=2, routed)           0.469     8.746    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307_n_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.326     9.072 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311/O
                         net (fo=1, routed)           0.000     9.072    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.622 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243/CO[3]
                         net (fo=1, routed)           0.000     9.622    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.956 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280/O[1]
                         net (fo=1, routed)           0.518    10.474    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280_n_6
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    11.327 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.327    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.441 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275/CO[3]
                         net (fo=1, routed)           0.000    11.441    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.663 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_400/O[0]
                         net (fo=2, routed)           0.731    12.394    u_top_vga/u_draw_player1/PCIN[24]
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.299    12.693 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401/O
                         net (fo=1, routed)           0.000    12.693    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.069 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.069    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.392 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_359/O[1]
                         net (fo=4, routed)           0.840    14.231    u_top_vga/u_draw_player1/p_1_in[26]
    SLICE_X8Y84          LUT3 (Prop_lut3_I2_O)        0.335    14.566 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0/O
                         net (fo=2, routed)           0.708    15.274    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.331    15.605 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0/O
                         net (fo=1, routed)           0.000    15.605    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.981 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281/CO[3]
                         net (fo=1, routed)           0.000    15.981    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.304 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_234/O[1]
                         net (fo=1, routed)           0.996    17.300    u_top_vga/u_draw_player1/rgb_nxt32_out[29]
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.306    17.606 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0/O
                         net (fo=1, routed)           0.151    17.757    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    17.881 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0/O
                         net (fo=1, routed)           0.718    18.599    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    18.723 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0/O
                         net (fo=1, routed)           0.403    19.126    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    19.250 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.297    20.547    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[0]_0
    SLICE_X5Y58          LUT5 (Prop_lut5_I4_O)        0.124    20.671 r  u_top_vga/u_draw_rect/vga_out\\.rgb[1]_i_1__0/O
                         net (fo=1, routed)           0.000    20.671    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_1[1]
    SLICE_X5Y58          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.506    23.510    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y58          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[1]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.031    24.016    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         24.016    
                         arrival time                         -20.671    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.608ns  (logic 9.357ns (43.303%)  route 12.251ns (56.697%))
  Logic Levels:           28  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X13Y58         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.537 f  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/Q
                         net (fo=15, routed)          0.830     0.293    u_top_vga/u_draw_rect/vga_out\\.vcount_reg[10]_1[6]
    SLICE_X15Y63         LUT1 (Prop_lut1_I0_O)        0.299     0.592 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0/O
                         net (fo=1, routed)           0.000     0.592    u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.990 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0/CO[3]
                         net (fo=1, routed)           0.000     0.990    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.212 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_625/O[0]
                         net (fo=51, routed)          1.615     2.826    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_904_0[0]
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.299     3.125 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737/O
                         net (fo=1, routed)           0.679     3.804    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     4.383 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587/O[2]
                         net (fo=2, routed)           0.745     5.129    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587_n_5
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.330     5.459 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477/O
                         net (fo=2, routed)           0.679     6.138    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I2_O)        0.331     6.469 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481/O
                         net (fo=1, routed)           0.000     6.469    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.845 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000     6.845    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.064 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375/O[0]
                         net (fo=2, routed)           0.892     7.956    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375_n_7
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.321     8.277 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307/O
                         net (fo=2, routed)           0.469     8.746    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307_n_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.326     9.072 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311/O
                         net (fo=1, routed)           0.000     9.072    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.622 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243/CO[3]
                         net (fo=1, routed)           0.000     9.622    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.956 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280/O[1]
                         net (fo=1, routed)           0.518    10.474    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280_n_6
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    11.327 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.327    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.441 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275/CO[3]
                         net (fo=1, routed)           0.000    11.441    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.663 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_400/O[0]
                         net (fo=2, routed)           0.731    12.394    u_top_vga/u_draw_player1/PCIN[24]
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.299    12.693 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401/O
                         net (fo=1, routed)           0.000    12.693    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.069 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.069    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.392 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_359/O[1]
                         net (fo=4, routed)           0.840    14.231    u_top_vga/u_draw_player1/p_1_in[26]
    SLICE_X8Y84          LUT3 (Prop_lut3_I2_O)        0.335    14.566 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0/O
                         net (fo=2, routed)           0.708    15.274    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.331    15.605 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0/O
                         net (fo=1, routed)           0.000    15.605    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.981 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281/CO[3]
                         net (fo=1, routed)           0.000    15.981    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.304 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_234/O[1]
                         net (fo=1, routed)           0.996    17.300    u_top_vga/u_draw_player1/rgb_nxt32_out[29]
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.306    17.606 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0/O
                         net (fo=1, routed)           0.151    17.757    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    17.881 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0/O
                         net (fo=1, routed)           0.718    18.599    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    18.723 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0/O
                         net (fo=1, routed)           0.403    19.126    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    19.250 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.278    20.528    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[0]_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    20.652 r  u_top_vga/u_draw_rect/vga_out\\.rgb[2]_i_1__0/O
                         net (fo=1, routed)           0.000    20.652    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_1[2]
    SLICE_X7Y58          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.506    23.510    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X7Y58          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.031    24.016    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         24.016    
                         arrival time                         -20.652    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.604ns  (logic 9.357ns (43.312%)  route 12.247ns (56.688%))
  Logic Levels:           28  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X13Y58         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.537 f  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/Q
                         net (fo=15, routed)          0.830     0.293    u_top_vga/u_draw_rect/vga_out\\.vcount_reg[10]_1[6]
    SLICE_X15Y63         LUT1 (Prop_lut1_I0_O)        0.299     0.592 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0/O
                         net (fo=1, routed)           0.000     0.592    u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.990 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0/CO[3]
                         net (fo=1, routed)           0.000     0.990    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.212 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_625/O[0]
                         net (fo=51, routed)          1.615     2.826    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_904_0[0]
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.299     3.125 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737/O
                         net (fo=1, routed)           0.679     3.804    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     4.383 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587/O[2]
                         net (fo=2, routed)           0.745     5.129    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587_n_5
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.330     5.459 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477/O
                         net (fo=2, routed)           0.679     6.138    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I2_O)        0.331     6.469 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481/O
                         net (fo=1, routed)           0.000     6.469    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.845 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000     6.845    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.064 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375/O[0]
                         net (fo=2, routed)           0.892     7.956    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375_n_7
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.321     8.277 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307/O
                         net (fo=2, routed)           0.469     8.746    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307_n_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.326     9.072 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311/O
                         net (fo=1, routed)           0.000     9.072    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.622 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243/CO[3]
                         net (fo=1, routed)           0.000     9.622    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.956 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280/O[1]
                         net (fo=1, routed)           0.518    10.474    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280_n_6
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    11.327 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.327    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.441 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275/CO[3]
                         net (fo=1, routed)           0.000    11.441    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.663 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_400/O[0]
                         net (fo=2, routed)           0.731    12.394    u_top_vga/u_draw_player1/PCIN[24]
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.299    12.693 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401/O
                         net (fo=1, routed)           0.000    12.693    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.069 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.069    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.392 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_359/O[1]
                         net (fo=4, routed)           0.840    14.231    u_top_vga/u_draw_player1/p_1_in[26]
    SLICE_X8Y84          LUT3 (Prop_lut3_I2_O)        0.335    14.566 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0/O
                         net (fo=2, routed)           0.708    15.274    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.331    15.605 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0/O
                         net (fo=1, routed)           0.000    15.605    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.981 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281/CO[3]
                         net (fo=1, routed)           0.000    15.981    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.304 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_234/O[1]
                         net (fo=1, routed)           0.996    17.300    u_top_vga/u_draw_player1/rgb_nxt32_out[29]
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.306    17.606 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0/O
                         net (fo=1, routed)           0.151    17.757    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    17.881 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0/O
                         net (fo=1, routed)           0.718    18.599    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    18.723 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0/O
                         net (fo=1, routed)           0.403    19.126    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    19.250 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.274    20.524    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[0]_0
    SLICE_X5Y58          LUT5 (Prop_lut5_I4_O)        0.124    20.648 r  u_top_vga/u_draw_rect/vga_out\\.rgb[6]_i_1__0/O
                         net (fo=1, routed)           0.000    20.648    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_1[6]
    SLICE_X5Y58          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.506    23.510    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y58          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.032    24.017    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         24.017    
                         arrival time                         -20.648    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.599ns  (logic 9.357ns (43.322%)  route 12.242ns (56.678%))
  Logic Levels:           28  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X13Y58         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.537 f  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/Q
                         net (fo=15, routed)          0.830     0.293    u_top_vga/u_draw_rect/vga_out\\.vcount_reg[10]_1[6]
    SLICE_X15Y63         LUT1 (Prop_lut1_I0_O)        0.299     0.592 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0/O
                         net (fo=1, routed)           0.000     0.592    u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.990 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0/CO[3]
                         net (fo=1, routed)           0.000     0.990    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.212 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_625/O[0]
                         net (fo=51, routed)          1.615     2.826    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_904_0[0]
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.299     3.125 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737/O
                         net (fo=1, routed)           0.679     3.804    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     4.383 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587/O[2]
                         net (fo=2, routed)           0.745     5.129    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587_n_5
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.330     5.459 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477/O
                         net (fo=2, routed)           0.679     6.138    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I2_O)        0.331     6.469 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481/O
                         net (fo=1, routed)           0.000     6.469    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.845 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000     6.845    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.064 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375/O[0]
                         net (fo=2, routed)           0.892     7.956    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375_n_7
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.321     8.277 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307/O
                         net (fo=2, routed)           0.469     8.746    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307_n_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.326     9.072 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311/O
                         net (fo=1, routed)           0.000     9.072    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.622 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243/CO[3]
                         net (fo=1, routed)           0.000     9.622    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.956 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280/O[1]
                         net (fo=1, routed)           0.518    10.474    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280_n_6
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    11.327 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.327    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.441 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275/CO[3]
                         net (fo=1, routed)           0.000    11.441    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.663 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_400/O[0]
                         net (fo=2, routed)           0.731    12.394    u_top_vga/u_draw_player1/PCIN[24]
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.299    12.693 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401/O
                         net (fo=1, routed)           0.000    12.693    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.069 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.069    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.392 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_359/O[1]
                         net (fo=4, routed)           0.840    14.231    u_top_vga/u_draw_player1/p_1_in[26]
    SLICE_X8Y84          LUT3 (Prop_lut3_I2_O)        0.335    14.566 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0/O
                         net (fo=2, routed)           0.708    15.274    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.331    15.605 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0/O
                         net (fo=1, routed)           0.000    15.605    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.981 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281/CO[3]
                         net (fo=1, routed)           0.000    15.981    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.304 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_234/O[1]
                         net (fo=1, routed)           0.996    17.300    u_top_vga/u_draw_player1/rgb_nxt32_out[29]
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.306    17.606 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0/O
                         net (fo=1, routed)           0.151    17.757    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    17.881 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0/O
                         net (fo=1, routed)           0.718    18.599    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    18.723 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0/O
                         net (fo=1, routed)           0.403    19.126    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    19.250 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.269    20.519    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[0]_0
    SLICE_X5Y58          LUT5 (Prop_lut5_I4_O)        0.124    20.643 r  u_top_vga/u_draw_rect/vga_out\\.rgb[4]_i_1__0/O
                         net (fo=1, routed)           0.000    20.643    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_1[4]
    SLICE_X5Y58          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.506    23.510    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y58          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.031    24.016    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         24.016    
                         arrival time                         -20.643    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.586ns  (logic 9.357ns (43.348%)  route 12.229ns (56.652%))
  Logic Levels:           28  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X13Y58         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.537 f  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/Q
                         net (fo=15, routed)          0.830     0.293    u_top_vga/u_draw_rect/vga_out\\.vcount_reg[10]_1[6]
    SLICE_X15Y63         LUT1 (Prop_lut1_I0_O)        0.299     0.592 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0/O
                         net (fo=1, routed)           0.000     0.592    u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.990 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0/CO[3]
                         net (fo=1, routed)           0.000     0.990    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.212 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_625/O[0]
                         net (fo=51, routed)          1.615     2.826    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_904_0[0]
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.299     3.125 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737/O
                         net (fo=1, routed)           0.679     3.804    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     4.383 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587/O[2]
                         net (fo=2, routed)           0.745     5.129    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587_n_5
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.330     5.459 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477/O
                         net (fo=2, routed)           0.679     6.138    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I2_O)        0.331     6.469 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481/O
                         net (fo=1, routed)           0.000     6.469    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.845 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000     6.845    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.064 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375/O[0]
                         net (fo=2, routed)           0.892     7.956    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375_n_7
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.321     8.277 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307/O
                         net (fo=2, routed)           0.469     8.746    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307_n_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.326     9.072 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311/O
                         net (fo=1, routed)           0.000     9.072    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.622 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243/CO[3]
                         net (fo=1, routed)           0.000     9.622    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.956 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280/O[1]
                         net (fo=1, routed)           0.518    10.474    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280_n_6
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    11.327 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.327    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.441 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275/CO[3]
                         net (fo=1, routed)           0.000    11.441    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.663 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_400/O[0]
                         net (fo=2, routed)           0.731    12.394    u_top_vga/u_draw_player1/PCIN[24]
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.299    12.693 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401/O
                         net (fo=1, routed)           0.000    12.693    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.069 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.069    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.392 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_359/O[1]
                         net (fo=4, routed)           0.840    14.231    u_top_vga/u_draw_player1/p_1_in[26]
    SLICE_X8Y84          LUT3 (Prop_lut3_I2_O)        0.335    14.566 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0/O
                         net (fo=2, routed)           0.708    15.274    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.331    15.605 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0/O
                         net (fo=1, routed)           0.000    15.605    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.981 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281/CO[3]
                         net (fo=1, routed)           0.000    15.981    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.304 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_234/O[1]
                         net (fo=1, routed)           0.996    17.300    u_top_vga/u_draw_player1/rgb_nxt32_out[29]
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.306    17.606 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0/O
                         net (fo=1, routed)           0.151    17.757    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    17.881 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0/O
                         net (fo=1, routed)           0.718    18.599    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    18.723 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0/O
                         net (fo=1, routed)           0.403    19.126    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    19.250 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.255    20.506    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[0]_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I4_O)        0.124    20.630 r  u_top_vga/u_draw_rect/vga_out\\.rgb[5]_i_1__0/O
                         net (fo=1, routed)           0.000    20.630    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_1[5]
    SLICE_X5Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.506    23.510    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.032    24.017    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         24.017    
                         arrival time                         -20.630    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.632ns  (logic 9.357ns (43.255%)  route 12.275ns (56.745%))
  Logic Levels:           28  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X13Y58         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.537 f  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[6]/Q
                         net (fo=15, routed)          0.830     0.293    u_top_vga/u_draw_rect/vga_out\\.vcount_reg[10]_1[6]
    SLICE_X15Y63         LUT1 (Prop_lut1_I0_O)        0.299     0.592 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0/O
                         net (fo=1, routed)           0.000     0.592    u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_764__0_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.990 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0/CO[3]
                         net (fo=1, routed)           0.000     0.990    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_605__0_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.212 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_625/O[0]
                         net (fo=51, routed)          1.615     2.826    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_904_0[0]
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.299     3.125 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737/O
                         net (fo=1, routed)           0.679     3.804    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_737_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     4.383 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587/O[2]
                         net (fo=2, routed)           0.745     5.129    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_587_n_5
    SLICE_X10Y86         LUT2 (Prop_lut2_I1_O)        0.330     5.459 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477/O
                         net (fo=2, routed)           0.679     6.138    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_477_n_0
    SLICE_X10Y86         LUT3 (Prop_lut3_I2_O)        0.331     6.469 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481/O
                         net (fo=1, routed)           0.000     6.469    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_481_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.845 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378/CO[3]
                         net (fo=1, routed)           0.000     6.845    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_378_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.064 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375/O[0]
                         net (fo=2, routed)           0.892     7.956    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_375_n_7
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.321     8.277 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307/O
                         net (fo=2, routed)           0.469     8.746    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_307_n_0
    SLICE_X9Y85          LUT3 (Prop_lut3_I2_O)        0.326     9.072 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311/O
                         net (fo=1, routed)           0.000     9.072    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_311_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.622 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243/CO[3]
                         net (fo=1, routed)           0.000     9.622    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_243_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.956 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280/O[1]
                         net (fo=1, routed)           0.518    10.474    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_280_n_6
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    11.327 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.327    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_229_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.441 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275/CO[3]
                         net (fo=1, routed)           0.000    11.441    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_275_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.663 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_400/O[0]
                         net (fo=2, routed)           0.731    12.394    u_top_vga/u_draw_player1/PCIN[24]
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.299    12.693 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401/O
                         net (fo=1, routed)           0.000    12.693    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_401_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.069 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.069    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_332_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.392 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_359/O[1]
                         net (fo=4, routed)           0.840    14.231    u_top_vga/u_draw_player1/p_1_in[26]
    SLICE_X8Y84          LUT3 (Prop_lut3_I2_O)        0.335    14.566 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0/O
                         net (fo=2, routed)           0.708    15.274    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_347__0_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.331    15.605 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0/O
                         net (fo=1, routed)           0.000    15.605    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_351__0_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.981 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281/CO[3]
                         net (fo=1, routed)           0.000    15.981    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_281_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.304 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_234/O[1]
                         net (fo=1, routed)           0.996    17.300    u_top_vga/u_draw_player1/rgb_nxt32_out[29]
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.306    17.606 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0/O
                         net (fo=1, routed)           0.151    17.757    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_138__0_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.124    17.881 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0/O
                         net (fo=1, routed)           0.718    18.599    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_55__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    18.723 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0/O
                         net (fo=1, routed)           0.403    19.126    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_19__0_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124    19.250 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.302    20.552    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[0]_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124    20.676 r  u_top_vga/u_draw_rect/vga_out\\.rgb[9]_i_1__0/O
                         net (fo=1, routed)           0.000    20.676    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_1[9]
    SLICE_X6Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.506    23.510    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X6Y57          FDRE (Setup_fdre_C_D)        0.079    24.064    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         24.064    
                         arrival time                         -20.676    
  -------------------------------------------------------------------
                         slack                                  3.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.459%)  route 0.274ns (62.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.561    -0.620    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X38Y38         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/Q
                         net (fo=2, routed)           0.274    -0.183    u_top_vga/u_draw_rect/vga_tim\\.hsync
    SLICE_X30Y40         SRL16E                                       r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.831    -0.859    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X30Y40         SRL16E                                       r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
                         clock pessimism              0.503    -0.355    
    SLICE_X30Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.238    u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.696%)  route 0.283ns (63.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.565    -0.616    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X10Y42         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/Q
                         net (fo=5, routed)           0.283    -0.169    u_top_vga/u_draw_buttons/D[1]
    SLICE_X10Y51         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.834    -0.855    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X10Y51         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[1]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.052    -0.294    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.164%)  route 0.343ns (64.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.560    -0.621    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X35Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[1]_rep__0/Q
                         net (fo=73, routed)          0.343    -0.137    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]_1[1]
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.045    -0.092 r  u_top_vga/u_vga_timing/vga_out\\.hcount[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.092    u_top_vga/u_vga_timing/vga_out\\.hcount[2]_rep_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.827    -0.863    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X38Y36         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]_rep/C
                         clock pessimism              0.503    -0.359    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.120    -0.239    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_ctl/v_tick_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.563    -0.618    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X15Y58         FDRE                                         r  u_top_vga/u_draw_rect_ctl/v_tick_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_draw_rect_ctl/v_tick_old_reg/Q
                         net (fo=4, routed)           0.110    -0.367    u_top_vga/u_draw_rect_ctl/v_tick_old
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    u_top_vga/u_draw_rect_ctl/FSM_sequential_state[1]_i_1_n_0
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.832    -0.857    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X14Y58         FDRE (Hold_fdre_C_D)         0.120    -0.485    u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.475%)  route 0.341ns (67.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.565    -0.616    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X10Y42         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/Q
                         net (fo=5, routed)           0.341    -0.111    u_top_vga/u_draw_buttons/D[2]
    SLICE_X10Y51         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.834    -0.855    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X10Y51         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.063    -0.283    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.564    -0.617    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X9Y54          FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[9]/Q
                         net (fo=4, routed)           0.124    -0.352    u_top_vga/u_draw_buttons/D[9]
    SLICE_X9Y55          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.833    -0.856    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X9Y55          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[9]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.070    -0.531    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.514%)  route 0.373ns (69.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.567    -0.614    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X12Y48         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[4]/Q
                         net (fo=3, routed)           0.373    -0.077    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[10]_0[4]
    SLICE_X12Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.834    -0.855    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X12Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[4]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.090    -0.256    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_out\\.vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.164ns (31.904%)  route 0.350ns (68.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.567    -0.614    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X12Y49         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[3]/Q
                         net (fo=7, routed)           0.350    -0.100    u_top_vga/u_draw_rect/vga_out\\.vcount_reg[10]_3[3]
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.832    -0.857    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[3]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X13Y59         FDRE (Hold_fdre_C_D)         0.066    -0.282    u_top_vga/u_draw_rect/vga_out\\.vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y13     u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11     u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y10     u_top_vga/u_image_rom/rgb_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y12     u_top_vga/u_image_rom/rgb_reg_3/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk40_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y40     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y40     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y40     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y40     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y40     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y40     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y40     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y40     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.524ns  (logic 1.076ns (30.536%)  route 2.448ns (69.464%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.622    19.110    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456    19.566 f  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.623    20.189    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.124    20.313 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11/O
                         net (fo=1, routed)           0.402    20.715    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.124    20.839 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=2, routed)           0.709    21.548    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I0_O)        0.124    21.672 r  u_top_vga/u_draw_player_ctl/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.307    21.979    u_top_vga/u_draw_player_ctl/FSM_onehot_state[1]_i_2_n_0
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.124    22.103 r  u_top_vga/u_draw_player_ctl/FSM_onehot_state[0]_i_2__1/O
                         net (fo=1, routed)           0.407    22.510    u_top_vga/u_draw_player_ctl/FSM_onehot_state[0]_i_2__1_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I2_O)        0.124    22.634 r  u_top_vga/u_draw_player_ctl/FSM_onehot_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000    22.634    u_top_vga/u_draw_player_ctl/FSM_onehot_state[0]_i_1__1_n_0
    SLICE_X3Y59          FDSE                                         r  u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.507    23.511    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y59          FDSE                                         r  u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.398    23.909    
                         clock uncertainty           -0.207    23.702    
    SLICE_X3Y59          FDSE (Setup_fdse_C_D)        0.031    23.733    u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         23.733    
                         arrival time                         -22.634    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.152ns  (logic 0.952ns (30.203%)  route 2.200ns (69.797%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.622    19.110    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456    19.566 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.623    20.189    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.124    20.313 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11/O
                         net (fo=1, routed)           0.402    20.715    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.124    20.839 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=2, routed)           0.709    21.548    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I0_O)        0.124    21.672 f  u_top_vga/u_draw_player_ctl/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.466    22.138    u_top_vga/u_draw_player_ctl/FSM_onehot_state[1]_i_2_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I2_O)        0.124    22.262 r  u_top_vga/u_draw_player_ctl/FSM_onehot_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000    22.262    u_top_vga/u_draw_player_ctl/FSM_onehot_state[1]_i_1__1_n_0
    SLICE_X3Y60          FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.507    23.511    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y60          FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.398    23.909    
                         clock uncertainty           -0.207    23.702    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)        0.029    23.731    u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         23.731    
                         arrival time                         -22.262    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.761ns  (logic 0.828ns (29.989%)  route 1.933ns (70.011%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.622    19.110    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456    19.566 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.623    20.189    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.124    20.313 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11/O
                         net (fo=1, routed)           0.402    20.715    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.124    20.839 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=2, routed)           0.416    21.255    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124    21.379 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.492    21.871    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.508    23.512    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/C
                         clock pessimism              0.398    23.910    
                         clock uncertainty           -0.207    23.703    
    SLICE_X2Y57          FDRE (Setup_fdre_C_CE)      -0.169    23.534    u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]
  -------------------------------------------------------------------
                         required time                         23.534    
                         arrival time                         -21.871    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.761ns  (logic 0.828ns (29.989%)  route 1.933ns (70.011%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.622    19.110    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456    19.566 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.623    20.189    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.124    20.313 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11/O
                         net (fo=1, routed)           0.402    20.715    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.124    20.839 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=2, routed)           0.416    21.255    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124    21.379 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.492    21.871    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.508    23.512    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/C
                         clock pessimism              0.398    23.910    
                         clock uncertainty           -0.207    23.703    
    SLICE_X2Y57          FDRE (Setup_fdre_C_CE)      -0.169    23.534    u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]
  -------------------------------------------------------------------
                         required time                         23.534    
                         arrival time                         -21.871    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.761ns  (logic 0.828ns (29.989%)  route 1.933ns (70.011%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.622    19.110    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456    19.566 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.623    20.189    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.124    20.313 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11/O
                         net (fo=1, routed)           0.402    20.715    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.124    20.839 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=2, routed)           0.416    21.255    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124    21.379 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.492    21.871    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.508    23.512    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[2]/C
                         clock pessimism              0.398    23.910    
                         clock uncertainty           -0.207    23.703    
    SLICE_X2Y57          FDRE (Setup_fdre_C_CE)      -0.169    23.534    u_top_vga/u_draw_player_ctl/xpos_player1_reg[2]
  -------------------------------------------------------------------
                         required time                         23.534    
                         arrival time                         -21.871    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.761ns  (logic 0.828ns (29.989%)  route 1.933ns (70.011%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.622    19.110    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456    19.566 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.623    20.189    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.124    20.313 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11/O
                         net (fo=1, routed)           0.402    20.715    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.124    20.839 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=2, routed)           0.416    21.255    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124    21.379 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.492    21.871    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.508    23.512    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y57          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]/C
                         clock pessimism              0.398    23.910    
                         clock uncertainty           -0.207    23.703    
    SLICE_X2Y57          FDRE (Setup_fdre_C_CE)      -0.169    23.534    u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]
  -------------------------------------------------------------------
                         required time                         23.534    
                         arrival time                         -21.871    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.661ns  (logic 0.828ns (31.120%)  route 1.833ns (68.880%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.622    19.110    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456    19.566 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.623    20.189    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.124    20.313 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11/O
                         net (fo=1, routed)           0.402    20.715    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.124    20.839 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=2, routed)           0.416    21.255    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124    21.379 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.392    21.771    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.507    23.511    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/C
                         clock pessimism              0.398    23.909    
                         clock uncertainty           -0.207    23.702    
    SLICE_X2Y59          FDRE (Setup_fdre_C_CE)      -0.169    23.533    u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                         -21.771    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.661ns  (logic 0.828ns (31.120%)  route 1.833ns (68.880%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.622    19.110    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456    19.566 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.623    20.189    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.124    20.313 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11/O
                         net (fo=1, routed)           0.402    20.715    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.124    20.839 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=2, routed)           0.416    21.255    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124    21.379 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.392    21.771    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.507    23.511    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/C
                         clock pessimism              0.398    23.909    
                         clock uncertainty           -0.207    23.702    
    SLICE_X2Y59          FDRE (Setup_fdre_C_CE)      -0.169    23.533    u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                         -21.771    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.661ns  (logic 0.828ns (31.120%)  route 1.833ns (68.880%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.622    19.110    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456    19.566 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.623    20.189    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.124    20.313 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11/O
                         net (fo=1, routed)           0.402    20.715    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.124    20.839 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=2, routed)           0.416    21.255    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124    21.379 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.392    21.771    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.507    23.511    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/C
                         clock pessimism              0.398    23.909    
                         clock uncertainty           -0.207    23.702    
    SLICE_X2Y59          FDRE (Setup_fdre_C_CE)      -0.169    23.533    u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                         -21.771    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.661ns  (logic 0.828ns (31.120%)  route 1.833ns (68.880%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.622    19.110    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456    19.566 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.623    20.189    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.124    20.313 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11/O
                         net (fo=1, routed)           0.402    20.715    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_11_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.124    20.839 f  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=2, routed)           0.416    21.255    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124    21.379 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.392    21.771    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.507    23.511    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
                         clock pessimism              0.398    23.909    
                         clock uncertainty           -0.207    23.702    
    SLICE_X2Y59          FDRE (Setup_fdre_C_CE)      -0.169    23.533    u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                         -21.771    
  -------------------------------------------------------------------
                         slack                                  1.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.613%)  route 0.637ns (77.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.591    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.637     0.186    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.045     0.231 r  u_top_vga/u_draw_player_ctl/FSM_onehot_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.231    u_top_vga/u_draw_player_ctl/FSM_onehot_state[0]_i_1__1_n_0
    SLICE_X3Y59          FDSE                                         r  u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.862    -0.827    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y59          FDSE                                         r  u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.207    -0.065    
    SLICE_X3Y59          FDSE (Hold_fdse_C_D)         0.092     0.027    u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.231ns (27.823%)  route 0.599ns (72.177%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.591    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.456     0.005    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y60          LUT6 (Prop_lut6_I1_O)        0.045     0.050 r  u_top_vga/u_draw_player_ctl/FSM_onehot_state[2]_i_2/O
                         net (fo=1, routed)           0.144     0.194    u_top_vga/u_draw_player_ctl/FSM_onehot_state[2]_i_2_n_0
    SLICE_X3Y60          LUT4 (Prop_lut4_I0_O)        0.045     0.239 r  u_top_vga/u_draw_player_ctl/FSM_onehot_state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.239    u_top_vga/u_draw_player_ctl/FSM_onehot_state[2]_i_1__1_n_0
    SLICE_X3Y60          FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.861    -0.828    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y60          FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.207    -0.066    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.092     0.026    u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.720%)  route 0.670ns (78.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.591    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.670     0.220    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.045     0.265 r  u_top_vga/u_draw_player_ctl/FSM_onehot_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.265    u_top_vga/u_draw_player_ctl/FSM_onehot_state[1]_i_1__1_n_0
    SLICE_X3Y60          FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.861    -0.828    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X3Y60          FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.207    -0.066    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.091     0.025    u_top_vga/u_draw_player_ctl/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.296ns (37.438%)  route 0.495ns (62.562%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.591    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.227    -0.224    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.048    -0.176 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3/O
                         net (fo=1, routed)           0.139    -0.036    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.107     0.071 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.129     0.199    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.862    -0.827    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.207    -0.065    
    SLICE_X2Y59          FDRE (Hold_fdre_C_CE)       -0.016    -0.081    u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.296ns (37.438%)  route 0.495ns (62.562%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.591    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.227    -0.224    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.048    -0.176 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3/O
                         net (fo=1, routed)           0.139    -0.036    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.107     0.071 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.129     0.199    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.862    -0.827    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.207    -0.065    
    SLICE_X2Y59          FDRE (Hold_fdre_C_CE)       -0.016    -0.081    u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.296ns (37.438%)  route 0.495ns (62.562%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.591    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.227    -0.224    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.048    -0.176 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3/O
                         net (fo=1, routed)           0.139    -0.036    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.107     0.071 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.129     0.199    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.862    -0.827    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.207    -0.065    
    SLICE_X2Y59          FDRE (Hold_fdre_C_CE)       -0.016    -0.081    u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.296ns (37.438%)  route 0.495ns (62.562%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.591    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.227    -0.224    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.048    -0.176 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3/O
                         net (fo=1, routed)           0.139    -0.036    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.107     0.071 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.129     0.199    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.862    -0.827    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y59          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.207    -0.065    
    SLICE_X2Y59          FDRE (Hold_fdre_C_CE)       -0.016    -0.081    u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.296ns (37.322%)  route 0.497ns (62.678%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.591    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.227    -0.224    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.048    -0.176 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3/O
                         net (fo=1, routed)           0.139    -0.036    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.107     0.071 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.131     0.202    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.862    -0.827    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y58          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.207    -0.065    
    SLICE_X2Y58          FDRE (Hold_fdre_C_CE)       -0.016    -0.081    u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.296ns (37.322%)  route 0.497ns (62.678%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.591    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.227    -0.224    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.048    -0.176 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3/O
                         net (fo=1, routed)           0.139    -0.036    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.107     0.071 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.131     0.202    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.862    -0.827    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y58          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.207    -0.065    
    SLICE_X2Y58          FDRE (Hold_fdre_C_CE)       -0.016    -0.081    u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.296ns (37.322%)  route 0.497ns (62.678%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.590    -0.591    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y58          FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=7, routed)           0.227    -0.224    u_top_vga/u_draw_player_ctl/right
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.048    -0.176 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3/O
                         net (fo=1, routed)           0.139    -0.036    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_3_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.107     0.071 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.131     0.202    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.862    -0.827    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X2Y58          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C
                         clock pessimism              0.555    -0.272    
                         clock uncertainty            0.207    -0.065    
    SLICE_X2Y58          FDRE (Hold_fdre_C_CE)       -0.016    -0.081    u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.282    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.040ns (56.416%)  route 3.121ns (43.584%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.626    -0.886    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518    -0.368 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           3.121     2.753    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     6.275 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.275    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 3.975ns (56.066%)  route 3.114ns (43.934%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.626    -0.886    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y55          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           3.114     2.685    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     6.203 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.203    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 0.965ns (45.595%)  route 1.151ns (54.405%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.593    -0.588    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y55          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.151     0.704    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.528 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.528    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 0.988ns (45.993%)  route 1.160ns (54.007%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.593    -0.588    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X2Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           1.160     0.736    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.560 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.560    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.666    11.654    pclk40
    OLOGIC_X1Y93         ODDR                                         f  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.837ns  (logic 4.152ns (60.731%)  route 2.685ns (39.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.564    -0.948    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X30Y41         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.470 r  u_top_vga/u_draw_player2/vga_out\\.vsync_reg/Q
                         net (fo=1, routed)           2.685     2.215    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.674     5.890 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.890    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.651ns  (logic 3.958ns (59.516%)  route 2.693ns (40.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.620    -0.892    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           2.693     2.257    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.759 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.759    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.687ns  (logic 4.015ns (60.032%)  route 2.673ns (39.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.564    -0.948    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X30Y41         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  u_top_vga/u_draw_player2/vga_out\\.hsync_reg/Q
                         net (fo=1, routed)           2.673     2.243    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.740 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.740    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.608ns  (logic 4.116ns (62.287%)  route 2.492ns (37.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.622    -0.890    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           2.492     2.021    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.697     5.718 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.718    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.589ns  (logic 4.097ns (62.186%)  route 2.492ns (37.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.622    -0.890    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           2.492     2.021    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.678     5.699 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.699    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.490ns  (logic 3.951ns (60.885%)  route 2.539ns (39.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.622    -0.890    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           2.539     2.105    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.600 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.600    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.487ns  (logic 3.980ns (61.353%)  route 2.507ns (38.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.620    -0.892    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           2.507     2.071    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.595 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.595    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.463ns  (logic 3.975ns (61.503%)  route 2.488ns (38.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.622    -0.890    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           2.488     2.054    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.573 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.573    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.452ns  (logic 3.977ns (61.639%)  route 2.475ns (38.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.622    -0.890    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X5Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]/Q
                         net (fo=1, routed)           2.475     2.041    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     5.562 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.562    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.585    -0.596    pclk40
    OLOGIC_X1Y93         ODDR                                         r  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.412ns (74.042%)  route 0.495ns (25.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.590    -0.591    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           0.495     0.032    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.284     1.316 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.316    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.366ns (69.003%)  route 0.613ns (30.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.589    -0.592    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           0.613     0.162    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.387 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.387    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.388ns (70.037%)  route 0.594ns (29.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.590    -0.591    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X5Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           0.594     0.130    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.260     1.390 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.390    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.361ns (67.399%)  route 0.658ns (32.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.589    -0.592    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[9]/Q
                         net (fo=1, routed)           0.658     0.207    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.427 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.427    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.371ns (67.684%)  route 0.655ns (32.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.590    -0.591    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           0.655     0.204    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.434 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.434    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.338ns (65.789%)  route 0.696ns (34.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.590    -0.591    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           0.696     0.245    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.442 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.442    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.363ns (66.911%)  route 0.674ns (33.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.590    -0.591    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X5Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[4]/Q
                         net (fo=1, routed)           0.674     0.224    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.446 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.446    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.361ns (66.454%)  route 0.687ns (33.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.590    -0.591    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           0.687     0.237    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.456 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.456    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player2/vga_out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.366ns (66.340%)  route 0.693ns (33.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.589    -0.592    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           0.693     0.242    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.467 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.467    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.381ns  (logic 1.565ns (16.685%)  route 7.816ns (83.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.164     8.605    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.652     9.381    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/CLK
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.381ns  (logic 1.565ns (16.685%)  route 7.816ns (83.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.164     8.605    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.652     9.381    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/CLK
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.381ns  (logic 1.565ns (16.685%)  route 7.816ns (83.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.164     8.605    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.652     9.381    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/CLK
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.381ns  (logic 1.565ns (16.685%)  route 7.816ns (83.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.164     8.605    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.652     9.381    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/CLK
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.381ns  (logic 1.565ns (16.685%)  route 7.816ns (83.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.164     8.605    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.652     9.381    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/CLK
    SLICE_X3Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.236ns  (logic 1.565ns (16.948%)  route 7.671ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.134     8.576    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X2Y56          LUT1 (Prop_lut1_I0_O)        0.124     8.700 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.536     9.236    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in__0
    SLICE_X0Y55          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y55          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.236ns  (logic 1.565ns (16.948%)  route 7.671ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.134     8.576    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X2Y56          LUT1 (Prop_lut1_I0_O)        0.124     8.700 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.536     9.236    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in__0
    SLICE_X0Y55          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y55          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.236ns  (logic 1.565ns (16.948%)  route 7.671ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.134     8.576    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X2Y56          LUT1 (Prop_lut1_I0_O)        0.124     8.700 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.536     9.236    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in__0
    SLICE_X0Y55          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y55          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.236ns  (logic 1.565ns (16.948%)  route 7.671ns (83.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.134     8.576    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X2Y56          LUT1 (Prop_lut1_I0_O)        0.124     8.700 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.536     9.236    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in__0
    SLICE_X0Y55          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.509    -1.487    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y55          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.234ns  (logic 1.565ns (16.952%)  route 7.669ns (83.048%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.164     8.605    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.505     9.234    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.507    -1.489    u_top_vga/u_mouse_ctl/CLK
    SLICE_X4Y54          FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.220ns (15.343%)  route 1.214ns (84.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.214     1.434    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X0Y61          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.861    -0.828    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y61          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.217ns (14.327%)  route 1.295ns (85.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.295     1.512    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X0Y59          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.862    -0.827    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y59          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.265ns (16.846%)  route 1.309ns (83.154%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.309     1.529    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X1Y61          LUT6 (Prop_lut6_I1_O)        0.045     1.574 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.574    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X1Y61          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.861    -0.828    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y61          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.265ns (16.825%)  route 1.311ns (83.175%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.311     1.531    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X1Y61          LUT6 (Prop_lut6_I1_O)        0.045     1.576 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.576    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X1Y61          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.861    -0.828    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y61          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.577ns  (logic 0.262ns (16.589%)  route 1.315ns (83.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.315     1.532    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.045     1.577 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.577    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X1Y59          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.862    -0.827    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y59          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.578ns  (logic 0.262ns (16.578%)  route 1.316ns (83.422%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.316     1.533    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.045     1.578 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.578    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X1Y59          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.862    -0.827    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X1Y59          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.265ns (16.185%)  route 1.373ns (83.815%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.373     1.593    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.045     1.638 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.638    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.861    -0.828    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y61          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.265ns (16.094%)  route 1.382ns (83.906%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.382     1.602    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.045     1.647 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.647    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.861    -0.828    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y61          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.262ns (14.067%)  route 1.598ns (85.933%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.598     1.815    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.860    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.862    -0.827    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y59          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.307ns (16.470%)  route 1.555ns (83.530%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.456     1.673    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.045     1.718 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_2/O
                         net (fo=1, routed)           0.099     1.817    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_2_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I4_O)        0.045     1.862 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.862    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.862    -0.827    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X0Y59          FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           225 Endpoints
Min Delay           225 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.704ns  (logic 1.441ns (14.852%)  route 8.263ns (85.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         8.263     9.704    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X5Y64          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.502    -1.494    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y64          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.704ns  (logic 1.441ns (14.852%)  route 8.263ns (85.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         8.263     9.704    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X5Y64          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.502    -1.494    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y64          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.385ns  (logic 1.441ns (15.357%)  route 7.944ns (84.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.944     9.385    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X7Y64          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.502    -1.494    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X7Y64          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.385ns  (logic 1.441ns (15.357%)  route 7.944ns (84.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.944     9.385    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X7Y64          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.502    -1.494    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X7Y64          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.vcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.127ns  (logic 1.441ns (15.792%)  route 7.686ns (84.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.686     9.127    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X12Y63         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.435    -1.561    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X12Y63         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vcount_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/v_tick_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.068ns  (logic 1.565ns (17.261%)  route 7.503ns (82.739%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.503     8.944    u_top_vga/u_draw_player_ctl/btnC_IBUF
    SLICE_X4Y60          LUT3 (Prop_lut3_I1_O)        0.124     9.068 r  u_top_vga/u_draw_player_ctl/v_tick_old_i_1__0/O
                         net (fo=1, routed)           0.000     9.068    u_top_vga/u_draw_player_ctl/v_tick_old_i_1__0_n_0
    SLICE_X4Y60          FDRE                                         r  u_top_vga/u_draw_player_ctl/v_tick_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.505    -1.491    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X4Y60          FDRE                                         r  u_top_vga/u_draw_player_ctl/v_tick_old_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.030ns  (logic 1.441ns (15.962%)  route 7.588ns (84.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.588     9.030    u_top_vga/u_draw_player2/btnC_IBUF
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.504    -1.492    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.030ns  (logic 1.441ns (15.962%)  route 7.588ns (84.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.588     9.030    u_top_vga/u_draw_player2/btnC_IBUF
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.504    -1.492    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.030ns  (logic 1.441ns (15.962%)  route 7.588ns (84.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.588     9.030    u_top_vga/u_draw_player2/btnC_IBUF
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.504    -1.492    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player2/vga_out\\.rgb_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.030ns  (logic 1.441ns (15.962%)  route 7.588ns (84.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         7.588     9.030    u_top_vga/u_draw_player2/btnC_IBUF
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         1.504    -1.492    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.rgb_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.254ns (18.991%)  route 1.081ns (81.009%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         1.081     1.291    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y26         LUT4 (Prop_lut4_I0_O)        0.044     1.335 r  u_top_vga/u_vga_timing/vga_out\\.vsync_i_1/O
                         net (fo=1, routed)           0.000     1.335    u_top_vga/u_vga_timing/vga_out\\.vsync_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.818    -0.872    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X28Y26         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hblnk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.255ns (17.274%)  route 1.219ns (82.726%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         1.219     1.428    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.473 r  u_top_vga/u_vga_timing/vga_out\\.hblnk_i_1/O
                         net (fo=1, routed)           0.000     1.473    u_top_vga/u_vga_timing/vga_out\\.hblnk_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.821    -0.869    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X38Y29         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hblnk_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vblnk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.255ns (16.398%)  route 1.298ns (83.602%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         1.298     1.507    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X38Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.552 r  u_top_vga/u_vga_timing/vga_out\\.vblnk_i_1/O
                         net (fo=1, routed)           0.000     1.552    u_top_vga/u_vga_timing/vga_out\\.vblnk_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.819    -0.871    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X38Y27         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vblnk_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.255ns (16.357%)  route 1.302ns (83.643%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=234, routed)         1.302     1.511    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.556 r  u_top_vga/u_vga_timing/vga_out\\.hsync_i_1/O
                         net (fo=1, routed)           0.000     1.556    u_top_vga/u_vga_timing/vga_out\\.hsync_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.830    -0.860    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X38Y38         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player2/vga_out\\.hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.591ns  (logic 0.210ns (13.170%)  route 1.381ns (86.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         1.381     1.591    u_top_vga/u_draw_player2/btnC_IBUF
    SLICE_X30Y41         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.831    -0.859    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X30Y41         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.hsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player2/vga_out\\.vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.591ns  (logic 0.210ns (13.170%)  route 1.381ns (86.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         1.381     1.591    u_top_vga/u_draw_player2/btnC_IBUF
    SLICE_X30Y41         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.831    -0.859    u_top_vga/u_draw_player2/clk40MHz
    SLICE_X30Y41         FDRE                                         r  u_top_vga/u_draw_player2/vga_out\\.vsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hsync_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.210ns (12.215%)  route 1.506ns (87.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         1.506     1.715    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X30Y42         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hsync_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.831    -0.859    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X30Y42         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hsync_reg_r/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.210ns (12.215%)  route 1.506ns (87.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         1.506     1.715    u_top_vga/u_draw_buttons/btnC_IBUF
    SLICE_X30Y42         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.831    -0.859    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X30Y42         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.hsync_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.210ns (12.215%)  route 1.506ns (87.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         1.506     1.715    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X30Y42         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.hsync_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.831    -0.859    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X30Y42         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.hsync_reg_r/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.210ns (12.215%)  route 1.506ns (87.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=234, routed)         1.506     1.715    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X30Y42         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=234, routed)         0.831    -0.859    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X30Y42         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/C





