

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Mon Mar 11 15:43:52 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense_out
* Solution:       S3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1363|  1363|  1363|  1363|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |                   |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |- Dense_Loop       |  1290|  1290|       129|          -|          -|    10|    no    |
        | + Flat_Loop       |   122|   122|         7|          4|          1|    30|    yes   |
        |- Sum_Loop         |    45|    45|        10|          4|          1|    10|    yes   |
        |- Prediction_Loop  |    23|    23|        15|          1|          1|    10|    yes   |
        +-------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    118|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     12|     923|   2601|    -|
|Memory           |        1|      -|      96|     10|    0|
|Multiplexer      |        -|      -|       -|    264|    -|
|Register         |        0|      -|     436|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|     12|    1455|   3089|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      5|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_fadd_32ns_3dEe_U1  |dense_fadd_32ns_3dEe  |        0|      2|  227|  403|    0|
    |dense_fdiv_32ns_3fYi_U3  |dense_fdiv_32ns_3fYi  |        0|      0|  363|  986|    0|
    |dense_fexp_32ns_3g8j_U4  |dense_fexp_32ns_3g8j  |        0|      7|  205|  892|    0|
    |dense_fmul_32ns_3eOg_U2  |dense_fmul_32ns_3eOg  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     12|  923| 2601|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_array_U        |dense_dense_array     |        0|  64|   5|    0|    10|   32|     1|          320|
    |dense_out_bias_U     |dense_dense_out_bcud  |        0|  32|   5|    0|    10|   32|     1|          320|
    |dense_out_weights_U  |dense_dense_out_wbkb  |        1|   0|   0|    0|   300|   32|     1|         9600|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                      |        1|  96|  10|    0|   320|   96|     3|        10240|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln23_1_fu_325_p2     |     +    |      0|  0|   9|           9|           9|
    |add_ln23_fu_319_p2       |     +    |      0|  0|   9|           9|           9|
    |d_fu_264_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_284_p2              |     +    |      0|  0|  15|           5|           1|
    |i_fu_341_p2              |     +    |      0|  0|  13|           4|           1|
    |j_fu_358_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln16_fu_258_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln21_fu_278_p2      |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln31_fu_335_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln37_fu_352_p2      |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 118|          57|          44|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter14      |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_169_p4  |   9|          2|    5|         10|
    |ap_phi_mux_i_0_phi_fu_204_p4  |   9|          2|    4|          8|
    |d_0_reg_154                   |   9|          2|    4|          8|
    |dense_array_address0          |  21|          4|    4|         16|
    |f_0_reg_165                   |   9|          2|    5|         10|
    |grp_fu_222_p0                 |  21|          4|   32|        128|
    |grp_fu_222_p1                 |  21|          4|   32|        128|
    |i_0_reg_200                   |   9|          2|    4|          8|
    |j_0_reg_211                   |   9|          2|    4|          8|
    |sum_0_reg_188                 |   9|          2|   32|         64|
    |w_sum_0_reg_176               |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 264|         55|  163|        479|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9          |   1|   0|    1|          0|
    |d_0_reg_154                      |   4|   0|    4|          0|
    |d_reg_373                        |   4|   0|    4|          0|
    |f_0_reg_165                      |   5|   0|    5|          0|
    |f_reg_393                        |   5|   0|    5|          0|
    |i_0_reg_200                      |   4|   0|    4|          0|
    |i_reg_442                        |   4|   0|    4|          0|
    |icmp_ln21_reg_389                |   1|   0|    1|          0|
    |icmp_ln21_reg_389_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln31_reg_438                |   1|   0|    1|          0|
    |icmp_ln37_reg_457                |   1|   0|    1|          0|
    |j_0_reg_211                      |   4|   0|    4|          0|
    |reg_252                          |  32|   0|   32|          0|
    |sum_0_reg_188                    |  32|   0|   32|          0|
    |tmp_3_reg_418                    |  32|   0|   32|          0|
    |tmp_6_reg_476                    |  32|   0|   32|          0|
    |w_sum_0_reg_176                  |  32|   0|   32|          0|
    |zext_ln21_reg_384                |   4|   0|    9|          5|
    |zext_ln23_reg_378                |   4|   0|   64|         60|
    |zext_ln39_reg_466                |   4|   0|   64|         60|
    |icmp_ln31_reg_438                |  64|  32|    1|          0|
    |icmp_ln37_reg_457                |  64|  32|    1|          0|
    |zext_ln39_reg_466                |  64|  32|   64|         60|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 436|  96|  435|        185|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      dense      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      dense      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      dense      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      dense      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      dense      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      dense      | return value |
|fully_connected_address0  | out |    5|  ap_memory | fully_connected |     array    |
|fully_connected_ce0       | out |    1|  ap_memory | fully_connected |     array    |
|fully_connected_q0        |  in |   32|  ap_memory | fully_connected |     array    |
|prediction_address0       | out |    4|  ap_memory |    prediction   |     array    |
|prediction_ce0            | out |    1|  ap_memory |    prediction   |     array    |
|prediction_we0            | out |    1|  ap_memory |    prediction   |     array    |
|prediction_d0             | out |   32|  ap_memory |    prediction   |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7
  * Pipeline-1: initiation interval (II) = 4, depth = 10
  * Pipeline-2: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 3
  Pipeline-0 : II = 4, D = 7, States = { 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 4, D = 10, States = { 15 16 17 18 19 20 21 22 23 24 }
  Pipeline-2 : II = 1, D = 15, States = { 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 15 
3 --> 10 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 
15 --> 25 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 15 
25 --> 26 
26 --> 41 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 26 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x float]* %fully_connected) nounwind, !map !7"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !13"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%dense_array = alloca [10 x float], align 16" [dense_out/dense_out.cpp:13]   --->   Operation 45 'alloca' 'dense_array' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 46 [1/1] (1.76ns)   --->   "br label %1" [dense_out/dense_out.cpp:16]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ 0, %0 ], [ %d, %Dense_Loop_end ]"   --->   Operation 47 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %d_0, -6" [dense_out/dense_out.cpp:16]   --->   Operation 48 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [dense_out/dense_out.cpp:16]   --->   Operation 50 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.preheader1.preheader, label %Dense_Loop_begin" [dense_out/dense_out.cpp:16]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [dense_out/dense_out.cpp:17]   --->   Operation 52 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind" [dense_out/dense_out.cpp:17]   --->   Operation 53 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %d_0 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 54 'zext' 'zext_ln23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %d_0 to i9" [dense_out/dense_out.cpp:21]   --->   Operation 55 'zext' 'zext_ln21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %2" [dense_out/dense_out.cpp:21]   --->   Operation 56 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader1" [dense_out/dense_out.cpp:31]   --->   Operation 57 'br' <Predicate = (icmp_ln16)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.95>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Dense_Loop_begin ], [ %f, %Flat_Loop ]"   --->   Operation 58 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Dense_Loop_begin ], [ %w_sum, %Flat_Loop ]"   --->   Operation 59 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %f_0, -2" [dense_out/dense_out.cpp:21]   --->   Operation 60 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 61 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [dense_out/dense_out.cpp:21]   --->   Operation 62 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %Dense_Loop_end, label %Flat_Loop" [dense_out/dense_out.cpp:21]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i5 %f_0 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 64 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %f_0, i3 0)" [dense_out/dense_out.cpp:23]   --->   Operation 65 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i8 %tmp_9 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 66 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %f_0, i1 false)" [dense_out/dense_out.cpp:23]   --->   Operation 67 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i6 %tmp_s to i9" [dense_out/dense_out.cpp:23]   --->   Operation 68 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i9 %zext_ln23_3, %zext_ln23_2" [dense_out/dense_out.cpp:23]   --->   Operation 69 'add' 'add_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln23_1 = add i9 %add_ln23, %zext_ln21" [dense_out/dense_out.cpp:23]   --->   Operation 70 'add' 'add_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i9 %add_ln23_1 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 71 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%dense_out_weights_ad = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln23_4" [dense_out/dense_out.cpp:23]   --->   Operation 72 'getelementptr' 'dense_out_weights_ad' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 73 'load' 'dense_out_weights_lo' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%fully_connected_addr = getelementptr [30 x float]* %fully_connected, i64 0, i64 %zext_ln23_1" [dense_out/dense_out.cpp:23]   --->   Operation 74 'getelementptr' 'fully_connected_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (2.32ns)   --->   "%fully_connected_load = load float* %fully_connected_addr, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 75 'load' 'fully_connected_load' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 76 'load' 'dense_out_weights_lo' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 77 [1/2] (2.32ns)   --->   "%fully_connected_load = load float* %fully_connected_addr, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 77 'load' 'fully_connected_load' <Predicate = (!icmp_ln21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 78 [2/2] (12.3ns)   --->   "%tmp_3 = fmul float %dense_out_weights_lo, %fully_connected_load" [dense_out/dense_out.cpp:23]   --->   Operation 78 'fmul' 'tmp_3' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 79 [1/2] (12.3ns)   --->   "%tmp_3 = fmul float %dense_out_weights_lo, %fully_connected_load" [dense_out/dense_out.cpp:23]   --->   Operation 79 'fmul' 'tmp_3' <Predicate = (!icmp_ln21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 80 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_3" [dense_out/dense_out.cpp:23]   --->   Operation 80 'fadd' 'w_sum' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 81 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_3" [dense_out/dense_out.cpp:23]   --->   Operation 81 'fadd' 'w_sum' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 82 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_3" [dense_out/dense_out.cpp:23]   --->   Operation 82 'fadd' 'w_sum' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:22]   --->   Operation 83 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:22]   --->   Operation 84 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dense_out/dense_out.cpp:23]   --->   Operation 85 'specpipeline' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 86 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_3" [dense_out/dense_out.cpp:23]   --->   Operation 86 'fadd' 'w_sum' <Predicate = (!icmp_ln21)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_8) nounwind" [dense_out/dense_out.cpp:25]   --->   Operation 87 'specregionend' 'empty_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "br label %2" [dense_out/dense_out.cpp:21]   --->   Operation 88 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.25>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%dense_out_bias_addr = getelementptr inbounds [10 x float]* @dense_out_bias, i64 0, i64 %zext_ln23" [dense_out/dense_out.cpp:26]   --->   Operation 89 'getelementptr' 'dense_out_bias_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [2/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 90 'load' 'dense_out_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 11 <SV = 4> <Delay = 13.7>
ST_11 : Operation 91 [1/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 91 'load' 'dense_out_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_11 : Operation 92 [4/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum_0, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 92 'fadd' 'tmp_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 10.5>
ST_12 : Operation 93 [3/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum_0, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 93 'fadd' 'tmp_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 10.5>
ST_13 : Operation 94 [2/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum_0, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 94 'fadd' 'tmp_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 12.8>
ST_14 : Operation 95 [1/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum_0, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 95 'fadd' 'tmp_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln23" [dense_out/dense_out.cpp:26]   --->   Operation 96 'getelementptr' 'dense_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (2.32ns)   --->   "store float %tmp_2, float* %dense_array_addr_1, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 97 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_1) nounwind" [dense_out/dense_out.cpp:27]   --->   Operation 98 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "br label %1" [dense_out/dense_out.cpp:16]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 2> <Delay = 2.32>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ %sum, %Sum_Loop ], [ 0.000000e+00, %.preheader1.preheader ]"   --->   Operation 100 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %Sum_Loop ], [ 0, %.preheader1.preheader ]"   --->   Operation 101 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %i_0, -6" [dense_out/dense_out.cpp:31]   --->   Operation 102 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 103 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [dense_out/dense_out.cpp:31]   --->   Operation 104 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.preheader.preheader, label %Sum_Loop" [dense_out/dense_out.cpp:31]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %i_0 to i64" [dense_out/dense_out.cpp:33]   --->   Operation 106 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln33" [dense_out/dense_out.cpp:33]   --->   Operation 107 'getelementptr' 'dense_array_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 108 [2/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr, align 4" [dense_out/dense_out.cpp:33]   --->   Operation 108 'load' 'dense_array_load' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 16 <SV = 3> <Delay = 17.3>
ST_16 : Operation 109 [1/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr, align 4" [dense_out/dense_out.cpp:33]   --->   Operation 109 'load' 'dense_array_load' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 110 [5/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 110 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 4> <Delay = 15.0>
ST_17 : Operation 111 [4/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 111 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 5> <Delay = 15.0>
ST_18 : Operation 112 [3/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 112 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 6> <Delay = 15.0>
ST_19 : Operation 113 [2/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 113 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 7> <Delay = 15.0>
ST_20 : Operation 114 [1/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 114 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 8> <Delay = 10.5>
ST_21 : Operation 115 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 115 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 10.5>
ST_22 : Operation 116 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 116 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 10.5>
ST_23 : Operation 117 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 117 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 10.5>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [dense_out/dense_out.cpp:32]   --->   Operation 118 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [dense_out/dense_out.cpp:32]   --->   Operation 119 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dense_out/dense_out.cpp:33]   --->   Operation 120 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 121 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 121 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_4) nounwind" [dense_out/dense_out.cpp:34]   --->   Operation 122 'specregionend' 'empty_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader1" [dense_out/dense_out.cpp:31]   --->   Operation 123 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 1.76>
ST_25 : Operation 124 [1/1] (1.76ns)   --->   "br label %.preheader" [dense_out/dense_out.cpp:37]   --->   Operation 124 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 4> <Delay = 2.32>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %Prediction_Loop ], [ 0, %.preheader.preheader ]"   --->   Operation 125 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 126 [1/1] (1.30ns)   --->   "%icmp_ln37 = icmp eq i4 %j_0, -6" [dense_out/dense_out.cpp:37]   --->   Operation 126 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 127 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 127 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 128 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [dense_out/dense_out.cpp:37]   --->   Operation 128 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %3, label %Prediction_Loop" [dense_out/dense_out.cpp:37]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %j_0 to i64" [dense_out/dense_out.cpp:39]   --->   Operation 130 'zext' 'zext_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 131 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln39" [dense_out/dense_out.cpp:39]   --->   Operation 131 'getelementptr' 'dense_array_addr_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 132 [2/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_2, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 132 'load' 'dense_array_load_1' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 27 <SV = 5> <Delay = 17.3>
ST_27 : Operation 133 [1/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_2, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 133 'load' 'dense_array_load_1' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 134 [5/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 134 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 6> <Delay = 15.0>
ST_28 : Operation 135 [4/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 135 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 7> <Delay = 15.0>
ST_29 : Operation 136 [3/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 136 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 8> <Delay = 15.0>
ST_30 : Operation 137 [2/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 137 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 9> <Delay = 15.0>
ST_31 : Operation 138 [1/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 138 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 10> <Delay = 16.6>
ST_32 : Operation 139 [8/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 139 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 16.6>
ST_33 : Operation 140 [7/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 140 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 12> <Delay = 16.6>
ST_34 : Operation 141 [6/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 141 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 13> <Delay = 16.6>
ST_35 : Operation 142 [5/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 142 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 14> <Delay = 16.6>
ST_36 : Operation 143 [4/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 143 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 16.6>
ST_37 : Operation 144 [3/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 144 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 16> <Delay = 16.6>
ST_38 : Operation 145 [2/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 145 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 17> <Delay = 16.6>
ST_39 : Operation 146 [1/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 146 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 18> <Delay = 2.32>
ST_40 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [dense_out/dense_out.cpp:38]   --->   Operation 147 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4) nounwind" [dense_out/dense_out.cpp:38]   --->   Operation 148 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dense_out/dense_out.cpp:39]   --->   Operation 149 'specpipeline' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 150 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr [10 x float]* %prediction, i64 0, i64 %zext_ln39" [dense_out/dense_out.cpp:39]   --->   Operation 150 'getelementptr' 'prediction_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 151 [1/1] (2.32ns)   --->   "store float %tmp_6, float* %prediction_addr, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 151 'store' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 152 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_7) nounwind" [dense_out/dense_out.cpp:40]   --->   Operation 152 'specregionend' 'empty_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader" [dense_out/dense_out.cpp:37]   --->   Operation 153 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 41 <SV = 5> <Delay = 0.00>
ST_41 : Operation 154 [1/1] (0.00ns)   --->   "ret void" [dense_out/dense_out.cpp:41]   --->   Operation 154 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fully_connected]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_out_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000000000000000000000000000000]
dense_array          (alloca           ) [ 001111111111111111111111111111111111111110]
br_ln16              (br               ) [ 011111111111111000000000000000000000000000]
d_0                  (phi              ) [ 001000000000000000000000000000000000000000]
icmp_ln16            (icmp             ) [ 001111111111111111111111100000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000000000000000000000]
d                    (add              ) [ 011111111111111000000000000000000000000000]
br_ln16              (br               ) [ 000000000000000000000000000000000000000000]
specloopname_ln17    (specloopname     ) [ 000000000000000000000000000000000000000000]
tmp_1                (specregionbegin  ) [ 000111111111111000000000000000000000000000]
zext_ln23            (zext             ) [ 000111111111111000000000000000000000000000]
zext_ln21            (zext             ) [ 000111111100000000000000000000000000000000]
br_ln21              (br               ) [ 001111111111111000000000000000000000000000]
br_ln31              (br               ) [ 001111111111111111111111100000000000000000]
f_0                  (phi              ) [ 000100000000000000000000000000000000000000]
w_sum_0              (phi              ) [ 000111111111111000000000000000000000000000]
icmp_ln21            (icmp             ) [ 001111111111111000000000000000000000000000]
empty_3              (speclooptripcount) [ 000000000000000000000000000000000000000000]
f                    (add              ) [ 001111111111111000000000000000000000000000]
br_ln21              (br               ) [ 000000000000000000000000000000000000000000]
zext_ln23_1          (zext             ) [ 000000000000000000000000000000000000000000]
tmp_9                (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
zext_ln23_2          (zext             ) [ 000000000000000000000000000000000000000000]
tmp_s                (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
zext_ln23_3          (zext             ) [ 000000000000000000000000000000000000000000]
add_ln23             (add              ) [ 000000000000000000000000000000000000000000]
add_ln23_1           (add              ) [ 000000000000000000000000000000000000000000]
zext_ln23_4          (zext             ) [ 000000000000000000000000000000000000000000]
dense_out_weights_ad (getelementptr    ) [ 000010000000000000000000000000000000000000]
fully_connected_addr (getelementptr    ) [ 000010000000000000000000000000000000000000]
dense_out_weights_lo (load             ) [ 000001000000000000000000000000000000000000]
fully_connected_load (load             ) [ 000001000000000000000000000000000000000000]
tmp_3                (fmul             ) [ 000111111100000000000000000000000000000000]
specloopname_ln22    (specloopname     ) [ 000000000000000000000000000000000000000000]
tmp_8                (specregionbegin  ) [ 000000000000000000000000000000000000000000]
specpipeline_ln23    (specpipeline     ) [ 000000000000000000000000000000000000000000]
w_sum                (fadd             ) [ 001111111111111000000000000000000000000000]
empty_4              (specregionend    ) [ 000000000000000000000000000000000000000000]
br_ln21              (br               ) [ 001111111111111000000000000000000000000000]
dense_out_bias_addr  (getelementptr    ) [ 000000000001000000000000000000000000000000]
dense_out_bias_load  (load             ) [ 000000000000111000000000000000000000000000]
tmp_2                (fadd             ) [ 000000000000000000000000000000000000000000]
dense_array_addr_1   (getelementptr    ) [ 000000000000000000000000000000000000000000]
store_ln26           (store            ) [ 000000000000000000000000000000000000000000]
empty_5              (specregionend    ) [ 000000000000000000000000000000000000000000]
br_ln16              (br               ) [ 011111111111111000000000000000000000000000]
sum_0                (phi              ) [ 000000000000000111111111111111111111111110]
i_0                  (phi              ) [ 000000000000000100000000000000000000000000]
icmp_ln31            (icmp             ) [ 000000000000000111111111100000000000000000]
empty_6              (speclooptripcount) [ 000000000000000000000000000000000000000000]
i                    (add              ) [ 001000000000000111111111100000000000000000]
br_ln31              (br               ) [ 000000000000000000000000000000000000000000]
zext_ln33            (zext             ) [ 000000000000000000000000000000000000000000]
dense_array_addr     (getelementptr    ) [ 000000000000000010000000000000000000000000]
dense_array_load     (load             ) [ 000000000000000111111000000000000000000000]
tmp                  (fexp             ) [ 000000000000000111100111100000000000000000]
specloopname_ln32    (specloopname     ) [ 000000000000000000000000000000000000000000]
tmp_4                (specregionbegin  ) [ 000000000000000000000000000000000000000000]
specpipeline_ln33    (specpipeline     ) [ 000000000000000000000000000000000000000000]
sum                  (fadd             ) [ 001000000000000111111111100000000000000000]
empty_7              (specregionend    ) [ 000000000000000000000000000000000000000000]
br_ln31              (br               ) [ 001000000000000111111111100000000000000000]
br_ln37              (br               ) [ 000000000000000000000000011111111111111110]
j_0                  (phi              ) [ 000000000000000000000000001000000000000000]
icmp_ln37            (icmp             ) [ 000000000000000000000000001111111111111110]
empty_8              (speclooptripcount) [ 000000000000000000000000000000000000000000]
j                    (add              ) [ 000000000000000000000000011111111111111110]
br_ln37              (br               ) [ 000000000000000000000000000000000000000000]
zext_ln39            (zext             ) [ 000000000000000000000000001111111111111110]
dense_array_addr_2   (getelementptr    ) [ 000000000000000000000000001100000000000000]
dense_array_load_1   (load             ) [ 000000000000000000000000001011110000000000]
tmp_5                (fexp             ) [ 000000000000000000000000001000001111111100]
tmp_6                (fdiv             ) [ 000000000000000000000000001000000000000010]
specloopname_ln38    (specloopname     ) [ 000000000000000000000000000000000000000000]
tmp_7                (specregionbegin  ) [ 000000000000000000000000000000000000000000]
specpipeline_ln39    (specpipeline     ) [ 000000000000000000000000000000000000000000]
prediction_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000]
store_ln39           (store            ) [ 000000000000000000000000000000000000000000]
empty_9              (specregionend    ) [ 000000000000000000000000000000000000000000]
br_ln37              (br               ) [ 000000000000000000000000011111111111111110]
ret_ln41             (ret              ) [ 000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fully_connected">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fully_connected"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_out_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_out_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="dense_array_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="dense_out_weights_ad_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="9" slack="0"/>
<pin id="80" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_out_weights_ad/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="9" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_out_weights_lo/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="fully_connected_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fully_connected_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fully_connected_load/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="dense_out_bias_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="2"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_out_bias_addr/10 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_out_bias_load/10 "/>
</bind>
</comp>

<comp id="115" class="1004" name="dense_array_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="6"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_1/14 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln26/14 dense_array_load/15 dense_array_load_1/26 "/>
</bind>
</comp>

<comp id="127" class="1004" name="dense_array_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr/15 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dense_array_addr_2_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_2/26 "/>
</bind>
</comp>

<comp id="141" class="1004" name="prediction_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="14"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_addr/40 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln39_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/40 "/>
</bind>
</comp>

<comp id="154" class="1005" name="d_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="d_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="f_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="1"/>
<pin id="167" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="f_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="w_sum_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="w_sum_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="32" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="sum_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="sum_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="32" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/15 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="1"/>
<pin id="202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_0_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/15 "/>
</bind>
</comp>

<comp id="211" class="1005" name="j_0_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="1"/>
<pin id="213" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="j_0_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/26 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/6 tmp_2/11 sum/21 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="32" slack="8"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_6/32 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/16 tmp_5/27 "/>
</bind>
</comp>

<comp id="247" class="1005" name="reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_load dense_array_load_1 "/>
</bind>
</comp>

<comp id="252" class="1005" name="reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln16_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="d_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln23_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln21_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln21_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="f_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln23_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_9_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="5" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln23_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln23_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln23_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln23_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="1"/>
<pin id="328" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln23_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln31_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/15 "/>
</bind>
</comp>

<comp id="341" class="1004" name="i_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/15 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln33_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/15 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln37_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/26 "/>
</bind>
</comp>

<comp id="358" class="1004" name="j_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/26 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln39_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/26 "/>
</bind>
</comp>

<comp id="369" class="1005" name="icmp_ln16_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="373" class="1005" name="d_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="378" class="1005" name="zext_ln23_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="2"/>
<pin id="380" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="384" class="1005" name="zext_ln21_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="1"/>
<pin id="386" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="389" class="1005" name="icmp_ln21_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="393" class="1005" name="f_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="398" class="1005" name="dense_out_weights_ad_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="1"/>
<pin id="400" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_weights_ad "/>
</bind>
</comp>

<comp id="403" class="1005" name="fully_connected_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="1"/>
<pin id="405" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fully_connected_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="dense_out_weights_lo_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_weights_lo "/>
</bind>
</comp>

<comp id="413" class="1005" name="fully_connected_load_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fully_connected_load "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_3_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="423" class="1005" name="w_sum_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

<comp id="428" class="1005" name="dense_out_bias_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="1"/>
<pin id="430" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_bias_addr "/>
</bind>
</comp>

<comp id="433" class="1005" name="dense_out_bias_load_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_bias_load "/>
</bind>
</comp>

<comp id="438" class="1005" name="icmp_ln31_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="442" class="1005" name="i_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="447" class="1005" name="dense_array_addr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="1"/>
<pin id="449" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="sum_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="457" class="1005" name="icmp_ln37_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="461" class="1005" name="j_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="466" class="1005" name="zext_ln39_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="14"/>
<pin id="468" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="zext_ln39 "/>
</bind>
</comp>

<comp id="471" class="1005" name="dense_array_addr_2_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="1"/>
<pin id="473" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_6_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="50" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="115" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="127" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="134" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="176" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="222" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="228"><net_src comp="109" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="188" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="83" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="96" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="188" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="121" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="121" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="255"><net_src comp="241" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="262"><net_src comp="158" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="158" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="158" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="158" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="169" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="169" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="169" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="300"><net_src comp="42" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="169" pin="4"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="46" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="169" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="303" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="339"><net_src comp="204" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="18" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="204" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="204" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="356"><net_src comp="215" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="18" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="215" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="215" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="372"><net_src comp="258" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="264" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="381"><net_src comp="270" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="387"><net_src comp="274" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="392"><net_src comp="278" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="284" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="401"><net_src comp="76" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="406"><net_src comp="89" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="411"><net_src comp="83" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="416"><net_src comp="96" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="421"><net_src comp="230" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="426"><net_src comp="222" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="431"><net_src comp="102" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="436"><net_src comp="109" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="441"><net_src comp="335" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="341" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="450"><net_src comp="127" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="455"><net_src comp="222" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="460"><net_src comp="352" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="358" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="469"><net_src comp="364" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="474"><net_src comp="134" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="479"><net_src comp="236" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="148" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {40 }
 - Input state : 
	Port: dense : fully_connected | {3 4 }
	Port: dense : dense_out_weights | {3 4 }
	Port: dense : dense_out_bias | {10 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln16 : 1
		d : 1
		br_ln16 : 2
		zext_ln23 : 1
		zext_ln21 : 1
	State 3
		icmp_ln21 : 1
		f : 1
		br_ln21 : 2
		zext_ln23_1 : 1
		tmp_9 : 1
		zext_ln23_2 : 2
		tmp_s : 1
		zext_ln23_3 : 2
		add_ln23 : 3
		add_ln23_1 : 4
		zext_ln23_4 : 5
		dense_out_weights_ad : 6
		dense_out_weights_lo : 7
		fully_connected_addr : 2
		fully_connected_load : 3
	State 4
		tmp_3 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		empty_4 : 1
	State 10
		dense_out_bias_load : 1
	State 11
		tmp_2 : 1
	State 12
	State 13
	State 14
		store_ln26 : 1
	State 15
		icmp_ln31 : 1
		i : 1
		br_ln31 : 2
		zext_ln33 : 1
		dense_array_addr : 2
		dense_array_load : 3
	State 16
		tmp : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		empty_7 : 1
	State 25
	State 26
		icmp_ln37 : 1
		j : 1
		br_ln37 : 2
		zext_ln39 : 1
		dense_array_addr_2 : 2
		dense_array_load_1 : 3
	State 27
		tmp_5 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		store_ln39 : 1
		empty_9 : 1
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fdiv   |     grp_fu_236     |    0    |   363   |   986   |
|----------|--------------------|---------|---------|---------|
|   fexp   |     grp_fu_241     |    7    |   205   |   892   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_222     |    2    |   227   |   403   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_230     |    3    |   128   |   320   |
|----------|--------------------|---------|---------|---------|
|          |      d_fu_264      |    0    |    0    |    13   |
|          |      f_fu_284      |    0    |    0    |    15   |
|    add   |   add_ln23_fu_319  |    0    |    0    |    9    |
|          |  add_ln23_1_fu_325 |    0    |    0    |    9    |
|          |      i_fu_341      |    0    |    0    |    13   |
|          |      j_fu_358      |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln16_fu_258  |    0    |    0    |    9    |
|   icmp   |  icmp_ln21_fu_278  |    0    |    0    |    11   |
|          |  icmp_ln31_fu_335  |    0    |    0    |    9    |
|          |  icmp_ln37_fu_352  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln23_fu_270  |    0    |    0    |    0    |
|          |  zext_ln21_fu_274  |    0    |    0    |    0    |
|          | zext_ln23_1_fu_290 |    0    |    0    |    0    |
|   zext   | zext_ln23_2_fu_303 |    0    |    0    |    0    |
|          | zext_ln23_3_fu_315 |    0    |    0    |    0    |
|          | zext_ln23_4_fu_330 |    0    |    0    |    0    |
|          |  zext_ln33_fu_347  |    0    |    0    |    0    |
|          |  zext_ln39_fu_364  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_9_fu_295    |    0    |    0    |    0    |
|          |    tmp_s_fu_307    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    12   |   923   |   2711  |
|----------|--------------------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|   dense_array   |    0   |   64   |    5   |    0   |
|  dense_out_bias |    0   |   32   |    5   |    -   |
|dense_out_weights|    1   |    0   |    0   |    -   |
+-----------------+--------+--------+--------+--------+
|      Total      |    1   |   96   |   10   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         d_0_reg_154        |    4   |
|          d_reg_373         |    4   |
| dense_array_addr_2_reg_471 |    4   |
|  dense_array_addr_reg_447  |    4   |
| dense_out_bias_addr_reg_428|    4   |
| dense_out_bias_load_reg_433|   32   |
|dense_out_weights_ad_reg_398|    9   |
|dense_out_weights_lo_reg_408|   32   |
|         f_0_reg_165        |    5   |
|          f_reg_393         |    5   |
|fully_connected_addr_reg_403|    5   |
|fully_connected_load_reg_413|   32   |
|         i_0_reg_200        |    4   |
|          i_reg_442         |    4   |
|      icmp_ln16_reg_369     |    1   |
|      icmp_ln21_reg_389     |    1   |
|      icmp_ln31_reg_438     |    1   |
|      icmp_ln37_reg_457     |    1   |
|         j_0_reg_211        |    4   |
|          j_reg_461         |    4   |
|           reg_247          |   32   |
|           reg_252          |   32   |
|        sum_0_reg_188       |   32   |
|         sum_reg_452        |   32   |
|        tmp_3_reg_418       |   32   |
|        tmp_6_reg_476       |   32   |
|       w_sum_0_reg_176      |   32   |
|        w_sum_reg_423       |   32   |
|      zext_ln21_reg_384     |    9   |
|      zext_ln23_reg_378     |   64   |
|      zext_ln39_reg_466     |   64   |
+----------------------------+--------+
|            Total           |   553  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_96 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_109 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_121 |  p0  |   5  |   4  |   20   ||    27   |
|  w_sum_0_reg_176  |  p0  |   2  |  32  |   64   ||    9    |
|   sum_0_reg_188   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_222    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_222    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_230    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_230    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_241    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   568  || 19.6877 ||   129   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |   923  |  2711  |    -   |
|   Memory  |    1   |    -   |    -   |   96   |   10   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   129  |    -   |
|  Register |    -   |    -   |    -   |   553  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |   12   |   19   |  1572  |  2850  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
