INTSTYLE=ise
INFILE=C:\FPGA\shift_reg\shift_reg.ncd
OUTFILE=C:\FPGA\shift_reg\shift_reg.bit
FAMILY=Spartan3A and Spartan3AN
PART=xc3s700an-4fgg484
WORKINGDIR=C:\FPGA\shift_reg
LICENSE=WebPack
USER_INFO=212302188_0_0_511
