
game.elf:     file format elf32-littlenios2
game.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04000230

Program Header:
    LOAD off    0x00001000 vaddr 0x04000000 paddr 0x04000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x04000020 paddr 0x04000020 align 2**12
         filesz 0x00015f90 memsz 0x00015f90 flags r-x
    LOAD off    0x00016fb0 vaddr 0x04015fb0 paddr 0x04017b1c align 2**12
         filesz 0x00001b6c memsz 0x00001b6c flags rw-
    LOAD off    0x00019688 vaddr 0x04019688 paddr 0x04019688 align 2**12
         filesz 0x00000000 memsz 0x000002e8 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  04000000  04000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000210  04000020  04000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000155f4  04000230  04000230  00001230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000078c  04015824  04015824  00016824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001b6c  04015fb0  04017b1c  00016fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002e8  04019688  04019688  00019688  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  04019970  04019970  00018b1c  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00018b1c  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00001108  00000000  00000000  00018b40  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000292d4  00000000  00000000  00019c48  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000a91f  00000000  00000000  00042f1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000d14d  00000000  00000000  0004d83b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00003108  00000000  00000000  0005a988  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00004f62  00000000  00000000  0005da90  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0001910f  00000000  00000000  000629f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  0007bb04  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001c00  00000000  00000000  0007bb48  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  000819ce  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  000819d1  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  000819dd  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  000819de  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  000819df  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  000819e3  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  000819e7  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  000819eb  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  000819f6  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  00081a01  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000008  00000000  00000000  00081a0c  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000003e  00000000  00000000  00081a14  2**0
                  CONTENTS, READONLY
 29 .jdi          00004f1b  00000000  00000000  00081a52  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0008945c  00000000  00000000  0008696d  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04000000 l    d  .entry	00000000 .entry
04000020 l    d  .exceptions	00000000 .exceptions
04000230 l    d  .text	00000000 .text
04015824 l    d  .rodata	00000000 .rodata
04015fb0 l    d  .rwdata	00000000 .rwdata
04019688 l    d  .bss	00000000 .bss
04019970 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../game_bsp//obj/HAL/src/crt0.o
04000268 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 main.c
04017ac4 l     O .rwdata	00000001 addr
00000000 l    df *ABS*	00000000 sgtl5000.c
00000000 l    df *ABS*	00000000 HID.c
00000000 l    df *ABS*	00000000 MAX3421E.c
00000000 l    df *ABS*	00000000 transfer.c
04019698 l     O .bss	00000004 usb_delay.2608
0401969c l     O .bss	00000001 tmp_addr.2609
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
04015dca l     O .rodata	00000010 zeroes.4404
040064d4 l     F .text	000000bc __sbprintf
04015dda l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
040066e4 l     F .text	00000228 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0400823c l     F .text	00000008 __fp_unlock
04008250 l     F .text	0000019c __sinit.part.1
040083ec l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
04015fe0 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
04016424 l     O .rwdata	00000020 lc_ctype_charset
04016404 l     O .rwdata	00000020 lc_message_charset
04016444 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
04015e0c l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
0400ba28 l     F .text	000000fc __sprint_r.part.0
04015f30 l     O .rodata	00000010 zeroes.4349
0400d064 l     F .text	000000bc __sbprintf
04015f40 l     O .rodata	00000010 blanks.4348
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
04010e6c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
04010f80 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
04010fac l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
040110a0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
04011188 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
04011274 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
04011450 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
04017b04 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
04011898 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
040119d4 l     F .text	00000034 alt_dev_reg
04016a2c l     O .rwdata	00000038 i2c_0
04016a64 l     O .rwdata	00001060 jtag_uart_0
00000000 l    df *ABS*	00000000 altera_avalon_i2c.c
04011ab4 l     F .text	00000110 optional_irq_callback
04011c14 l     F .text	0000009c alt_avalon_i2c_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
040138f0 l     F .text	0000020c altera_avalon_jtag_uart_irq
04013afc l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
04014330 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
040146c8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
04014bb8 l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
04014d18 l     F .text	0000003c alt_get_errno
04014d54 l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
040196d4 g     O .bss	00000004 alt_instruction_exception_handler
04004058 g     F .text	00000018 putchar
0400af04 g     F .text	00000074 _mprec_log10
0400aff0 g     F .text	0000008c __any_on
0400d770 g     F .text	00000054 _isatty_r
04015e18 g     O .rodata	00000028 __mprec_tinytens
0401138c g     F .text	0000007c alt_main
04017ac8 g     O .rwdata	00000008 ctrl_xfers
04004070 g     F .text	000000c0 _puts_r
04019870 g     O .bss	00000100 alt_irq
0400d7c4 g     F .text	00000060 _lseek_r
040029c8 g     F .text	00000644 USB_Task
04017b1c g       *ABS*	00000000 __flash_rwdata_start
0400f8a8 g     F .text	00000088 .hidden __eqdf2
04019970 g       *ABS*	00000000 __alt_heap_start
04004014 g     F .text	0000003c printf
0400d884 g     F .text	0000009c _wcrtomb_r
04001acc g     F .text	00000090 kbdPoll
0400b8e8 g     F .text	0000005c __sseek
0400859c g     F .text	00000010 __sinit
0400d120 g     F .text	00000140 __swbuf_r
04009070 g     F .text	0000007c _setlocale_r
040083f4 g     F .text	00000078 __sfmoreglue
0401230c g     F .text	000000a8 alt_avalon_i2c_rx_read
0401142c g     F .text	00000024 __malloc_unlock
040007c4 g     F .text	00000074 setKeycode1
0400026c g     F .text	000001f0 GetDriverandReport
04013524 g     F .text	00000044 alt_avalon_i2c_enabled_ints_get
04012090 g     F .text	00000094 alt_avalon_i2c_master_config_speed_get
04009d40 g     F .text	0000015c memmove
04008584 g     F .text	00000018 _cleanup
04012d74 g     F .text	0000020c alt_avalon_i2c_master_transmit_using_interrupts
04009fc4 g     F .text	000000a8 _Balloc
04003e20 g     F .text	00000070 .hidden __fixsfsi
04001c28 g     F .text	0000008c MAXreg_wr
04015fb0 g     O .rwdata	00000030 ClientDriverTable
0400f930 g     F .text	000000dc .hidden __gtdf2
04015204 g     F .text	00000024 altera_nios2_gen2_irq_init
0400300c g     F .text	0000002c MSDProbe
04000000 g     F .entry	0000000c __reset
04000910 g     F .text	00000074 setKeycode4
040024c8 g     F .text	000000e8 XferCtrlData
04000020 g       *ABS*	00000000 __flash_exceptions_start
040196d8 g     O .bss	00000010 hid_ep
0400d714 g     F .text	0000005c _fstat_r
040196b8 g     O .bss	00000004 errno
0400b864 g     F .text	00000008 __seofread
040196c0 g     O .bss	00000004 alt_argv
0401fac4 g       *ABS*	00000000 _gp
04011868 g     F .text	00000030 usleep
04013568 g     F .text	0000004c alt_avalon_i2c_rx_fifo_threshold_get
04001e24 g     F .text	00000078 MAXreg_rd
0400393c g     F .text	000004e4 .hidden __subsf3
04000838 g     F .text	0000006c setKeycode2
04012220 g     F .text	00000044 alt_avalon_i2c_is_busy
040168ac g     O .rwdata	00000180 alt_fd_list
04001a04 g     F .text	00000040 HID_init
04004050 g     F .text	00000008 _putchar_r
04011fc4 g     F .text	000000cc alt_avalon_i2c_master_config_set
04014868 g     F .text	00000090 alt_find_dev
04009bf8 g     F .text	00000148 memcpy
04008244 g     F .text	0000000c _cleanup_r
04010ce8 g     F .text	000000dc .hidden __floatsidf
04014c9c g     F .text	0000007c alt_io_redirect
0400fa0c g     F .text	000000f4 .hidden __ltdf2
04015824 g       *ABS*	00000000 __DTOR_END__
04012bb4 g     F .text	000001c0 alt_avalon_i2c_master_transmit
04004130 g     F .text	00000014 puts
040153f4 g     F .text	0000009c alt_exception_cause_generated_bad_addr
0400b748 g     F .text	00000074 __fpclassifyd
0400ae60 g     F .text	000000a4 __ratio
0400d048 g     F .text	0000001c __vfiprintf_internal
04013cf4 g     F .text	0000021c altera_avalon_jtag_uart_read
04003fe4 g     F .text	00000030 _printf_r
0400336c g     F .text	00000064 .hidden __udivsi3
040110dc g     F .text	000000ac isatty
04015e68 g     O .rodata	000000c8 __mprec_tens
040090ec g     F .text	0000000c __locale_charset
04011e30 g     F .text	00000098 alt_avalon_i2c_enable
040196b4 g     O .bss	00000004 __malloc_top_pad
04013458 g     F .text	00000068 alt_avalon_i2c_int_disable
04017ad0 g     O .rwdata	00000001 usb_task_state
04017adc g     O .rwdata	00000004 __mb_cur_max
0400911c g     F .text	0000000c _localeconv_r
0400a3f8 g     F .text	0000003c __i2b
04008a20 g     F .text	000004c8 __sfvwrite_r
0400b7bc g     F .text	00000054 _sbrk_r
0400d824 g     F .text	00000060 _read_r
0400217c g     F .text	00000094 MAX3421E_init
040010a0 g     F .text	000000b4 SGTL5000_Reg_Rd
04017afc g     O .rwdata	00000004 alt_max_fd
0400d408 g     F .text	000000f0 _fclose_r
0400820c g     F .text	00000030 fflush
040196b0 g     O .bss	00000004 __malloc_max_sbrked_mem
04012f80 g     F .text	00000210 alt_avalon_i2c_master_receive
0400e62c g     F .text	000008ac .hidden __adddf3
0400ac08 g     F .text	0000010c __b2d
0400e068 g     F .text	000005c4 .hidden __umoddi3
040112b0 g     F .text	000000dc lseek
040134c0 g     F .text	00000064 alt_avalon_i2c_int_enable
04017ad4 g     O .rwdata	00000004 _global_impure_ptr
0400b1e4 g     F .text	00000564 _realloc_r
04019970 g       *ABS*	00000000 __bss_end
04014ac8 g     F .text	000000f0 alt_iic_isr_register
04011760 g     F .text	00000108 alt_tick
0400da6c g     F .text	000005fc .hidden __udivdi3
04013380 g     F .text	00000058 alt_avalon_i2c_int_status_get
0400d670 g     F .text	00000024 _fputwc_r
04015e40 g     O .rodata	00000028 __mprec_bigtens
0400a1dc g     F .text	00000104 __s2b
04010dc4 g     F .text	000000a8 .hidden __floatunsidf
0400a948 g     F .text	00000060 __mcmp
040085bc g     F .text	00000018 __fp_lock_all
04014a7c g     F .text	0000004c alt_ic_irq_enabled
040116c4 g     F .text	0000009c alt_alarm_stop
04011cb0 g     F .text	00000054 alt_avalon_i2c_register_callback
040196d0 g     O .bss	00000004 alt_irq_active
04011d04 g     F .text	000000ec alt_avalon_i2c_init
040030d4 g     F .text	0000002c DummyProbe
040000fc g     F .exceptions	000000d4 alt_irq_handler
04016884 g     O .rwdata	00000028 alt_dev_null
04001a44 g     F .text	00000088 mousePoll
04001fd0 g     F .text	00000024 Vbus_power
040146a8 g     F .text	00000020 alt_dcache_flush_all
0400a2e0 g     F .text	00000068 __hi0bits
04010c68 g     F .text	00000080 .hidden __fixdfsi
04017b1c g       *ABS*	00000000 __ram_rwdata_end
04017af4 g     O .rwdata	00000008 alt_dev_list
040118d4 g     F .text	00000100 write
0400b07c g     F .text	000000a0 _putc_r
04012640 g     F .text	0000004c alt_avalon_i2c_check_arblost
04003450 g     F .text	000000bc .hidden __gtsf2
0401341c g     F .text	0000003c alt_avalon_i2c_int_clear
04015fb0 g       *ABS*	00000000 __ram_rodata_end
0401969d g     O .bss	00000001 usb_error
04010fe8 g     F .text	000000b8 fstat
0400fa0c g     F .text	000000f4 .hidden __ledf2
04017b10 g     O .rwdata	00000008 alt_avalon_i2c_list
0400a6c0 g     F .text	00000140 __pow5mult
0400bb3c g     F .text	0000150c ___vfiprintf_internal_r
040196a8 g     O .bss	00000004 __nlocale_changed
040033d0 g     F .text	00000058 .hidden __umodsi3
04019970 g       *ABS*	00000000 end
04013830 g     F .text	000000c0 altera_avalon_jtag_uart_init
040001d0 g     F .exceptions	00000060 alt_instruction_exception_entry
04011df0 g     F .text	00000040 alt_avalon_i2c_open
04002624 g     F .text	0000017c XferDispatchPkt
04015824 g       *ABS*	00000000 __CTOR_LIST__
08000000 g       *ABS*	00000000 __alt_stack_pointer
040127c8 g     F .text	000000e8 alt_avalon_i2c_master_tx
040143a8 g     F .text	0000007c alt_avalon_timer_sc_init
04003f80 g     F .text	00000064 .hidden __clzsi2
04013f10 g     F .text	00000224 altera_avalon_jtag_uart_write
040085ac g     F .text	00000004 __sfp_lock_acquire
04009b14 g     F .text	000000e4 memchr
040041dc g     F .text	000022dc ___vfprintf_internal_r
04002348 g     F .text	00000034 MaxGpxHandler
04008710 g     F .text	00000310 _free_r
04014f9c g     F .text	0000022c alt_printf
040090f8 g     F .text	00000010 __locale_mb_cur_max
04015670 g     F .text	00000180 __call_exitprocs
040196a4 g     O .bss	00000004 __mlocale_changed
04011bc4 g     F .text	00000050 alt_avalon_i2c_register_optional_irq_handler
04017ae0 g     O .rwdata	00000004 __malloc_sbrk_base
04000230 g     F .text	0000003c _start
040196c8 g     O .bss	00000004 _alt_tick_rate
04001e9c g     F .text	0000008c MAXbytes_rd
04013190 g     F .text	000001f0 alt_avalon_i2c_master_receive_using_interrupts
040135b4 g     F .text	00000064 alt_avalon_i2c_rx_fifo_threshold_set
0400a800 g     F .text	00000148 __lshift
04014134 g     F .text	000001fc alt_avalon_spi_command
040196cc g     O .bss	00000004 _alt_nticks
0401148c g     F .text	00000104 read
04011a40 g     F .text	00000074 alt_sys_init
04019828 g     O .bss	00000048 devtable
04015558 g     F .text	00000118 __register_exitproc
040015fc g     F .text	00000408 HIDKProbe
040196e8 g     O .bss	00000018 msd_ep
040129ec g     F .text	000001c8 alt_avalon_i2c_master_tx_rx
0400a434 g     F .text	0000028c __multiply
04013b9c g     F .text	00000068 altera_avalon_jtag_uart_close
04002930 g     F .text	00000098 USB_init
04003428 g     F .text	00000028 .hidden __mulsi3
04019728 g     O .bss	00000100 bigbuf
04015fb0 g       *ABS*	00000000 __ram_rwdata_start
04015824 g       *ABS*	00000000 __ram_rodata_start
04019700 g     O .bss	00000028 __malloc_current_mallinfo
04019694 g     O .bss	00000001 last_usb_task_state
0400ad14 g     F .text	0000014c __d2b
0401968c g     O .bss	00000008 dev0ep
040004a8 g     F .text	00000050 clearLED
040136cc g     F .text	00000060 altera_avalon_jtag_uart_read_fd
04015330 g     F .text	000000c4 alt_get_fd
04014550 g     F .text	00000158 alt_busy_sleep
04003038 g     F .text	00000038 MSDEventHandler
0400d2d8 g     F .text	00000054 _close_r
040154dc g     F .text	0000007c memcmp
04012264 g     F .text	000000a8 alt_avalon_i2c_rx_read_available
0401378c g     F .text	00000050 altera_avalon_jtag_uart_close_fd
04019970 g       *ABS*	00000000 __alt_stack_base
040137dc g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
04006590 g     F .text	00000154 __swsetup_r
0400eed8 g     F .text	000009d0 .hidden __divdf3
0400846c g     F .text	00000118 __sfp
0400af78 g     F .text	00000078 __copybits
0401647c g     O .rwdata	00000408 __malloc_av_
040085b8 g     F .text	00000004 __sinit_lock_release
0400309c g     F .text	00000038 CDCEventHandler
0400fb00 g     F .text	0000086c .hidden __muldf3
04003100 g     F .text	00000038 DummyEventHandler
0400b810 g     F .text	00000054 __sread
04000758 g     F .text	0000006c setKeycode0
04015228 g     F .text	00000108 alt_find_file
04014704 g     F .text	000000a4 alt_dev_llist_insert
04011408 g     F .text	00000024 __malloc_lock
04011614 g     F .text	000000b0 sbrk
0401268c g     F .text	0000013c alt_avalon_i2c_interrupt_transaction_status
040125f4 g     F .text	0000004c alt_avalon_i2c_check_nack
040081b0 g     F .text	0000005c _fflush_r
0400d32c g     F .text	000000dc _calloc_r
040008a4 g     F .text	0000006c setKeycode3
04019688 g       *ABS*	00000000 __bss_start
04001ff4 g     F .text	00000188 MAX_busprobe
04019688 g     O .bss	00000002 hid_device
04009e9c g     F .text	00000128 memset
040009f0 g     F .text	000006b0 main
04002210 g     F .text	0000006c MAX3421E_Task
040125c0 g     F .text	00000034 alt_avalon_i2c_master_target_set
040196c4 g     O .bss	00000004 alt_envp
040196ac g     O .bss	00000004 __malloc_max_total_mem
0401372c g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0400d260 g     F .text	00000018 __swbuf
04003190 g     F .text	00000084 ConvUTF8ToStr
040133d8 g     F .text	00000044 alt_avalon_i2c_int_raw_status_get
0400b944 g     F .text	00000008 __sclose
08000000 g       *ABS*	00000000 __alt_heap_limit
0400d4f8 g     F .text	00000014 fclose
0400690c g     F .text	00001688 _dtoa_r
04009308 g     F .text	0000080c _malloc_r
0400d9e0 g     F .text	00000030 __ascii_wctomb
04017b00 g     O .rwdata	00000004 alt_errno
04008ee8 g     F .text	000000c4 _fwalk
0400b11c g     F .text	000000c8 putc
04003274 g     F .text	00000084 .hidden __divsi3
040027a0 g     F .text	00000190 XferInTransfer
04000618 g     F .text	00000140 printSignedHex1
040085ec g     F .text	00000124 _malloc_trim_r
04015824 g       *ABS*	00000000 __CTOR_END__
0400350c g     F .text	00000430 .hidden __mulsf3
04003158 g     F .text	00000038 GetDevtable
0400b94c g     F .text	000000dc strcmp
04015824 g       *ABS*	00000000 __flash_rodata_start
04015824 g       *ABS*	00000000 __DTOR_LIST__
040025b0 g     F .text	00000074 XferCtrlND
04001154 g     F .text	000000a0 SGTL5000_Reg_Wr
0400f8a8 g     F .text	00000088 .hidden __nedf2
04001f28 g     F .text	000000a8 MAX3421E_reset
04011a08 g     F .text	00000038 alt_irq_init
04011590 g     F .text	00000084 alt_release_fd
04015c84 g     O .rodata	00000100 .hidden __clz_tab
040196a0 g     O .bss	00000004 _PathLocale
04015490 g     F .text	00000014 atexit
04003450 g     F .text	000000bc .hidden __gesf2
0400d278 g     F .text	00000060 _write_r
04009128 g     F .text	00000018 setlocale
04017ad8 g     O .rwdata	00000004 _impure_ptr
040196bc g     O .bss	00000004 alt_argc
04007f94 g     F .text	0000021c __sflush_r
04014808 g     F .text	00000060 _do_dtors
04009114 g     F .text	00000008 __locale_cjk_lang
04012588 g     F .text	00000038 alt_avalon_i2c_master_target_get
04012498 g     F .text	000000f0 alt_avalon_i2c_send_address
04001cb4 g     F .text	00000170 MAXbytes_wr
04000020 g       .exceptions	00000000 alt_irq_entry
0400aba4 g     F .text	00000064 __ulp
040085d4 g     F .text	00000018 __fp_unlock_all
04017aec g     O .rwdata	00000008 alt_fs_list
04003070 g     F .text	0000002c CDCProbe
04000020 g       *ABS*	00000000 __ram_exceptions_start
04009140 g     F .text	0000000c localeconv
0400045c g     F .text	0000004c setLED
04003138 g     F .text	00000020 GetUsbTaskState
04013664 g     F .text	00000068 alt_avalon_i2c_tfr_cmd_fifo_threshold_set
04014918 g     F .text	00000050 alt_ic_isr_register
04011ec8 g     F .text	0000004c alt_avalon_i2c_disable
04015860 g     O .rodata	00000010 devclasses
04017b1c g       *ABS*	00000000 _edata
04001b94 g     F .text	00000038 HIDKEventHandler
04019970 g       *ABS*	00000000 _end
0400227c g     F .text	000000cc MaxIntHandler
0400d50c g     F .text	00000164 __fputwc
04000230 g       *ABS*	00000000 __ram_exceptions_end
04013c04 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
04000984 g     F .text	0000006c setKeycode5
04011f14 g     F .text	000000b0 alt_avalon_i2c_master_config_get
04001bcc g     F .text	00000034 SPI_init
040149f0 g     F .text	0000008c alt_ic_irq_disable
0400b86c g     F .text	0000007c __swrite
04017ae4 g     O .rwdata	00000004 __malloc_trim_threshold
04009108 g     F .text	0000000c __locale_msgcharset
040154a4 g     F .text	00000038 exit
04008fac g     F .text	000000c4 _fwalk_reent
04003e90 g     F .text	000000f0 .hidden __floatunsisf
0400a9a8 g     F .text	000001fc __mdiff
040032f8 g     F .text	00000074 .hidden __modsi3
08000000 g       *ABS*	00000000 __alt_data_end
04000020 g     F .exceptions	00000000 alt_exception
040085b0 g     F .text	00000004 __sfp_lock_release
04000000 g       *ABS*	00000000 __alt_mem_sdram
04012124 g     F .text	000000fc alt_avalon_i2c_master_config_speed_set
040123b4 g     F .text	000000e4 alt_avalon_i2c_cmd_write
04003214 g     F .text	00000060 .hidden __fixunssfsi
04001b5c g     F .text	00000038 HIDMEventHandler
040157f0 g     F .text	00000034 _exit
04014424 g     F .text	0000012c alt_alarm_start
040004f8 g     F .text	00000120 printSignedHex0
0400914c g     F .text	000001bc __smakebuf_r
04004144 g     F .text	00000098 strlen
04014e40 g     F .text	0000015c open
0400f930 g     F .text	000000dc .hidden __gedf2
040151c8 g     F .text	0000003c alt_putchar
04017ae8 g     O .rwdata	00000004 __wctomb
0400bb24 g     F .text	00000018 __sprint_r
040148f8 g     F .text	00000020 alt_icache_flush_all
04017b18 g     O .rwdata	00000004 alt_priority_mask
04014968 g     F .text	00000088 alt_ic_irq_enable
040064b8 g     F .text	0000001c __vfprintf_internal
040011f4 g     F .text	00000408 HIDMProbe
0400da10 g     F .text	0000005c _wctomb_r
04001c00 g     F .text	00000028 SPI_wr
0401036c g     F .text	000008fc .hidden __subdf3
0400a348 g     F .text	000000b0 __lo0bits
04017b08 g     O .rwdata	00000008 alt_alarm_list
040147a8 g     F .text	00000060 _do_ctors
0400d920 g     F .text	000000c0 wcrtomb
04010ea8 g     F .text	000000d8 close
04013618 g     F .text	0000004c alt_avalon_i2c_tfr_cmd_fifo_threshold_get
040111f0 g     F .text	00000084 alt_load
040128b0 g     F .text	0000013c alt_avalon_i2c_master_rx
0400d694 g     F .text	00000080 fputwc
040085b4 g     F .text	00000004 __sinit_lock_acquire
0400237c g     F .text	0000014c XferCtrlReq
0400a094 g     F .text	00000148 __multadd
0400a06c g     F .text	00000028 _Bfree



Disassembly of section .entry:

04000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 4000000:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 4000004:	08408c14 	ori	at,at,560
    jmp r1
 4000008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

04000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 4000020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 4000024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 4000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 400002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 400003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4000040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 4000044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 4000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 400004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 400005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 400006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 400007c:	10000326 	beq	r2,zero,400008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4000080:	20000226 	beq	r4,zero,400008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4000084:	40000fc0 	call	40000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4000088:	00000706 	br	40000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 400008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 4000090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 4000094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 4000098:	40001d00 	call	40001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 400009c:	1000021e 	bne	r2,zero,40000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 40000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 40000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 40000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 40000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 40000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 40000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40000f8:	ef80083a 	eret

040000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40000fc:	defff904 	addi	sp,sp,-28
 4000100:	dfc00615 	stw	ra,24(sp)
 4000104:	df000515 	stw	fp,20(sp)
 4000108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 400010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4000110:	0005313a 	rdctl	r2,ipending
 4000114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 4000118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 400011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 4000120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4000124:	00800044 	movi	r2,1
 4000128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 400012c:	e0fffb17 	ldw	r3,-20(fp)
 4000130:	e0bffc17 	ldw	r2,-16(fp)
 4000134:	1884703a 	and	r2,r3,r2
 4000138:	10001426 	beq	r2,zero,400018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 400013c:	008100b4 	movhi	r2,1026
 4000140:	10a61c04 	addi	r2,r2,-26512
 4000144:	e0fffd17 	ldw	r3,-12(fp)
 4000148:	180690fa 	slli	r3,r3,3
 400014c:	10c5883a 	add	r2,r2,r3
 4000150:	10c00017 	ldw	r3,0(r2)
 4000154:	008100b4 	movhi	r2,1026
 4000158:	10a61c04 	addi	r2,r2,-26512
 400015c:	e13ffd17 	ldw	r4,-12(fp)
 4000160:	200890fa 	slli	r4,r4,3
 4000164:	1105883a 	add	r2,r2,r4
 4000168:	10800104 	addi	r2,r2,4
 400016c:	10800017 	ldw	r2,0(r2)
 4000170:	1009883a 	mov	r4,r2
 4000174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 4000178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 400017c:	0005313a 	rdctl	r2,ipending
 4000180:	e0bfff15 	stw	r2,-4(fp)

  return active;
 4000184:	e0bfff17 	ldw	r2,-4(fp)
 4000188:	00000706 	br	40001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 400018c:	e0bffc17 	ldw	r2,-16(fp)
 4000190:	1085883a 	add	r2,r2,r2
 4000194:	e0bffc15 	stw	r2,-16(fp)
      i++;
 4000198:	e0bffd17 	ldw	r2,-12(fp)
 400019c:	10800044 	addi	r2,r2,1
 40001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 40001a4:	003fe106 	br	400012c <__alt_data_end+0xfc00012c>

    active = alt_irq_pending ();
 40001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 40001ac:	e0bffb17 	ldw	r2,-20(fp)
 40001b0:	103fdb1e 	bne	r2,zero,4000120 <__alt_data_end+0xfc000120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 40001b4:	0001883a 	nop
}
 40001b8:	0001883a 	nop
 40001bc:	e037883a 	mov	sp,fp
 40001c0:	dfc00117 	ldw	ra,4(sp)
 40001c4:	df000017 	ldw	fp,0(sp)
 40001c8:	dec00204 	addi	sp,sp,8
 40001cc:	f800283a 	ret

040001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 40001d0:	defffb04 	addi	sp,sp,-20
 40001d4:	dfc00415 	stw	ra,16(sp)
 40001d8:	df000315 	stw	fp,12(sp)
 40001dc:	df000304 	addi	fp,sp,12
 40001e0:	e13fff15 	stw	r4,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
 40001e4:	00bfffc4 	movi	r2,-1
 40001e8:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
 40001ec:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 40001f0:	d0a70417 	ldw	r2,-25584(gp)
 40001f4:	10000726 	beq	r2,zero,4000214 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 40001f8:	d0a70417 	ldw	r2,-25584(gp)
 40001fc:	e0fffd17 	ldw	r3,-12(fp)
 4000200:	e1bffe17 	ldw	r6,-8(fp)
 4000204:	e17fff17 	ldw	r5,-4(fp)
 4000208:	1809883a 	mov	r4,r3
 400020c:	103ee83a 	callr	r2
 4000210:	00000206 	br	400021c <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 4000214:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 4000218:	0005883a 	mov	r2,zero
}
 400021c:	e037883a 	mov	sp,fp
 4000220:	dfc00117 	ldw	ra,4(sp)
 4000224:	df000017 	ldw	fp,0(sp)
 4000228:	dec00204 	addi	sp,sp,8
 400022c:	f800283a 	ret

Disassembly of section .text:

04000230 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 4000230:	06c20034 	movhi	sp,2048
    ori sp, sp, %lo(__alt_stack_pointer)
 4000234:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 4000238:	06810074 	movhi	gp,1025
    ori gp, gp, %lo(_gp)
 400023c:	d6beb114 	ori	gp,gp,64196
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 4000240:	00810074 	movhi	r2,1025
    ori r2, r2, %lo(__bss_start)
 4000244:	10a5a214 	ori	r2,r2,38536

    movhi r3, %hi(__bss_end)
 4000248:	00c10074 	movhi	r3,1025
    ori r3, r3, %lo(__bss_end)
 400024c:	18e65c14 	ori	r3,r3,39280

    beq r2, r3, 1f
 4000250:	10c00326 	beq	r2,r3,4000260 <_start+0x30>

0:
    stw zero, (r2)
 4000254:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 4000258:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 400025c:	10fffd36 	bltu	r2,r3,4000254 <__alt_data_end+0xfc000254>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 4000260:	40111f00 	call	40111f0 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 4000264:	401138c0 	call	401138c <alt_main>

04000268 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 4000268:	003fff06 	br	4000268 <__alt_data_end+0xfc000268>

0400026c <GetDriverandReport>:
extern HID_DEVICE hid_device;

static BYTE addr = 1; 				//hard-wired USB address
const char* const devclasses[] = { " Uninitialized", " HID Keyboard", " HID Mouse", " Mass storage" };

BYTE GetDriverandReport() {
 400026c:	defff604 	addi	sp,sp,-40
 4000270:	dfc00915 	stw	ra,36(sp)
 4000274:	df000815 	stw	fp,32(sp)
 4000278:	df000804 	addi	fp,sp,32
	BYTE i;
	BYTE rcode;
	BYTE device = 0xFF;
 400027c:	00bfffc4 	movi	r2,-1
 4000280:	e0bffd45 	stb	r2,-11(fp)
	BYTE tmpbyte;

	DEV_RECORD* tpl_ptr;
	printf("Reached USB_STATE_RUNNING (0x40)\n");
 4000284:	01010074 	movhi	r4,1025
 4000288:	21161c04 	addi	r4,r4,22640
 400028c:	40041300 	call	4004130 <puts>
	for (i = 1; i < USB_NUMDEVICES; i++) {
 4000290:	00800044 	movi	r2,1
 4000294:	e0bffd05 	stb	r2,-12(fp)
 4000298:	00001f06 	br	4000318 <GetDriverandReport+0xac>
		tpl_ptr = GetDevtable(i);
 400029c:	e0bffd03 	ldbu	r2,-12(fp)
 40002a0:	1009883a 	mov	r4,r2
 40002a4:	40031580 	call	4003158 <GetDevtable>
 40002a8:	e0bffe15 	stw	r2,-8(fp)
		if (tpl_ptr->epinfo != NULL) {
 40002ac:	e0bffe17 	ldw	r2,-8(fp)
 40002b0:	10800017 	ldw	r2,0(r2)
 40002b4:	10001526 	beq	r2,zero,400030c <GetDriverandReport+0xa0>
			printf("Device: %d", i);
 40002b8:	e0bffd03 	ldbu	r2,-12(fp)
 40002bc:	100b883a 	mov	r5,r2
 40002c0:	01010074 	movhi	r4,1025
 40002c4:	21162504 	addi	r4,r4,22676
 40002c8:	40040140 	call	4004014 <printf>
			printf("%s \n", devclasses[tpl_ptr->devclass]);
 40002cc:	e0bffe17 	ldw	r2,-8(fp)
 40002d0:	10800103 	ldbu	r2,4(r2)
 40002d4:	10c03fcc 	andi	r3,r2,255
 40002d8:	00810074 	movhi	r2,1025
 40002dc:	10961804 	addi	r2,r2,22624
 40002e0:	18c7883a 	add	r3,r3,r3
 40002e4:	18c7883a 	add	r3,r3,r3
 40002e8:	10c5883a 	add	r2,r2,r3
 40002ec:	10800017 	ldw	r2,0(r2)
 40002f0:	100b883a 	mov	r5,r2
 40002f4:	01010074 	movhi	r4,1025
 40002f8:	21162804 	addi	r4,r4,22688
 40002fc:	40040140 	call	4004014 <printf>
			device = tpl_ptr->devclass;
 4000300:	e0bffe17 	ldw	r2,-8(fp)
 4000304:	10800103 	ldbu	r2,4(r2)
 4000308:	e0bffd45 	stb	r2,-11(fp)
	BYTE device = 0xFF;
	BYTE tmpbyte;

	DEV_RECORD* tpl_ptr;
	printf("Reached USB_STATE_RUNNING (0x40)\n");
	for (i = 1; i < USB_NUMDEVICES; i++) {
 400030c:	e0bffd03 	ldbu	r2,-12(fp)
 4000310:	10800044 	addi	r2,r2,1
 4000314:	e0bffd05 	stb	r2,-12(fp)
 4000318:	e0bffd03 	ldbu	r2,-12(fp)
 400031c:	10800230 	cmpltui	r2,r2,8
 4000320:	103fde1e 	bne	r2,zero,400029c <__alt_data_end+0xfc00029c>
			printf("%s \n", devclasses[tpl_ptr->devclass]);
			device = tpl_ptr->devclass;
		}
	}
	//Query rate and protocol
	rcode = XferGetIdle(addr, 0, hid_device.interface, 0, &tmpbyte);
 4000324:	d0a00003 	ldbu	r2,-32768(gp)
 4000328:	11003fcc 	andi	r4,r2,255
 400032c:	d0a6f143 	ldbu	r2,-25659(gp)
 4000330:	10803fcc 	andi	r2,r2,255
 4000334:	e0ffff44 	addi	r3,fp,-3
 4000338:	d8c00415 	stw	r3,16(sp)
 400033c:	00c00044 	movi	r3,1
 4000340:	d8c00315 	stw	r3,12(sp)
 4000344:	d8800215 	stw	r2,8(sp)
 4000348:	d8000115 	stw	zero,4(sp)
 400034c:	d8000015 	stw	zero,0(sp)
 4000350:	01c00084 	movi	r7,2
 4000354:	01802844 	movi	r6,161
 4000358:	000b883a 	mov	r5,zero
 400035c:	400237c0 	call	400237c <XferCtrlReq>
 4000360:	e0bfff05 	stb	r2,-4(fp)
	if (rcode) {   //error handling
 4000364:	e0bfff03 	ldbu	r2,-4(fp)
 4000368:	10000926 	beq	r2,zero,4000390 <GetDriverandReport+0x124>
		printf("GetIdle Error. Error code: ");
 400036c:	01010074 	movhi	r4,1025
 4000370:	21162a04 	addi	r4,r4,22696
 4000374:	40040140 	call	4004014 <printf>
		printf("%x \n", rcode);
 4000378:	e0bfff03 	ldbu	r2,-4(fp)
 400037c:	100b883a 	mov	r5,r2
 4000380:	01010074 	movhi	r4,1025
 4000384:	21163104 	addi	r4,r4,22724
 4000388:	40040140 	call	4004014 <printf>
 400038c:	00000906 	br	40003b4 <GetDriverandReport+0x148>
	} else {
		printf("Update rate: ");
 4000390:	01010074 	movhi	r4,1025
 4000394:	21163304 	addi	r4,r4,22732
 4000398:	40040140 	call	4004014 <printf>
		printf("%x \n", tmpbyte);
 400039c:	e0bfff43 	ldbu	r2,-3(fp)
 40003a0:	10803fcc 	andi	r2,r2,255
 40003a4:	100b883a 	mov	r5,r2
 40003a8:	01010074 	movhi	r4,1025
 40003ac:	21163104 	addi	r4,r4,22724
 40003b0:	40040140 	call	4004014 <printf>
	}
	printf("Protocol: ");
 40003b4:	01010074 	movhi	r4,1025
 40003b8:	21163704 	addi	r4,r4,22748
 40003bc:	40040140 	call	4004014 <printf>
	rcode = XferGetProto(addr, 0, hid_device.interface, &tmpbyte);
 40003c0:	d0a00003 	ldbu	r2,-32768(gp)
 40003c4:	11003fcc 	andi	r4,r2,255
 40003c8:	d0a6f143 	ldbu	r2,-25659(gp)
 40003cc:	10803fcc 	andi	r2,r2,255
 40003d0:	e0ffff44 	addi	r3,fp,-3
 40003d4:	d8c00415 	stw	r3,16(sp)
 40003d8:	00c00044 	movi	r3,1
 40003dc:	d8c00315 	stw	r3,12(sp)
 40003e0:	d8800215 	stw	r2,8(sp)
 40003e4:	d8000115 	stw	zero,4(sp)
 40003e8:	d8000015 	stw	zero,0(sp)
 40003ec:	01c000c4 	movi	r7,3
 40003f0:	01802844 	movi	r6,161
 40003f4:	000b883a 	mov	r5,zero
 40003f8:	400237c0 	call	400237c <XferCtrlReq>
 40003fc:	e0bfff05 	stb	r2,-4(fp)
	if (rcode) {   //error handling
 4000400:	e0bfff03 	ldbu	r2,-4(fp)
 4000404:	10000926 	beq	r2,zero,400042c <GetDriverandReport+0x1c0>
		printf("GetProto Error. Error code ");
 4000408:	01010074 	movhi	r4,1025
 400040c:	21163a04 	addi	r4,r4,22760
 4000410:	40040140 	call	4004014 <printf>
		printf("%x \n", rcode);
 4000414:	e0bfff03 	ldbu	r2,-4(fp)
 4000418:	100b883a 	mov	r5,r2
 400041c:	01010074 	movhi	r4,1025
 4000420:	21163104 	addi	r4,r4,22724
 4000424:	40040140 	call	4004014 <printf>
 4000428:	00000606 	br	4000444 <GetDriverandReport+0x1d8>
	} else {
		printf("%d \n", tmpbyte);
 400042c:	e0bfff43 	ldbu	r2,-3(fp)
 4000430:	10803fcc 	andi	r2,r2,255
 4000434:	100b883a 	mov	r5,r2
 4000438:	01010074 	movhi	r4,1025
 400043c:	21164104 	addi	r4,r4,22788
 4000440:	40040140 	call	4004014 <printf>
	}
	return device;
 4000444:	e0bffd43 	ldbu	r2,-11(fp)
}
 4000448:	e037883a 	mov	sp,fp
 400044c:	dfc00117 	ldw	ra,4(sp)
 4000450:	df000017 	ldw	fp,0(sp)
 4000454:	dec00204 	addi	sp,sp,8
 4000458:	f800283a 	ret

0400045c <setLED>:

void setLED(int LED) {
 400045c:	defffe04 	addi	sp,sp,-8
 4000460:	df000115 	stw	fp,4(sp)
 4000464:	df000104 	addi	fp,sp,4
 4000468:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PIO_BASE,
 400046c:	00820034 	movhi	r2,2048
 4000470:	10847804 	addi	r2,r2,4576
 4000474:	10c00037 	ldwio	r3,0(r2)
 4000478:	01000044 	movi	r4,1
 400047c:	e0bfff17 	ldw	r2,-4(fp)
 4000480:	2084983a 	sll	r2,r4,r2
 4000484:	1886b03a 	or	r3,r3,r2
 4000488:	00820034 	movhi	r2,2048
 400048c:	10847804 	addi	r2,r2,4576
 4000490:	10c00035 	stwio	r3,0(r2)
			(IORD_ALTERA_AVALON_PIO_DATA(LEDS_PIO_BASE) | (0x001 << LED)));
}
 4000494:	0001883a 	nop
 4000498:	e037883a 	mov	sp,fp
 400049c:	df000017 	ldw	fp,0(sp)
 40004a0:	dec00104 	addi	sp,sp,4
 40004a4:	f800283a 	ret

040004a8 <clearLED>:

void clearLED(int LED) {
 40004a8:	defffe04 	addi	sp,sp,-8
 40004ac:	df000115 	stw	fp,4(sp)
 40004b0:	df000104 	addi	fp,sp,4
 40004b4:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PIO_BASE,
 40004b8:	00820034 	movhi	r2,2048
 40004bc:	10847804 	addi	r2,r2,4576
 40004c0:	10c00037 	ldwio	r3,0(r2)
 40004c4:	01000044 	movi	r4,1
 40004c8:	e0bfff17 	ldw	r2,-4(fp)
 40004cc:	2084983a 	sll	r2,r4,r2
 40004d0:	0084303a 	nor	r2,zero,r2
 40004d4:	1886703a 	and	r3,r3,r2
 40004d8:	00820034 	movhi	r2,2048
 40004dc:	10847804 	addi	r2,r2,4576
 40004e0:	10c00035 	stwio	r3,0(r2)
			(IORD_ALTERA_AVALON_PIO_DATA(LEDS_PIO_BASE) & ~(0x001 << LED)));

}
 40004e4:	0001883a 	nop
 40004e8:	e037883a 	mov	sp,fp
 40004ec:	df000017 	ldw	fp,0(sp)
 40004f0:	dec00104 	addi	sp,sp,4
 40004f4:	f800283a 	ret

040004f8 <printSignedHex0>:

void printSignedHex0(signed char value) {
 40004f8:	defffc04 	addi	sp,sp,-16
 40004fc:	dfc00315 	stw	ra,12(sp)
 4000500:	df000215 	stw	fp,8(sp)
 4000504:	df000204 	addi	fp,sp,8
 4000508:	2005883a 	mov	r2,r4
 400050c:	e0bfff05 	stb	r2,-4(fp)
	BYTE tens = 0;
 4000510:	e03ffe05 	stb	zero,-8(fp)
	BYTE ones = 0;
 4000514:	e03ffe45 	stb	zero,-7(fp)
	WORD pio_val = IORD_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE);
 4000518:	00820034 	movhi	r2,2048
 400051c:	10847c04 	addi	r2,r2,4592
 4000520:	10800037 	ldwio	r2,0(r2)
 4000524:	e0bffe8d 	sth	r2,-6(fp)
	if (value < 0) {
 4000528:	e0bfff07 	ldb	r2,-4(fp)
 400052c:	1000060e 	bge	r2,zero,4000548 <printSignedHex0+0x50>
		setLED(11);
 4000530:	010002c4 	movi	r4,11
 4000534:	400045c0 	call	400045c <setLED>
		value = -value;
 4000538:	e0bfff03 	ldbu	r2,-4(fp)
 400053c:	0085c83a 	sub	r2,zero,r2
 4000540:	e0bfff05 	stb	r2,-4(fp)
 4000544:	00000206 	br	4000550 <printSignedHex0+0x58>
	} else {
		clearLED(11);
 4000548:	010002c4 	movi	r4,11
 400054c:	40004a80 	call	40004a8 <clearLED>
	}
	//handled hundreds
	if (value / 100)
 4000550:	e0bfff03 	ldbu	r2,-4(fp)
 4000554:	108018c4 	addi	r2,r2,99
 4000558:	10803fcc 	andi	r2,r2,255
 400055c:	108031f0 	cmpltui	r2,r2,199
 4000560:	1000031e 	bne	r2,zero,4000570 <printSignedHex0+0x78>
		setLED(13);
 4000564:	01000344 	movi	r4,13
 4000568:	400045c0 	call	400045c <setLED>
 400056c:	00000206 	br	4000578 <printSignedHex0+0x80>
	else
		clearLED(13);
 4000570:	01000344 	movi	r4,13
 4000574:	40004a80 	call	40004a8 <clearLED>

	value = value % 100;
 4000578:	e0bfff07 	ldb	r2,-4(fp)
 400057c:	01401904 	movi	r5,100
 4000580:	1009883a 	mov	r4,r2
 4000584:	40032f80 	call	40032f8 <__modsi3>
 4000588:	e0bfff05 	stb	r2,-4(fp)
	tens = value / 10;
 400058c:	e0bfff07 	ldb	r2,-4(fp)
 4000590:	01400284 	movi	r5,10
 4000594:	1009883a 	mov	r4,r2
 4000598:	40032740 	call	4003274 <__divsi3>
 400059c:	e0bffe05 	stb	r2,-8(fp)
	ones = value % 10;
 40005a0:	e0bfff07 	ldb	r2,-4(fp)
 40005a4:	01400284 	movi	r5,10
 40005a8:	1009883a 	mov	r4,r2
 40005ac:	40032f80 	call	40032f8 <__modsi3>
 40005b0:	e0bffe45 	stb	r2,-7(fp)

	pio_val &= 0x00FF;
 40005b4:	e0bffe8b 	ldhu	r2,-6(fp)
 40005b8:	10803fcc 	andi	r2,r2,255
 40005bc:	e0bffe8d 	sth	r2,-6(fp)
	pio_val |= (tens << 12);
 40005c0:	e0bffe03 	ldbu	r2,-8(fp)
 40005c4:	1004933a 	slli	r2,r2,12
 40005c8:	1007883a 	mov	r3,r2
 40005cc:	e0bffe8b 	ldhu	r2,-6(fp)
 40005d0:	1884b03a 	or	r2,r3,r2
 40005d4:	e0bffe8d 	sth	r2,-6(fp)
	pio_val |= (ones << 8);
 40005d8:	e0bffe43 	ldbu	r2,-7(fp)
 40005dc:	1004923a 	slli	r2,r2,8
 40005e0:	1007883a 	mov	r3,r2
 40005e4:	e0bffe8b 	ldhu	r2,-6(fp)
 40005e8:	1884b03a 	or	r2,r3,r2
 40005ec:	e0bffe8d 	sth	r2,-6(fp)

	IOWR_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE, pio_val);
 40005f0:	e0fffe8b 	ldhu	r3,-6(fp)
 40005f4:	00820034 	movhi	r2,2048
 40005f8:	10847c04 	addi	r2,r2,4592
 40005fc:	10c00035 	stwio	r3,0(r2)
}
 4000600:	0001883a 	nop
 4000604:	e037883a 	mov	sp,fp
 4000608:	dfc00117 	ldw	ra,4(sp)
 400060c:	df000017 	ldw	fp,0(sp)
 4000610:	dec00204 	addi	sp,sp,8
 4000614:	f800283a 	ret

04000618 <printSignedHex1>:

void printSignedHex1(signed char value) {
 4000618:	defffb04 	addi	sp,sp,-20
 400061c:	dfc00415 	stw	ra,16(sp)
 4000620:	df000315 	stw	fp,12(sp)
 4000624:	df000304 	addi	fp,sp,12
 4000628:	2005883a 	mov	r2,r4
 400062c:	e0bfff05 	stb	r2,-4(fp)
	BYTE tens = 0;
 4000630:	e03ffd05 	stb	zero,-12(fp)
	BYTE ones = 0;
 4000634:	e03ffd45 	stb	zero,-11(fp)
	DWORD pio_val = IORD_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE);
 4000638:	00820034 	movhi	r2,2048
 400063c:	10847c04 	addi	r2,r2,4592
 4000640:	10800037 	ldwio	r2,0(r2)
 4000644:	e0bffe15 	stw	r2,-8(fp)
	if (value < 0) {
 4000648:	e0bfff07 	ldb	r2,-4(fp)
 400064c:	1000060e 	bge	r2,zero,4000668 <printSignedHex1+0x50>
		setLED(10);
 4000650:	01000284 	movi	r4,10
 4000654:	400045c0 	call	400045c <setLED>
		value = -value;
 4000658:	e0bfff03 	ldbu	r2,-4(fp)
 400065c:	0085c83a 	sub	r2,zero,r2
 4000660:	e0bfff05 	stb	r2,-4(fp)
 4000664:	00000206 	br	4000670 <printSignedHex1+0x58>
	} else {
		clearLED(10);
 4000668:	01000284 	movi	r4,10
 400066c:	40004a80 	call	40004a8 <clearLED>
	}
	//handled hundreds
	if (value / 100)
 4000670:	e0bfff03 	ldbu	r2,-4(fp)
 4000674:	108018c4 	addi	r2,r2,99
 4000678:	10803fcc 	andi	r2,r2,255
 400067c:	108031f0 	cmpltui	r2,r2,199
 4000680:	1000031e 	bne	r2,zero,4000690 <printSignedHex1+0x78>
		setLED(12);
 4000684:	01000304 	movi	r4,12
 4000688:	400045c0 	call	400045c <setLED>
 400068c:	00000206 	br	4000698 <printSignedHex1+0x80>
	else
		clearLED(12);
 4000690:	01000304 	movi	r4,12
 4000694:	40004a80 	call	40004a8 <clearLED>

	value = value % 100;
 4000698:	e0bfff07 	ldb	r2,-4(fp)
 400069c:	01401904 	movi	r5,100
 40006a0:	1009883a 	mov	r4,r2
 40006a4:	40032f80 	call	40032f8 <__modsi3>
 40006a8:	e0bfff05 	stb	r2,-4(fp)
	tens = value / 10;
 40006ac:	e0bfff07 	ldb	r2,-4(fp)
 40006b0:	01400284 	movi	r5,10
 40006b4:	1009883a 	mov	r4,r2
 40006b8:	40032740 	call	4003274 <__divsi3>
 40006bc:	e0bffd05 	stb	r2,-12(fp)
	ones = value % 10;
 40006c0:	e0bfff07 	ldb	r2,-4(fp)
 40006c4:	01400284 	movi	r5,10
 40006c8:	1009883a 	mov	r4,r2
 40006cc:	40032f80 	call	40032f8 <__modsi3>
 40006d0:	e0bffd45 	stb	r2,-11(fp)
	tens = value / 10;
 40006d4:	e0bfff07 	ldb	r2,-4(fp)
 40006d8:	01400284 	movi	r5,10
 40006dc:	1009883a 	mov	r4,r2
 40006e0:	40032740 	call	4003274 <__divsi3>
 40006e4:	e0bffd05 	stb	r2,-12(fp)
	ones = value % 10;
 40006e8:	e0bfff07 	ldb	r2,-4(fp)
 40006ec:	01400284 	movi	r5,10
 40006f0:	1009883a 	mov	r4,r2
 40006f4:	40032f80 	call	40032f8 <__modsi3>
 40006f8:	e0bffd45 	stb	r2,-11(fp)

	pio_val &= 0xFF00;
 40006fc:	e0bffe17 	ldw	r2,-8(fp)
 4000700:	10bfc00c 	andi	r2,r2,65280
 4000704:	e0bffe15 	stw	r2,-8(fp)
	pio_val |= (tens << 4);
 4000708:	e0bffd03 	ldbu	r2,-12(fp)
 400070c:	1004913a 	slli	r2,r2,4
 4000710:	1007883a 	mov	r3,r2
 4000714:	e0bffe17 	ldw	r2,-8(fp)
 4000718:	10c4b03a 	or	r2,r2,r3
 400071c:	e0bffe15 	stw	r2,-8(fp)
	pio_val |= (ones << 0);
 4000720:	e0bffd43 	ldbu	r2,-11(fp)
 4000724:	e0fffe17 	ldw	r3,-8(fp)
 4000728:	1884b03a 	or	r2,r3,r2
 400072c:	e0bffe15 	stw	r2,-8(fp)

	IOWR_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE, pio_val);
 4000730:	e0fffe17 	ldw	r3,-8(fp)
 4000734:	00820034 	movhi	r2,2048
 4000738:	10847c04 	addi	r2,r2,4592
 400073c:	10c00035 	stwio	r3,0(r2)
}
 4000740:	0001883a 	nop
 4000744:	e037883a 	mov	sp,fp
 4000748:	dfc00117 	ldw	ra,4(sp)
 400074c:	df000017 	ldw	fp,0(sp)
 4000750:	dec00204 	addi	sp,sp,8
 4000754:	f800283a 	ret

04000758 <setKeycode0>:

void setKeycode0(WORD keycode)
{
 4000758:	defffd04 	addi	sp,sp,-12
 400075c:	df000215 	stw	fp,8(sp)
 4000760:	df000204 	addi	fp,sp,8
 4000764:	2005883a 	mov	r2,r4
 4000768:	e0bfff0d 	sth	r2,-4(fp)
	DWORD pio_val = IORD_ALTERA_AVALON_PIO_DATA(KEYCODE_0_BASE);
 400076c:	00820034 	movhi	r2,2048
 4000770:	10848c04 	addi	r2,r2,4656
 4000774:	10800037 	ldwio	r2,0(r2)
 4000778:	e0bffe15 	stw	r2,-8(fp)
	pio_val &= 0xFFFF00;
 400077c:	e0fffe17 	ldw	r3,-8(fp)
 4000780:	00804034 	movhi	r2,256
 4000784:	10bfc004 	addi	r2,r2,-256
 4000788:	1884703a 	and	r2,r3,r2
 400078c:	e0bffe15 	stw	r2,-8(fp)
	pio_val |= keycode;
 4000790:	e0bfff0b 	ldhu	r2,-4(fp)
 4000794:	e0fffe17 	ldw	r3,-8(fp)
 4000798:	1884b03a 	or	r2,r3,r2
 400079c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(KEYCODE_0_BASE, pio_val);
 40007a0:	e0fffe17 	ldw	r3,-8(fp)
 40007a4:	00820034 	movhi	r2,2048
 40007a8:	10848c04 	addi	r2,r2,4656
 40007ac:	10c00035 	stwio	r3,0(r2)
}
 40007b0:	0001883a 	nop
 40007b4:	e037883a 	mov	sp,fp
 40007b8:	df000017 	ldw	fp,0(sp)
 40007bc:	dec00104 	addi	sp,sp,4
 40007c0:	f800283a 	ret

040007c4 <setKeycode1>:

void setKeycode1(WORD keycode)
{
 40007c4:	defffd04 	addi	sp,sp,-12
 40007c8:	df000215 	stw	fp,8(sp)
 40007cc:	df000204 	addi	fp,sp,8
 40007d0:	2005883a 	mov	r2,r4
 40007d4:	e0bfff0d 	sth	r2,-4(fp)
	DWORD pio_val = IORD_ALTERA_AVALON_PIO_DATA(KEYCODE_0_BASE);
 40007d8:	00820034 	movhi	r2,2048
 40007dc:	10848c04 	addi	r2,r2,4656
 40007e0:	10800037 	ldwio	r2,0(r2)
 40007e4:	e0bffe15 	stw	r2,-8(fp)
	pio_val &= 0xFF00FF;
 40007e8:	e0fffe17 	ldw	r3,-8(fp)
 40007ec:	00803ff4 	movhi	r2,255
 40007f0:	10803fc4 	addi	r2,r2,255
 40007f4:	1884703a 	and	r2,r3,r2
 40007f8:	e0bffe15 	stw	r2,-8(fp)
	pio_val |= keycode << 8;
 40007fc:	e0bfff0b 	ldhu	r2,-4(fp)
 4000800:	1004923a 	slli	r2,r2,8
 4000804:	1007883a 	mov	r3,r2
 4000808:	e0bffe17 	ldw	r2,-8(fp)
 400080c:	10c4b03a 	or	r2,r2,r3
 4000810:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(KEYCODE_0_BASE, pio_val);
 4000814:	e0fffe17 	ldw	r3,-8(fp)
 4000818:	00820034 	movhi	r2,2048
 400081c:	10848c04 	addi	r2,r2,4656
 4000820:	10c00035 	stwio	r3,0(r2)
}
 4000824:	0001883a 	nop
 4000828:	e037883a 	mov	sp,fp
 400082c:	df000017 	ldw	fp,0(sp)
 4000830:	dec00104 	addi	sp,sp,4
 4000834:	f800283a 	ret

04000838 <setKeycode2>:

void setKeycode2(WORD keycode)
{
 4000838:	defffd04 	addi	sp,sp,-12
 400083c:	df000215 	stw	fp,8(sp)
 4000840:	df000204 	addi	fp,sp,8
 4000844:	2005883a 	mov	r2,r4
 4000848:	e0bfff0d 	sth	r2,-4(fp)
	DWORD pio_val = IORD_ALTERA_AVALON_PIO_DATA(KEYCODE_0_BASE);
 400084c:	00820034 	movhi	r2,2048
 4000850:	10848c04 	addi	r2,r2,4656
 4000854:	10800037 	ldwio	r2,0(r2)
 4000858:	e0bffe15 	stw	r2,-8(fp)
	pio_val &= 0x00FFFF;
 400085c:	e0bffe17 	ldw	r2,-8(fp)
 4000860:	10bfffcc 	andi	r2,r2,65535
 4000864:	e0bffe15 	stw	r2,-8(fp)
	pio_val |= keycode << 16;
 4000868:	e0bfff0b 	ldhu	r2,-4(fp)
 400086c:	1004943a 	slli	r2,r2,16
 4000870:	1007883a 	mov	r3,r2
 4000874:	e0bffe17 	ldw	r2,-8(fp)
 4000878:	10c4b03a 	or	r2,r2,r3
 400087c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(KEYCODE_0_BASE, pio_val);
 4000880:	e0fffe17 	ldw	r3,-8(fp)
 4000884:	00820034 	movhi	r2,2048
 4000888:	10848c04 	addi	r2,r2,4656
 400088c:	10c00035 	stwio	r3,0(r2)
}
 4000890:	0001883a 	nop
 4000894:	e037883a 	mov	sp,fp
 4000898:	df000017 	ldw	fp,0(sp)
 400089c:	dec00104 	addi	sp,sp,4
 40008a0:	f800283a 	ret

040008a4 <setKeycode3>:

void setKeycode3(WORD keycode)
{
 40008a4:	defffd04 	addi	sp,sp,-12
 40008a8:	df000215 	stw	fp,8(sp)
 40008ac:	df000204 	addi	fp,sp,8
 40008b0:	2005883a 	mov	r2,r4
 40008b4:	e0bfff0d 	sth	r2,-4(fp)
	DWORD pio_val = IORD_ALTERA_AVALON_PIO_DATA(KEYCODE_1_BASE);
 40008b8:	00820034 	movhi	r2,2048
 40008bc:	10847404 	addi	r2,r2,4560
 40008c0:	10800037 	ldwio	r2,0(r2)
 40008c4:	e0bffe15 	stw	r2,-8(fp)
	pio_val &= 0xFFFF00;
 40008c8:	e0fffe17 	ldw	r3,-8(fp)
 40008cc:	00804034 	movhi	r2,256
 40008d0:	10bfc004 	addi	r2,r2,-256
 40008d4:	1884703a 	and	r2,r3,r2
 40008d8:	e0bffe15 	stw	r2,-8(fp)
	pio_val |= keycode;
 40008dc:	e0bfff0b 	ldhu	r2,-4(fp)
 40008e0:	e0fffe17 	ldw	r3,-8(fp)
 40008e4:	1884b03a 	or	r2,r3,r2
 40008e8:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(KEYCODE_1_BASE, pio_val);
 40008ec:	e0fffe17 	ldw	r3,-8(fp)
 40008f0:	00820034 	movhi	r2,2048
 40008f4:	10847404 	addi	r2,r2,4560
 40008f8:	10c00035 	stwio	r3,0(r2)
}
 40008fc:	0001883a 	nop
 4000900:	e037883a 	mov	sp,fp
 4000904:	df000017 	ldw	fp,0(sp)
 4000908:	dec00104 	addi	sp,sp,4
 400090c:	f800283a 	ret

04000910 <setKeycode4>:

void setKeycode4(WORD keycode)
{
 4000910:	defffd04 	addi	sp,sp,-12
 4000914:	df000215 	stw	fp,8(sp)
 4000918:	df000204 	addi	fp,sp,8
 400091c:	2005883a 	mov	r2,r4
 4000920:	e0bfff0d 	sth	r2,-4(fp)
	DWORD pio_val = IORD_ALTERA_AVALON_PIO_DATA(KEYCODE_1_BASE);
 4000924:	00820034 	movhi	r2,2048
 4000928:	10847404 	addi	r2,r2,4560
 400092c:	10800037 	ldwio	r2,0(r2)
 4000930:	e0bffe15 	stw	r2,-8(fp)
	pio_val &= 0xFF00FF;
 4000934:	e0fffe17 	ldw	r3,-8(fp)
 4000938:	00803ff4 	movhi	r2,255
 400093c:	10803fc4 	addi	r2,r2,255
 4000940:	1884703a 	and	r2,r3,r2
 4000944:	e0bffe15 	stw	r2,-8(fp)
	pio_val |= keycode << 8;
 4000948:	e0bfff0b 	ldhu	r2,-4(fp)
 400094c:	1004923a 	slli	r2,r2,8
 4000950:	1007883a 	mov	r3,r2
 4000954:	e0bffe17 	ldw	r2,-8(fp)
 4000958:	10c4b03a 	or	r2,r2,r3
 400095c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(KEYCODE_1_BASE, pio_val);
 4000960:	e0fffe17 	ldw	r3,-8(fp)
 4000964:	00820034 	movhi	r2,2048
 4000968:	10847404 	addi	r2,r2,4560
 400096c:	10c00035 	stwio	r3,0(r2)
}
 4000970:	0001883a 	nop
 4000974:	e037883a 	mov	sp,fp
 4000978:	df000017 	ldw	fp,0(sp)
 400097c:	dec00104 	addi	sp,sp,4
 4000980:	f800283a 	ret

04000984 <setKeycode5>:

void setKeycode5(WORD keycode)
{
 4000984:	defffd04 	addi	sp,sp,-12
 4000988:	df000215 	stw	fp,8(sp)
 400098c:	df000204 	addi	fp,sp,8
 4000990:	2005883a 	mov	r2,r4
 4000994:	e0bfff0d 	sth	r2,-4(fp)
	DWORD pio_val = IORD_ALTERA_AVALON_PIO_DATA(KEYCODE_1_BASE);
 4000998:	00820034 	movhi	r2,2048
 400099c:	10847404 	addi	r2,r2,4560
 40009a0:	10800037 	ldwio	r2,0(r2)
 40009a4:	e0bffe15 	stw	r2,-8(fp)
	pio_val &= 0x00FFFF;
 40009a8:	e0bffe17 	ldw	r2,-8(fp)
 40009ac:	10bfffcc 	andi	r2,r2,65535
 40009b0:	e0bffe15 	stw	r2,-8(fp)
	pio_val |= keycode << 16;
 40009b4:	e0bfff0b 	ldhu	r2,-4(fp)
 40009b8:	1004943a 	slli	r2,r2,16
 40009bc:	1007883a 	mov	r3,r2
 40009c0:	e0bffe17 	ldw	r2,-8(fp)
 40009c4:	10c4b03a 	or	r2,r2,r3
 40009c8:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(KEYCODE_1_BASE, pio_val);
 40009cc:	e0fffe17 	ldw	r3,-8(fp)
 40009d0:	00820034 	movhi	r2,2048
 40009d4:	10847404 	addi	r2,r2,4560
 40009d8:	10c00035 	stwio	r3,0(r2)
}
 40009dc:	0001883a 	nop
 40009e0:	e037883a 	mov	sp,fp
 40009e4:	df000017 	ldw	fp,0(sp)
 40009e8:	dec00104 	addi	sp,sp,4
 40009ec:	f800283a 	ret

040009f0 <main>:

int main() {
 40009f0:	defff504 	addi	sp,sp,-44
 40009f4:	dfc00a15 	stw	ra,40(sp)
 40009f8:	df000915 	stw	fp,36(sp)
 40009fc:	df000904 	addi	fp,sp,36
	BYTE rcode;
	BOOT_MOUSE_REPORT buf;		//USB mouse report
	BOOT_KBD_REPORT kbdbuf;

	BYTE runningdebugflag = 0;//flag to dump out a bunch of information when we first get to USB_STATE_RUNNING
 4000a00:	e03ff705 	stb	zero,-36(fp)
	BYTE errorflag = 0; //flag once we get an error device so we don't keep dumping out state info
 4000a04:	e03ff745 	stb	zero,-35(fp)
	WORD keycode;

	//audio
	ALT_AVALON_I2C_DEV_t *i2c_dev; //pointer to instance structure
	//get a pointer to the Avalon i2c instance
	i2c_dev = alt_avalon_i2c_open("/dev/i2c_0"); //this has to reflect Platform Designer name
 4000a08:	01010074 	movhi	r4,1025
 4000a0c:	21164304 	addi	r4,r4,22796
 4000a10:	4011df00 	call	4011df0 <alt_avalon_i2c_open>
 4000a14:	e0bff915 	stw	r2,-28(fp)
	if (NULL==i2c_dev)						     //check the BSP if unsure
 4000a18:	e0bff917 	ldw	r2,-28(fp)
 4000a1c:	1000051e 	bne	r2,zero,4000a34 <main+0x44>
	{
		printf("Error: Cannot find /dev/i2c_0\n");
 4000a20:	01010074 	movhi	r4,1025
 4000a24:	21164604 	addi	r4,r4,22808
 4000a28:	40041300 	call	4004130 <puts>
		return 1;
 4000a2c:	00800044 	movi	r2,1
 4000a30:	00019606 	br	400108c <main+0x69c>
	}
	printf ("I2C Test Program\n");
 4000a34:	01010074 	movhi	r4,1025
 4000a38:	21164e04 	addi	r4,r4,22840
 4000a3c:	40041300 	call	4004130 <puts>

	alt_avalon_i2c_master_target_set(i2c_dev,0xA); //CODEC at address 0b0001010
 4000a40:	01400284 	movi	r5,10
 4000a44:	e13ff917 	ldw	r4,-28(fp)
 4000a48:	40125c00 	call	40125c0 <alt_avalon_i2c_master_target_set>
	//print device ID (verify I2C is working)
	printf( "Device ID register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ID));
 4000a4c:	000b883a 	mov	r5,zero
 4000a50:	e13ff917 	ldw	r4,-28(fp)
 4000a54:	40010a00 	call	40010a0 <SGTL5000_Reg_Rd>
 4000a58:	10bfffcc 	andi	r2,r2,65535
 4000a5c:	100b883a 	mov	r5,r2
 4000a60:	01010074 	movhi	r4,1025
 4000a64:	21165304 	addi	r4,r4,22860
 4000a68:	40040140 	call	4004014 <printf>

	//configure PLL, input frequency is 12.5 MHz, output frequency is 180.6336 MHz if 44.1kHz is desired
	//or 196.608 MHz else
	BYTE int_divisor = 180633600/12500000;
 4000a6c:	00800384 	movi	r2,14
 4000a70:	e0bffa05 	stb	r2,-24(fp)
	WORD frac_divisor = (WORD)(((180633600.0f/12500000.0f) - (float)int_divisor) * 2048.0f);
 4000a74:	e0bffa03 	ldbu	r2,-24(fp)
 4000a78:	1009883a 	mov	r4,r2
 4000a7c:	4003e900 	call	4003e90 <__floatunsisf>
 4000a80:	1007883a 	mov	r3,r2
 4000a84:	180b883a 	mov	r5,r3
 4000a88:	011059f4 	movhi	r4,16743
 4000a8c:	210d8144 	addi	r4,r4,13829
 4000a90:	400393c0 	call	400393c <__subsf3>
 4000a94:	1007883a 	mov	r3,r2
 4000a98:	1805883a 	mov	r2,r3
 4000a9c:	01514034 	movhi	r5,17664
 4000aa0:	1009883a 	mov	r4,r2
 4000aa4:	400350c0 	call	400350c <__mulsf3>
 4000aa8:	1007883a 	mov	r3,r2
 4000aac:	1805883a 	mov	r2,r3
 4000ab0:	1009883a 	mov	r4,r2
 4000ab4:	40032140 	call	4003214 <__fixunssfsi>
 4000ab8:	e0bffa8d 	sth	r2,-22(fp)
	printf( "Programming PLL with integer divisor: %d, fractional divisor %d\n", int_divisor, frac_divisor);
 4000abc:	e0bffa03 	ldbu	r2,-24(fp)
 4000ac0:	e0fffa8b 	ldhu	r3,-22(fp)
 4000ac4:	180d883a 	mov	r6,r3
 4000ac8:	100b883a 	mov	r5,r2
 4000acc:	01010074 	movhi	r4,1025
 4000ad0:	21165904 	addi	r4,r4,22884
 4000ad4:	40040140 	call	4004014 <printf>
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_PLL_CTRL, \
				int_divisor << SGTL5000_PLL_INT_DIV_SHIFT|
 4000ad8:	e0bffa03 	ldbu	r2,-24(fp)
 4000adc:	100492fa 	slli	r2,r2,11
	//configure PLL, input frequency is 12.5 MHz, output frequency is 180.6336 MHz if 44.1kHz is desired
	//or 196.608 MHz else
	BYTE int_divisor = 180633600/12500000;
	WORD frac_divisor = (WORD)(((180633600.0f/12500000.0f) - (float)int_divisor) * 2048.0f);
	printf( "Programming PLL with integer divisor: %d, fractional divisor %d\n", int_divisor, frac_divisor);
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_PLL_CTRL, \
 4000ae0:	1007883a 	mov	r3,r2
 4000ae4:	e0bffa8b 	ldhu	r2,-22(fp)
 4000ae8:	1884b03a 	or	r2,r3,r2
 4000aec:	10bfffcc 	andi	r2,r2,65535
 4000af0:	100d883a 	mov	r6,r2
 4000af4:	01400c84 	movi	r5,50
 4000af8:	e13ff917 	ldw	r4,-28(fp)
 4000afc:	40011540 	call	4001154 <SGTL5000_Reg_Wr>
				int_divisor << SGTL5000_PLL_INT_DIV_SHIFT|
				frac_divisor << SGTL5000_PLL_FRAC_DIV_SHIFT);
	printf( "CHIP_PLL_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_PLL_CTRL));
 4000b00:	01400c84 	movi	r5,50
 4000b04:	e13ff917 	ldw	r4,-28(fp)
 4000b08:	40010a00 	call	40010a0 <SGTL5000_Reg_Rd>
 4000b0c:	10bfffcc 	andi	r2,r2,65535
 4000b10:	100b883a 	mov	r5,r2
 4000b14:	01010074 	movhi	r4,1025
 4000b18:	21166a04 	addi	r4,r4,22952
 4000b1c:	40040140 	call	4004014 <printf>

	//configure power control, disable internal VDDD, VDDIO=3.3V, VDDA=VDDD=1.8V (ext)
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ANA_POWER, \
 4000b20:	01917f84 	movi	r6,17918
 4000b24:	01400c04 	movi	r5,48
 4000b28:	e13ff917 	ldw	r4,-28(fp)
 4000b2c:	40011540 	call	4001154 <SGTL5000_Reg_Wr>
			SGTL5000_REFTOP_POWERUP|
			SGTL5000_HP_POWERUP|
			SGTL5000_DAC_POWERUP|
			SGTL5000_CAPLESS_HP_POWERUP|
			SGTL5000_ADC_POWERUP);
	printf( "CHIP_ANA_POWER register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ANA_POWER));
 4000b30:	01400c04 	movi	r5,48
 4000b34:	e13ff917 	ldw	r4,-28(fp)
 4000b38:	40010a00 	call	40010a0 <SGTL5000_Reg_Rd>
 4000b3c:	10bfffcc 	andi	r2,r2,65535
 4000b40:	100b883a 	mov	r5,r2
 4000b44:	01010074 	movhi	r4,1025
 4000b48:	21167104 	addi	r4,r4,22980
 4000b4c:	40040140 	call	4004014 <printf>

	//select internal ground bias to .9V (1.8V/2)
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_REF_CTRL, 0x004E);
 4000b50:	01801384 	movi	r6,78
 4000b54:	01400a04 	movi	r5,40
 4000b58:	e13ff917 	ldw	r4,-28(fp)
 4000b5c:	40011540 	call	4001154 <SGTL5000_Reg_Wr>
	printf( "CHIP_REF_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_REF_CTRL));
 4000b60:	01400a04 	movi	r5,40
 4000b64:	e13ff917 	ldw	r4,-28(fp)
 4000b68:	40010a00 	call	40010a0 <SGTL5000_Reg_Rd>
 4000b6c:	10bfffcc 	andi	r2,r2,65535
 4000b70:	100b883a 	mov	r5,r2
 4000b74:	01010074 	movhi	r4,1025
 4000b78:	21167904 	addi	r4,r4,23012
 4000b7c:	40040140 	call	4004014 <printf>

	//enable core modules
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_DIG_POWER,\
 4000b80:	018018c4 	movi	r6,99
 4000b84:	01400084 	movi	r5,2
 4000b88:	e13ff917 	ldw	r4,-28(fp)
 4000b8c:	40011540 	call	4001154 <SGTL5000_Reg_Wr>
			SGTL5000_ADC_EN|
			SGTL5000_DAC_EN|
			//SGTL5000_DAP_POWERUP| //disable digital audio processor in CODEC
			SGTL5000_I2S_OUT_POWERUP|
			SGTL5000_I2S_IN_POWERUP);
	printf( "CHIP_DIG_POWER register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_DIG_POWER));
 4000b90:	01400084 	movi	r5,2
 4000b94:	e13ff917 	ldw	r4,-28(fp)
 4000b98:	40010a00 	call	40010a0 <SGTL5000_Reg_Rd>
 4000b9c:	10bfffcc 	andi	r2,r2,65535
 4000ba0:	100b883a 	mov	r5,r2
 4000ba4:	01010074 	movhi	r4,1025
 4000ba8:	21168004 	addi	r4,r4,23040
 4000bac:	40040140 	call	4004014 <printf>


	//MCLK is 12.5 MHz, configure clocks to use PLL
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_CLK_CTRL, \
 4000bb0:	018001c4 	movi	r6,7
 4000bb4:	01400104 	movi	r5,4
 4000bb8:	e13ff917 	ldw	r4,-28(fp)
 4000bbc:	40011540 	call	4001154 <SGTL5000_Reg_Wr>
			SGTL5000_SYS_FS_44_1k << SGTL5000_SYS_FS_SHIFT |
			SGTL5000_MCLK_FREQ_PLL << SGTL5000_MCLK_FREQ_SHIFT);
	printf( "CHIP_CLK_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_CLK_CTRL));
 4000bc0:	01400104 	movi	r5,4
 4000bc4:	e13ff917 	ldw	r4,-28(fp)
 4000bc8:	40010a00 	call	40010a0 <SGTL5000_Reg_Rd>
 4000bcc:	10bfffcc 	andi	r2,r2,65535
 4000bd0:	100b883a 	mov	r5,r2
 4000bd4:	01010074 	movhi	r4,1025
 4000bd8:	21168804 	addi	r4,r4,23072
 4000bdc:	40040140 	call	4004014 <printf>

	//Set as I2S master
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_I2S_CTRL, SGTL5000_I2S_MASTER);
 4000be0:	01802004 	movi	r6,128
 4000be4:	01400184 	movi	r5,6
 4000be8:	e13ff917 	ldw	r4,-28(fp)
 4000bec:	40011540 	call	4001154 <SGTL5000_Reg_Wr>
	printf( "CHIP_I2S_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_I2S_CTRL));
 4000bf0:	01400184 	movi	r5,6
 4000bf4:	e13ff917 	ldw	r4,-28(fp)
 4000bf8:	40010a00 	call	40010a0 <SGTL5000_Reg_Rd>
 4000bfc:	10bfffcc 	andi	r2,r2,65535
 4000c00:	100b883a 	mov	r5,r2
 4000c04:	01010074 	movhi	r4,1025
 4000c08:	21168f04 	addi	r4,r4,23100
 4000c0c:	40040140 	call	4004014 <printf>

	//ADC input from Line
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ANA_CTRL, \
 4000c10:	01800104 	movi	r6,4
 4000c14:	01400904 	movi	r5,36
 4000c18:	e13ff917 	ldw	r4,-28(fp)
 4000c1c:	40011540 	call	4001154 <SGTL5000_Reg_Wr>
			SGTL5000_ADC_SEL_LINE_IN << SGTL5000_ADC_SEL_SHIFT);
	printf( "CHIP_ANA_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ANA_CTRL));
 4000c20:	01400904 	movi	r5,36
 4000c24:	e13ff917 	ldw	r4,-28(fp)
 4000c28:	40010a00 	call	40010a0 <SGTL5000_Reg_Rd>
 4000c2c:	10bfffcc 	andi	r2,r2,65535
 4000c30:	100b883a 	mov	r5,r2
 4000c34:	01010074 	movhi	r4,1025
 4000c38:	21169604 	addi	r4,r4,23128
 4000c3c:	40040140 	call	4004014 <printf>

	//ADC -> I2S out, I2S in -> DAC
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_SSS_CTRL, \
 4000c40:	01800404 	movi	r6,16
 4000c44:	01400284 	movi	r5,10
 4000c48:	e13ff917 	ldw	r4,-28(fp)
 4000c4c:	40011540 	call	4001154 <SGTL5000_Reg_Wr>
			SGTL5000_DAC_SEL_I2S_IN << SGTL5000_DAC_SEL_SHIFT |
			SGTL5000_I2S_OUT_SEL_ADC << SGTL5000_I2S_OUT_SEL_SHIFT);
	printf( "CHIP_SSS_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_SSS_CTRL));
 4000c50:	01400284 	movi	r5,10
 4000c54:	e13ff917 	ldw	r4,-28(fp)
 4000c58:	40010a00 	call	40010a0 <SGTL5000_Reg_Rd>
 4000c5c:	10bfffcc 	andi	r2,r2,65535
 4000c60:	100b883a 	mov	r5,r2
 4000c64:	01010074 	movhi	r4,1025
 4000c68:	21169d04 	addi	r4,r4,23156
 4000c6c:	40040140 	call	4004014 <printf>

	printf( "CHIP_ANA_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ANA_CTRL));
 4000c70:	01400904 	movi	r5,36
 4000c74:	e13ff917 	ldw	r4,-28(fp)
 4000c78:	40010a00 	call	40010a0 <SGTL5000_Reg_Rd>
 4000c7c:	10bfffcc 	andi	r2,r2,65535
 4000c80:	100b883a 	mov	r5,r2
 4000c84:	01010074 	movhi	r4,1025
 4000c88:	21169604 	addi	r4,r4,23128
 4000c8c:	40040140 	call	4004014 <printf>

	//ADC -> I2S out, I2S in -> DAC
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ADCDAC_CTRL, 0x0000);
 4000c90:	000d883a 	mov	r6,zero
 4000c94:	01400384 	movi	r5,14
 4000c98:	e13ff917 	ldw	r4,-28(fp)
 4000c9c:	40011540 	call	4001154 <SGTL5000_Reg_Wr>
	printf( "CHIP_ADCDAC_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ADCDAC_CTRL));
 4000ca0:	01400384 	movi	r5,14
 4000ca4:	e13ff917 	ldw	r4,-28(fp)
 4000ca8:	40010a00 	call	40010a0 <SGTL5000_Reg_Rd>
 4000cac:	10bfffcc 	andi	r2,r2,65535
 4000cb0:	100b883a 	mov	r5,r2
 4000cb4:	01010074 	movhi	r4,1025
 4000cb8:	2116a404 	addi	r4,r4,23184
 4000cbc:	40040140 	call	4004014 <printf>
	printf( "CHIP_PAD_STRENGTH register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_PAD_STRENGTH));
 4000cc0:	01400504 	movi	r5,20
 4000cc4:	e13ff917 	ldw	r4,-28(fp)
 4000cc8:	40010a00 	call	40010a0 <SGTL5000_Reg_Rd>
 4000ccc:	10bfffcc 	andi	r2,r2,65535
 4000cd0:	100b883a 	mov	r5,r2
 4000cd4:	01010074 	movhi	r4,1025
 4000cd8:	2116ac04 	addi	r4,r4,23216
 4000cdc:	40040140 	call	4004014 <printf>
	//audio ends

	printf("initializing MAX3421E...\n");
 4000ce0:	01010074 	movhi	r4,1025
 4000ce4:	2116b404 	addi	r4,r4,23248
 4000ce8:	40041300 	call	4004130 <puts>
	MAX3421E_init();
 4000cec:	400217c0 	call	400217c <MAX3421E_init>
	printf("initializing USB...\n");
 4000cf0:	01010074 	movhi	r4,1025
 4000cf4:	2116bb04 	addi	r4,r4,23276
 4000cf8:	40041300 	call	4004130 <puts>
	USB_init();
 4000cfc:	40029300 	call	4002930 <USB_init>

	while (1) {
		printf(".");
 4000d00:	01000b84 	movi	r4,46
 4000d04:	40040580 	call	4004058 <putchar>
		MAX3421E_Task();
 4000d08:	40022100 	call	4002210 <MAX3421E_Task>
		USB_Task();
 4000d0c:	40029c80 	call	40029c8 <USB_Task>
		usleep (1000);
 4000d10:	0100fa04 	movi	r4,1000
 4000d14:	40118680 	call	4011868 <usleep>
		if (GetUsbTaskState() == USB_STATE_RUNNING) {
 4000d18:	40031380 	call	4003138 <GetUsbTaskState>
 4000d1c:	10803fcc 	andi	r2,r2,255
 4000d20:	10801018 	cmpnei	r2,r2,64
 4000d24:	1000b51e 	bne	r2,zero,4000ffc <main+0x60c>
			if (!runningdebugflag) {
 4000d28:	e0bff703 	ldbu	r2,-36(fp)
 4000d2c:	1000071e 	bne	r2,zero,4000d4c <main+0x35c>
				runningdebugflag = 1;
 4000d30:	00800044 	movi	r2,1
 4000d34:	e0bff705 	stb	r2,-36(fp)
				setLED(9);
 4000d38:	01000244 	movi	r4,9
 4000d3c:	400045c0 	call	400045c <setLED>
				device = GetDriverandReport();
 4000d40:	400026c0 	call	400026c <GetDriverandReport>
 4000d44:	e0bff785 	stb	r2,-34(fp)
 4000d48:	003fed06 	br	4000d00 <__alt_data_end+0xfc000d00>
			} else if (device == 1) {
 4000d4c:	e0bff783 	ldbu	r2,-34(fp)
 4000d50:	10800058 	cmpnei	r2,r2,1
 4000d54:	10004d1e 	bne	r2,zero,4000e8c <main+0x49c>
				//run keyboard debug polling
				rcode = kbdPoll(&kbdbuf);
 4000d58:	e0bffd44 	addi	r2,fp,-11
 4000d5c:	1009883a 	mov	r4,r2
 4000d60:	4001acc0 	call	4001acc <kbdPoll>
 4000d64:	e0bffb05 	stb	r2,-20(fp)
				if (rcode == hrNAK) {
 4000d68:	e0bffb03 	ldbu	r2,-20(fp)
 4000d6c:	10800118 	cmpnei	r2,r2,4
 4000d70:	1000c226 	beq	r2,zero,400107c <main+0x68c>
					continue; //NAK means no new data
				} else if (rcode) {
 4000d74:	e0bffb03 	ldbu	r2,-20(fp)
 4000d78:	10000926 	beq	r2,zero,4000da0 <main+0x3b0>
					printf("Rcode: ");
 4000d7c:	01010074 	movhi	r4,1025
 4000d80:	2116c004 	addi	r4,r4,23296
 4000d84:	40040140 	call	4004014 <printf>
					printf("%x \n", rcode);
 4000d88:	e0bffb03 	ldbu	r2,-20(fp)
 4000d8c:	100b883a 	mov	r5,r2
 4000d90:	01010074 	movhi	r4,1025
 4000d94:	21163104 	addi	r4,r4,22724
 4000d98:	40040140 	call	4004014 <printf>
					continue;
 4000d9c:	0000ba06 	br	4001088 <main+0x698>
				}
				printf("keycodes: ");
 4000da0:	01010074 	movhi	r4,1025
 4000da4:	2116c204 	addi	r4,r4,23304
 4000da8:	40040140 	call	4004014 <printf>
				for (int i = 0; i < 6; i++) {
 4000dac:	e03ff815 	stw	zero,-32(fp)
 4000db0:	00000c06 	br	4000de4 <main+0x3f4>
					printf("%x ", kbdbuf.keycode[i]);
 4000db4:	e0fffdc4 	addi	r3,fp,-9
 4000db8:	e0bff817 	ldw	r2,-32(fp)
 4000dbc:	1885883a 	add	r2,r3,r2
 4000dc0:	10800003 	ldbu	r2,0(r2)
 4000dc4:	10803fcc 	andi	r2,r2,255
 4000dc8:	100b883a 	mov	r5,r2
 4000dcc:	01010074 	movhi	r4,1025
 4000dd0:	2116c504 	addi	r4,r4,23316
 4000dd4:	40040140 	call	4004014 <printf>
					printf("Rcode: ");
					printf("%x \n", rcode);
					continue;
				}
				printf("keycodes: ");
				for (int i = 0; i < 6; i++) {
 4000dd8:	e0bff817 	ldw	r2,-32(fp)
 4000ddc:	10800044 	addi	r2,r2,1
 4000de0:	e0bff815 	stw	r2,-32(fp)
 4000de4:	e0bff817 	ldw	r2,-32(fp)
 4000de8:	10800190 	cmplti	r2,r2,6
 4000dec:	103ff11e 	bne	r2,zero,4000db4 <__alt_data_end+0xfc000db4>
					printf("%x ", kbdbuf.keycode[i]);
				}
				setKeycode0(kbdbuf.keycode[0]);
 4000df0:	e0bffdc3 	ldbu	r2,-9(fp)
 4000df4:	10803fcc 	andi	r2,r2,255
 4000df8:	1009883a 	mov	r4,r2
 4000dfc:	40007580 	call	4000758 <setKeycode0>
				setKeycode1(kbdbuf.keycode[1]);
 4000e00:	e0bffe03 	ldbu	r2,-8(fp)
 4000e04:	10803fcc 	andi	r2,r2,255
 4000e08:	1009883a 	mov	r4,r2
 4000e0c:	40007c40 	call	40007c4 <setKeycode1>
				setKeycode2(kbdbuf.keycode[2]);
 4000e10:	e0bffe43 	ldbu	r2,-7(fp)
 4000e14:	10803fcc 	andi	r2,r2,255
 4000e18:	1009883a 	mov	r4,r2
 4000e1c:	40008380 	call	4000838 <setKeycode2>
				setKeycode3(kbdbuf.keycode[3]);
 4000e20:	e0bffe83 	ldbu	r2,-6(fp)
 4000e24:	10803fcc 	andi	r2,r2,255
 4000e28:	1009883a 	mov	r4,r2
 4000e2c:	40008a40 	call	40008a4 <setKeycode3>
				setKeycode4(kbdbuf.keycode[4]);
 4000e30:	e0bffec3 	ldbu	r2,-5(fp)
 4000e34:	10803fcc 	andi	r2,r2,255
 4000e38:	1009883a 	mov	r4,r2
 4000e3c:	40009100 	call	4000910 <setKeycode4>
				setKeycode5(kbdbuf.keycode[5]);
 4000e40:	e0bfff03 	ldbu	r2,-4(fp)
 4000e44:	10803fcc 	andi	r2,r2,255
 4000e48:	1009883a 	mov	r4,r2
 4000e4c:	40009840 	call	4000984 <setKeycode5>
				printSignedHex0(kbdbuf.keycode[0]);
 4000e50:	e0bffdc3 	ldbu	r2,-9(fp)
 4000e54:	10803fcc 	andi	r2,r2,255
 4000e58:	1080201c 	xori	r2,r2,128
 4000e5c:	10bfe004 	addi	r2,r2,-128
 4000e60:	1009883a 	mov	r4,r2
 4000e64:	40004f80 	call	40004f8 <printSignedHex0>
				printSignedHex1(kbdbuf.keycode[1]);
 4000e68:	e0bffe03 	ldbu	r2,-8(fp)
 4000e6c:	10803fcc 	andi	r2,r2,255
 4000e70:	1080201c 	xori	r2,r2,128
 4000e74:	10bfe004 	addi	r2,r2,-128
 4000e78:	1009883a 	mov	r4,r2
 4000e7c:	40006180 	call	4000618 <printSignedHex1>
				printf("\n");
 4000e80:	01000284 	movi	r4,10
 4000e84:	40040580 	call	4004058 <putchar>
 4000e88:	003f9d06 	br	4000d00 <__alt_data_end+0xfc000d00>
			}

			else if (device == 2) {
 4000e8c:	e0bff783 	ldbu	r2,-34(fp)
 4000e90:	10800098 	cmpnei	r2,r2,2
 4000e94:	103f9a1e 	bne	r2,zero,4000d00 <__alt_data_end+0xfc000d00>
				rcode = mousePoll(&buf);
 4000e98:	e0bffb44 	addi	r2,fp,-19
 4000e9c:	1009883a 	mov	r4,r2
 4000ea0:	4001a440 	call	4001a44 <mousePoll>
 4000ea4:	e0bffb05 	stb	r2,-20(fp)
				if (rcode == hrNAK) {
 4000ea8:	e0bffb03 	ldbu	r2,-20(fp)
 4000eac:	10800118 	cmpnei	r2,r2,4
 4000eb0:	10007426 	beq	r2,zero,4001084 <main+0x694>
					//NAK means no new data
					continue;
				} else if (rcode) {
 4000eb4:	e0bffb03 	ldbu	r2,-20(fp)
 4000eb8:	10000926 	beq	r2,zero,4000ee0 <main+0x4f0>
					printf("Rcode: ");
 4000ebc:	01010074 	movhi	r4,1025
 4000ec0:	2116c004 	addi	r4,r4,23296
 4000ec4:	40040140 	call	4004014 <printf>
					printf("%x \n", rcode);
 4000ec8:	e0bffb03 	ldbu	r2,-20(fp)
 4000ecc:	100b883a 	mov	r5,r2
 4000ed0:	01010074 	movhi	r4,1025
 4000ed4:	21163104 	addi	r4,r4,22724
 4000ed8:	40040140 	call	4004014 <printf>
					continue;
 4000edc:	00006a06 	br	4001088 <main+0x698>
				}
				printf("X displacement: ");
 4000ee0:	01010074 	movhi	r4,1025
 4000ee4:	2116c604 	addi	r4,r4,23320
 4000ee8:	40040140 	call	4004014 <printf>
				printf("%d ", (signed char) buf.Xdispl);
 4000eec:	e0bffb83 	ldbu	r2,-18(fp)
 4000ef0:	10803fcc 	andi	r2,r2,255
 4000ef4:	1080201c 	xori	r2,r2,128
 4000ef8:	10bfe004 	addi	r2,r2,-128
 4000efc:	100b883a 	mov	r5,r2
 4000f00:	01010074 	movhi	r4,1025
 4000f04:	2116cb04 	addi	r4,r4,23340
 4000f08:	40040140 	call	4004014 <printf>
				printSignedHex0((signed char) buf.Xdispl);
 4000f0c:	e0bffb83 	ldbu	r2,-18(fp)
 4000f10:	10803fcc 	andi	r2,r2,255
 4000f14:	1080201c 	xori	r2,r2,128
 4000f18:	10bfe004 	addi	r2,r2,-128
 4000f1c:	1009883a 	mov	r4,r2
 4000f20:	40004f80 	call	40004f8 <printSignedHex0>
				printf("Y displacement: ");
 4000f24:	01010074 	movhi	r4,1025
 4000f28:	2116cc04 	addi	r4,r4,23344
 4000f2c:	40040140 	call	4004014 <printf>
				printf("%d ", (signed char) buf.Ydispl);
 4000f30:	e0bffbc3 	ldbu	r2,-17(fp)
 4000f34:	10803fcc 	andi	r2,r2,255
 4000f38:	1080201c 	xori	r2,r2,128
 4000f3c:	10bfe004 	addi	r2,r2,-128
 4000f40:	100b883a 	mov	r5,r2
 4000f44:	01010074 	movhi	r4,1025
 4000f48:	2116cb04 	addi	r4,r4,23340
 4000f4c:	40040140 	call	4004014 <printf>
				printSignedHex1((signed char) buf.Ydispl);
 4000f50:	e0bffbc3 	ldbu	r2,-17(fp)
 4000f54:	10803fcc 	andi	r2,r2,255
 4000f58:	1080201c 	xori	r2,r2,128
 4000f5c:	10bfe004 	addi	r2,r2,-128
 4000f60:	1009883a 	mov	r4,r2
 4000f64:	40006180 	call	4000618 <printSignedHex1>
				printf("Buttons: ");
 4000f68:	01010074 	movhi	r4,1025
 4000f6c:	2116d104 	addi	r4,r4,23364
 4000f70:	40040140 	call	4004014 <printf>
				printf("%x\n", buf.button);
 4000f74:	e0bffb43 	ldbu	r2,-19(fp)
 4000f78:	10803fcc 	andi	r2,r2,255
 4000f7c:	100b883a 	mov	r5,r2
 4000f80:	01010074 	movhi	r4,1025
 4000f84:	2116d404 	addi	r4,r4,23376
 4000f88:	40040140 	call	4004014 <printf>
				if (buf.button & 0x04)
 4000f8c:	e0bffb43 	ldbu	r2,-19(fp)
 4000f90:	10803fcc 	andi	r2,r2,255
 4000f94:	1080010c 	andi	r2,r2,4
 4000f98:	10000326 	beq	r2,zero,4000fa8 <main+0x5b8>
					setLED(2);
 4000f9c:	01000084 	movi	r4,2
 4000fa0:	400045c0 	call	400045c <setLED>
 4000fa4:	00000206 	br	4000fb0 <main+0x5c0>
				else
					clearLED(2);
 4000fa8:	01000084 	movi	r4,2
 4000fac:	40004a80 	call	40004a8 <clearLED>
				if (buf.button & 0x02)
 4000fb0:	e0bffb43 	ldbu	r2,-19(fp)
 4000fb4:	10803fcc 	andi	r2,r2,255
 4000fb8:	1080008c 	andi	r2,r2,2
 4000fbc:	10000326 	beq	r2,zero,4000fcc <main+0x5dc>
					setLED(1);
 4000fc0:	01000044 	movi	r4,1
 4000fc4:	400045c0 	call	400045c <setLED>
 4000fc8:	00000206 	br	4000fd4 <main+0x5e4>
				else
					clearLED(1);
 4000fcc:	01000044 	movi	r4,1
 4000fd0:	40004a80 	call	40004a8 <clearLED>
				if (buf.button & 0x01)
 4000fd4:	e0bffb43 	ldbu	r2,-19(fp)
 4000fd8:	10803fcc 	andi	r2,r2,255
 4000fdc:	1080004c 	andi	r2,r2,1
 4000fe0:	10000326 	beq	r2,zero,4000ff0 <main+0x600>
					setLED(0);
 4000fe4:	0009883a 	mov	r4,zero
 4000fe8:	400045c0 	call	400045c <setLED>
 4000fec:	003f4406 	br	4000d00 <__alt_data_end+0xfc000d00>
				else
					clearLED(0);
 4000ff0:	0009883a 	mov	r4,zero
 4000ff4:	40004a80 	call	40004a8 <clearLED>
 4000ff8:	003f4106 	br	4000d00 <__alt_data_end+0xfc000d00>
			}
		} else if (GetUsbTaskState() == USB_STATE_ERROR) {
 4000ffc:	40031380 	call	4003138 <GetUsbTaskState>
 4001000:	10803fcc 	andi	r2,r2,255
 4001004:	10803fd8 	cmpnei	r2,r2,255
 4001008:	10000a1e 	bne	r2,zero,4001034 <main+0x644>
			if (!errorflag) {
 400100c:	e0bff743 	ldbu	r2,-35(fp)
 4001010:	103f3b1e 	bne	r2,zero,4000d00 <__alt_data_end+0xfc000d00>
				errorflag = 1;
 4001014:	00800044 	movi	r2,1
 4001018:	e0bff745 	stb	r2,-35(fp)
				clearLED(9);
 400101c:	01000244 	movi	r4,9
 4001020:	40004a80 	call	40004a8 <clearLED>
				printf("USB Error State\n");
 4001024:	01010074 	movhi	r4,1025
 4001028:	2116d504 	addi	r4,r4,23380
 400102c:	40041300 	call	4004130 <puts>
 4001030:	003f3306 	br	4000d00 <__alt_data_end+0xfc000d00>
				//print out string descriptor here
			}
		} else //not in USB running state
		{

			printf("USB task state: ");
 4001034:	01010074 	movhi	r4,1025
 4001038:	2116d904 	addi	r4,r4,23396
 400103c:	40040140 	call	4004014 <printf>
			printf("%x\n", GetUsbTaskState());
 4001040:	40031380 	call	4003138 <GetUsbTaskState>
 4001044:	10803fcc 	andi	r2,r2,255
 4001048:	100b883a 	mov	r5,r2
 400104c:	01010074 	movhi	r4,1025
 4001050:	2116d404 	addi	r4,r4,23376
 4001054:	40040140 	call	4004014 <printf>
			if (runningdebugflag) {	//previously running, reset USB hardware just to clear out any funky state, HS/FS etc
 4001058:	e0bff703 	ldbu	r2,-36(fp)
 400105c:	10000326 	beq	r2,zero,400106c <main+0x67c>
				runningdebugflag = 0;
 4001060:	e03ff705 	stb	zero,-36(fp)
				MAX3421E_init();
 4001064:	400217c0 	call	400217c <MAX3421E_init>
				USB_init();
 4001068:	40029300 	call	4002930 <USB_init>
			}
			errorflag = 0;
 400106c:	e03ff745 	stb	zero,-35(fp)
			clearLED(9);
 4001070:	01000244 	movi	r4,9
 4001074:	40004a80 	call	40004a8 <clearLED>
 4001078:	003f2106 	br	4000d00 <__alt_data_end+0xfc000d00>
				device = GetDriverandReport();
			} else if (device == 1) {
				//run keyboard debug polling
				rcode = kbdPoll(&kbdbuf);
				if (rcode == hrNAK) {
					continue; //NAK means no new data
 400107c:	0001883a 	nop
 4001080:	003f1f06 	br	4000d00 <__alt_data_end+0xfc000d00>

			else if (device == 2) {
				rcode = mousePoll(&buf);
				if (rcode == hrNAK) {
					//NAK means no new data
					continue;
 4001084:	0001883a 	nop
			}
			errorflag = 0;
			clearLED(9);
		}

	}
 4001088:	003f1d06 	br	4000d00 <__alt_data_end+0xfc000d00>
}
 400108c:	e037883a 	mov	sp,fp
 4001090:	dfc00117 	ldw	ra,4(sp)
 4001094:	df000017 	ldw	fp,0(sp)
 4001098:	dec00204 	addi	sp,sp,8
 400109c:	f800283a 	ret

040010a0 <SGTL5000_Reg_Rd>:
#include "sgtl5000.h"
#include "altera_avalon_i2c.h"
#include "altera_avalon_i2c_regs.h"

WORD SGTL5000_Reg_Rd (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR)
{
 40010a0:	defff804 	addi	sp,sp,-32
 40010a4:	dfc00715 	stw	ra,28(sp)
 40010a8:	df000615 	stw	fp,24(sp)
 40010ac:	df000604 	addi	fp,sp,24
 40010b0:	e13ffe15 	stw	r4,-8(fp)
 40010b4:	2805883a 	mov	r2,r5
 40010b8:	e0bfff0d 	sth	r2,-4(fp)
	BYTE buffer[2];
	WORD value;
	buffer[0] = (ADDR & 0xFF00) >> 8;
 40010bc:	e0bfff0b 	ldhu	r2,-4(fp)
 40010c0:	1004d23a 	srli	r2,r2,8
 40010c4:	e0bffd85 	stb	r2,-10(fp)
	buffer[1] = (ADDR & 0x00FF);
 40010c8:	e0bfff0b 	ldhu	r2,-4(fp)
 40010cc:	e0bffdc5 	stb	r2,-9(fp)

	ALT_AVALON_I2C_STATUS_CODE status=alt_avalon_i2c_master_tx_rx(dev,buffer,2,buffer,2,0);
 40010d0:	e13ffd84 	addi	r4,fp,-10
 40010d4:	e0fffd84 	addi	r3,fp,-10
 40010d8:	d8000115 	stw	zero,4(sp)
 40010dc:	00800084 	movi	r2,2
 40010e0:	d8800015 	stw	r2,0(sp)
 40010e4:	200f883a 	mov	r7,r4
 40010e8:	01800084 	movi	r6,2
 40010ec:	180b883a 	mov	r5,r3
 40010f0:	e13ffe17 	ldw	r4,-8(fp)
 40010f4:	40129ec0 	call	40129ec <alt_avalon_i2c_master_tx_rx>
 40010f8:	e0bffc15 	stw	r2,-16(fp)

	if (status != ALT_AVALON_I2C_SUCCESS){
 40010fc:	e0bffc17 	ldw	r2,-16(fp)
 4001100:	10000626 	beq	r2,zero,400111c <SGTL5000_Reg_Rd+0x7c>
		printf ("SGTL5000 I2C error, address: %x", ADDR);
 4001104:	e0bfff0b 	ldhu	r2,-4(fp)
 4001108:	100b883a 	mov	r5,r2
 400110c:	01010074 	movhi	r4,1025
 4001110:	2116de04 	addi	r4,r4,23416
 4001114:	40040140 	call	4004014 <printf>
		while (1)
		{
			//hang here
		}
 4001118:	003fff06 	br	4001118 <__alt_data_end+0xfc001118>
	}
	value = (buffer[0] << 8) | buffer[1];
 400111c:	e0bffd83 	ldbu	r2,-10(fp)
 4001120:	10803fcc 	andi	r2,r2,255
 4001124:	1004923a 	slli	r2,r2,8
 4001128:	1007883a 	mov	r3,r2
 400112c:	e0bffdc3 	ldbu	r2,-9(fp)
 4001130:	10803fcc 	andi	r2,r2,255
 4001134:	1884b03a 	or	r2,r3,r2
 4001138:	e0bffd0d 	sth	r2,-12(fp)
	return value;
 400113c:	e0bffd0b 	ldhu	r2,-12(fp)
}
 4001140:	e037883a 	mov	sp,fp
 4001144:	dfc00117 	ldw	ra,4(sp)
 4001148:	df000017 	ldw	fp,0(sp)
 400114c:	dec00204 	addi	sp,sp,8
 4001150:	f800283a 	ret

04001154 <SGTL5000_Reg_Wr>:

WORD SGTL5000_Reg_Wr (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR, WORD DATA)
{
 4001154:	defff904 	addi	sp,sp,-28
 4001158:	dfc00615 	stw	ra,24(sp)
 400115c:	df000515 	stw	fp,20(sp)
 4001160:	df000504 	addi	fp,sp,20
 4001164:	e13ffd15 	stw	r4,-12(fp)
 4001168:	2807883a 	mov	r3,r5
 400116c:	3005883a 	mov	r2,r6
 4001170:	e0fffe0d 	sth	r3,-8(fp)
 4001174:	e0bfff0d 	sth	r2,-4(fp)
	BYTE buffer[4];
	buffer[0] = (ADDR & 0xFF00) >> 8;
 4001178:	e0bffe0b 	ldhu	r2,-8(fp)
 400117c:	1004d23a 	srli	r2,r2,8
 4001180:	e0bffc05 	stb	r2,-16(fp)
	buffer[1] = (ADDR & 0x00FF);
 4001184:	e0bffe0b 	ldhu	r2,-8(fp)
 4001188:	e0bffc45 	stb	r2,-15(fp)
	buffer[2] = (DATA & 0xFF00) >> 8;
 400118c:	e0bfff0b 	ldhu	r2,-4(fp)
 4001190:	1004d23a 	srli	r2,r2,8
 4001194:	e0bffc85 	stb	r2,-14(fp)
	buffer[3] = (DATA & 0x00FF);
 4001198:	e0bfff0b 	ldhu	r2,-4(fp)
 400119c:	e0bffcc5 	stb	r2,-13(fp)


	ALT_AVALON_I2C_STATUS_CODE status=alt_avalon_i2c_master_tx(dev,buffer,4,0);
 40011a0:	e0bffc04 	addi	r2,fp,-16
 40011a4:	000f883a 	mov	r7,zero
 40011a8:	01800104 	movi	r6,4
 40011ac:	100b883a 	mov	r5,r2
 40011b0:	e13ffd17 	ldw	r4,-12(fp)
 40011b4:	40127c80 	call	40127c8 <alt_avalon_i2c_master_tx>
 40011b8:	e0bffb15 	stw	r2,-20(fp)

	if (status != ALT_AVALON_I2C_SUCCESS){
 40011bc:	e0bffb17 	ldw	r2,-20(fp)
 40011c0:	10000626 	beq	r2,zero,40011dc <SGTL5000_Reg_Wr+0x88>
		printf ("SGTL5000 I2C error, address: %x", ADDR);
 40011c4:	e0bffe0b 	ldhu	r2,-8(fp)
 40011c8:	100b883a 	mov	r5,r2
 40011cc:	01010074 	movhi	r4,1025
 40011d0:	2116de04 	addi	r4,r4,23416
 40011d4:	40040140 	call	4004014 <printf>
		while (1)
		{
			//hang here
		}
 40011d8:	003fff06 	br	40011d8 <__alt_data_end+0xfc0011d8>
	}
	return DATA;
 40011dc:	e0bfff0b 	ldhu	r2,-4(fp)
}
 40011e0:	e037883a 	mov	sp,fp
 40011e4:	dfc00117 	ldw	ra,4(sp)
 40011e8:	df000017 	ldw	fp,0(sp)
 40011ec:	dec00204 	addi	sp,sp,8
 40011f0:	f800283a 	ret

040011f4 <HIDMProbe>:
/* HID Mouse probe. Called from USB state machine.                          */
/* assumes configuration length is less than 256 bytes                      */
/* looks for Class:03, Subclass: 01, Protocol: 02 in interface descriptor   */
/* sets mouse in boot protocol                                              */
/* assumes single configuration and interface configuration 0               */
BOOL HIDMProbe(BYTE addr, DWORD flags) {
 40011f4:	defff204 	addi	sp,sp,-56
 40011f8:	dfc00d15 	stw	ra,52(sp)
 40011fc:	df000c15 	stw	fp,48(sp)
 4001200:	df000c04 	addi	fp,sp,48
 4001204:	2005883a 	mov	r2,r4
 4001208:	e17fff15 	stw	r5,-4(fp)
 400120c:	e0bffe05 	stb	r2,-8(fp)
	BYTE tmpbyte;
	BYTE rcode;
	BYTE confvalue;
	WORD total_length;
	USB_DESCR* data_ptr = (USB_DESCR *) &bigbuf;
 4001210:	008100b4 	movhi	r2,1026
 4001214:	10a5ca04 	addi	r2,r2,-26840
 4001218:	e0bffa15 	stw	r2,-24(fp)
	BYTE* byte_ptr = bigbuf;
 400121c:	008100b4 	movhi	r2,1026
 4001220:	10a5ca04 	addi	r2,r2,-26840
 4001224:	e0bffb15 	stw	r2,-20(fp)
	rcode = XferGetConfDescr(addr, 0, CONF_DESCR_LEN, 0, bigbuf); //get configuration descriptor
 4001228:	e0fffe03 	ldbu	r3,-8(fp)
 400122c:	008100b4 	movhi	r2,1026
 4001230:	10a5ca04 	addi	r2,r2,-26840
 4001234:	d8800415 	stw	r2,16(sp)
 4001238:	00800244 	movi	r2,9
 400123c:	d8800315 	stw	r2,12(sp)
 4001240:	d8000215 	stw	zero,8(sp)
 4001244:	00800084 	movi	r2,2
 4001248:	d8800115 	stw	r2,4(sp)
 400124c:	d8000015 	stw	zero,0(sp)
 4001250:	01c00184 	movi	r7,6
 4001254:	01802004 	movi	r6,128
 4001258:	000b883a 	mov	r5,zero
 400125c:	1809883a 	mov	r4,r3
 4001260:	400237c0 	call	400237c <XferCtrlReq>
 4001264:	e0bffc05 	stb	r2,-16(fp)
	if (rcode) {   //error handling
 4001268:	e0bffc03 	ldbu	r2,-16(fp)
 400126c:	10000226 	beq	r2,zero,4001278 <HIDMProbe+0x84>
		//printf("unable to get configuration descriptor");
		return (FALSE);
 4001270:	0005883a 	mov	r2,zero
 4001274:	0000dc06 	br	40015e8 <HIDMProbe+0x3f4>
	}
	if (data_ptr->descr.config.wTotalLength > 256) {
 4001278:	e0bffa17 	ldw	r2,-24(fp)
 400127c:	1080008b 	ldhu	r2,2(r2)
 4001280:	10bfffcc 	andi	r2,r2,65535
 4001284:	10804070 	cmpltui	r2,r2,257
 4001288:	1000031e 	bne	r2,zero,4001298 <HIDMProbe+0xa4>
		total_length = 256;
 400128c:	00804004 	movi	r2,256
 4001290:	e0bff90d 	sth	r2,-28(fp)
 4001294:	00000306 	br	40012a4 <HIDMProbe+0xb0>
	} else {
		total_length = data_ptr->descr.config.wTotalLength;
 4001298:	e0bffa17 	ldw	r2,-24(fp)
 400129c:	1080008b 	ldhu	r2,2(r2)
 40012a0:	e0bff90d 	sth	r2,-28(fp)
	}
	rcode = XferGetConfDescr(addr, 0, total_length, 0, bigbuf); //get the whole configuration
 40012a4:	e13ffe03 	ldbu	r4,-8(fp)
 40012a8:	e0fff90b 	ldhu	r3,-28(fp)
 40012ac:	008100b4 	movhi	r2,1026
 40012b0:	10a5ca04 	addi	r2,r2,-26840
 40012b4:	d8800415 	stw	r2,16(sp)
 40012b8:	d8c00315 	stw	r3,12(sp)
 40012bc:	d8000215 	stw	zero,8(sp)
 40012c0:	00800084 	movi	r2,2
 40012c4:	d8800115 	stw	r2,4(sp)
 40012c8:	d8000015 	stw	zero,0(sp)
 40012cc:	01c00184 	movi	r7,6
 40012d0:	01802004 	movi	r6,128
 40012d4:	000b883a 	mov	r5,zero
 40012d8:	400237c0 	call	400237c <XferCtrlReq>
 40012dc:	e0bffc05 	stb	r2,-16(fp)
	if (rcode) {   //error handling
 40012e0:	e0bffc03 	ldbu	r2,-16(fp)
 40012e4:	10000226 	beq	r2,zero,40012f0 <HIDMProbe+0xfc>
		//printf("unable to get configuration");
		return (FALSE);
 40012e8:	0005883a 	mov	r2,zero
 40012ec:	0000be06 	br	40015e8 <HIDMProbe+0x3f4>
	}
	confvalue = data_ptr->descr.config.bConfigurationValue;
 40012f0:	e0bffa17 	ldw	r2,-24(fp)
 40012f4:	10800143 	ldbu	r2,5(r2)
 40012f8:	e0bffc45 	stb	r2,-15(fp)
	//printf("checking configuration value (length: %d): ",
	//		data_ptr->descr.config.wTotalLength);
	//for (int i = 0; i < data_ptr->descr.config.wTotalLength; i++) {
		//printf("%x ", (unsigned char) (bigbuf[i] & 0xff));
	//}
	while (byte_ptr < bigbuf + total_length) {
 40012fc:	0000b306 	br	40015cc <HIDMProbe+0x3d8>
		if (data_ptr->descr.config.bDescriptorType != USB_DESCRIPTOR_INTERFACE) {
 4001300:	e0bffa17 	ldw	r2,-24(fp)
 4001304:	10800043 	ldbu	r2,1(r2)
 4001308:	10803fcc 	andi	r2,r2,255
 400130c:	10800120 	cmpeqi	r2,r2,4
 4001310:	1000091e 	bne	r2,zero,4001338 <HIDMProbe+0x144>
			byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
 4001314:	e0bffa17 	ldw	r2,-24(fp)
 4001318:	10800003 	ldbu	r2,0(r2)
 400131c:	10803fcc 	andi	r2,r2,255
 4001320:	e0fffb17 	ldw	r3,-20(fp)
 4001324:	1885883a 	add	r2,r3,r2
 4001328:	e0bffb15 	stw	r2,-20(fp)
			data_ptr = (USB_DESCR*) byte_ptr;
 400132c:	e0bffb17 	ldw	r2,-20(fp)
 4001330:	e0bffa15 	stw	r2,-24(fp)
 4001334:	0000a506 	br	40015cc <HIDMProbe+0x3d8>
		} // if( data_ptr->descr.config.bDescriptorType != USB_DESCRIPTOR_INTERFACE
		else {
			//printf("starting interface parsing at byte location %d\n",
			//		data_ptr->descr.config.bLength);
			BYTE class = data_ptr->descr.interface.bInterfaceClass;
 4001338:	e0bffa17 	ldw	r2,-24(fp)
 400133c:	10800143 	ldbu	r2,5(r2)
 4001340:	e0bffc85 	stb	r2,-14(fp)
			BYTE subclass = data_ptr->descr.interface.bInterfaceSubClass;
 4001344:	e0bffa17 	ldw	r2,-24(fp)
 4001348:	10800183 	ldbu	r2,6(r2)
 400134c:	e0bffcc5 	stb	r2,-13(fp)
			BYTE protocol = data_ptr->descr.interface.bInterfaceProtocol;
 4001350:	e0bffa17 	ldw	r2,-24(fp)
 4001354:	108001c3 	ldbu	r2,7(r2)
 4001358:	e0bffd05 	stb	r2,-12(fp)
			//printf("class %x, subclass %x, protocol %x,\n", class, subclass,
			//		protocol);
			//interface descriptor
			if (class == HID_INTF && subclass == BOOT_INTF_SUBCLASS
 400135c:	e0bffc83 	ldbu	r2,-14(fp)
 4001360:	108000d8 	cmpnei	r2,r2,3
 4001364:	1000971e 	bne	r2,zero,40015c4 <HIDMProbe+0x3d0>
 4001368:	e0bffcc3 	ldbu	r2,-13(fp)
 400136c:	10800058 	cmpnei	r2,r2,1
 4001370:	1000941e 	bne	r2,zero,40015c4 <HIDMProbe+0x3d0>
					&& protocol == HID_PROTOCOL_MOUSE) {
 4001374:	e0bffd03 	ldbu	r2,-12(fp)
 4001378:	10800098 	cmpnei	r2,r2,2
 400137c:	1000911e 	bne	r2,zero,40015c4 <HIDMProbe+0x3d0>
				//detected a mouse
				devtable[addr].devclass = HID_M;                  //device class
 4001380:	e0fffe03 	ldbu	r3,-8(fp)
 4001384:	008100b4 	movhi	r2,1026
 4001388:	10a60a04 	addi	r2,r2,-26584
 400138c:	180690fa 	slli	r3,r3,3
 4001390:	10c5883a 	add	r2,r2,r3
 4001394:	10800104 	addi	r2,r2,4
 4001398:	00c00084 	movi	r3,2
 400139c:	10c00005 	stb	r3,0(r2)
				tmpbyte = devtable[addr].epinfo->MaxPktSize;
 40013a0:	e0fffe03 	ldbu	r3,-8(fp)
 40013a4:	008100b4 	movhi	r2,1026
 40013a8:	10a60a04 	addi	r2,r2,-26584
 40013ac:	180690fa 	slli	r3,r3,3
 40013b0:	10c5883a 	add	r2,r2,r3
 40013b4:	10800017 	ldw	r2,0(r2)
 40013b8:	1080008b 	ldhu	r2,2(r2)
 40013bc:	e0bffd45 	stb	r2,-11(fp)
				HID_init();                         //initialize data structures
 40013c0:	4001a040 	call	4001a04 <HID_init>
				devtable[addr].epinfo = hid_ep; //switch endpoint information structure
 40013c4:	e0fffe03 	ldbu	r3,-8(fp)
 40013c8:	008100b4 	movhi	r2,1026
 40013cc:	10a60a04 	addi	r2,r2,-26584
 40013d0:	180690fa 	slli	r3,r3,3
 40013d4:	10c7883a 	add	r3,r2,r3
 40013d8:	008100b4 	movhi	r2,1026
 40013dc:	10a5b604 	addi	r2,r2,-26920
 40013e0:	18800015 	stw	r2,0(r3)
				devtable[addr].epinfo[0].MaxPktSize = tmpbyte;
 40013e4:	e0fffe03 	ldbu	r3,-8(fp)
 40013e8:	008100b4 	movhi	r2,1026
 40013ec:	10a60a04 	addi	r2,r2,-26584
 40013f0:	180690fa 	slli	r3,r3,3
 40013f4:	10c5883a 	add	r2,r2,r3
 40013f8:	10800017 	ldw	r2,0(r2)
 40013fc:	e0fffd43 	ldbu	r3,-11(fp)
 4001400:	10c0008d 	sth	r3,2(r2)
				hid_device.interface =
						data_ptr->descr.interface.bInterfaceNumber;
 4001404:	e0bffa17 	ldw	r2,-24(fp)
 4001408:	10800083 	ldbu	r2,2(r2)
				devtable[addr].devclass = HID_M;                  //device class
				tmpbyte = devtable[addr].epinfo->MaxPktSize;
				HID_init();                         //initialize data structures
				devtable[addr].epinfo = hid_ep; //switch endpoint information structure
				devtable[addr].epinfo[0].MaxPktSize = tmpbyte;
				hid_device.interface =
 400140c:	d0a6f145 	stb	r2,-25659(gp)
						data_ptr->descr.interface.bInterfaceNumber;
				hid_device.addr = addr;
 4001410:	e0bffe03 	ldbu	r2,-8(fp)
 4001414:	d0a6f105 	stb	r2,-25660(gp)
				byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
 4001418:	e0bffa17 	ldw	r2,-24(fp)
 400141c:	10800003 	ldbu	r2,0(r2)
 4001420:	10803fcc 	andi	r2,r2,255
 4001424:	e0fffb17 	ldw	r3,-20(fp)
 4001428:	1885883a 	add	r2,r3,r2
 400142c:	e0bffb15 	stw	r2,-20(fp)
				data_ptr = (USB_DESCR*) byte_ptr;
 4001430:	e0bffb17 	ldw	r2,-20(fp)
 4001434:	e0bffa15 	stw	r2,-24(fp)
				while (byte_ptr < bigbuf + total_length) {
 4001438:	00005b06 	br	40015a8 <HIDMProbe+0x3b4>
					if (data_ptr->descr.config.bDescriptorType
 400143c:	e0bffa17 	ldw	r2,-24(fp)
 4001440:	10800043 	ldbu	r2,1(r2)
 4001444:	10803fcc 	andi	r2,r2,255
 4001448:	10800160 	cmpeqi	r2,r2,5
 400144c:	1000091e 	bne	r2,zero,4001474 <HIDMProbe+0x280>
							!= USB_DESCRIPTOR_ENDPOINT) { //skip to endpoint descriptor
						byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
 4001450:	e0bffa17 	ldw	r2,-24(fp)
 4001454:	10800003 	ldbu	r2,0(r2)
 4001458:	10803fcc 	andi	r2,r2,255
 400145c:	e0fffb17 	ldw	r3,-20(fp)
 4001460:	1885883a 	add	r2,r3,r2
 4001464:	e0bffb15 	stw	r2,-20(fp)
						data_ptr = (USB_DESCR*) byte_ptr;
 4001468:	e0bffb17 	ldw	r2,-20(fp)
 400146c:	e0bffa15 	stw	r2,-24(fp)
 4001470:	00004d06 	br	40015a8 <HIDMProbe+0x3b4>
					} else {
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
 4001474:	e0fffe03 	ldbu	r3,-8(fp)
 4001478:	008100b4 	movhi	r2,1026
 400147c:	10a60a04 	addi	r2,r2,-26584
 4001480:	180690fa 	slli	r3,r3,3
 4001484:	10c5883a 	add	r2,r2,r3
 4001488:	10800017 	ldw	r2,0(r2)
 400148c:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.bEndpointAddress;
 4001490:	e0fffa17 	ldw	r3,-24(fp)
 4001494:	18c00083 	ldbu	r3,2(r3)
							!= USB_DESCRIPTOR_ENDPOINT) { //skip to endpoint descriptor
						byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
						data_ptr = (USB_DESCR*) byte_ptr;
					} else {
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
 4001498:	10c00005 	stb	r3,0(r2)
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
 400149c:	e0fffe03 	ldbu	r3,-8(fp)
 40014a0:	008100b4 	movhi	r2,1026
 40014a4:	10a60a04 	addi	r2,r2,-26584
 40014a8:	180690fa 	slli	r3,r3,3
 40014ac:	10c5883a 	add	r2,r2,r3
 40014b0:	10800017 	ldw	r2,0(r2)
 40014b4:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.bmAttributes;
 40014b8:	e0fffa17 	ldw	r3,-24(fp)
 40014bc:	18c000c3 	ldbu	r3,3(r3)
						data_ptr = (USB_DESCR*) byte_ptr;
					} else {
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
 40014c0:	10c00045 	stb	r3,1(r2)
								data_ptr->descr.endpoint.bmAttributes;
						devtable[addr].epinfo[1].MaxPktSize =
 40014c4:	e0fffe03 	ldbu	r3,-8(fp)
 40014c8:	008100b4 	movhi	r2,1026
 40014cc:	10a60a04 	addi	r2,r2,-26584
 40014d0:	180690fa 	slli	r3,r3,3
 40014d4:	10c5883a 	add	r2,r2,r3
 40014d8:	10800017 	ldw	r2,0(r2)
 40014dc:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.wMaxPacketSize;
 40014e0:	e0fffa17 	ldw	r3,-24(fp)
 40014e4:	18c0010b 	ldhu	r3,4(r3)
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
								data_ptr->descr.endpoint.bmAttributes;
						devtable[addr].epinfo[1].MaxPktSize =
 40014e8:	10c0008d 	sth	r3,2(r2)
								data_ptr->descr.endpoint.wMaxPacketSize;
						devtable[addr].epinfo[1].Interval =
 40014ec:	e0fffe03 	ldbu	r3,-8(fp)
 40014f0:	008100b4 	movhi	r2,1026
 40014f4:	10a60a04 	addi	r2,r2,-26584
 40014f8:	180690fa 	slli	r3,r3,3
 40014fc:	10c5883a 	add	r2,r2,r3
 4001500:	10800017 	ldw	r2,0(r2)
 4001504:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.bInterval;
 4001508:	e0fffa17 	ldw	r3,-24(fp)
 400150c:	18c00183 	ldbu	r3,6(r3)
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
								data_ptr->descr.endpoint.bmAttributes;
						devtable[addr].epinfo[1].MaxPktSize =
								data_ptr->descr.endpoint.wMaxPacketSize;
						devtable[addr].epinfo[1].Interval =
 4001510:	10c00105 	stb	r3,4(r2)
								data_ptr->descr.endpoint.bInterval;
						// devtable[ addr ].epinfo[ 1 ].rcvToggle = bmRCVTOG0;
						/* configure device */
						rcode = XferSetConf(addr, 0, confvalue); //set configuration
 4001514:	e0fffe03 	ldbu	r3,-8(fp)
 4001518:	e0bffc43 	ldbu	r2,-15(fp)
 400151c:	d8000415 	stw	zero,16(sp)
 4001520:	d8000315 	stw	zero,12(sp)
 4001524:	d8000215 	stw	zero,8(sp)
 4001528:	d8000115 	stw	zero,4(sp)
 400152c:	d8800015 	stw	r2,0(sp)
 4001530:	01c00244 	movi	r7,9
 4001534:	000d883a 	mov	r6,zero
 4001538:	000b883a 	mov	r5,zero
 400153c:	1809883a 	mov	r4,r3
 4001540:	400237c0 	call	400237c <XferCtrlReq>
 4001544:	e0bffc05 	stb	r2,-16(fp)
						if (rcode) {   //error handling
 4001548:	e0bffc03 	ldbu	r2,-16(fp)
 400154c:	10000226 	beq	r2,zero,4001558 <HIDMProbe+0x364>
							return (FALSE);
 4001550:	0005883a 	mov	r2,zero
 4001554:	00002406 	br	40015e8 <HIDMProbe+0x3f4>
						}
						rcode = XferSetProto(addr, 0, hid_device.interface,
 4001558:	e0fffe03 	ldbu	r3,-8(fp)
 400155c:	d0a6f143 	ldbu	r2,-25659(gp)
 4001560:	10803fcc 	andi	r2,r2,255
 4001564:	d8000415 	stw	zero,16(sp)
 4001568:	d8000315 	stw	zero,12(sp)
 400156c:	d8800215 	stw	r2,8(sp)
 4001570:	d8000115 	stw	zero,4(sp)
 4001574:	d8000015 	stw	zero,0(sp)
 4001578:	01c002c4 	movi	r7,11
 400157c:	01800844 	movi	r6,33
 4001580:	000b883a 	mov	r5,zero
 4001584:	1809883a 	mov	r4,r3
 4001588:	400237c0 	call	400237c <XferCtrlReq>
 400158c:	e0bffc05 	stb	r2,-16(fp)
								BOOT_PROTOCOL);
						if (rcode) {   //error handling
 4001590:	e0bffc03 	ldbu	r2,-16(fp)
 4001594:	10000226 	beq	r2,zero,40015a0 <HIDMProbe+0x3ac>
							return (FALSE);
 4001598:	0005883a 	mov	r2,zero
 400159c:	00001206 	br	40015e8 <HIDMProbe+0x3f4>
						} else {
							return (TRUE);
 40015a0:	00800044 	movi	r2,1
 40015a4:	00001006 	br	40015e8 <HIDMProbe+0x3f4>
				hid_device.interface =
						data_ptr->descr.interface.bInterfaceNumber;
				hid_device.addr = addr;
				byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
				data_ptr = (USB_DESCR*) byte_ptr;
				while (byte_ptr < bigbuf + total_length) {
 40015a8:	e0fff90b 	ldhu	r3,-28(fp)
 40015ac:	008100b4 	movhi	r2,1026
 40015b0:	10a5ca04 	addi	r2,r2,-26840
 40015b4:	1885883a 	add	r2,r3,r2
 40015b8:	e0fffb17 	ldw	r3,-20(fp)
 40015bc:	18bf9f36 	bltu	r3,r2,400143c <__alt_data_end+0xfc00143c>
			BYTE subclass = data_ptr->descr.interface.bInterfaceSubClass;
			BYTE protocol = data_ptr->descr.interface.bInterfaceProtocol;
			//printf("class %x, subclass %x, protocol %x,\n", class, subclass,
			//		protocol);
			//interface descriptor
			if (class == HID_INTF && subclass == BOOT_INTF_SUBCLASS
 40015c0:	00000206 	br	40015cc <HIDMProbe+0x3d8>
						}
					}
				}   //while( byte_ptr....
			}   //if (Class matches
			else { //if class don't match; die on first interface. Not really correct
				return (FALSE);
 40015c4:	0005883a 	mov	r2,zero
 40015c8:	00000706 	br	40015e8 <HIDMProbe+0x3f4>
	//printf("checking configuration value (length: %d): ",
	//		data_ptr->descr.config.wTotalLength);
	//for (int i = 0; i < data_ptr->descr.config.wTotalLength; i++) {
		//printf("%x ", (unsigned char) (bigbuf[i] & 0xff));
	//}
	while (byte_ptr < bigbuf + total_length) {
 40015cc:	e0fff90b 	ldhu	r3,-28(fp)
 40015d0:	008100b4 	movhi	r2,1026
 40015d4:	10a5ca04 	addi	r2,r2,-26840
 40015d8:	1885883a 	add	r2,r3,r2
 40015dc:	e0fffb17 	ldw	r3,-20(fp)
 40015e0:	18bf4736 	bltu	r3,r2,4001300 <__alt_data_end+0xfc001300>
			else { //if class don't match; die on first interface. Not really correct
				return (FALSE);
			}
		} //else if( data_ptr->
	} // while( byte_ptr < &buf + total_length
	return (FALSE);
 40015e4:	0005883a 	mov	r2,zero
}
 40015e8:	e037883a 	mov	sp,fp
 40015ec:	dfc00117 	ldw	ra,4(sp)
 40015f0:	df000017 	ldw	fp,0(sp)
 40015f4:	dec00204 	addi	sp,sp,8
 40015f8:	f800283a 	ret

040015fc <HIDKProbe>:
/* HID Keyboard probe. Called from USB state machine.                           */
/* assumes configuration length is less than 256 bytes                          */
/* looks for Class:03, Subclass: 01, Protocol: 01 in interface descriptor       */
/* sets keyboard in boot protocol                                               */
/* assumes single configuration, single endpoint, and interface configuration 0 */
BOOL HIDKProbe(BYTE addr, DWORD flags) {
 40015fc:	defff204 	addi	sp,sp,-56
 4001600:	dfc00d15 	stw	ra,52(sp)
 4001604:	df000c15 	stw	fp,48(sp)
 4001608:	df000c04 	addi	fp,sp,48
 400160c:	2005883a 	mov	r2,r4
 4001610:	e17fff15 	stw	r5,-4(fp)
 4001614:	e0bffe05 	stb	r2,-8(fp)
	BYTE tmpbyte;
	BYTE rcode;
	BYTE confvalue;
	WORD total_length;
	USB_DESCR* data_ptr = (USB_DESCR *) &bigbuf;
 4001618:	008100b4 	movhi	r2,1026
 400161c:	10a5ca04 	addi	r2,r2,-26840
 4001620:	e0bffa15 	stw	r2,-24(fp)
	BYTE* byte_ptr = bigbuf;
 4001624:	008100b4 	movhi	r2,1026
 4001628:	10a5ca04 	addi	r2,r2,-26840
 400162c:	e0bffb15 	stw	r2,-20(fp)
	rcode = XferGetConfDescr(addr, 0, CONF_DESCR_LEN, 0, bigbuf); //get configuration descriptor
 4001630:	e0fffe03 	ldbu	r3,-8(fp)
 4001634:	008100b4 	movhi	r2,1026
 4001638:	10a5ca04 	addi	r2,r2,-26840
 400163c:	d8800415 	stw	r2,16(sp)
 4001640:	00800244 	movi	r2,9
 4001644:	d8800315 	stw	r2,12(sp)
 4001648:	d8000215 	stw	zero,8(sp)
 400164c:	00800084 	movi	r2,2
 4001650:	d8800115 	stw	r2,4(sp)
 4001654:	d8000015 	stw	zero,0(sp)
 4001658:	01c00184 	movi	r7,6
 400165c:	01802004 	movi	r6,128
 4001660:	000b883a 	mov	r5,zero
 4001664:	1809883a 	mov	r4,r3
 4001668:	400237c0 	call	400237c <XferCtrlReq>
 400166c:	e0bffc05 	stb	r2,-16(fp)
	if (rcode) {   //error handling           
 4001670:	e0bffc03 	ldbu	r2,-16(fp)
 4001674:	10000226 	beq	r2,zero,4001680 <HIDKProbe+0x84>
		return (FALSE);
 4001678:	0005883a 	mov	r2,zero
 400167c:	0000dc06 	br	40019f0 <HIDKProbe+0x3f4>
	}
	if (data_ptr->descr.config.wTotalLength > 256) {
 4001680:	e0bffa17 	ldw	r2,-24(fp)
 4001684:	1080008b 	ldhu	r2,2(r2)
 4001688:	10bfffcc 	andi	r2,r2,65535
 400168c:	10804070 	cmpltui	r2,r2,257
 4001690:	1000031e 	bne	r2,zero,40016a0 <HIDKProbe+0xa4>
		total_length = 256;
 4001694:	00804004 	movi	r2,256
 4001698:	e0bff90d 	sth	r2,-28(fp)
 400169c:	00000306 	br	40016ac <HIDKProbe+0xb0>
	} else {
		total_length = data_ptr->descr.config.wTotalLength;
 40016a0:	e0bffa17 	ldw	r2,-24(fp)
 40016a4:	1080008b 	ldhu	r2,2(r2)
 40016a8:	e0bff90d 	sth	r2,-28(fp)
	}
	rcode = XferGetConfDescr(addr, 0, total_length, 0, bigbuf); //get the whole configuration
 40016ac:	e13ffe03 	ldbu	r4,-8(fp)
 40016b0:	e0fff90b 	ldhu	r3,-28(fp)
 40016b4:	008100b4 	movhi	r2,1026
 40016b8:	10a5ca04 	addi	r2,r2,-26840
 40016bc:	d8800415 	stw	r2,16(sp)
 40016c0:	d8c00315 	stw	r3,12(sp)
 40016c4:	d8000215 	stw	zero,8(sp)
 40016c8:	00800084 	movi	r2,2
 40016cc:	d8800115 	stw	r2,4(sp)
 40016d0:	d8000015 	stw	zero,0(sp)
 40016d4:	01c00184 	movi	r7,6
 40016d8:	01802004 	movi	r6,128
 40016dc:	000b883a 	mov	r5,zero
 40016e0:	400237c0 	call	400237c <XferCtrlReq>
 40016e4:	e0bffc05 	stb	r2,-16(fp)
	if (rcode) {   //error handling
 40016e8:	e0bffc03 	ldbu	r2,-16(fp)
 40016ec:	10000226 	beq	r2,zero,40016f8 <HIDKProbe+0xfc>
		return (FALSE);
 40016f0:	0005883a 	mov	r2,zero
 40016f4:	0000be06 	br	40019f0 <HIDKProbe+0x3f4>
	}
	confvalue = data_ptr->descr.config.bConfigurationValue; //save configuration value to use later
 40016f8:	e0bffa17 	ldw	r2,-24(fp)
 40016fc:	10800143 	ldbu	r2,5(r2)
 4001700:	e0bffc45 	stb	r2,-15(fp)
	while (byte_ptr < bigbuf + total_length) {             //parse configuration
 4001704:	0000b306 	br	40019d4 <HIDKProbe+0x3d8>
		if (data_ptr->descr.config.bDescriptorType != USB_DESCRIPTOR_INTERFACE) { //skip to the next descriptor
 4001708:	e0bffa17 	ldw	r2,-24(fp)
 400170c:	10800043 	ldbu	r2,1(r2)
 4001710:	10803fcc 	andi	r2,r2,255
 4001714:	10800120 	cmpeqi	r2,r2,4
 4001718:	1000091e 	bne	r2,zero,4001740 <HIDKProbe+0x144>
			byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
 400171c:	e0bffa17 	ldw	r2,-24(fp)
 4001720:	10800003 	ldbu	r2,0(r2)
 4001724:	10803fcc 	andi	r2,r2,255
 4001728:	e0fffb17 	ldw	r3,-20(fp)
 400172c:	1885883a 	add	r2,r3,r2
 4001730:	e0bffb15 	stw	r2,-20(fp)
			data_ptr = (USB_DESCR*) byte_ptr;
 4001734:	e0bffb17 	ldw	r2,-20(fp)
 4001738:	e0bffa15 	stw	r2,-24(fp)
 400173c:	0000a506 	br	40019d4 <HIDKProbe+0x3d8>
		} // if( data_ptr->descr.config.bDescriptorType != USB_DESCRIPTOR_INTERFACE
		else {
			//printf("starting interface parsing at byte location %d\n",
			//		data_ptr->descr.config.bLength);
			BYTE class = data_ptr->descr.interface.bInterfaceClass;
 4001740:	e0bffa17 	ldw	r2,-24(fp)
 4001744:	10800143 	ldbu	r2,5(r2)
 4001748:	e0bffc85 	stb	r2,-14(fp)
			BYTE subclass = data_ptr->descr.interface.bInterfaceSubClass;
 400174c:	e0bffa17 	ldw	r2,-24(fp)
 4001750:	10800183 	ldbu	r2,6(r2)
 4001754:	e0bffcc5 	stb	r2,-13(fp)
			BYTE protocol = data_ptr->descr.interface.bInterfaceProtocol;
 4001758:	e0bffa17 	ldw	r2,-24(fp)
 400175c:	108001c3 	ldbu	r2,7(r2)
 4001760:	e0bffd05 	stb	r2,-12(fp)
			//printf("class %x, subclass %x, protocol %x,\n", class, subclass,
			//		protocol);
			//interface descriptor
			if (class == HID_INTF && subclass == BOOT_INTF_SUBCLASS
 4001764:	e0bffc83 	ldbu	r2,-14(fp)
 4001768:	108000d8 	cmpnei	r2,r2,3
 400176c:	1000971e 	bne	r2,zero,40019cc <HIDKProbe+0x3d0>
 4001770:	e0bffcc3 	ldbu	r2,-13(fp)
 4001774:	10800058 	cmpnei	r2,r2,1
 4001778:	1000941e 	bne	r2,zero,40019cc <HIDKProbe+0x3d0>
					&& protocol == HID_PROTOCOL_KEYBOARD) {
 400177c:	e0bffd03 	ldbu	r2,-12(fp)
 4001780:	10800058 	cmpnei	r2,r2,1
 4001784:	1000911e 	bne	r2,zero,40019cc <HIDKProbe+0x3d0>
				//detected a keyboard
				devtable[addr].devclass = HID_K;             //fill device class
 4001788:	e0fffe03 	ldbu	r3,-8(fp)
 400178c:	008100b4 	movhi	r2,1026
 4001790:	10a60a04 	addi	r2,r2,-26584
 4001794:	180690fa 	slli	r3,r3,3
 4001798:	10c5883a 	add	r2,r2,r3
 400179c:	10800104 	addi	r2,r2,4
 40017a0:	00c00044 	movi	r3,1
 40017a4:	10c00005 	stb	r3,0(r2)
				tmpbyte = devtable[addr].epinfo->MaxPktSize; //save max.packet size
 40017a8:	e0fffe03 	ldbu	r3,-8(fp)
 40017ac:	008100b4 	movhi	r2,1026
 40017b0:	10a60a04 	addi	r2,r2,-26584
 40017b4:	180690fa 	slli	r3,r3,3
 40017b8:	10c5883a 	add	r2,r2,r3
 40017bc:	10800017 	ldw	r2,0(r2)
 40017c0:	1080008b 	ldhu	r2,2(r2)
 40017c4:	e0bffd45 	stb	r2,-11(fp)
				HID_init();                         //initialize data structures
 40017c8:	4001a040 	call	4001a04 <HID_init>
				devtable[addr].epinfo = hid_ep; //switch endpoint information structure
 40017cc:	e0fffe03 	ldbu	r3,-8(fp)
 40017d0:	008100b4 	movhi	r2,1026
 40017d4:	10a60a04 	addi	r2,r2,-26584
 40017d8:	180690fa 	slli	r3,r3,3
 40017dc:	10c7883a 	add	r3,r2,r3
 40017e0:	008100b4 	movhi	r2,1026
 40017e4:	10a5b604 	addi	r2,r2,-26920
 40017e8:	18800015 	stw	r2,0(r3)
				devtable[addr].epinfo[0].MaxPktSize = tmpbyte; //fill in max.packet size
 40017ec:	e0fffe03 	ldbu	r3,-8(fp)
 40017f0:	008100b4 	movhi	r2,1026
 40017f4:	10a60a04 	addi	r2,r2,-26584
 40017f8:	180690fa 	slli	r3,r3,3
 40017fc:	10c5883a 	add	r2,r2,r3
 4001800:	10800017 	ldw	r2,0(r2)
 4001804:	e0fffd43 	ldbu	r3,-11(fp)
 4001808:	10c0008d 	sth	r3,2(r2)
				hid_device.interface =
						data_ptr->descr.interface.bInterfaceNumber; //fill in interface number to be used in HID requests
 400180c:	e0bffa17 	ldw	r2,-24(fp)
 4001810:	10800083 	ldbu	r2,2(r2)
				devtable[addr].devclass = HID_K;             //fill device class
				tmpbyte = devtable[addr].epinfo->MaxPktSize; //save max.packet size
				HID_init();                         //initialize data structures
				devtable[addr].epinfo = hid_ep; //switch endpoint information structure
				devtable[addr].epinfo[0].MaxPktSize = tmpbyte; //fill in max.packet size
				hid_device.interface =
 4001814:	d0a6f145 	stb	r2,-25659(gp)
						data_ptr->descr.interface.bInterfaceNumber; //fill in interface number to be used in HID requests
				hid_device.addr = addr;                        //fill in address
 4001818:	e0bffe03 	ldbu	r2,-8(fp)
 400181c:	d0a6f105 	stb	r2,-25660(gp)
				byte_ptr = byte_ptr + data_ptr->descr.config.bLength; //skip to the next descriptor
 4001820:	e0bffa17 	ldw	r2,-24(fp)
 4001824:	10800003 	ldbu	r2,0(r2)
 4001828:	10803fcc 	andi	r2,r2,255
 400182c:	e0fffb17 	ldw	r3,-20(fp)
 4001830:	1885883a 	add	r2,r3,r2
 4001834:	e0bffb15 	stw	r2,-20(fp)
				data_ptr = (USB_DESCR*) byte_ptr;
 4001838:	e0bffb17 	ldw	r2,-20(fp)
 400183c:	e0bffa15 	stw	r2,-24(fp)
				while (byte_ptr < bigbuf + total_length) {
 4001840:	00005b06 	br	40019b0 <HIDKProbe+0x3b4>
					if (data_ptr->descr.config.bDescriptorType
 4001844:	e0bffa17 	ldw	r2,-24(fp)
 4001848:	10800043 	ldbu	r2,1(r2)
 400184c:	10803fcc 	andi	r2,r2,255
 4001850:	10800160 	cmpeqi	r2,r2,5
 4001854:	1000091e 	bne	r2,zero,400187c <HIDKProbe+0x280>
							!= USB_DESCRIPTOR_ENDPOINT) { //skip to endpoint descriptor
						byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
 4001858:	e0bffa17 	ldw	r2,-24(fp)
 400185c:	10800003 	ldbu	r2,0(r2)
 4001860:	10803fcc 	andi	r2,r2,255
 4001864:	e0fffb17 	ldw	r3,-20(fp)
 4001868:	1885883a 	add	r2,r3,r2
 400186c:	e0bffb15 	stw	r2,-20(fp)
						data_ptr = (USB_DESCR*) byte_ptr;
 4001870:	e0bffb17 	ldw	r2,-20(fp)
 4001874:	e0bffa15 	stw	r2,-24(fp)
 4001878:	00004d06 	br	40019b0 <HIDKProbe+0x3b4>
					} else {
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
 400187c:	e0fffe03 	ldbu	r3,-8(fp)
 4001880:	008100b4 	movhi	r2,1026
 4001884:	10a60a04 	addi	r2,r2,-26584
 4001888:	180690fa 	slli	r3,r3,3
 400188c:	10c5883a 	add	r2,r2,r3
 4001890:	10800017 	ldw	r2,0(r2)
 4001894:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.bEndpointAddress;
 4001898:	e0fffa17 	ldw	r3,-24(fp)
 400189c:	18c00083 	ldbu	r3,2(r3)
							!= USB_DESCRIPTOR_ENDPOINT) { //skip to endpoint descriptor
						byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
						data_ptr = (USB_DESCR*) byte_ptr;
					} else {
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
 40018a0:	10c00005 	stb	r3,0(r2)
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
 40018a4:	e0fffe03 	ldbu	r3,-8(fp)
 40018a8:	008100b4 	movhi	r2,1026
 40018ac:	10a60a04 	addi	r2,r2,-26584
 40018b0:	180690fa 	slli	r3,r3,3
 40018b4:	10c5883a 	add	r2,r2,r3
 40018b8:	10800017 	ldw	r2,0(r2)
 40018bc:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.bmAttributes;
 40018c0:	e0fffa17 	ldw	r3,-24(fp)
 40018c4:	18c000c3 	ldbu	r3,3(r3)
						data_ptr = (USB_DESCR*) byte_ptr;
					} else {
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
 40018c8:	10c00045 	stb	r3,1(r2)
								data_ptr->descr.endpoint.bmAttributes;
						devtable[addr].epinfo[1].MaxPktSize =
 40018cc:	e0fffe03 	ldbu	r3,-8(fp)
 40018d0:	008100b4 	movhi	r2,1026
 40018d4:	10a60a04 	addi	r2,r2,-26584
 40018d8:	180690fa 	slli	r3,r3,3
 40018dc:	10c5883a 	add	r2,r2,r3
 40018e0:	10800017 	ldw	r2,0(r2)
 40018e4:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.wMaxPacketSize;
 40018e8:	e0fffa17 	ldw	r3,-24(fp)
 40018ec:	18c0010b 	ldhu	r3,4(r3)
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
								data_ptr->descr.endpoint.bmAttributes;
						devtable[addr].epinfo[1].MaxPktSize =
 40018f0:	10c0008d 	sth	r3,2(r2)
								data_ptr->descr.endpoint.wMaxPacketSize;
						devtable[addr].epinfo[1].Interval =
 40018f4:	e0fffe03 	ldbu	r3,-8(fp)
 40018f8:	008100b4 	movhi	r2,1026
 40018fc:	10a60a04 	addi	r2,r2,-26584
 4001900:	180690fa 	slli	r3,r3,3
 4001904:	10c5883a 	add	r2,r2,r3
 4001908:	10800017 	ldw	r2,0(r2)
 400190c:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.bInterval;
 4001910:	e0fffa17 	ldw	r3,-24(fp)
 4001914:	18c00183 	ldbu	r3,6(r3)
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
								data_ptr->descr.endpoint.bmAttributes;
						devtable[addr].epinfo[1].MaxPktSize =
								data_ptr->descr.endpoint.wMaxPacketSize;
						devtable[addr].epinfo[1].Interval =
 4001918:	10c00105 	stb	r3,4(r2)
								data_ptr->descr.endpoint.bInterval;
						/* configure device */
						rcode = XferSetConf(addr, 0, confvalue); //set configuration
 400191c:	e0fffe03 	ldbu	r3,-8(fp)
 4001920:	e0bffc43 	ldbu	r2,-15(fp)
 4001924:	d8000415 	stw	zero,16(sp)
 4001928:	d8000315 	stw	zero,12(sp)
 400192c:	d8000215 	stw	zero,8(sp)
 4001930:	d8000115 	stw	zero,4(sp)
 4001934:	d8800015 	stw	r2,0(sp)
 4001938:	01c00244 	movi	r7,9
 400193c:	000d883a 	mov	r6,zero
 4001940:	000b883a 	mov	r5,zero
 4001944:	1809883a 	mov	r4,r3
 4001948:	400237c0 	call	400237c <XferCtrlReq>
 400194c:	e0bffc05 	stb	r2,-16(fp)
						if (rcode) {   //error handling
 4001950:	e0bffc03 	ldbu	r2,-16(fp)
 4001954:	10000226 	beq	r2,zero,4001960 <HIDKProbe+0x364>
							return (FALSE);
 4001958:	0005883a 	mov	r2,zero
 400195c:	00002406 	br	40019f0 <HIDKProbe+0x3f4>
						}
						rcode = XferSetProto(addr, 0, hid_device.interface,
 4001960:	e0fffe03 	ldbu	r3,-8(fp)
 4001964:	d0a6f143 	ldbu	r2,-25659(gp)
 4001968:	10803fcc 	andi	r2,r2,255
 400196c:	d8000415 	stw	zero,16(sp)
 4001970:	d8000315 	stw	zero,12(sp)
 4001974:	d8800215 	stw	r2,8(sp)
 4001978:	d8000115 	stw	zero,4(sp)
 400197c:	d8000015 	stw	zero,0(sp)
 4001980:	01c002c4 	movi	r7,11
 4001984:	01800844 	movi	r6,33
 4001988:	000b883a 	mov	r5,zero
 400198c:	1809883a 	mov	r4,r3
 4001990:	400237c0 	call	400237c <XferCtrlReq>
 4001994:	e0bffc05 	stb	r2,-16(fp)
								BOOT_PROTOCOL);
						if (rcode) {   //error handling
 4001998:	e0bffc03 	ldbu	r2,-16(fp)
 400199c:	10000226 	beq	r2,zero,40019a8 <HIDKProbe+0x3ac>
							return (FALSE);
 40019a0:	0005883a 	mov	r2,zero
 40019a4:	00001206 	br	40019f0 <HIDKProbe+0x3f4>
						} else {
							return (TRUE);
 40019a8:	00800044 	movi	r2,1
 40019ac:	00001006 	br	40019f0 <HIDKProbe+0x3f4>
				hid_device.interface =
						data_ptr->descr.interface.bInterfaceNumber; //fill in interface number to be used in HID requests
				hid_device.addr = addr;                        //fill in address
				byte_ptr = byte_ptr + data_ptr->descr.config.bLength; //skip to the next descriptor
				data_ptr = (USB_DESCR*) byte_ptr;
				while (byte_ptr < bigbuf + total_length) {
 40019b0:	e0fff90b 	ldhu	r3,-28(fp)
 40019b4:	008100b4 	movhi	r2,1026
 40019b8:	10a5ca04 	addi	r2,r2,-26840
 40019bc:	1885883a 	add	r2,r3,r2
 40019c0:	e0fffb17 	ldw	r3,-20(fp)
 40019c4:	18bf9f36 	bltu	r3,r2,4001844 <__alt_data_end+0xfc001844>
			BYTE subclass = data_ptr->descr.interface.bInterfaceSubClass;
			BYTE protocol = data_ptr->descr.interface.bInterfaceProtocol;
			//printf("class %x, subclass %x, protocol %x,\n", class, subclass,
			//		protocol);
			//interface descriptor
			if (class == HID_INTF && subclass == BOOT_INTF_SUBCLASS
 40019c8:	00000206 	br	40019d4 <HIDKProbe+0x3d8>
						}
					}
				}   //while( byte_ptr....
			}   //if (Class matches
			else { //if class don't match; stop processing after first interface. Not really correct
				return (FALSE);
 40019cc:	0005883a 	mov	r2,zero
 40019d0:	00000706 	br	40019f0 <HIDKProbe+0x3f4>
	rcode = XferGetConfDescr(addr, 0, total_length, 0, bigbuf); //get the whole configuration
	if (rcode) {   //error handling
		return (FALSE);
	}
	confvalue = data_ptr->descr.config.bConfigurationValue; //save configuration value to use later
	while (byte_ptr < bigbuf + total_length) {             //parse configuration
 40019d4:	e0fff90b 	ldhu	r3,-28(fp)
 40019d8:	008100b4 	movhi	r2,1026
 40019dc:	10a5ca04 	addi	r2,r2,-26840
 40019e0:	1885883a 	add	r2,r3,r2
 40019e4:	e0fffb17 	ldw	r3,-20(fp)
 40019e8:	18bf4736 	bltu	r3,r2,4001708 <__alt_data_end+0xfc001708>
			else { //if class don't match; stop processing after first interface. Not really correct
				return (FALSE);
			}
		} //else if( data_ptr->
	} // while( byte_ptr < &buf + total_length
	return (FALSE);
 40019ec:	0005883a 	mov	r2,zero
}
 40019f0:	e037883a 	mov	sp,fp
 40019f4:	dfc00117 	ldw	ra,4(sp)
 40019f8:	df000017 	ldw	fp,0(sp)
 40019fc:	dec00204 	addi	sp,sp,8
 4001a00:	f800283a 	ret

04001a04 <HID_init>:
/* HID data structures initialization */
void HID_init(void) {
 4001a04:	deffff04 	addi	sp,sp,-4
 4001a08:	df000015 	stw	fp,0(sp)
 4001a0c:	d839883a 	mov	fp,sp
	hid_ep[1].sndToggle = bmSNDTOG0;
 4001a10:	008100b4 	movhi	r2,1026
 4001a14:	10a5b604 	addi	r2,r2,-26920
 4001a18:	00c01004 	movi	r3,64
 4001a1c:	10c00345 	stb	r3,13(r2)
	hid_ep[1].rcvToggle = bmRCVTOG0;
 4001a20:	008100b4 	movhi	r2,1026
 4001a24:	10a5b604 	addi	r2,r2,-26920
 4001a28:	00c00404 	movi	r3,16
 4001a2c:	10c00385 	stb	r3,14(r2)
}
 4001a30:	0001883a 	nop
 4001a34:	e037883a 	mov	sp,fp
 4001a38:	df000017 	ldw	fp,0(sp)
 4001a3c:	dec00104 	addi	sp,sp,4
 4001a40:	f800283a 	ret

04001a44 <mousePoll>:
/* poll boot mouse */
BYTE mousePoll(BOOT_MOUSE_REPORT* buf) {
 4001a44:	defffb04 	addi	sp,sp,-20
 4001a48:	dfc00415 	stw	ra,16(sp)
 4001a4c:	df000315 	stw	fp,12(sp)
 4001a50:	df000304 	addi	fp,sp,12
 4001a54:	e13fff15 	stw	r4,-4(fp)
	BYTE rcode;
	MAXreg_wr( rPERADDR, hid_device.addr);    //set peripheral address
 4001a58:	d0a6f103 	ldbu	r2,-25660(gp)
 4001a5c:	10803fcc 	andi	r2,r2,255
 4001a60:	100b883a 	mov	r5,r2
 4001a64:	01003804 	movi	r4,224
 4001a68:	4001c280 	call	4001c28 <MAXreg_wr>
	rcode = XferInTransfer(hid_device.addr, 1, 8, (BYTE*) buf,
 4001a6c:	d0a6f103 	ldbu	r2,-25660(gp)
 4001a70:	11003fcc 	andi	r4,r2,255
			devtable[hid_device.addr].epinfo[1].MaxPktSize);
 4001a74:	d0a6f103 	ldbu	r2,-25660(gp)
 4001a78:	10c03fcc 	andi	r3,r2,255
 4001a7c:	008100b4 	movhi	r2,1026
 4001a80:	10a60a04 	addi	r2,r2,-26584
 4001a84:	180690fa 	slli	r3,r3,3
 4001a88:	10c5883a 	add	r2,r2,r3
 4001a8c:	10800017 	ldw	r2,0(r2)
 4001a90:	10800204 	addi	r2,r2,8
 4001a94:	1080008b 	ldhu	r2,2(r2)
}
/* poll boot mouse */
BYTE mousePoll(BOOT_MOUSE_REPORT* buf) {
	BYTE rcode;
	MAXreg_wr( rPERADDR, hid_device.addr);    //set peripheral address
	rcode = XferInTransfer(hid_device.addr, 1, 8, (BYTE*) buf,
 4001a98:	10803fcc 	andi	r2,r2,255
 4001a9c:	d8800015 	stw	r2,0(sp)
 4001aa0:	e1ffff17 	ldw	r7,-4(fp)
 4001aa4:	01800204 	movi	r6,8
 4001aa8:	01400044 	movi	r5,1
 4001aac:	40027a00 	call	40027a0 <XferInTransfer>
 4001ab0:	e0bffe05 	stb	r2,-8(fp)
			devtable[hid_device.addr].epinfo[1].MaxPktSize);
	return (rcode);
 4001ab4:	e0bffe03 	ldbu	r2,-8(fp)
}
 4001ab8:	e037883a 	mov	sp,fp
 4001abc:	dfc00117 	ldw	ra,4(sp)
 4001ac0:	df000017 	ldw	fp,0(sp)
 4001ac4:	dec00204 	addi	sp,sp,8
 4001ac8:	f800283a 	ret

04001acc <kbdPoll>:
/* poll boot keyboard */
BYTE kbdPoll(BOOT_KBD_REPORT* buf) {
 4001acc:	defffb04 	addi	sp,sp,-20
 4001ad0:	dfc00415 	stw	ra,16(sp)
 4001ad4:	df000315 	stw	fp,12(sp)
 4001ad8:	df000304 	addi	fp,sp,12
 4001adc:	e13fff15 	stw	r4,-4(fp)
	BYTE rcode;
	MAXreg_wr( rPERADDR, hid_device.addr);    //set peripheral address
 4001ae0:	d0a6f103 	ldbu	r2,-25660(gp)
 4001ae4:	10803fcc 	andi	r2,r2,255
 4001ae8:	100b883a 	mov	r5,r2
 4001aec:	01003804 	movi	r4,224
 4001af0:	4001c280 	call	4001c28 <MAXreg_wr>
	usleep(1000);
 4001af4:	0100fa04 	movi	r4,1000
 4001af8:	40118680 	call	4011868 <usleep>
	rcode = XferInTransfer(hid_device.addr, 1, 8, (BYTE*) buf,
 4001afc:	d0a6f103 	ldbu	r2,-25660(gp)
 4001b00:	11003fcc 	andi	r4,r2,255
			devtable[hid_device.addr].epinfo[1].MaxPktSize);
 4001b04:	d0a6f103 	ldbu	r2,-25660(gp)
 4001b08:	10c03fcc 	andi	r3,r2,255
 4001b0c:	008100b4 	movhi	r2,1026
 4001b10:	10a60a04 	addi	r2,r2,-26584
 4001b14:	180690fa 	slli	r3,r3,3
 4001b18:	10c5883a 	add	r2,r2,r3
 4001b1c:	10800017 	ldw	r2,0(r2)
 4001b20:	10800204 	addi	r2,r2,8
 4001b24:	1080008b 	ldhu	r2,2(r2)
/* poll boot keyboard */
BYTE kbdPoll(BOOT_KBD_REPORT* buf) {
	BYTE rcode;
	MAXreg_wr( rPERADDR, hid_device.addr);    //set peripheral address
	usleep(1000);
	rcode = XferInTransfer(hid_device.addr, 1, 8, (BYTE*) buf,
 4001b28:	10803fcc 	andi	r2,r2,255
 4001b2c:	d8800015 	stw	r2,0(sp)
 4001b30:	e1ffff17 	ldw	r7,-4(fp)
 4001b34:	01800204 	movi	r6,8
 4001b38:	01400044 	movi	r5,1
 4001b3c:	40027a00 	call	40027a0 <XferInTransfer>
 4001b40:	e0bffe05 	stb	r2,-8(fp)
			devtable[hid_device.addr].epinfo[1].MaxPktSize);
	return (rcode);
 4001b44:	e0bffe03 	ldbu	r2,-8(fp)
}
 4001b48:	e037883a 	mov	sp,fp
 4001b4c:	dfc00117 	ldw	ra,4(sp)
 4001b50:	df000017 	ldw	fp,0(sp)
 4001b54:	dec00204 	addi	sp,sp,8
 4001b58:	f800283a 	ret

04001b5c <HIDMEventHandler>:
BOOL HIDMEventHandler(BYTE address, BYTE event, void *data, DWORD size) {
 4001b5c:	defffb04 	addi	sp,sp,-20
 4001b60:	df000415 	stw	fp,16(sp)
 4001b64:	df000404 	addi	fp,sp,16
 4001b68:	2007883a 	mov	r3,r4
 4001b6c:	2805883a 	mov	r2,r5
 4001b70:	e1bffe15 	stw	r6,-8(fp)
 4001b74:	e1ffff15 	stw	r7,-4(fp)
 4001b78:	e0fffc05 	stb	r3,-16(fp)
 4001b7c:	e0bffd05 	stb	r2,-12(fp)
	return (FALSE);
 4001b80:	0005883a 	mov	r2,zero
}
 4001b84:	e037883a 	mov	sp,fp
 4001b88:	df000017 	ldw	fp,0(sp)
 4001b8c:	dec00104 	addi	sp,sp,4
 4001b90:	f800283a 	ret

04001b94 <HIDKEventHandler>:
BOOL HIDKEventHandler(BYTE address, BYTE event, void *data, DWORD size) {
 4001b94:	defffb04 	addi	sp,sp,-20
 4001b98:	df000415 	stw	fp,16(sp)
 4001b9c:	df000404 	addi	fp,sp,16
 4001ba0:	2007883a 	mov	r3,r4
 4001ba4:	2805883a 	mov	r2,r5
 4001ba8:	e1bffe15 	stw	r6,-8(fp)
 4001bac:	e1ffff15 	stw	r7,-4(fp)
 4001bb0:	e0fffc05 	stb	r3,-16(fp)
 4001bb4:	e0bffd05 	stb	r2,-12(fp)
	return (FALSE);
 4001bb8:	0005883a 	mov	r2,zero
}
 4001bbc:	e037883a 	mov	sp,fp
 4001bc0:	df000017 	ldw	fp,0(sp)
 4001bc4:	dec00104 	addi	sp,sp,4
 4001bc8:	f800283a 	ret

04001bcc <SPI_init>:
//variables and data structures
//External variables
extern BYTE usb_task_state;

/* Functions    */
void SPI_init(BYTE sync_mode, BYTE bus_mode, BYTE smp_phase) {
 4001bcc:	defffc04 	addi	sp,sp,-16
 4001bd0:	df000315 	stw	fp,12(sp)
 4001bd4:	df000304 	addi	fp,sp,12
 4001bd8:	2807883a 	mov	r3,r5
 4001bdc:	3005883a 	mov	r2,r6
 4001be0:	e13ffd05 	stb	r4,-12(fp)
 4001be4:	e0fffe05 	stb	r3,-8(fp)
 4001be8:	e0bfff05 	stb	r2,-4(fp)
	//Don't need to initialize SPI port, already ready to go with BSP
}
 4001bec:	0001883a 	nop
 4001bf0:	e037883a 	mov	sp,fp
 4001bf4:	df000017 	ldw	fp,0(sp)
 4001bf8:	dec00104 	addi	sp,sp,4
 4001bfc:	f800283a 	ret

04001c00 <SPI_wr>:

//writes single byte to MAX3421E via SPI, simultanously reads status register and returns it
BYTE SPI_wr(BYTE data) {
 4001c00:	defffe04 	addi	sp,sp,-8
 4001c04:	df000115 	stw	fp,4(sp)
 4001c08:	df000104 	addi	fp,sp,4
 4001c0c:	2005883a 	mov	r2,r4
 4001c10:	e0bfff05 	stb	r2,-4(fp)
	//This function is never used by the code, so you do not need to fill it in
}
 4001c14:	0001883a 	nop
 4001c18:	e037883a 	mov	sp,fp
 4001c1c:	df000017 	ldw	fp,0(sp)
 4001c20:	dec00104 	addi	sp,sp,4
 4001c24:	f800283a 	ret

04001c28 <MAXreg_wr>:
//writes register to MAX3421E via SPI
void MAXreg_wr(BYTE reg, BYTE val) {
 4001c28:	defff704 	addi	sp,sp,-36
 4001c2c:	dfc00815 	stw	ra,32(sp)
 4001c30:	df000715 	stw	fp,28(sp)
 4001c34:	df000704 	addi	fp,sp,28
 4001c38:	2007883a 	mov	r3,r4
 4001c3c:	2805883a 	mov	r2,r5
 4001c40:	e0fffe05 	stb	r3,-8(fp)
 4001c44:	e0bfff05 	stb	r2,-4(fp)
	//write reg + 2 via SPI
	//write val via SPI
	//read return code from SPI peripheral (see Intel documentation) 
	//if return code < 0 print an error
	//deselect MAX3421E (may not be necessary if you are using SPI peripheral)
	BYTE arry[2] = {reg + 2,val};//create a 2 BYTE array to store the write data
 4001c48:	e0bffe03 	ldbu	r2,-8(fp)
 4001c4c:	10800084 	addi	r2,r2,2
 4001c50:	e0bffd05 	stb	r2,-12(fp)
 4001c54:	e0bfff03 	ldbu	r2,-4(fp)
 4001c58:	e0bffd45 	stb	r2,-11(fp)
	int return_code = alt_avalon_spi_command(SPI_0_BASE,0,2,&arry,0,0,0);
 4001c5c:	e0bffd04 	addi	r2,fp,-12
 4001c60:	d8000215 	stw	zero,8(sp)
 4001c64:	d8000115 	stw	zero,4(sp)
 4001c68:	d8000015 	stw	zero,0(sp)
 4001c6c:	100f883a 	mov	r7,r2
 4001c70:	01800084 	movi	r6,2
 4001c74:	000b883a 	mov	r5,zero
 4001c78:	01020034 	movhi	r4,2048
 4001c7c:	21044804 	addi	r4,r4,4384
 4001c80:	40141340 	call	4014134 <alt_avalon_spi_command>
 4001c84:	e0bffc15 	stw	r2,-16(fp)
	//use the alt_avalon_spi_command function to write the array into SPI.
	//return_code = alt_avalon_spi_command(SPI_0_BASE,0,1,&val,0,0,0);
	if(return_code < 0){
 4001c88:	e0bffc17 	ldw	r2,-16(fp)
 4001c8c:	1000030e 	bge	r2,zero,4001c9c <MAXreg_wr+0x74>
		printf("MAXreg_wr error.");
 4001c90:	01010074 	movhi	r4,1025
 4001c94:	2116e604 	addi	r4,r4,23448
 4001c98:	40040140 	call	4004014 <printf>
	}
}
 4001c9c:	0001883a 	nop
 4001ca0:	e037883a 	mov	sp,fp
 4001ca4:	dfc00117 	ldw	ra,4(sp)
 4001ca8:	df000017 	ldw	fp,0(sp)
 4001cac:	dec00204 	addi	sp,sp,8
 4001cb0:	f800283a 	ret

04001cb4 <MAXbytes_wr>:
//multiple-byte write
//returns a pointer to a memory position after last written
BYTE* MAXbytes_wr(BYTE reg, BYTE nbytes, BYTE* data) {
 4001cb4:	defff304 	addi	sp,sp,-52
 4001cb8:	dfc00c15 	stw	ra,48(sp)
 4001cbc:	df000b15 	stw	fp,44(sp)
 4001cc0:	dc000a15 	stw	r16,40(sp)
 4001cc4:	df000b04 	addi	fp,sp,44
 4001cc8:	201b883a 	mov	r13,r4
 4001ccc:	2809883a 	mov	r4,r5
 4001cd0:	e1bffe15 	stw	r6,-8(fp)
 4001cd4:	e37ffc05 	stb	r13,-16(fp)
 4001cd8:	e13ffd05 	stb	r4,-12(fp)
 4001cdc:	d809883a 	mov	r4,sp
 4001ce0:	2021883a 	mov	r16,r4
	//write data[n] via SPI, where n goes from 0 to nbytes-1
	//read return code from SPI peripheral (see Intel documentation) 
	//if return code < 0  print an error
	//deselect MAX3421E (may not be necessary if you are using SPI peripheral)
	//return (data + nbytes);
	BYTE arry[nbytes+1];//create an array of size nbytes+1
 4001ce4:	e13ffd03 	ldbu	r4,-12(fp)
 4001ce8:	21000044 	addi	r4,r4,1
 4001cec:	217fffc4 	addi	r5,r4,-1
 4001cf0:	e17ff915 	stw	r5,-28(fp)
 4001cf4:	200b883a 	mov	r5,r4
 4001cf8:	2817883a 	mov	r11,r5
 4001cfc:	0019883a 	mov	r12,zero
 4001d00:	580ad77a 	srli	r5,r11,29
 4001d04:	601090fa 	slli	r8,r12,3
 4001d08:	2a10b03a 	or	r8,r5,r8
 4001d0c:	580e90fa 	slli	r7,r11,3
 4001d10:	200b883a 	mov	r5,r4
 4001d14:	2813883a 	mov	r9,r5
 4001d18:	0015883a 	mov	r10,zero
 4001d1c:	480ad77a 	srli	r5,r9,29
 4001d20:	500690fa 	slli	r3,r10,3
 4001d24:	28c6b03a 	or	r3,r5,r3
 4001d28:	480490fa 	slli	r2,r9,3
 4001d2c:	2005883a 	mov	r2,r4
 4001d30:	108000c4 	addi	r2,r2,3
 4001d34:	1004d0ba 	srli	r2,r2,2
 4001d38:	1085883a 	add	r2,r2,r2
 4001d3c:	1085883a 	add	r2,r2,r2
 4001d40:	d8b7c83a 	sub	sp,sp,r2
 4001d44:	d8800304 	addi	r2,sp,12
 4001d48:	1005883a 	mov	r2,r2
 4001d4c:	e0bffa15 	stw	r2,-24(fp)
	arry[0] = reg+2;//the first element is the command
 4001d50:	e0bffc03 	ldbu	r2,-16(fp)
 4001d54:	10800084 	addi	r2,r2,2
 4001d58:	1007883a 	mov	r3,r2
 4001d5c:	e0bffa17 	ldw	r2,-24(fp)
 4001d60:	10c00005 	stb	r3,0(r2)
	for(int i = 1 ; i < nbytes + 1;i++){
 4001d64:	00800044 	movi	r2,1
 4001d68:	e0bff815 	stw	r2,-32(fp)
 4001d6c:	00000c06 	br	4001da0 <MAXbytes_wr+0xec>
		arry[i] = data[i-1];//insert the data into the array
 4001d70:	e0bff817 	ldw	r2,-32(fp)
 4001d74:	10bfffc4 	addi	r2,r2,-1
 4001d78:	e0fffe17 	ldw	r3,-8(fp)
 4001d7c:	1885883a 	add	r2,r3,r2
 4001d80:	10c00003 	ldbu	r3,0(r2)
 4001d84:	e13ffa17 	ldw	r4,-24(fp)
 4001d88:	e0bff817 	ldw	r2,-32(fp)
 4001d8c:	2085883a 	add	r2,r4,r2
 4001d90:	10c00005 	stb	r3,0(r2)
	//if return code < 0  print an error
	//deselect MAX3421E (may not be necessary if you are using SPI peripheral)
	//return (data + nbytes);
	BYTE arry[nbytes+1];//create an array of size nbytes+1
	arry[0] = reg+2;//the first element is the command
	for(int i = 1 ; i < nbytes + 1;i++){
 4001d94:	e0bff817 	ldw	r2,-32(fp)
 4001d98:	10800044 	addi	r2,r2,1
 4001d9c:	e0bff815 	stw	r2,-32(fp)
 4001da0:	e0bffd03 	ldbu	r2,-12(fp)
 4001da4:	10800044 	addi	r2,r2,1
 4001da8:	e0fff817 	ldw	r3,-32(fp)
 4001dac:	18bff016 	blt	r3,r2,4001d70 <__alt_data_end+0xfc001d70>
		arry[i] = data[i-1];//insert the data into the array
	}
	int return_code;
	return_code = alt_avalon_spi_command(SPI_0_BASE,0,nbytes + 1,&arry,0,0,0);
 4001db0:	e0bffd03 	ldbu	r2,-12(fp)
 4001db4:	10800044 	addi	r2,r2,1
 4001db8:	1007883a 	mov	r3,r2
 4001dbc:	e0bffa17 	ldw	r2,-24(fp)
 4001dc0:	d8000215 	stw	zero,8(sp)
 4001dc4:	d8000115 	stw	zero,4(sp)
 4001dc8:	d8000015 	stw	zero,0(sp)
 4001dcc:	100f883a 	mov	r7,r2
 4001dd0:	180d883a 	mov	r6,r3
 4001dd4:	000b883a 	mov	r5,zero
 4001dd8:	01020034 	movhi	r4,2048
 4001ddc:	21044804 	addi	r4,r4,4384
 4001de0:	40141340 	call	4014134 <alt_avalon_spi_command>
 4001de4:	e0bffb15 	stw	r2,-20(fp)
	//return_code = alt_avalon_spi_command(SPI_0_BASE,0,nbytes,data,0,0,0);
	if(return_code < 0){
 4001de8:	e0bffb17 	ldw	r2,-20(fp)
 4001dec:	1000030e 	bge	r2,zero,4001dfc <MAXbytes_wr+0x148>
		printf("MAXbytes_wr error.");
 4001df0:	01010074 	movhi	r4,1025
 4001df4:	2116eb04 	addi	r4,r4,23468
 4001df8:	40040140 	call	4004014 <printf>
	}
	return data + nbytes;
 4001dfc:	e0bffd03 	ldbu	r2,-12(fp)
 4001e00:	e0fffe17 	ldw	r3,-8(fp)
 4001e04:	1885883a 	add	r2,r3,r2
 4001e08:	8037883a 	mov	sp,r16
}
 4001e0c:	e6ffff04 	addi	sp,fp,-4
 4001e10:	dfc00217 	ldw	ra,8(sp)
 4001e14:	df000117 	ldw	fp,4(sp)
 4001e18:	dc000017 	ldw	r16,0(sp)
 4001e1c:	dec00304 	addi	sp,sp,12
 4001e20:	f800283a 	ret

04001e24 <MAXreg_rd>:

//reads register from MAX3421E via SPI
BYTE MAXreg_rd(BYTE reg) {
 4001e24:	defff804 	addi	sp,sp,-32
 4001e28:	dfc00715 	stw	ra,28(sp)
 4001e2c:	df000615 	stw	fp,24(sp)
 4001e30:	df000604 	addi	fp,sp,24
 4001e34:	2005883a 	mov	r2,r4
 4001e38:	e0bfff05 	stb	r2,-4(fp)
	//read return code from SPI peripheral (see Intel documentation)
	//if return code < 0 print an error
	//deselect MAX3421E (may not be necessary if you are using SPI peripheral)
	//return val
	BYTE val;//a buffer register for read value
	int return_code = alt_avalon_spi_command(SPI_0_BASE,0,1,&reg,1,&val,0);
 4001e3c:	e0ffff04 	addi	r3,fp,-4
 4001e40:	d8000215 	stw	zero,8(sp)
 4001e44:	e0bffe04 	addi	r2,fp,-8
 4001e48:	d8800115 	stw	r2,4(sp)
 4001e4c:	00800044 	movi	r2,1
 4001e50:	d8800015 	stw	r2,0(sp)
 4001e54:	180f883a 	mov	r7,r3
 4001e58:	01800044 	movi	r6,1
 4001e5c:	000b883a 	mov	r5,zero
 4001e60:	01020034 	movhi	r4,2048
 4001e64:	21044804 	addi	r4,r4,4384
 4001e68:	40141340 	call	4014134 <alt_avalon_spi_command>
 4001e6c:	e0bffd15 	stw	r2,-12(fp)
	//use the function to write the command and read in the value
	if(return_code < 0){
 4001e70:	e0bffd17 	ldw	r2,-12(fp)
 4001e74:	1000030e 	bge	r2,zero,4001e84 <MAXreg_rd+0x60>
		printf("MAXreg_rd error.");
 4001e78:	01010074 	movhi	r4,1025
 4001e7c:	2116f004 	addi	r4,r4,23488
 4001e80:	40040140 	call	4004014 <printf>
	}
	return val;
 4001e84:	e0bffe03 	ldbu	r2,-8(fp)
}
 4001e88:	e037883a 	mov	sp,fp
 4001e8c:	dfc00117 	ldw	ra,4(sp)
 4001e90:	df000017 	ldw	fp,0(sp)
 4001e94:	dec00204 	addi	sp,sp,8
 4001e98:	f800283a 	ret

04001e9c <MAXbytes_rd>:
//multiple-byte write
//returns a pointer to a memory position after last written
BYTE* MAXbytes_rd(BYTE reg, BYTE nbytes, BYTE* data) {
 4001e9c:	defff704 	addi	sp,sp,-36
 4001ea0:	dfc00815 	stw	ra,32(sp)
 4001ea4:	df000715 	stw	fp,28(sp)
 4001ea8:	df000704 	addi	fp,sp,28
 4001eac:	2007883a 	mov	r3,r4
 4001eb0:	2805883a 	mov	r2,r5
 4001eb4:	e1bfff15 	stw	r6,-4(fp)
 4001eb8:	e0fffd05 	stb	r3,-12(fp)
 4001ebc:	e0bffe05 	stb	r2,-8(fp)
	//read data[n] from SPI, where n goes from 0 to nbytes-1
	//read return code from SPI peripheral (see Intel documentation)
	//if return code < 0 print an error
	//deselect MAX3421E (may not be necessary if you are using SPI peripheral)
	//return (data + nbytes);
	int return_code = alt_avalon_spi_command(SPI_0_BASE,0,1,&reg,nbytes,data,0);
 4001ec0:	e0bffe03 	ldbu	r2,-8(fp)
 4001ec4:	e13ffd04 	addi	r4,fp,-12
 4001ec8:	d8000215 	stw	zero,8(sp)
 4001ecc:	e0ffff17 	ldw	r3,-4(fp)
 4001ed0:	d8c00115 	stw	r3,4(sp)
 4001ed4:	d8800015 	stw	r2,0(sp)
 4001ed8:	200f883a 	mov	r7,r4
 4001edc:	01800044 	movi	r6,1
 4001ee0:	000b883a 	mov	r5,zero
 4001ee4:	01020034 	movhi	r4,2048
 4001ee8:	21044804 	addi	r4,r4,4384
 4001eec:	40141340 	call	4014134 <alt_avalon_spi_command>
 4001ef0:	e0bffc15 	stw	r2,-16(fp)
	//use the function to write the command and read in n bytes of data.
	if(return_code < 0){
 4001ef4:	e0bffc17 	ldw	r2,-16(fp)
 4001ef8:	1000030e 	bge	r2,zero,4001f08 <MAXbytes_rd+0x6c>
		printf("MAXbytes_rd error.");
 4001efc:	01010074 	movhi	r4,1025
 4001f00:	2116f504 	addi	r4,r4,23508
 4001f04:	40040140 	call	4004014 <printf>
	}
	return data + nbytes;
 4001f08:	e0bffe03 	ldbu	r2,-8(fp)
 4001f0c:	e0ffff17 	ldw	r3,-4(fp)
 4001f10:	1885883a 	add	r2,r3,r2
}
 4001f14:	e037883a 	mov	sp,fp
 4001f18:	dfc00117 	ldw	ra,4(sp)
 4001f1c:	df000017 	ldw	fp,0(sp)
 4001f20:	dec00204 	addi	sp,sp,8
 4001f24:	f800283a 	ret

04001f28 <MAX3421E_reset>:
/* reset MAX3421E using chip reset bit. SPI configuration is not affected   */
void MAX3421E_reset(void) {
 4001f28:	defffd04 	addi	sp,sp,-12
 4001f2c:	dfc00215 	stw	ra,8(sp)
 4001f30:	df000115 	stw	fp,4(sp)
 4001f34:	df000104 	addi	fp,sp,4
	//hardware reset, then software reset
	IOWR_ALTERA_AVALON_PIO_DATA(USB_RST_BASE, 0);
 4001f38:	0007883a 	mov	r3,zero
 4001f3c:	00820034 	movhi	r2,2048
 4001f40:	10848004 	addi	r2,r2,4608
 4001f44:	10c00035 	stwio	r3,0(r2)
	usleep(1000000);
 4001f48:	010003f4 	movhi	r4,15
 4001f4c:	21109004 	addi	r4,r4,16960
 4001f50:	40118680 	call	4011868 <usleep>
	IOWR_ALTERA_AVALON_PIO_DATA(USB_RST_BASE, 1);
 4001f54:	00c00044 	movi	r3,1
 4001f58:	00820034 	movhi	r2,2048
 4001f5c:	10848004 	addi	r2,r2,4608
 4001f60:	10c00035 	stwio	r3,0(r2)
	BYTE tmp = 0;
 4001f64:	e03fff05 	stb	zero,-4(fp)
	MAXreg_wr( rUSBCTL, bmCHIPRES);      //Chip reset. This stops the oscillator
 4001f68:	01400804 	movi	r5,32
 4001f6c:	01001e04 	movi	r4,120
 4001f70:	4001c280 	call	4001c28 <MAXreg_wr>
	MAXreg_wr( rUSBCTL, 0x00);                          //Remove the reset
 4001f74:	000b883a 	mov	r5,zero
 4001f78:	01001e04 	movi	r4,120
 4001f7c:	4001c280 	call	4001c28 <MAXreg_wr>
	while (!(MAXreg_rd( rUSBIRQ) & bmOSCOKIRQ)) { //wait until the PLL stabilizes
 4001f80:	00000806 	br	4001fa4 <MAX3421E_reset+0x7c>
		tmp++;                                      //timeout after 256 attempts
 4001f84:	e0bfff03 	ldbu	r2,-4(fp)
 4001f88:	10800044 	addi	r2,r2,1
 4001f8c:	e0bfff05 	stb	r2,-4(fp)
		if (tmp == 0) {
 4001f90:	e0bfff03 	ldbu	r2,-4(fp)
 4001f94:	1000031e 	bne	r2,zero,4001fa4 <MAX3421E_reset+0x7c>
			printf("reset timeout!");
 4001f98:	01010074 	movhi	r4,1025
 4001f9c:	2116fa04 	addi	r4,r4,23528
 4001fa0:	40040140 	call	4004014 <printf>
	usleep(1000000);
	IOWR_ALTERA_AVALON_PIO_DATA(USB_RST_BASE, 1);
	BYTE tmp = 0;
	MAXreg_wr( rUSBCTL, bmCHIPRES);      //Chip reset. This stops the oscillator
	MAXreg_wr( rUSBCTL, 0x00);                          //Remove the reset
	while (!(MAXreg_rd( rUSBIRQ) & bmOSCOKIRQ)) { //wait until the PLL stabilizes
 4001fa4:	01001a04 	movi	r4,104
 4001fa8:	4001e240 	call	4001e24 <MAXreg_rd>
 4001fac:	10803fcc 	andi	r2,r2,255
 4001fb0:	1080004c 	andi	r2,r2,1
 4001fb4:	103ff326 	beq	r2,zero,4001f84 <__alt_data_end+0xfc001f84>
		tmp++;                                      //timeout after 256 attempts
		if (tmp == 0) {
			printf("reset timeout!");
		}
	}
}
 4001fb8:	0001883a 	nop
 4001fbc:	e037883a 	mov	sp,fp
 4001fc0:	dfc00117 	ldw	ra,4(sp)
 4001fc4:	df000017 	ldw	fp,0(sp)
 4001fc8:	dec00204 	addi	sp,sp,8
 4001fcc:	f800283a 	ret

04001fd0 <Vbus_power>:
/* turn USB power on/off                                                */
/* ON pin of VBUS switch (MAX4793 or similar) is connected to GPOUT7    */
/* OVERLOAD pin of Vbus switch is connected to GPIN7                    */
/* OVERLOAD state low. NO OVERLOAD or VBUS OFF state high.              */
BOOL Vbus_power(BOOL action) {
 4001fd0:	defffe04 	addi	sp,sp,-8
 4001fd4:	df000115 	stw	fp,4(sp)
 4001fd8:	df000104 	addi	fp,sp,4
 4001fdc:	e13fff15 	stw	r4,-4(fp)
	// power on/off successful
	return (1);
 4001fe0:	00800044 	movi	r2,1
}
 4001fe4:	e037883a 	mov	sp,fp
 4001fe8:	df000017 	ldw	fp,0(sp)
 4001fec:	dec00104 	addi	sp,sp,4
 4001ff0:	f800283a 	ret

04001ff4 <MAX_busprobe>:

/* probe bus to determine device presense and speed */
void MAX_busprobe(void) {
 4001ff4:	defffd04 	addi	sp,sp,-12
 4001ff8:	dfc00215 	stw	ra,8(sp)
 4001ffc:	df000115 	stw	fp,4(sp)
 4002000:	df000104 	addi	fp,sp,4
	BYTE bus_sample;

//  MAXreg_wr(rHCTL,bmSAMPLEBUS);
	bus_sample = MAXreg_rd( rHRSL);            //Get J,K status
 4002004:	01003e04 	movi	r4,248
 4002008:	4001e240 	call	4001e24 <MAXreg_rd>
 400200c:	e0bfff05 	stb	r2,-4(fp)
	bus_sample &= ( bmJSTATUS | bmKSTATUS);      //zero the rest of the byte
 4002010:	e0ffff03 	ldbu	r3,-4(fp)
 4002014:	00bff004 	movi	r2,-64
 4002018:	1884703a 	and	r2,r3,r2
 400201c:	e0bfff05 	stb	r2,-4(fp)

	switch (bus_sample) {                   //start full-speed or low-speed host
 4002020:	e0bfff03 	ldbu	r2,-4(fp)
 4002024:	10c01020 	cmpeqi	r3,r2,64
 4002028:	1800221e 	bne	r3,zero,40020b4 <MAX_busprobe+0xc0>
 400202c:	10c01048 	cmpgei	r3,r2,65
 4002030:	1800021e 	bne	r3,zero,400203c <MAX_busprobe+0x48>
 4002034:	10003b26 	beq	r2,zero,4002124 <MAX_busprobe+0x130>
			MAXreg_wr( rMODE, MODE_FS_HOST); //start full-speed host
			usb_task_state = ( USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE);
		}
		break;
	} //end switch( bus_sample )
}
 4002038:	00004a06 	br	4002164 <MAX_busprobe+0x170>

//  MAXreg_wr(rHCTL,bmSAMPLEBUS);
	bus_sample = MAXreg_rd( rHRSL);            //Get J,K status
	bus_sample &= ( bmJSTATUS | bmKSTATUS);      //zero the rest of the byte

	switch (bus_sample) {                   //start full-speed or low-speed host
 400203c:	10c02020 	cmpeqi	r3,r2,128
 4002040:	1800031e 	bne	r3,zero,4002050 <MAX_busprobe+0x5c>
 4002044:	10803020 	cmpeqi	r2,r2,192
 4002048:	1000331e 	bne	r2,zero,4002118 <MAX_busprobe+0x124>
			MAXreg_wr( rMODE, MODE_FS_HOST); //start full-speed host
			usb_task_state = ( USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE);
		}
		break;
	} //end switch( bus_sample )
}
 400204c:	00004506 	br	4002164 <MAX_busprobe+0x170>
	bus_sample &= ( bmJSTATUS | bmKSTATUS);      //zero the rest of the byte

	switch (bus_sample) {                   //start full-speed or low-speed host
	case ( bmJSTATUS):
		/*kludgy*/
		if (usb_task_state != USB_ATTACHED_SUBSTATE_WAIT_RESET_COMPLETE) { //bus reset causes connection detect interrupt
 4002050:	d0a00303 	ldbu	r2,-32756(gp)
 4002054:	10803fcc 	andi	r2,r2,255
 4002058:	108004e0 	cmpeqi	r2,r2,19
 400205c:	10003e1e 	bne	r2,zero,4002158 <MAX_busprobe+0x164>
			if (!(MAXreg_rd( rMODE) & bmLOWSPEED)) {
 4002060:	01003604 	movi	r4,216
 4002064:	4001e240 	call	4001e24 <MAXreg_rd>
 4002068:	10803fcc 	andi	r2,r2,255
 400206c:	1080008c 	andi	r2,r2,2
 4002070:	1000071e 	bne	r2,zero,4002090 <MAX_busprobe+0x9c>
				MAXreg_wr( rMODE, MODE_FS_HOST);         //start full-speed host
 4002074:	01403244 	movi	r5,201
 4002078:	01003604 	movi	r4,216
 400207c:	4001c280 	call	4001c28 <MAXreg_wr>
				printf("Starting in full speed\n");
 4002080:	01010074 	movhi	r4,1025
 4002084:	2116fe04 	addi	r4,r4,23544
 4002088:	40041300 	call	4004130 <puts>
 400208c:	00000606 	br	40020a8 <MAX_busprobe+0xb4>
			} else {
				MAXreg_wr( rMODE, MODE_LS_HOST);    //start low-speed host
 4002090:	014032c4 	movi	r5,203
 4002094:	01003604 	movi	r4,216
 4002098:	4001c280 	call	4001c28 <MAXreg_wr>
				printf("Starting in low speed\n");
 400209c:	01010074 	movhi	r4,1025
 40020a0:	21170404 	addi	r4,r4,23568
 40020a4:	40041300 	call	4004130 <puts>
			}
			usb_task_state = ( USB_STATE_ATTACHED); //signal usb state machine to start attachment sequence
 40020a8:	00800404 	movi	r2,16
 40020ac:	d0a00305 	stb	r2,-32756(gp)
		}
		break;
 40020b0:	00002906 	br	4002158 <MAX_busprobe+0x164>
	case ( bmKSTATUS):
		if (usb_task_state != USB_ATTACHED_SUBSTATE_WAIT_RESET_COMPLETE) { //bus reset causes connection detect interrupt
 40020b4:	d0a00303 	ldbu	r2,-32756(gp)
 40020b8:	10803fcc 	andi	r2,r2,255
 40020bc:	108004e0 	cmpeqi	r2,r2,19
 40020c0:	1000271e 	bne	r2,zero,4002160 <MAX_busprobe+0x16c>
			if (!(MAXreg_rd( rMODE) & bmLOWSPEED)) {
 40020c4:	01003604 	movi	r4,216
 40020c8:	4001e240 	call	4001e24 <MAXreg_rd>
 40020cc:	10803fcc 	andi	r2,r2,255
 40020d0:	1080008c 	andi	r2,r2,2
 40020d4:	1000071e 	bne	r2,zero,40020f4 <MAX_busprobe+0x100>
				MAXreg_wr( rMODE, MODE_LS_HOST);   //start low-speed host
 40020d8:	014032c4 	movi	r5,203
 40020dc:	01003604 	movi	r4,216
 40020e0:	4001c280 	call	4001c28 <MAXreg_wr>
				printf("Starting in low speed\n");
 40020e4:	01010074 	movhi	r4,1025
 40020e8:	21170404 	addi	r4,r4,23568
 40020ec:	40041300 	call	4004130 <puts>
 40020f0:	00000606 	br	400210c <MAX_busprobe+0x118>
			} else {
				MAXreg_wr( rMODE, MODE_FS_HOST);         //start full-speed host
 40020f4:	01403244 	movi	r5,201
 40020f8:	01003604 	movi	r4,216
 40020fc:	4001c280 	call	4001c28 <MAXreg_wr>
				printf("Starting in full speed\n");
 4002100:	01010074 	movhi	r4,1025
 4002104:	2116fe04 	addi	r4,r4,23544
 4002108:	40041300 	call	4004130 <puts>
			}
			usb_task_state = ( USB_STATE_ATTACHED); //signal usb state machine to start attachment sequence
 400210c:	00800404 	movi	r2,16
 4002110:	d0a00305 	stb	r2,-32756(gp)
		}
		break;
 4002114:	00001206 	br	4002160 <MAX_busprobe+0x16c>
	case ( bmSE1):              //illegal state
		usb_task_state = ( USB_DETACHED_SUBSTATE_ILLEGAL);
 4002118:	00800104 	movi	r2,4
 400211c:	d0a00305 	stb	r2,-32756(gp)
		break;
 4002120:	00001006 	br	4002164 <MAX_busprobe+0x170>
	case ( bmSE0):              //disconnected state
		if (!((usb_task_state & USB_STATE_MASK) == USB_STATE_DETACHED)) //if we came here from other than detached state
 4002124:	d0a00303 	ldbu	r2,-32756(gp)
 4002128:	10803fcc 	andi	r2,r2,255
 400212c:	10803c0c 	andi	r2,r2,240
 4002130:	10000326 	beq	r2,zero,4002140 <MAX_busprobe+0x14c>
			usb_task_state = ( USB_DETACHED_SUBSTATE_INITIALIZE); //clear device data structures
 4002134:	00800044 	movi	r2,1
 4002138:	d0a00305 	stb	r2,-32756(gp)
		else {
			MAXreg_wr( rMODE, MODE_FS_HOST); //start full-speed host
			usb_task_state = ( USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE);
		}
		break;
 400213c:	00000906 	br	4002164 <MAX_busprobe+0x170>
		break;
	case ( bmSE0):              //disconnected state
		if (!((usb_task_state & USB_STATE_MASK) == USB_STATE_DETACHED)) //if we came here from other than detached state
			usb_task_state = ( USB_DETACHED_SUBSTATE_INITIALIZE); //clear device data structures
		else {
			MAXreg_wr( rMODE, MODE_FS_HOST); //start full-speed host
 4002140:	01403244 	movi	r5,201
 4002144:	01003604 	movi	r4,216
 4002148:	4001c280 	call	4001c28 <MAXreg_wr>
			usb_task_state = ( USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE);
 400214c:	008000c4 	movi	r2,3
 4002150:	d0a00305 	stb	r2,-32756(gp)
		}
		break;
 4002154:	00000306 	br	4002164 <MAX_busprobe+0x170>
				MAXreg_wr( rMODE, MODE_LS_HOST);    //start low-speed host
				printf("Starting in low speed\n");
			}
			usb_task_state = ( USB_STATE_ATTACHED); //signal usb state machine to start attachment sequence
		}
		break;
 4002158:	0001883a 	nop
 400215c:	00000106 	br	4002164 <MAX_busprobe+0x170>
				MAXreg_wr( rMODE, MODE_FS_HOST);         //start full-speed host
				printf("Starting in full speed\n");
			}
			usb_task_state = ( USB_STATE_ATTACHED); //signal usb state machine to start attachment sequence
		}
		break;
 4002160:	0001883a 	nop
			MAXreg_wr( rMODE, MODE_FS_HOST); //start full-speed host
			usb_task_state = ( USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE);
		}
		break;
	} //end switch( bus_sample )
}
 4002164:	0001883a 	nop
 4002168:	e037883a 	mov	sp,fp
 400216c:	dfc00117 	ldw	ra,4(sp)
 4002170:	df000017 	ldw	fp,0(sp)
 4002174:	dec00204 	addi	sp,sp,8
 4002178:	f800283a 	ret

0400217c <MAX3421E_init>:
/* MAX3421E initialization after power-on   */
void MAX3421E_init(void) {
 400217c:	defffe04 	addi	sp,sp,-8
 4002180:	dfc00115 	stw	ra,4(sp)
 4002184:	df000015 	stw	fp,0(sp)
 4002188:	d839883a 	mov	fp,sp
	/* Configure full-duplex SPI, interrupt pulse   */
	MAXreg_wr( rPINCTL, (bmFDUPSPI + bmINTLEVEL + bmGPXB)); //Full-duplex SPI, level interrupt, GPX
 400218c:	01400684 	movi	r5,26
 4002190:	01002204 	movi	r4,136
 4002194:	4001c280 	call	4001c28 <MAXreg_wr>
	MAX3421E_reset();                                //stop/start the oscillator
 4002198:	4001f280 	call	4001f28 <MAX3421E_reset>
	/* configure power switch   */
	Vbus_power( OFF);                                      //turn Vbus power off
 400219c:	0009883a 	mov	r4,zero
 40021a0:	4001fd00 	call	4001fd0 <Vbus_power>
	MAXreg_wr( rGPINIEN, bmGPINIEN7); //enable interrupt on GPIN7 (power switch overload flag)
 40021a4:	01402004 	movi	r5,128
 40021a8:	01002e04 	movi	r4,184
 40021ac:	4001c280 	call	4001c28 <MAXreg_wr>
	Vbus_power( ON);
 40021b0:	01000044 	movi	r4,1
 40021b4:	4001fd00 	call	4001fd0 <Vbus_power>
	/* configure host operation */
	MAXreg_wr( rMODE, bmDPPULLDN | bmDMPULLDN | bmHOST | bmSEPIRQ); // set pull-downs, SOF, Host, Separate GPIN IRQ on GPX
 40021b8:	01403444 	movi	r5,209
 40021bc:	01003604 	movi	r4,216
 40021c0:	4001c280 	call	4001c28 <MAXreg_wr>
	//MAXreg_wr( rHIEN, bmFRAMEIE|bmCONDETIE|bmBUSEVENTIE );                      // enable SOF, connection detection, bus event IRQs
	MAXreg_wr( rHIEN, bmCONDETIE);                        //connection detection
 40021c4:	01400804 	movi	r5,32
 40021c8:	01003404 	movi	r4,208
 40021cc:	4001c280 	call	4001c28 <MAXreg_wr>
	/* HXFRDNIRQ is checked in Dispatch packet function */
	MAXreg_wr(rHCTL, bmSAMPLEBUS);        // update the JSTATUS and KSTATUS bits
 40021d0:	01400104 	movi	r5,4
 40021d4:	01003a04 	movi	r4,232
 40021d8:	4001c280 	call	4001c28 <MAXreg_wr>
	MAX_busprobe();                             //check if anything is connected
 40021dc:	4001ff40 	call	4001ff4 <MAX_busprobe>
	MAXreg_wr( rHIRQ, bmCONDETIRQ); //clear connection detect interrupt                 
 40021e0:	01400804 	movi	r5,32
 40021e4:	01003204 	movi	r4,200
 40021e8:	4001c280 	call	4001c28 <MAXreg_wr>
	MAXreg_wr( rCPUCTL, 0x01);                            //enable interrupt pin
 40021ec:	01400044 	movi	r5,1
 40021f0:	01002004 	movi	r4,128
 40021f4:	4001c280 	call	4001c28 <MAXreg_wr>
}
 40021f8:	0001883a 	nop
 40021fc:	e037883a 	mov	sp,fp
 4002200:	dfc00117 	ldw	ra,4(sp)
 4002204:	df000017 	ldw	fp,0(sp)
 4002208:	dec00204 	addi	sp,sp,8
 400220c:	f800283a 	ret

04002210 <MAX3421E_Task>:

/* MAX3421 state change task and interrupt handler */
void MAX3421E_Task(void) {
 4002210:	defffe04 	addi	sp,sp,-8
 4002214:	dfc00115 	stw	ra,4(sp)
 4002218:	df000015 	stw	fp,0(sp)
 400221c:	d839883a 	mov	fp,sp
	if ( IORD_ALTERA_AVALON_PIO_DATA(USB_IRQ_BASE) == 0) {
 4002220:	00820034 	movhi	r2,2048
 4002224:	10848804 	addi	r2,r2,4640
 4002228:	10800037 	ldwio	r2,0(r2)
 400222c:	1000041e 	bne	r2,zero,4002240 <MAX3421E_Task+0x30>
		printf("MAX interrupt\n\r");
 4002230:	01010074 	movhi	r4,1025
 4002234:	21170a04 	addi	r4,r4,23592
 4002238:	40040140 	call	4004014 <printf>
		MaxIntHandler();
 400223c:	400227c0 	call	400227c <MaxIntHandler>
	}
	if ( IORD_ALTERA_AVALON_PIO_DATA(USB_GPX_BASE) == 1) {
 4002240:	00820034 	movhi	r2,2048
 4002244:	10848404 	addi	r2,r2,4624
 4002248:	10800037 	ldwio	r2,0(r2)
 400224c:	10800058 	cmpnei	r2,r2,1
 4002250:	1000041e 	bne	r2,zero,4002264 <MAX3421E_Task+0x54>
		printf("GPX interrupt\n\r");
 4002254:	01010074 	movhi	r4,1025
 4002258:	21170e04 	addi	r4,r4,23608
 400225c:	40040140 	call	4004014 <printf>
		MaxGpxHandler();
 4002260:	40023480 	call	4002348 <MaxGpxHandler>
	}
}
 4002264:	0001883a 	nop
 4002268:	e037883a 	mov	sp,fp
 400226c:	dfc00117 	ldw	ra,4(sp)
 4002270:	df000017 	ldw	fp,0(sp)
 4002274:	dec00204 	addi	sp,sp,8
 4002278:	f800283a 	ret

0400227c <MaxIntHandler>:

void MaxIntHandler(void) {
 400227c:	defffd04 	addi	sp,sp,-12
 4002280:	dfc00215 	stw	ra,8(sp)
 4002284:	df000115 	stw	fp,4(sp)
 4002288:	df000104 	addi	fp,sp,4
	BYTE HIRQ;
	BYTE HIRQ_sendback = 0x00;
 400228c:	e03fff05 	stb	zero,-4(fp)
	HIRQ = MAXreg_rd( rHIRQ);                  //determine interrupt source
 4002290:	01003204 	movi	r4,200
 4002294:	4001e240 	call	4001e24 <MAXreg_rd>
 4002298:	e0bfff45 	stb	r2,-3(fp)
	printf("IRQ: %x\n", HIRQ);
 400229c:	e0bfff43 	ldbu	r2,-3(fp)
 40022a0:	100b883a 	mov	r5,r2
 40022a4:	01010074 	movhi	r4,1025
 40022a8:	21171204 	addi	r4,r4,23624
 40022ac:	40040140 	call	4004014 <printf>
	if (HIRQ & bmFRAMEIRQ) {                   //->1ms SOF interrupt handler
 40022b0:	e0bfff43 	ldbu	r2,-3(fp)
 40022b4:	1080100c 	andi	r2,r2,64
 40022b8:	10000326 	beq	r2,zero,40022c8 <MaxIntHandler+0x4c>
		HIRQ_sendback |= bmFRAMEIRQ;
 40022bc:	e0bfff03 	ldbu	r2,-4(fp)
 40022c0:	10801014 	ori	r2,r2,64
 40022c4:	e0bfff05 	stb	r2,-4(fp)
	}                   //end FRAMEIRQ handling

	if (HIRQ & bmCONDETIRQ) {
 40022c8:	e0bfff43 	ldbu	r2,-3(fp)
 40022cc:	1080080c 	andi	r2,r2,32
 40022d0:	10000426 	beq	r2,zero,40022e4 <MaxIntHandler+0x68>
		MAX_busprobe();
 40022d4:	4001ff40 	call	4001ff4 <MAX_busprobe>
		HIRQ_sendback |= bmCONDETIRQ;      //set sendback to 1 to clear register
 40022d8:	e0bfff03 	ldbu	r2,-4(fp)
 40022dc:	10800814 	ori	r2,r2,32
 40022e0:	e0bfff05 	stb	r2,-4(fp)
	}
	if (HIRQ & bmSNDBAVIRQ) //if the send buffer is clear (previous transfer completed without issue)
 40022e4:	e0bfff43 	ldbu	r2,-3(fp)
 40022e8:	1080020c 	andi	r2,r2,8
 40022ec:	10000326 	beq	r2,zero,40022fc <MaxIntHandler+0x80>
	{
		MAXreg_wr(rSNDBC, 0x00);//clear the send buffer (not really necessary, but clears interrupt)
 40022f0:	000b883a 	mov	r5,zero
 40022f4:	01000e04 	movi	r4,56
 40022f8:	4001c280 	call	4001c28 <MAXreg_wr>
	}
	if (HIRQ & bmBUSEVENTIRQ) {           //bus event is either reset or suspend
 40022fc:	e0bfff43 	ldbu	r2,-3(fp)
 4002300:	1080004c 	andi	r2,r2,1
 4002304:	10000626 	beq	r2,zero,4002320 <MaxIntHandler+0xa4>
		usb_task_state++;                       //advance USB task state machine
 4002308:	d0a00303 	ldbu	r2,-32756(gp)
 400230c:	10800044 	addi	r2,r2,1
 4002310:	d0a00305 	stb	r2,-32756(gp)
		HIRQ_sendback |= bmBUSEVENTIRQ;
 4002314:	e0bfff03 	ldbu	r2,-4(fp)
 4002318:	10800054 	ori	r2,r2,1
 400231c:	e0bfff05 	stb	r2,-4(fp)
	}
	/* End HIRQ interrupts handling, clear serviced IRQs    */
	MAXreg_wr( rHIRQ, HIRQ_sendback); //write '1' to CONDETIRQ to ack bus state change
 4002320:	e0bfff03 	ldbu	r2,-4(fp)
 4002324:	100b883a 	mov	r5,r2
 4002328:	01003204 	movi	r4,200
 400232c:	4001c280 	call	4001c28 <MAXreg_wr>
}
 4002330:	0001883a 	nop
 4002334:	e037883a 	mov	sp,fp
 4002338:	dfc00117 	ldw	ra,4(sp)
 400233c:	df000017 	ldw	fp,0(sp)
 4002340:	dec00204 	addi	sp,sp,8
 4002344:	f800283a 	ret

04002348 <MaxGpxHandler>:

void MaxGpxHandler(void) {
 4002348:	defffd04 	addi	sp,sp,-12
 400234c:	dfc00215 	stw	ra,8(sp)
 4002350:	df000115 	stw	fp,4(sp)
 4002354:	df000104 	addi	fp,sp,4
	BYTE GPINIRQ;
	GPINIRQ = MAXreg_rd( rGPINIRQ);            //read both IRQ registers
 4002358:	01002c04 	movi	r4,176
 400235c:	4001e240 	call	4001e24 <MAXreg_rd>
 4002360:	e0bfff05 	stb	r2,-4(fp)
}
 4002364:	0001883a 	nop
 4002368:	e037883a 	mov	sp,fp
 400236c:	dfc00117 	ldw	ra,4(sp)
 4002370:	df000017 	ldw	fp,0(sp)
 4002374:	dec00204 	addi	sp,sp,8
 4002378:	f800283a 	ret

0400237c <XferCtrlReq>:
/* depending on request. Actual requests are defined as macros                                                                                      */
/* return codes:                */
/* 00       =   success         */
/* 01-0f    =   non-zero HRSLT  */
BYTE XferCtrlReq( BYTE addr, BYTE ep, BYTE bmReqType, BYTE bRequest, BYTE wValLo, BYTE wValHi, WORD wInd, WORD nbytes, BYTE* dataptr )
{
 400237c:	defff104 	addi	sp,sp,-60
 4002380:	dfc00e15 	stw	ra,56(sp)
 4002384:	df000d15 	stw	fp,52(sp)
 4002388:	df000d04 	addi	fp,sp,52
 400238c:	2015883a 	mov	r10,r4
 4002390:	2813883a 	mov	r9,r5
 4002394:	3011883a 	mov	r8,r6
 4002398:	380d883a 	mov	r6,r7
 400239c:	e1400217 	ldw	r5,8(fp)
 40023a0:	e1000317 	ldw	r4,12(fp)
 40023a4:	e0c00417 	ldw	r3,16(fp)
 40023a8:	e0800517 	ldw	r2,20(fp)
 40023ac:	e2bff805 	stb	r10,-32(fp)
 40023b0:	e27ff905 	stb	r9,-28(fp)
 40023b4:	e23ffa05 	stb	r8,-24(fp)
 40023b8:	e1bffb05 	stb	r6,-20(fp)
 40023bc:	e17ffc05 	stb	r5,-16(fp)
 40023c0:	e13ffd05 	stb	r4,-12(fp)
 40023c4:	e0fffe0d 	sth	r3,-8(fp)
 40023c8:	e0bfff0d 	sth	r2,-4(fp)
 BOOL direction = FALSE;        //request direction, IN or OUT
 40023cc:	e03ff415 	stw	zero,-48(fp)
 BYTE datastage = 1; //request data stage present or absent
 40023d0:	00800044 	movi	r2,1
 40023d4:	e0bff505 	stb	r2,-44(fp)
 BYTE rcode;
 SETUP_PKT setup_pkt;
    if( dataptr == NULL ) {
 40023d8:	e0800617 	ldw	r2,24(fp)
 40023dc:	1000011e 	bne	r2,zero,40023e4 <XferCtrlReq+0x68>
        datastage = 0;
 40023e0:	e03ff505 	stb	zero,-44(fp)
    }
    MAXreg_wr( rPERADDR, addr );                    //set peripheral address
 40023e4:	e0bff803 	ldbu	r2,-32(fp)
 40023e8:	100b883a 	mov	r5,r2
 40023ec:	01003804 	movi	r4,224
 40023f0:	4001c280 	call	4001c28 <MAXreg_wr>
    /* fill in setup packet */
    if( bmReqType & 0x80 ) {
 40023f4:	e0bffa03 	ldbu	r2,-24(fp)
 40023f8:	10803fcc 	andi	r2,r2,255
 40023fc:	1080201c 	xori	r2,r2,128
 4002400:	10bfe004 	addi	r2,r2,-128
 4002404:	1000020e 	bge	r2,zero,4002410 <XferCtrlReq+0x94>
        direction = TRUE;                   		//determine request direction
 4002408:	00800044 	movi	r2,1
 400240c:	e0bff415 	stw	r2,-48(fp)
    }
    /* fill in setup packet */
    setup_pkt.ReqType_u.bmRequestType = bmReqType;
 4002410:	e0bffa03 	ldbu	r2,-24(fp)
 4002414:	e0bff585 	stb	r2,-42(fp)
    setup_pkt.bRequest = bRequest;
 4002418:	e0bffb03 	ldbu	r2,-20(fp)
 400241c:	e0bff5c5 	stb	r2,-41(fp)
    setup_pkt.wVal_u.wValueLo = wValLo;
 4002420:	e0bffc03 	ldbu	r2,-16(fp)
 4002424:	e0bff605 	stb	r2,-40(fp)
    setup_pkt.wVal_u.wValueHi = wValHi;
 4002428:	e0bffd03 	ldbu	r2,-12(fp)
 400242c:	e0bff645 	stb	r2,-39(fp)
    setup_pkt.wIndex = wInd;
 4002430:	e0bffe0b 	ldhu	r2,-8(fp)
 4002434:	e0bff68d 	sth	r2,-38(fp)
    setup_pkt.wLength = nbytes;
 4002438:	e0bfff0b 	ldhu	r2,-4(fp)
 400243c:	e0bff70d 	sth	r2,-36(fp)
    MAXbytes_wr( rSUDFIFO, 8, (BYTE *)&setup_pkt );     //transfer to setup packet FIFO
 4002440:	e0bff584 	addi	r2,fp,-42
 4002444:	100d883a 	mov	r6,r2
 4002448:	01400204 	movi	r5,8
 400244c:	01000804 	movi	r4,32
 4002450:	4001cb40 	call	4001cb4 <MAXbytes_wr>
    rcode = XferDispatchPkt( tokSETUP, ep );            //dispatch packet
 4002454:	e0bff903 	ldbu	r2,-28(fp)
 4002458:	100b883a 	mov	r5,r2
 400245c:	01000404 	movi	r4,16
 4002460:	40026240 	call	4002624 <XferDispatchPkt>
 4002464:	e0bff545 	stb	r2,-43(fp)
    if( rcode ) {                                       //return HRSLT if not zero
 4002468:	e0bff543 	ldbu	r2,-43(fp)
 400246c:	10000226 	beq	r2,zero,4002478 <XferCtrlReq+0xfc>
        return( rcode );
 4002470:	e0bff543 	ldbu	r2,-43(fp)
 4002474:	00000f06 	br	40024b4 <XferCtrlReq+0x138>
    }
    rcode = ctrl_xfers[ datastage ]( addr, ep, nbytes, dataptr, direction );    //call data stage or no data stage transfer
 4002478:	e0bff503 	ldbu	r2,-44(fp)
 400247c:	1085883a 	add	r2,r2,r2
 4002480:	1087883a 	add	r3,r2,r2
 4002484:	d0a00104 	addi	r2,gp,-32764
 4002488:	1885883a 	add	r2,r3,r2
 400248c:	10800017 	ldw	r2,0(r2)
 4002490:	e13ff803 	ldbu	r4,-32(fp)
 4002494:	e17ff903 	ldbu	r5,-28(fp)
 4002498:	e1bfff0b 	ldhu	r6,-4(fp)
 400249c:	e0fff417 	ldw	r3,-48(fp)
 40024a0:	d8c00015 	stw	r3,0(sp)
 40024a4:	e1c00617 	ldw	r7,24(fp)
 40024a8:	103ee83a 	callr	r2
 40024ac:	e0bff545 	stb	r2,-43(fp)
    return( rcode );
 40024b0:	e0bff543 	ldbu	r2,-43(fp)
}
 40024b4:	e037883a 	mov	sp,fp
 40024b8:	dfc00117 	ldw	ra,4(sp)
 40024bc:	df000017 	ldw	fp,0(sp)
 40024c0:	dec00204 	addi	sp,sp,8
 40024c4:	f800283a 	ret

040024c8 <XferCtrlData>:
/* Control transfer with data stage */
BYTE XferCtrlData( BYTE addr, BYTE ep, WORD nbytes, BYTE* dataptr, BOOL direction )
{
 40024c8:	defff804 	addi	sp,sp,-32
 40024cc:	dfc00715 	stw	ra,28(sp)
 40024d0:	df000615 	stw	fp,24(sp)
 40024d4:	df000604 	addi	fp,sp,24
 40024d8:	2807883a 	mov	r3,r5
 40024dc:	3005883a 	mov	r2,r6
 40024e0:	e1ffff15 	stw	r7,-4(fp)
 40024e4:	e13ffc05 	stb	r4,-16(fp)
 40024e8:	e0fffd05 	stb	r3,-12(fp)
 40024ec:	e0bffe0d 	sth	r2,-8(fp)
  BYTE rcode;

    //MAXreg_wr( rHCTL, bmRCVTOG1 );       //set toggle to DATA1
    if( direction ) {   //IN transfer
 40024f0:	e0800217 	ldw	r2,8(fp)
 40024f4:	10002826 	beq	r2,zero,4002598 <XferCtrlData+0xd0>
        devtable[ addr ].epinfo[ ep ].rcvToggle = bmRCVTOG1;
 40024f8:	e0fffc03 	ldbu	r3,-16(fp)
 40024fc:	008100b4 	movhi	r2,1026
 4002500:	10a60a04 	addi	r2,r2,-26584
 4002504:	180690fa 	slli	r3,r3,3
 4002508:	10c5883a 	add	r2,r2,r3
 400250c:	10c00017 	ldw	r3,0(r2)
 4002510:	e0bffd03 	ldbu	r2,-12(fp)
 4002514:	100490fa 	slli	r2,r2,3
 4002518:	1885883a 	add	r2,r3,r2
 400251c:	00c00804 	movi	r3,32
 4002520:	10c00185 	stb	r3,6(r2)
        rcode = XferInTransfer( addr, ep, nbytes, dataptr, devtable[ addr ].epinfo[ ep ].MaxPktSize );
 4002524:	e13ffc03 	ldbu	r4,-16(fp)
 4002528:	e17ffd03 	ldbu	r5,-12(fp)
 400252c:	e1bffe0b 	ldhu	r6,-8(fp)
 4002530:	e0fffc03 	ldbu	r3,-16(fp)
 4002534:	008100b4 	movhi	r2,1026
 4002538:	10a60a04 	addi	r2,r2,-26584
 400253c:	180690fa 	slli	r3,r3,3
 4002540:	10c5883a 	add	r2,r2,r3
 4002544:	10c00017 	ldw	r3,0(r2)
 4002548:	e0bffd03 	ldbu	r2,-12(fp)
 400254c:	100490fa 	slli	r2,r2,3
 4002550:	1885883a 	add	r2,r3,r2
 4002554:	1080008b 	ldhu	r2,2(r2)
 4002558:	10803fcc 	andi	r2,r2,255
 400255c:	d8800015 	stw	r2,0(sp)
 4002560:	e1ffff17 	ldw	r7,-4(fp)
 4002564:	40027a00 	call	40027a0 <XferInTransfer>
 4002568:	e0bffb05 	stb	r2,-20(fp)
        if( rcode ) {
 400256c:	e0bffb03 	ldbu	r2,-20(fp)
 4002570:	10000226 	beq	r2,zero,400257c <XferCtrlData+0xb4>
        return( rcode );
 4002574:	e0bffb03 	ldbu	r2,-20(fp)
 4002578:	00000806 	br	400259c <XferCtrlData+0xd4>
        }
        rcode = XferDispatchPkt( tokOUTHS, ep );
 400257c:	e0bffd03 	ldbu	r2,-12(fp)
 4002580:	100b883a 	mov	r5,r2
 4002584:	01002804 	movi	r4,160
 4002588:	40026240 	call	4002624 <XferDispatchPkt>
 400258c:	e0bffb05 	stb	r2,-20(fp)
        return( rcode );
 4002590:	e0bffb03 	ldbu	r2,-20(fp)
 4002594:	00000106 	br	400259c <XferCtrlData+0xd4>
    }
    else {              //OUT not implemented
        return( 0xff );
 4002598:	00bfffc4 	movi	r2,-1
    }
}
 400259c:	e037883a 	mov	sp,fp
 40025a0:	dfc00117 	ldw	ra,4(sp)
 40025a4:	df000017 	ldw	fp,0(sp)
 40025a8:	dec00204 	addi	sp,sp,8
 40025ac:	f800283a 	ret

040025b0 <XferCtrlND>:
/* Control transfer with status stage and no data stage */
BYTE XferCtrlND( BYTE addr, BYTE ep, WORD nbytes, BYTE* dataptr, BOOL direction )
{
 40025b0:	defff904 	addi	sp,sp,-28
 40025b4:	dfc00615 	stw	ra,24(sp)
 40025b8:	df000515 	stw	fp,20(sp)
 40025bc:	df000504 	addi	fp,sp,20
 40025c0:	2807883a 	mov	r3,r5
 40025c4:	3005883a 	mov	r2,r6
 40025c8:	e1ffff15 	stw	r7,-4(fp)
 40025cc:	e13ffc05 	stb	r4,-16(fp)
 40025d0:	e0fffd05 	stb	r3,-12(fp)
 40025d4:	e0bffe0d 	sth	r2,-8(fp)
  BYTE rcode;
    if( direction ) { //GET
 40025d8:	e0800217 	ldw	r2,8(fp)
 40025dc:	10000626 	beq	r2,zero,40025f8 <XferCtrlND+0x48>
        rcode = XferDispatchPkt( tokOUTHS, ep );
 40025e0:	e0bffd03 	ldbu	r2,-12(fp)
 40025e4:	100b883a 	mov	r5,r2
 40025e8:	01002804 	movi	r4,160
 40025ec:	40026240 	call	4002624 <XferDispatchPkt>
 40025f0:	e0bffb05 	stb	r2,-20(fp)
 40025f4:	00000506 	br	400260c <XferCtrlND+0x5c>
    }
    else {
        rcode = XferDispatchPkt( tokINHS, ep );
 40025f8:	e0bffd03 	ldbu	r2,-12(fp)
 40025fc:	100b883a 	mov	r5,r2
 4002600:	01002004 	movi	r4,128
 4002604:	40026240 	call	4002624 <XferDispatchPkt>
 4002608:	e0bffb05 	stb	r2,-20(fp)
    }
    return( rcode );
 400260c:	e0bffb03 	ldbu	r2,-20(fp)
}
 4002610:	e037883a 	mov	sp,fp
 4002614:	dfc00117 	ldw	ra,4(sp)
 4002618:	df000017 	ldw	fp,0(sp)
 400261c:	dec00204 	addi	sp,sp,8
 4002620:	f800283a 	ret

04002624 <XferDispatchPkt>:
/* Result code: 0 success, nonzero = error condition                                                */
/* If NAK, tries to re-send up to USB_NAK_LIMIT times                                               */
/* If bus timeout, re-sends up to USB_RETRY_LIMIT times                                             */
/* return codes 0x00-0x0f are HRSLT( 0x00 being success ), 0xff means timeout                       */
BYTE XferDispatchPkt( BYTE token, BYTE ep )
{
 4002624:	defff904 	addi	sp,sp,-28
 4002628:	dfc00615 	stw	ra,24(sp)
 400262c:	df000515 	stw	fp,20(sp)
 4002630:	df000504 	addi	fp,sp,20
 4002634:	2007883a 	mov	r3,r4
 4002638:	2805883a 	mov	r2,r5
 400263c:	e0fffe05 	stb	r3,-8(fp)
 4002640:	e0bfff05 	stb	r2,-4(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4002644:	d0a70217 	ldw	r2,-25592(gp)
 DWORD timeout = (alt_nticks()*1000)/alt_ticks_per_second() + USB_XFER_TIMEOUT;
 4002648:	0140fa04 	movi	r5,1000
 400264c:	1009883a 	mov	r4,r2
 4002650:	40034280 	call	4003428 <__mulsi3>
 4002654:	1007883a 	mov	r3,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4002658:	d0a70117 	ldw	r2,-25596(gp)
 400265c:	100b883a 	mov	r5,r2
 4002660:	1809883a 	mov	r4,r3
 4002664:	400336c0 	call	400336c <__udivsi3>
 4002668:	1084e204 	addi	r2,r2,5000
 400266c:	e0bffc15 	stw	r2,-16(fp)
 BYTE tmpdata;
 BYTE rcode;
 char retry_count = 0;
 4002670:	e03ffb45 	stb	zero,-19(fp)
 BYTE nak_count = 0;
 4002674:	e03ffb85 	stb	zero,-18(fp)

    while( 1 ) {
        MAXreg_wr( rHXFR, ( token|ep ));            //launch the transfer
 4002678:	e0fffe03 	ldbu	r3,-8(fp)
 400267c:	e0bfff03 	ldbu	r2,-4(fp)
 4002680:	1884b03a 	or	r2,r3,r2
 4002684:	10803fcc 	andi	r2,r2,255
 4002688:	100b883a 	mov	r5,r2
 400268c:	01003c04 	movi	r4,240
 4002690:	4001c280 	call	4001c28 <MAXreg_wr>
        rcode = 0xff;
 4002694:	00bfffc4 	movi	r2,-1
 4002698:	e0bffb05 	stb	r2,-20(fp)
        while( (alt_nticks()*1000)/alt_ticks_per_second() < timeout ) {
 400269c:	00000d06 	br	40026d4 <XferDispatchPkt+0xb0>
            tmpdata = MAXreg_rd( rHIRQ );
 40026a0:	01003204 	movi	r4,200
 40026a4:	4001e240 	call	4001e24 <MAXreg_rd>
 40026a8:	e0bffd05 	stb	r2,-12(fp)
            if( tmpdata & bmHXFRDNIRQ ) {
 40026ac:	e0bffd03 	ldbu	r2,-12(fp)
 40026b0:	10803fcc 	andi	r2,r2,255
 40026b4:	1080201c 	xori	r2,r2,128
 40026b8:	10bfe004 	addi	r2,r2,-128
 40026bc:	1000050e 	bge	r2,zero,40026d4 <XferDispatchPkt+0xb0>
                MAXreg_wr( rHIRQ, bmHXFRDNIRQ );    //clear the interrupt
 40026c0:	01402004 	movi	r5,128
 40026c4:	01003204 	movi	r4,200
 40026c8:	4001c280 	call	4001c28 <MAXreg_wr>
                rcode = 0x00;
 40026cc:	e03ffb05 	stb	zero,-20(fp)
                break;
 40026d0:	00000c06 	br	4002704 <XferDispatchPkt+0xe0>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 40026d4:	d0a70217 	ldw	r2,-25592(gp)
 BYTE nak_count = 0;

    while( 1 ) {
        MAXreg_wr( rHXFR, ( token|ep ));            //launch the transfer
        rcode = 0xff;
        while( (alt_nticks()*1000)/alt_ticks_per_second() < timeout ) {
 40026d8:	0140fa04 	movi	r5,1000
 40026dc:	1009883a 	mov	r4,r2
 40026e0:	40034280 	call	4003428 <__mulsi3>
 40026e4:	1007883a 	mov	r3,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 40026e8:	d0a70117 	ldw	r2,-25596(gp)
 40026ec:	100b883a 	mov	r5,r2
 40026f0:	1809883a 	mov	r4,r3
 40026f4:	400336c0 	call	400336c <__udivsi3>
 40026f8:	1007883a 	mov	r3,r2
 40026fc:	e0bffc17 	ldw	r2,-16(fp)
 4002700:	18bfe736 	bltu	r3,r2,40026a0 <__alt_data_end+0xfc0026a0>
                MAXreg_wr( rHIRQ, bmHXFRDNIRQ );    //clear the interrupt
                rcode = 0x00;
                break;
            }
        }
        if( rcode != 0x00 ) {               //exit if timeout
 4002704:	e0bffb03 	ldbu	r2,-20(fp)
 4002708:	10000226 	beq	r2,zero,4002714 <XferDispatchPkt+0xf0>
            return( rcode );
 400270c:	e0bffb03 	ldbu	r2,-20(fp)
 4002710:	00001e06 	br	400278c <XferDispatchPkt+0x168>
        }
        rcode = ( MAXreg_rd( rHRSL ) & 0x0f );
 4002714:	01003e04 	movi	r4,248
 4002718:	4001e240 	call	4001e24 <MAXreg_rd>
 400271c:	108003cc 	andi	r2,r2,15
 4002720:	e0bffb05 	stb	r2,-20(fp)
        if( rcode == hrNAK ) {
 4002724:	e0bffb03 	ldbu	r2,-20(fp)
 4002728:	10800118 	cmpnei	r2,r2,4
 400272c:	1000071e 	bne	r2,zero,400274c <XferDispatchPkt+0x128>
            nak_count++;
 4002730:	e0bffb83 	ldbu	r2,-18(fp)
 4002734:	10800044 	addi	r2,r2,1
 4002738:	e0bffb85 	stb	r2,-18(fp)
            if( nak_count == USB_NAK_LIMIT ) {
 400273c:	e0bffb83 	ldbu	r2,-18(fp)
 4002740:	10803218 	cmpnei	r2,r2,200
 4002744:	10000b1e 	bne	r2,zero,4002774 <XferDispatchPkt+0x150>
                break;
 4002748:	00000f06 	br	4002788 <XferDispatchPkt+0x164>
            }
            else {
                continue;
            }
        }
        if( rcode == hrTIMEOUT ) {
 400274c:	e0bffb03 	ldbu	r2,-20(fp)
 4002750:	10800398 	cmpnei	r2,r2,14
 4002754:	1000091e 	bne	r2,zero,400277c <XferDispatchPkt+0x158>
            retry_count++;
 4002758:	e0bffb43 	ldbu	r2,-19(fp)
 400275c:	10800044 	addi	r2,r2,1
 4002760:	e0bffb45 	stb	r2,-19(fp)
            if( retry_count == USB_RETRY_LIMIT ) {
 4002764:	e0bffb47 	ldb	r2,-19(fp)
 4002768:	108000d8 	cmpnei	r2,r2,3
 400276c:	10000526 	beq	r2,zero,4002784 <XferDispatchPkt+0x160>
                break;
            }
            else {
                continue;
 4002770:	00000106 	br	4002778 <XferDispatchPkt+0x154>
            nak_count++;
            if( nak_count == USB_NAK_LIMIT ) {
                break;
            }
            else {
                continue;
 4002774:	0001883a 	nop
            else {
                continue;
            }
        }
        else break;
    }//while( 1 )
 4002778:	003fbf06 	br	4002678 <__alt_data_end+0xfc002678>
            }
            else {
                continue;
            }
        }
        else break;
 400277c:	0001883a 	nop
 4002780:	00000106 	br	4002788 <XferDispatchPkt+0x164>
            }
        }
        if( rcode == hrTIMEOUT ) {
            retry_count++;
            if( retry_count == USB_RETRY_LIMIT ) {
                break;
 4002784:	0001883a 	nop
                continue;
            }
        }
        else break;
    }//while( 1 )
    return( rcode );
 4002788:	e0bffb03 	ldbu	r2,-20(fp)
}
 400278c:	e037883a 	mov	sp,fp
 4002790:	dfc00117 	ldw	ra,4(sp)
 4002794:	df000017 	ldw	fp,0(sp)
 4002798:	dec00204 	addi	sp,sp,8
 400279c:	f800283a 	ret

040027a0 <XferInTransfer>:
/* IN transfer to arbitrary endpoint. Assumes PERADDR is set. Handles multiple packets if necessary. Transfers 'nbytes' bytes.
    Keep sending INs and writes data to memory area pointed by 'data' */
/* rcode 0 if no errors. rcode 01-0f is relayed from prvXferDispatchPkt(). Rcode f0 means RCVDAVIRQ error,
            fe USB xfer timeout */
BYTE XferInTransfer( BYTE addr/* not sure if it's necessary */, BYTE ep, WORD nbytes, BYTE* data, BYTE maxpktsize )
{
 40027a0:	defff804 	addi	sp,sp,-32
 40027a4:	dfc00715 	stw	ra,28(sp)
 40027a8:	df000615 	stw	fp,24(sp)
 40027ac:	df000604 	addi	fp,sp,24
 40027b0:	2011883a 	mov	r8,r4
 40027b4:	2809883a 	mov	r4,r5
 40027b8:	3007883a 	mov	r3,r6
 40027bc:	e1fffe15 	stw	r7,-8(fp)
 40027c0:	e0800217 	ldw	r2,8(fp)
 40027c4:	e23ffb05 	stb	r8,-20(fp)
 40027c8:	e13ffc05 	stb	r4,-16(fp)
 40027cc:	e0fffd0d 	sth	r3,-12(fp)
 40027d0:	e0bfff05 	stb	r2,-4(fp)
 BYTE rcode;
 BYTE i;
 BYTE tmpbyte;
 BYTE pktsize;
 WORD xfrlen = 0;
 40027d4:	e03ffa0d 	sth	zero,-24(fp)
    MAXreg_wr( rHCTL, devtable[ addr ].epinfo[ ep ].rcvToggle );    //set toggle value
 40027d8:	e0fffb03 	ldbu	r3,-20(fp)
 40027dc:	008100b4 	movhi	r2,1026
 40027e0:	10a60a04 	addi	r2,r2,-26584
 40027e4:	180690fa 	slli	r3,r3,3
 40027e8:	10c5883a 	add	r2,r2,r3
 40027ec:	10c00017 	ldw	r3,0(r2)
 40027f0:	e0bffc03 	ldbu	r2,-16(fp)
 40027f4:	100490fa 	slli	r2,r2,3
 40027f8:	1885883a 	add	r2,r3,r2
 40027fc:	10800183 	ldbu	r2,6(r2)
 4002800:	10803fcc 	andi	r2,r2,255
 4002804:	100b883a 	mov	r5,r2
 4002808:	01003a04 	movi	r4,232
 400280c:	4001c280 	call	4001c28 <MAXreg_wr>
    while( 1 ) { // use a 'return' to exit this loop
        rcode = XferDispatchPkt( tokIN, ep );           //IN packet to EP-'endpoint'. Function takes care of NAKS.
 4002810:	e0bffc03 	ldbu	r2,-16(fp)
 4002814:	100b883a 	mov	r5,r2
 4002818:	0009883a 	mov	r4,zero
 400281c:	40026240 	call	4002624 <XferDispatchPkt>
 4002820:	e0bffa85 	stb	r2,-22(fp)
        if( rcode ) {
 4002824:	e0bffa83 	ldbu	r2,-22(fp)
 4002828:	10000226 	beq	r2,zero,4002834 <XferInTransfer+0x94>
            return( rcode );                            //should be 0, indicating ACK. Else return error code.
 400282c:	e0bffa83 	ldbu	r2,-22(fp)
 4002830:	00003a06 	br	400291c <XferInTransfer+0x17c>
        }
        /* check for RCVDAVIRQ and generate error if not present */
        /* the only case when absence of RCVDAVIRQ makes sense is when toggle error occurred. Need to add handling for that */
        if(( MAXreg_rd( rHIRQ ) & bmRCVDAVIRQ ) == 0 ) {
 4002834:	01003204 	movi	r4,200
 4002838:	4001e240 	call	4001e24 <MAXreg_rd>
 400283c:	10803fcc 	andi	r2,r2,255
 4002840:	1080010c 	andi	r2,r2,4
 4002844:	1000021e 	bne	r2,zero,4002850 <XferInTransfer+0xb0>
            return ( 0xf0 );                            //receive error
 4002848:	00bffc04 	movi	r2,-16
 400284c:	00003306 	br	400291c <XferInTransfer+0x17c>
        }
        pktsize = MAXreg_rd( rRCVBC );                  //number of received bytes
 4002850:	01000c04 	movi	r4,48
 4002854:	4001e240 	call	4001e24 <MAXreg_rd>
 4002858:	e0bffac5 	stb	r2,-21(fp)
        //printf ("pktsize: %d\n", pktsize);
        data = MAXbytes_rd( rRCVFIFO, pktsize, data );
 400285c:	e0bffac3 	ldbu	r2,-21(fp)
 4002860:	e1bffe17 	ldw	r6,-8(fp)
 4002864:	100b883a 	mov	r5,r2
 4002868:	01000204 	movi	r4,8
 400286c:	4001e9c0 	call	4001e9c <MAXbytes_rd>
 4002870:	e0bffe15 	stw	r2,-8(fp)
        MAXreg_wr( rHIRQ, bmRCVDAVIRQ );                // Clear the IRQ & free the buffer
 4002874:	01400104 	movi	r5,4
 4002878:	01003204 	movi	r4,200
 400287c:	4001c280 	call	4001c28 <MAXreg_wr>
        xfrlen += pktsize;                              // add this packet's byte count to total transfer length
 4002880:	e0fffac3 	ldbu	r3,-21(fp)
 4002884:	e0bffa0b 	ldhu	r2,-24(fp)
 4002888:	1885883a 	add	r2,r3,r2
 400288c:	e0bffa0d 	sth	r2,-24(fp)
        /* The transfer is complete under two conditions:           */
        /* 1. The device sent a short packet (L.T. maxPacketSize)   */
        /* 2. 'nbytes' have been transferred.                       */
        if (( pktsize < maxpktsize ) || (xfrlen >= nbytes )) {    // have we transferred 'nbytes' bytes?
 4002890:	e0fffac3 	ldbu	r3,-21(fp)
 4002894:	e0bfff03 	ldbu	r2,-4(fp)
 4002898:	18800336 	bltu	r3,r2,40028a8 <XferInTransfer+0x108>
 400289c:	e0fffa0b 	ldhu	r3,-24(fp)
 40028a0:	e0bffd0b 	ldhu	r2,-12(fp)
 40028a4:	18bfda36 	bltu	r3,r2,4002810 <__alt_data_end+0xfc002810>
            if( MAXreg_rd( rHRSL ) & bmRCVTOGRD ) {                 //save toggle value
 40028a8:	01003e04 	movi	r4,248
 40028ac:	4001e240 	call	4001e24 <MAXreg_rd>
 40028b0:	10803fcc 	andi	r2,r2,255
 40028b4:	1080040c 	andi	r2,r2,16
 40028b8:	10000c26 	beq	r2,zero,40028ec <XferInTransfer+0x14c>
                devtable[ addr ].epinfo[ ep ].rcvToggle = bmRCVTOG1;
 40028bc:	e0fffb03 	ldbu	r3,-20(fp)
 40028c0:	008100b4 	movhi	r2,1026
 40028c4:	10a60a04 	addi	r2,r2,-26584
 40028c8:	180690fa 	slli	r3,r3,3
 40028cc:	10c5883a 	add	r2,r2,r3
 40028d0:	10c00017 	ldw	r3,0(r2)
 40028d4:	e0bffc03 	ldbu	r2,-16(fp)
 40028d8:	100490fa 	slli	r2,r2,3
 40028dc:	1885883a 	add	r2,r3,r2
 40028e0:	00c00804 	movi	r3,32
 40028e4:	10c00185 	stb	r3,6(r2)
 40028e8:	00000b06 	br	4002918 <XferInTransfer+0x178>
            }
            else {
                devtable[ addr ].epinfo[ ep ].rcvToggle = bmRCVTOG0;
 40028ec:	e0fffb03 	ldbu	r3,-20(fp)
 40028f0:	008100b4 	movhi	r2,1026
 40028f4:	10a60a04 	addi	r2,r2,-26584
 40028f8:	180690fa 	slli	r3,r3,3
 40028fc:	10c5883a 	add	r2,r2,r3
 4002900:	10c00017 	ldw	r3,0(r2)
 4002904:	e0bffc03 	ldbu	r2,-16(fp)
 4002908:	100490fa 	slli	r2,r2,3
 400290c:	1885883a 	add	r2,r3,r2
 4002910:	00c00404 	movi	r3,16
 4002914:	10c00185 	stb	r3,6(r2)
            }
            return( 0 );
 4002918:	0005883a 	mov	r2,zero
        }
  }//while( 1 )
}
 400291c:	e037883a 	mov	sp,fp
 4002920:	dfc00117 	ldw	ra,4(sp)
 4002924:	df000017 	ldw	fp,0(sp)
 4002928:	dec00204 	addi	sp,sp,8
 400292c:	f800283a 	ret

04002930 <USB_init>:
/* initialization of USB data structures */
void USB_init( void )
{
 4002930:	defffe04 	addi	sp,sp,-8
 4002934:	df000115 	stw	fp,4(sp)
 4002938:	df000104 	addi	fp,sp,4
  BYTE i;
    for( i = 0; i < ( USB_NUMDEVICES + 1 ); i++ ) {
 400293c:	e03fff05 	stb	zero,-4(fp)
 4002940:	00001006 	br	4002984 <USB_init+0x54>
        devtable[ i ].epinfo = NULL;       //clear device table
 4002944:	e0ffff03 	ldbu	r3,-4(fp)
 4002948:	008100b4 	movhi	r2,1026
 400294c:	10a60a04 	addi	r2,r2,-26584
 4002950:	180690fa 	slli	r3,r3,3
 4002954:	10c5883a 	add	r2,r2,r3
 4002958:	10000015 	stw	zero,0(r2)
        devtable[ i ].devclass = 0;
 400295c:	e0ffff03 	ldbu	r3,-4(fp)
 4002960:	008100b4 	movhi	r2,1026
 4002964:	10a60a04 	addi	r2,r2,-26584
 4002968:	180690fa 	slli	r3,r3,3
 400296c:	10c5883a 	add	r2,r2,r3
 4002970:	10800104 	addi	r2,r2,4
 4002974:	10000005 	stb	zero,0(r2)
}
/* initialization of USB data structures */
void USB_init( void )
{
  BYTE i;
    for( i = 0; i < ( USB_NUMDEVICES + 1 ); i++ ) {
 4002978:	e0bfff03 	ldbu	r2,-4(fp)
 400297c:	10800044 	addi	r2,r2,1
 4002980:	e0bfff05 	stb	r2,-4(fp)
 4002984:	e0bfff03 	ldbu	r2,-4(fp)
 4002988:	10800270 	cmpltui	r2,r2,9
 400298c:	103fed1e 	bne	r2,zero,4002944 <__alt_data_end+0xfc002944>
        devtable[ i ].epinfo = NULL;       //clear device table
        devtable[ i ].devclass = 0;
    }
    devtable[ 0 ].epinfo = &dev0ep;  //set single ep for uninitialized device
 4002990:	008100b4 	movhi	r2,1026
 4002994:	10a60a04 	addi	r2,r2,-26584
 4002998:	d0e6f204 	addi	r3,gp,-25656
 400299c:	10c00015 	stw	r3,0(r2)
    dev0ep.MaxPktSize = 0;
 40029a0:	d026f28d 	sth	zero,-25654(gp)
    dev0ep.sndToggle = bmSNDTOG0;   //set DATA0/1 toggles to 0
 40029a4:	00801004 	movi	r2,64
 40029a8:	d0a6f345 	stb	r2,-25651(gp)
    dev0ep.rcvToggle = bmRCVTOG0;
 40029ac:	00800404 	movi	r2,16
 40029b0:	d0a6f385 	stb	r2,-25650(gp)
}
 40029b4:	0001883a 	nop
 40029b8:	e037883a 	mov	sp,fp
 40029bc:	df000017 	ldw	fp,0(sp)
 40029c0:	dec00104 	addi	sp,sp,4
 40029c4:	f800283a 	ret

040029c8 <USB_Task>:
/* error codes: 01-0f HRSLT        */
/* ff - unsupported device         */
/* fe - no address available       */
/* fd - no client driver available */
void USB_Task( void )
{
 40029c8:	deffb204 	addi	sp,sp,-312
 40029cc:	dfc04d15 	stw	ra,308(sp)
 40029d0:	df004c15 	stw	fp,304(sp)
 40029d4:	dc004b15 	stw	r16,300(sp)
 40029d8:	df004c04 	addi	fp,sp,304
 USB_DEVICE_DESCRIPTOR buf;

 BYTE rcode, tmpdata;
 BYTE i;

    switch( usb_task_state & USB_STATE_MASK ) {
 40029dc:	d0a00303 	ldbu	r2,-32756(gp)
 40029e0:	10803fcc 	andi	r2,r2,255
 40029e4:	10803c0c 	andi	r2,r2,240
 40029e8:	10c00820 	cmpeqi	r3,r2,32
 40029ec:	1801121e 	bne	r3,zero,4002e38 <USB_Task+0x470>
 40029f0:	10c00848 	cmpgei	r3,r2,33
 40029f4:	1800041e 	bne	r3,zero,4002a08 <USB_Task+0x40>
 40029f8:	10000a26 	beq	r2,zero,4002a24 <USB_Task+0x5c>
 40029fc:	10800420 	cmpeqi	r2,r2,16
 4002a00:	10001b1e 	bne	r2,zero,4002a70 <USB_Task+0xa8>
        case( USB_STATE_ERROR ):
            //vTaskDelay( LED_RATE ); //stay here if error
            break;//( USB_STATE_ERROR )
        default:
            //Should never get here
            break;
 4002a04:	00017a06 	br	4002ff0 <USB_Task+0x628>
 USB_DEVICE_DESCRIPTOR buf;

 BYTE rcode, tmpdata;
 BYTE i;

    switch( usb_task_state & USB_STATE_MASK ) {
 4002a08:	10c01020 	cmpeqi	r3,r2,64
 4002a0c:	18016f1e 	bne	r3,zero,4002fcc <USB_Task+0x604>
 4002a10:	10c03fe0 	cmpeqi	r3,r2,255
 4002a14:	18016f1e 	bne	r3,zero,4002fd4 <USB_Task+0x60c>
 4002a18:	10800c20 	cmpeqi	r2,r2,48
 4002a1c:	1001441e 	bne	r2,zero,4002f30 <USB_Task+0x568>
        case( USB_STATE_ERROR ):
            //vTaskDelay( LED_RATE ); //stay here if error
            break;//( USB_STATE_ERROR )
        default:
            //Should never get here
            break;
 4002a20:	00017306 	br	4002ff0 <USB_Task+0x628>
 BYTE i;

    switch( usb_task_state & USB_STATE_MASK ) {
        /* Detached state - when nothing is connected to ( or just disconnected from) USB bus   */
        case( USB_STATE_DETACHED ):
            switch( usb_task_state ) {
 4002a24:	d0a00303 	ldbu	r2,-32756(gp)
 4002a28:	10803fcc 	andi	r2,r2,255
 4002a2c:	10c000e0 	cmpeqi	r3,r2,3
 4002a30:	1800091e 	bne	r3,zero,4002a58 <USB_Task+0x90>
 4002a34:	10c00120 	cmpeqi	r3,r2,4
 4002a38:	18000b1e 	bne	r3,zero,4002a68 <USB_Task+0xa0>
 4002a3c:	10800060 	cmpeqi	r2,r2,1
 4002a40:	1000011e 	bne	r2,zero,4002a48 <USB_Task+0x80>
                    break;
                case( USB_DETACHED_SUBSTATE_ILLEGAL ):
                    /* don't know what to do yet */
                    break;
            }//switch( usb_task_state )
            break;//( USB_STATE_DETACHED ):
 4002a44:	00016a06 	br	4002ff0 <USB_Task+0x628>
        /* Detached state - when nothing is connected to ( or just disconnected from) USB bus   */
        case( USB_STATE_DETACHED ):
            switch( usb_task_state ) {
                case( USB_DETACHED_SUBSTATE_INITIALIZE ):
                    /* cleanup device data structures */
                    USB_init();
 4002a48:	40029300 	call	4002930 <USB_init>
                    usb_task_state = USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE;
 4002a4c:	008000c4 	movi	r2,3
 4002a50:	d0a00305 	stb	r2,-32756(gp)
                    break;
 4002a54:	00000506 	br	4002a6c <USB_Task+0xa4>
                case( USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE ):
                    /* Do nothing */
                    MAXreg_wr(rHCTL,bmSAMPLEBUS);
 4002a58:	01400104 	movi	r5,4
 4002a5c:	01003a04 	movi	r4,232
 4002a60:	4001c280 	call	4001c28 <MAXreg_wr>
                    break;
 4002a64:	00000106 	br	4002a6c <USB_Task+0xa4>
                case( USB_DETACHED_SUBSTATE_ILLEGAL ):
                    /* don't know what to do yet */
                    break;
 4002a68:	0001883a 	nop
            }//switch( usb_task_state )
            break;//( USB_STATE_DETACHED ):
 4002a6c:	00016006 	br	4002ff0 <USB_Task+0x628>
            /**/
        case( USB_STATE_ATTACHED ):                     //prepare for enumeration
            switch( usb_task_state ) {
 4002a70:	d0a00303 	ldbu	r2,-32756(gp)
 4002a74:	10803fcc 	andi	r2,r2,255
 4002a78:	10bffc04 	addi	r2,r2,-16
 4002a7c:	10c001a8 	cmpgeui	r3,r2,6
 4002a80:	1801561e 	bne	r3,zero,4002fdc <USB_Task+0x614>
 4002a84:	100690ba 	slli	r3,r2,2
 4002a88:	00810034 	movhi	r2,1024
 4002a8c:	108aa704 	addi	r2,r2,10908
 4002a90:	1885883a 	add	r2,r3,r2
 4002a94:	10800017 	ldw	r2,0(r2)
 4002a98:	1000683a 	jmp	r2
 4002a9c:	04002ab4 	movhi	r16,170
 4002aa0:	04002aec 	andhi	r16,zero,171
 4002aa4:	04002b28 	cmpgeui	r16,zero,172
 4002aa8:	04002b4c 	andi	r16,zero,173
 4002aac:	04002b8c 	andi	r16,zero,174
 4002ab0:	04002ba0 	cmpeqi	r16,zero,174
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4002ab4:	d0a70217 	ldw	r2,-25592(gp)
                case( USB_STATE_ATTACHED ):
                    usb_delay = (alt_nticks()*1000)/alt_ticks_per_second() + 200;           //initial settle 200ms
 4002ab8:	0140fa04 	movi	r5,1000
 4002abc:	1009883a 	mov	r4,r2
 4002ac0:	40034280 	call	4003428 <__mulsi3>
 4002ac4:	1007883a 	mov	r3,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4002ac8:	d0a70117 	ldw	r2,-25596(gp)
 4002acc:	100b883a 	mov	r5,r2
 4002ad0:	1809883a 	mov	r4,r3
 4002ad4:	400336c0 	call	400336c <__udivsi3>
 4002ad8:	10803204 	addi	r2,r2,200
 4002adc:	d0a6f515 	stw	r2,-25644(gp)
                    usb_task_state = USB_ATTACHED_SUBSTATE_SETTLE;
 4002ae0:	00800444 	movi	r2,17
 4002ae4:	d0a00305 	stb	r2,-32756(gp)
                    break;//case( USB_STATE_ATTACHED )
 4002ae8:	0000d206 	br	4002e34 <USB_Task+0x46c>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4002aec:	d0a70217 	ldw	r2,-25592(gp)
                case( USB_ATTACHED_SUBSTATE_SETTLE ):   //waiting for settle timer to expire
                    if( (alt_nticks()*1000)/alt_ticks_per_second() > usb_delay ) {
 4002af0:	0140fa04 	movi	r5,1000
 4002af4:	1009883a 	mov	r4,r2
 4002af8:	40034280 	call	4003428 <__mulsi3>
 4002afc:	1007883a 	mov	r3,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4002b00:	d0a70117 	ldw	r2,-25596(gp)
 4002b04:	100b883a 	mov	r5,r2
 4002b08:	1809883a 	mov	r4,r3
 4002b0c:	400336c0 	call	400336c <__udivsi3>
 4002b10:	1007883a 	mov	r3,r2
 4002b14:	d0a6f517 	ldw	r2,-25644(gp)
 4002b18:	10c0c32e 	bgeu	r2,r3,4002e28 <USB_Task+0x460>
                        usb_task_state = USB_ATTACHED_SUBSTATE_RESET_DEVICE;
 4002b1c:	00800484 	movi	r2,18
 4002b20:	d0a00305 	stb	r2,-32756(gp)
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_SETTLE )
 4002b24:	0000c006 	br	4002e28 <USB_Task+0x460>
                case( USB_ATTACHED_SUBSTATE_RESET_DEVICE ):
                    MAXreg_wr( rHIRQ, bmBUSEVENTIRQ );                               //clear bus event IRQ
 4002b28:	01400044 	movi	r5,1
 4002b2c:	01003204 	movi	r4,200
 4002b30:	4001c280 	call	4001c28 <MAXreg_wr>
                    MAXreg_wr( rHCTL, bmBUSRST );                                    //issue bus reset
 4002b34:	01400044 	movi	r5,1
 4002b38:	01003a04 	movi	r4,232
 4002b3c:	4001c280 	call	4001c28 <MAXreg_wr>
                    usb_task_state = USB_ATTACHED_SUBSTATE_WAIT_RESET_COMPLETE;
 4002b40:	008004c4 	movi	r2,19
 4002b44:	d0a00305 	stb	r2,-32756(gp)
                    break;//case( USB_ATTACHED_SUBSTATE_RESET_DEVICE )
 4002b48:	0000ba06 	br	4002e34 <USB_Task+0x46c>
                case( USB_ATTACHED_SUBSTATE_WAIT_RESET_COMPLETE ):                  //wait for bus reset and first SOF
                    if(( MAXreg_rd( rHCTL ) & bmBUSRST ) == 0 ) {
 4002b4c:	01003a04 	movi	r4,232
 4002b50:	4001e240 	call	4001e24 <MAXreg_rd>
 4002b54:	10803fcc 	andi	r2,r2,255
 4002b58:	1080004c 	andi	r2,r2,1
 4002b5c:	1000b41e 	bne	r2,zero,4002e30 <USB_Task+0x468>
                        tmpdata = MAXreg_rd( rMODE ) | bmSOFKAENAB;                 //start SOF generation
 4002b60:	01003604 	movi	r4,216
 4002b64:	4001e240 	call	4001e24 <MAXreg_rd>
 4002b68:	10800214 	ori	r2,r2,8
 4002b6c:	e0bfb945 	stb	r2,-283(fp)
                        MAXreg_wr( rMODE, tmpdata );
 4002b70:	e0bfb943 	ldbu	r2,-283(fp)
 4002b74:	100b883a 	mov	r5,r2
 4002b78:	01003604 	movi	r4,216
 4002b7c:	4001c280 	call	4001c28 <MAXreg_wr>
                        usb_task_state = USB_ATTACHED_SUBSTATE_WAIT_SOF;
 4002b80:	00800504 	movi	r2,20
 4002b84:	d0a00305 	stb	r2,-32756(gp)
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_WAIT_RESET_COMPLETE )
 4002b88:	0000a906 	br	4002e30 <USB_Task+0x468>
                case( USB_ATTACHED_SUBSTATE_WAIT_SOF ):
                    if( MAXreg_rd( rHIRQ ) | bmFRAMEIRQ ) {                     //when first SOF received we can continue
 4002b8c:	01003204 	movi	r4,200
 4002b90:	4001e240 	call	4001e24 <MAXreg_rd>
                        usb_task_state = USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE;
 4002b94:	00800544 	movi	r2,21
 4002b98:	d0a00305 	stb	r2,-32756(gp)
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_WAIT_SOF )
 4002b9c:	0000a506 	br	4002e34 <USB_Task+0x46c>
                case( USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE ):   //send request for first 8 bytes of device descriptor
                    devtable[ 0 ].epinfo->MaxPktSize = 0x0008;             //fill max packet size with minimum allowed
 4002ba0:	008100b4 	movhi	r2,1026
 4002ba4:	10a60a04 	addi	r2,r2,-26584
 4002ba8:	10800017 	ldw	r2,0(r2)
 4002bac:	00c00204 	movi	r3,8
 4002bb0:	10c0008d 	sth	r3,2(r2)
                	rcode = XferGetDevDescr( 0, 0, 8, (BYTE *)&buf );       //get device descriptor size
 4002bb4:	e0bfba04 	addi	r2,fp,-280
 4002bb8:	d8800415 	stw	r2,16(sp)
 4002bbc:	00800204 	movi	r2,8
 4002bc0:	d8800315 	stw	r2,12(sp)
 4002bc4:	d8000215 	stw	zero,8(sp)
 4002bc8:	00800044 	movi	r2,1
 4002bcc:	d8800115 	stw	r2,4(sp)
 4002bd0:	d8000015 	stw	zero,0(sp)
 4002bd4:	01c00184 	movi	r7,6
 4002bd8:	01802004 	movi	r6,128
 4002bdc:	000b883a 	mov	r5,zero
 4002be0:	0009883a 	mov	r4,zero
 4002be4:	400237c0 	call	400237c <XferCtrlReq>
 4002be8:	e0bfb985 	stb	r2,-282(fp)
                    if( rcode == 0 ) {
 4002bec:	e0bfb983 	ldbu	r2,-282(fp)
 4002bf0:	1000861e 	bne	r2,zero,4002e0c <USB_Task+0x444>
                        devtable[ 0 ].epinfo->MaxPktSize = buf.bMaxPacketSize0;
 4002bf4:	008100b4 	movhi	r2,1026
 4002bf8:	10a60a04 	addi	r2,r2,-26584
 4002bfc:	10800017 	ldw	r2,0(r2)
 4002c00:	e0ffbbc3 	ldbu	r3,-273(fp)
 4002c04:	18c03fcc 	andi	r3,r3,255
 4002c08:	10c0008d 	sth	r3,2(r2)

                        rcode = XferGetDevDescr( 0, 0, buf.bLength, (BYTE *)&buf );     //get full descriptor
 4002c0c:	e0bfba03 	ldbu	r2,-280(fp)
 4002c10:	10803fcc 	andi	r2,r2,255
 4002c14:	e0ffba04 	addi	r3,fp,-280
 4002c18:	d8c00415 	stw	r3,16(sp)
 4002c1c:	d8800315 	stw	r2,12(sp)
 4002c20:	d8000215 	stw	zero,8(sp)
 4002c24:	00800044 	movi	r2,1
 4002c28:	d8800115 	stw	r2,4(sp)
 4002c2c:	d8000015 	stw	zero,0(sp)
 4002c30:	01c00184 	movi	r7,6
 4002c34:	01802004 	movi	r6,128
 4002c38:	000b883a 	mov	r5,zero
 4002c3c:	0009883a 	mov	r4,zero
 4002c40:	400237c0 	call	400237c <XferCtrlReq>
 4002c44:	e0bfb985 	stb	r2,-282(fp)
                        //pull the string descriptor for the product if it exists
            			//hackish, store this somewhere
                        if (buf.iManufacturer != 0)
 4002c48:	e0bfbd83 	ldbu	r2,-266(fp)
 4002c4c:	10803fcc 	andi	r2,r2,255
 4002c50:	10003426 	beq	r2,zero,4002d24 <USB_Task+0x35c>
                		{
                        	USB_STRING_DESCRIPTOR strDesc;
                			rcode = XferGetStrDescr( 0, 0, 2, buf.iManufacturer, LANG_EN_US, (BYTE *)&strDesc);
 4002c54:	e0bfbd83 	ldbu	r2,-266(fp)
 4002c58:	10803fcc 	andi	r2,r2,255
 4002c5c:	e0ffbe84 	addi	r3,fp,-262
 4002c60:	d8c00415 	stw	r3,16(sp)
 4002c64:	00c00084 	movi	r3,2
 4002c68:	d8c00315 	stw	r3,12(sp)
 4002c6c:	00c10244 	movi	r3,1033
 4002c70:	d8c00215 	stw	r3,8(sp)
 4002c74:	00c000c4 	movi	r3,3
 4002c78:	d8c00115 	stw	r3,4(sp)
 4002c7c:	d8800015 	stw	r2,0(sp)
 4002c80:	01c00184 	movi	r7,6
 4002c84:	01802004 	movi	r6,128
 4002c88:	000b883a 	mov	r5,zero
 4002c8c:	0009883a 	mov	r4,zero
 4002c90:	400237c0 	call	400237c <XferCtrlReq>
 4002c94:	e0bfb985 	stb	r2,-282(fp)
                			rcode = XferGetStrDescr( 0, 0, strDesc.bLength, buf.iManufacturer, LANG_EN_US, (BYTE *)&strDesc);
 4002c98:	e0bfbd83 	ldbu	r2,-266(fp)
 4002c9c:	10803fcc 	andi	r2,r2,255
 4002ca0:	e0ffbe83 	ldbu	r3,-262(fp)
 4002ca4:	18c03fcc 	andi	r3,r3,255
 4002ca8:	e13fbe84 	addi	r4,fp,-262
 4002cac:	d9000415 	stw	r4,16(sp)
 4002cb0:	d8c00315 	stw	r3,12(sp)
 4002cb4:	00c10244 	movi	r3,1033
 4002cb8:	d8c00215 	stw	r3,8(sp)
 4002cbc:	00c000c4 	movi	r3,3
 4002cc0:	d8c00115 	stw	r3,4(sp)
 4002cc4:	d8800015 	stw	r2,0(sp)
 4002cc8:	01c00184 	movi	r7,6
 4002ccc:	01802004 	movi	r6,128
 4002cd0:	000b883a 	mov	r5,zero
 4002cd4:	0009883a 	mov	r4,zero
 4002cd8:	400237c0 	call	400237c <XferCtrlReq>
 4002cdc:	e0bfb985 	stb	r2,-282(fp)
                			printf ("Mfgr string(%i): %s\n", buf.iManufacturer, ConvUTF8ToStr(strDesc.bString, (strDesc.bLength>>1)-1));
 4002ce0:	e0bfbd83 	ldbu	r2,-266(fp)
 4002ce4:	14003fcc 	andi	r16,r2,255
 4002ce8:	e0bfbe83 	ldbu	r2,-262(fp)
 4002cec:	10803fcc 	andi	r2,r2,255
 4002cf0:	1004d07a 	srli	r2,r2,1
 4002cf4:	10bfffc4 	addi	r2,r2,-1
 4002cf8:	10c03fcc 	andi	r3,r2,255
 4002cfc:	e0bfbe84 	addi	r2,fp,-262
 4002d00:	10800084 	addi	r2,r2,2
 4002d04:	180b883a 	mov	r5,r3
 4002d08:	1009883a 	mov	r4,r2
 4002d0c:	40031900 	call	4003190 <ConvUTF8ToStr>
 4002d10:	100d883a 	mov	r6,r2
 4002d14:	800b883a 	mov	r5,r16
 4002d18:	01010074 	movhi	r4,1025
 4002d1c:	21171504 	addi	r4,r4,23636
 4002d20:	40040140 	call	4004014 <printf>
                		}
                		if (buf.iProduct != 0)
 4002d24:	e0bfbdc3 	ldbu	r2,-265(fp)
 4002d28:	10803fcc 	andi	r2,r2,255
 4002d2c:	10003426 	beq	r2,zero,4002e00 <USB_Task+0x438>
                		{
                        	USB_STRING_DESCRIPTOR strDesc;
                        	rcode = XferGetStrDescr( 0, 0, 2, buf.iProduct, LANG_EN_US, (BYTE *)&strDesc);
 4002d30:	e0bfbdc3 	ldbu	r2,-265(fp)
 4002d34:	10803fcc 	andi	r2,r2,255
 4002d38:	e0ffbe84 	addi	r3,fp,-262
 4002d3c:	d8c00415 	stw	r3,16(sp)
 4002d40:	00c00084 	movi	r3,2
 4002d44:	d8c00315 	stw	r3,12(sp)
 4002d48:	00c10244 	movi	r3,1033
 4002d4c:	d8c00215 	stw	r3,8(sp)
 4002d50:	00c000c4 	movi	r3,3
 4002d54:	d8c00115 	stw	r3,4(sp)
 4002d58:	d8800015 	stw	r2,0(sp)
 4002d5c:	01c00184 	movi	r7,6
 4002d60:	01802004 	movi	r6,128
 4002d64:	000b883a 	mov	r5,zero
 4002d68:	0009883a 	mov	r4,zero
 4002d6c:	400237c0 	call	400237c <XferCtrlReq>
 4002d70:	e0bfb985 	stb	r2,-282(fp)
                			rcode = XferGetStrDescr( 0, 0, strDesc.bLength, buf.iProduct, LANG_EN_US, (BYTE *)&strDesc);
 4002d74:	e0bfbdc3 	ldbu	r2,-265(fp)
 4002d78:	10803fcc 	andi	r2,r2,255
 4002d7c:	e0ffbe83 	ldbu	r3,-262(fp)
 4002d80:	18c03fcc 	andi	r3,r3,255
 4002d84:	e13fbe84 	addi	r4,fp,-262
 4002d88:	d9000415 	stw	r4,16(sp)
 4002d8c:	d8c00315 	stw	r3,12(sp)
 4002d90:	00c10244 	movi	r3,1033
 4002d94:	d8c00215 	stw	r3,8(sp)
 4002d98:	00c000c4 	movi	r3,3
 4002d9c:	d8c00115 	stw	r3,4(sp)
 4002da0:	d8800015 	stw	r2,0(sp)
 4002da4:	01c00184 	movi	r7,6
 4002da8:	01802004 	movi	r6,128
 4002dac:	000b883a 	mov	r5,zero
 4002db0:	0009883a 	mov	r4,zero
 4002db4:	400237c0 	call	400237c <XferCtrlReq>
 4002db8:	e0bfb985 	stb	r2,-282(fp)
                			printf ("Product string(%i): %s\n", buf.iProduct, ConvUTF8ToStr(strDesc.bString, (strDesc.bLength>>1)-1));
 4002dbc:	e0bfbdc3 	ldbu	r2,-265(fp)
 4002dc0:	14003fcc 	andi	r16,r2,255
 4002dc4:	e0bfbe83 	ldbu	r2,-262(fp)
 4002dc8:	10803fcc 	andi	r2,r2,255
 4002dcc:	1004d07a 	srli	r2,r2,1
 4002dd0:	10bfffc4 	addi	r2,r2,-1
 4002dd4:	10c03fcc 	andi	r3,r2,255
 4002dd8:	e0bfbe84 	addi	r2,fp,-262
 4002ddc:	10800084 	addi	r2,r2,2
 4002de0:	180b883a 	mov	r5,r3
 4002de4:	1009883a 	mov	r4,r2
 4002de8:	40031900 	call	4003190 <ConvUTF8ToStr>
 4002dec:	100d883a 	mov	r6,r2
 4002df0:	800b883a 	mov	r5,r16
 4002df4:	01010074 	movhi	r4,1025
 4002df8:	21171b04 	addi	r4,r4,23660
 4002dfc:	40040140 	call	4004014 <printf>
                		}
                        usb_task_state = USB_STATE_ADDRESSING;
 4002e00:	00800804 	movi	r2,32
 4002e04:	d0a00305 	stb	r2,-32756(gp)
                    else {
                        usb_error = rcode;
                        last_usb_task_state = usb_task_state;
                        usb_task_state = USB_STATE_ERROR;
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE ):
 4002e08:	00000a06 	br	4002e34 <USB_Task+0x46c>
                		}
                        usb_task_state = USB_STATE_ADDRESSING;

                    }
                    else {
                        usb_error = rcode;
 4002e0c:	e0bfb983 	ldbu	r2,-282(fp)
 4002e10:	d0a6f645 	stb	r2,-25639(gp)
                        last_usb_task_state = usb_task_state;
 4002e14:	d0a00303 	ldbu	r2,-32756(gp)
 4002e18:	d0a6f405 	stb	r2,-25648(gp)
                        usb_task_state = USB_STATE_ERROR;
 4002e1c:	00bfffc4 	movi	r2,-1
 4002e20:	d0a00305 	stb	r2,-32756(gp)
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE ):
 4002e24:	00000306 	br	4002e34 <USB_Task+0x46c>
                    break;//case( USB_STATE_ATTACHED )
                case( USB_ATTACHED_SUBSTATE_SETTLE ):   //waiting for settle timer to expire
                    if( (alt_nticks()*1000)/alt_ticks_per_second() > usb_delay ) {
                        usb_task_state = USB_ATTACHED_SUBSTATE_RESET_DEVICE;
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_SETTLE )
 4002e28:	0001883a 	nop
 4002e2c:	00006b06 	br	4002fdc <USB_Task+0x614>
                    if(( MAXreg_rd( rHCTL ) & bmBUSRST ) == 0 ) {
                        tmpdata = MAXreg_rd( rMODE ) | bmSOFKAENAB;                 //start SOF generation
                        MAXreg_wr( rMODE, tmpdata );
                        usb_task_state = USB_ATTACHED_SUBSTATE_WAIT_SOF;
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_WAIT_RESET_COMPLETE )
 4002e30:	0001883a 	nop
                        last_usb_task_state = usb_task_state;
                        usb_task_state = USB_STATE_ERROR;
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE ):
            }//switch( usb_task_state )
            break;//case ( USB_STATE_ATTACHED )
 4002e34:	00006906 	br	4002fdc <USB_Task+0x614>
        case( USB_STATE_ADDRESSING ):   //give device an address
            for( i = 1; i < USB_NUMDEVICES; i++ ) {
 4002e38:	00800044 	movi	r2,1
 4002e3c:	e0bfb905 	stb	r2,-284(fp)
 4002e40:	00002d06 	br	4002ef8 <USB_Task+0x530>
                if( devtable[ i ].epinfo == NULL ) {
 4002e44:	e0ffb903 	ldbu	r3,-284(fp)
 4002e48:	008100b4 	movhi	r2,1026
 4002e4c:	10a60a04 	addi	r2,r2,-26584
 4002e50:	180690fa 	slli	r3,r3,3
 4002e54:	10c5883a 	add	r2,r2,r3
 4002e58:	10800017 	ldw	r2,0(r2)
 4002e5c:	1000231e 	bne	r2,zero,4002eec <USB_Task+0x524>
                    devtable[ i ].epinfo = devtable[ 0 ].epinfo;        //set correct MaxPktSize
 4002e60:	e13fb903 	ldbu	r4,-284(fp)
 4002e64:	008100b4 	movhi	r2,1026
 4002e68:	10a60a04 	addi	r2,r2,-26584
 4002e6c:	10c00017 	ldw	r3,0(r2)
 4002e70:	008100b4 	movhi	r2,1026
 4002e74:	10a60a04 	addi	r2,r2,-26584
 4002e78:	200890fa 	slli	r4,r4,3
 4002e7c:	1105883a 	add	r2,r2,r4
 4002e80:	10c00015 	stw	r3,0(r2)
                    //devtable[ i ].epinfo->MaxPktSize = devtable[ 0 ].epinfo->MaxPktSize;  //copy uninitialized device record to have correct MaxPktSize
                    rcode = XferSetAddr( 0, 0, i );
 4002e84:	e0bfb903 	ldbu	r2,-284(fp)
 4002e88:	d8000415 	stw	zero,16(sp)
 4002e8c:	d8000315 	stw	zero,12(sp)
 4002e90:	d8000215 	stw	zero,8(sp)
 4002e94:	d8000115 	stw	zero,4(sp)
 4002e98:	d8800015 	stw	r2,0(sp)
 4002e9c:	01c00144 	movi	r7,5
 4002ea0:	000d883a 	mov	r6,zero
 4002ea4:	000b883a 	mov	r5,zero
 4002ea8:	0009883a 	mov	r4,zero
 4002eac:	400237c0 	call	400237c <XferCtrlReq>
 4002eb0:	e0bfb985 	stb	r2,-282(fp)
                    if( rcode == 0 ) {
 4002eb4:	e0bfb983 	ldbu	r2,-282(fp)
 4002eb8:	1000051e 	bne	r2,zero,4002ed0 <USB_Task+0x508>
                        tmp_addr = i;
 4002ebc:	e0bfb903 	ldbu	r2,-284(fp)
 4002ec0:	d0a6f605 	stb	r2,-25640(gp)
                        usb_task_state = USB_STATE_CONFIGURING;
 4002ec4:	00800c04 	movi	r2,48
 4002ec8:	d0a00305 	stb	r2,-32756(gp)
                    else {
                        usb_error = rcode;          //set address error
                        last_usb_task_state = usb_task_state;
                        usb_task_state = USB_STATE_ERROR;
                    }
                    break;  //break if address assigned or error occurred during address assignment attempt
 4002ecc:	00000d06 	br	4002f04 <USB_Task+0x53c>
                    if( rcode == 0 ) {
                        tmp_addr = i;
                        usb_task_state = USB_STATE_CONFIGURING;
                    }
                    else {
                        usb_error = rcode;          //set address error
 4002ed0:	e0bfb983 	ldbu	r2,-282(fp)
 4002ed4:	d0a6f645 	stb	r2,-25639(gp)
                        last_usb_task_state = usb_task_state;
 4002ed8:	d0a00303 	ldbu	r2,-32756(gp)
 4002edc:	d0a6f405 	stb	r2,-25648(gp)
                        usb_task_state = USB_STATE_ERROR;
 4002ee0:	00bfffc4 	movi	r2,-1
 4002ee4:	d0a00305 	stb	r2,-32756(gp)
                    }
                    break;  //break if address assigned or error occurred during address assignment attempt
 4002ee8:	00000606 	br	4002f04 <USB_Task+0x53c>
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE ):
            }//switch( usb_task_state )
            break;//case ( USB_STATE_ATTACHED )
        case( USB_STATE_ADDRESSING ):   //give device an address
            for( i = 1; i < USB_NUMDEVICES; i++ ) {
 4002eec:	e0bfb903 	ldbu	r2,-284(fp)
 4002ef0:	10800044 	addi	r2,r2,1
 4002ef4:	e0bfb905 	stb	r2,-284(fp)
 4002ef8:	e0bfb903 	ldbu	r2,-284(fp)
 4002efc:	10800230 	cmpltui	r2,r2,8
 4002f00:	103fd01e 	bne	r2,zero,4002e44 <__alt_data_end+0xfc002e44>
                        usb_task_state = USB_STATE_ERROR;
                    }
                    break;  //break if address assigned or error occurred during address assignment attempt
                }
            }
            if( usb_task_state == USB_STATE_ADDRESSING ) {
 4002f04:	d0a00303 	ldbu	r2,-32756(gp)
 4002f08:	10803fcc 	andi	r2,r2,255
 4002f0c:	10800818 	cmpnei	r2,r2,32
 4002f10:	1000341e 	bne	r2,zero,4002fe4 <USB_Task+0x61c>
                usb_error = 0xfe;
 4002f14:	00bfff84 	movi	r2,-2
 4002f18:	d0a6f645 	stb	r2,-25639(gp)
                last_usb_task_state = usb_task_state;
 4002f1c:	d0a00303 	ldbu	r2,-32756(gp)
 4002f20:	d0a6f405 	stb	r2,-25648(gp)
                usb_task_state = USB_STATE_ERROR;
 4002f24:	00bfffc4 	movi	r2,-1
 4002f28:	d0a00305 	stb	r2,-32756(gp)
            }
            break;//case ( USB_STATE_ADDRESSING )
 4002f2c:	00002d06 	br	4002fe4 <USB_Task+0x61c>
        case( USB_STATE_CONFIGURING ):              //checking for driver
			//run device class probes until one returns TRUE
            for( i = 0; i < USB_NUMCLASSES; i++ ) {
 4002f30:	e03fb905 	stb	zero,-284(fp)
 4002f34:	00001706 	br	4002f94 <USB_Task+0x5cc>
                rcode = ClientDriverTable[ i ].Initialize( tmp_addr, 0 );
 4002f38:	e0bfb903 	ldbu	r2,-284(fp)
 4002f3c:	04010074 	movhi	r16,1025
 4002f40:	8417ec04 	addi	r16,r16,24496
 4002f44:	01400304 	movi	r5,12
 4002f48:	1009883a 	mov	r4,r2
 4002f4c:	40034280 	call	4003428 <__mulsi3>
 4002f50:	8085883a 	add	r2,r16,r2
 4002f54:	10800017 	ldw	r2,0(r2)
 4002f58:	d0e6f603 	ldbu	r3,-25640(gp)
 4002f5c:	18c03fcc 	andi	r3,r3,255
 4002f60:	000b883a 	mov	r5,zero
 4002f64:	1809883a 	mov	r4,r3
 4002f68:	103ee83a 	callr	r2
 4002f6c:	e0bfb985 	stb	r2,-282(fp)
                if( rcode == TRUE ) {
 4002f70:	e0bfb983 	ldbu	r2,-282(fp)
 4002f74:	10800058 	cmpnei	r2,r2,1
 4002f78:	1000031e 	bne	r2,zero,4002f88 <USB_Task+0x5c0>
			        usb_task_state = USB_STATE_RUNNING;
 4002f7c:	00801004 	movi	r2,64
 4002f80:	d0a00305 	stb	r2,-32756(gp)
                    break;
 4002f84:	00000606 	br	4002fa0 <USB_Task+0x5d8>
                usb_task_state = USB_STATE_ERROR;
            }
            break;//case ( USB_STATE_ADDRESSING )
        case( USB_STATE_CONFIGURING ):              //checking for driver
			//run device class probes until one returns TRUE
            for( i = 0; i < USB_NUMCLASSES; i++ ) {
 4002f88:	e0bfb903 	ldbu	r2,-284(fp)
 4002f8c:	10800044 	addi	r2,r2,1
 4002f90:	e0bfb905 	stb	r2,-284(fp)
 4002f94:	e0bfb903 	ldbu	r2,-284(fp)
 4002f98:	10800130 	cmpltui	r2,r2,4
 4002f9c:	103fe61e 	bne	r2,zero,4002f38 <__alt_data_end+0xfc002f38>
                if( rcode == TRUE ) {
			        usb_task_state = USB_STATE_RUNNING;
                    break;
                }
            }
            if( usb_task_state == USB_STATE_CONFIGURING ) {
 4002fa0:	d0a00303 	ldbu	r2,-32756(gp)
 4002fa4:	10803fcc 	andi	r2,r2,255
 4002fa8:	10800c18 	cmpnei	r2,r2,48
 4002fac:	10000f1e 	bne	r2,zero,4002fec <USB_Task+0x624>
                usb_error = 0xfd;
 4002fb0:	00bfff44 	movi	r2,-3
 4002fb4:	d0a6f645 	stb	r2,-25639(gp)
                last_usb_task_state = usb_task_state;
 4002fb8:	d0a00303 	ldbu	r2,-32756(gp)
 4002fbc:	d0a6f405 	stb	r2,-25648(gp)
                usb_task_state = USB_STATE_ERROR;
 4002fc0:	00bfffc4 	movi	r2,-1
 4002fc4:	d0a00305 	stb	r2,-32756(gp)
            }
            break;//( USB_STATE_CONFIGURING )
 4002fc8:	00000806 	br	4002fec <USB_Task+0x624>
        case( USB_STATE_RUNNING ):
          //vTaskDelay( LED_RATE );
            break;//( USB_STATE_RUNNING )
 4002fcc:	0001883a 	nop
 4002fd0:	00000706 	br	4002ff0 <USB_Task+0x628>
        case( USB_STATE_ERROR ):
            //vTaskDelay( LED_RATE ); //stay here if error
            break;//( USB_STATE_ERROR )
 4002fd4:	0001883a 	nop
 4002fd8:	00000506 	br	4002ff0 <USB_Task+0x628>
                        last_usb_task_state = usb_task_state;
                        usb_task_state = USB_STATE_ERROR;
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE ):
            }//switch( usb_task_state )
            break;//case ( USB_STATE_ATTACHED )
 4002fdc:	0001883a 	nop
 4002fe0:	00000306 	br	4002ff0 <USB_Task+0x628>
            if( usb_task_state == USB_STATE_ADDRESSING ) {
                usb_error = 0xfe;
                last_usb_task_state = usb_task_state;
                usb_task_state = USB_STATE_ERROR;
            }
            break;//case ( USB_STATE_ADDRESSING )
 4002fe4:	0001883a 	nop
 4002fe8:	00000106 	br	4002ff0 <USB_Task+0x628>
            if( usb_task_state == USB_STATE_CONFIGURING ) {
                usb_error = 0xfd;
                last_usb_task_state = usb_task_state;
                usb_task_state = USB_STATE_ERROR;
            }
            break;//( USB_STATE_CONFIGURING )
 4002fec:	0001883a 	nop
            break;//( USB_STATE_ERROR )
        default:
            //Should never get here
            break;
    }//switch( usb_task_state & STATE_MASK )
}
 4002ff0:	0001883a 	nop
 4002ff4:	e6ffff04 	addi	sp,fp,-4
 4002ff8:	dfc00217 	ldw	ra,8(sp)
 4002ffc:	df000117 	ldw	fp,4(sp)
 4003000:	dc000017 	ldw	r16,0(sp)
 4003004:	dec00304 	addi	sp,sp,12
 4003008:	f800283a 	ret

0400300c <MSDProbe>:

//place-holders for MSD (mass-storage device) drivers, we don't have them ported.
//returns TRUE if device is successfully identified and configured, otherwise returns FALSE
BOOL MSDProbe( BYTE addr, DWORD flags )
{
 400300c:	defffd04 	addi	sp,sp,-12
 4003010:	df000215 	stw	fp,8(sp)
 4003014:	df000204 	addi	fp,sp,8
 4003018:	2005883a 	mov	r2,r4
 400301c:	e17fff15 	stw	r5,-4(fp)
 4003020:	e0bffe05 	stb	r2,-8(fp)
    return( FALSE );
 4003024:	0005883a 	mov	r2,zero
}
 4003028:	e037883a 	mov	sp,fp
 400302c:	df000017 	ldw	fp,0(sp)
 4003030:	dec00104 	addi	sp,sp,4
 4003034:	f800283a 	ret

04003038 <MSDEventHandler>:

BOOL MSDEventHandler( BYTE address, BYTE event, void *data, DWORD size )
{
 4003038:	defffb04 	addi	sp,sp,-20
 400303c:	df000415 	stw	fp,16(sp)
 4003040:	df000404 	addi	fp,sp,16
 4003044:	2007883a 	mov	r3,r4
 4003048:	2805883a 	mov	r2,r5
 400304c:	e1bffe15 	stw	r6,-8(fp)
 4003050:	e1ffff15 	stw	r7,-4(fp)
 4003054:	e0fffc05 	stb	r3,-16(fp)
 4003058:	e0bffd05 	stb	r2,-12(fp)

	return( FALSE );
 400305c:	0005883a 	mov	r2,zero

}
 4003060:	e037883a 	mov	sp,fp
 4003064:	df000017 	ldw	fp,0(sp)
 4003068:	dec00104 	addi	sp,sp,4
 400306c:	f800283a 	ret

04003070 <CDCProbe>:
//CDC (communication device class also not supported)
BOOL CDCProbe( BYTE address, DWORD flags )
{
 4003070:	defffd04 	addi	sp,sp,-12
 4003074:	df000215 	stw	fp,8(sp)
 4003078:	df000204 	addi	fp,sp,8
 400307c:	2005883a 	mov	r2,r4
 4003080:	e17fff15 	stw	r5,-4(fp)
 4003084:	e0bffe05 	stb	r2,-8(fp)

	return( FALSE );
 4003088:	0005883a 	mov	r2,zero

}
 400308c:	e037883a 	mov	sp,fp
 4003090:	df000017 	ldw	fp,0(sp)
 4003094:	dec00104 	addi	sp,sp,4
 4003098:	f800283a 	ret

0400309c <CDCEventHandler>:

BOOL CDCEventHandler( BYTE address, BYTE event, void *data, DWORD size )
{
 400309c:	defffb04 	addi	sp,sp,-20
 40030a0:	df000415 	stw	fp,16(sp)
 40030a4:	df000404 	addi	fp,sp,16
 40030a8:	2007883a 	mov	r3,r4
 40030ac:	2805883a 	mov	r2,r5
 40030b0:	e1bffe15 	stw	r6,-8(fp)
 40030b4:	e1ffff15 	stw	r7,-4(fp)
 40030b8:	e0fffc05 	stb	r3,-16(fp)
 40030bc:	e0bffd05 	stb	r2,-12(fp)
	return( FALSE );
 40030c0:	0005883a 	mov	r2,zero
}
 40030c4:	e037883a 	mov	sp,fp
 40030c8:	df000017 	ldw	fp,0(sp)
 40030cc:	dec00104 	addi	sp,sp,4
 40030d0:	f800283a 	ret

040030d4 <DummyProbe>:

BOOL DummyProbe( BYTE address , DWORD flags )
{
 40030d4:	defffd04 	addi	sp,sp,-12
 40030d8:	df000215 	stw	fp,8(sp)
 40030dc:	df000204 	addi	fp,sp,8
 40030e0:	2005883a 	mov	r2,r4
 40030e4:	e17fff15 	stw	r5,-4(fp)
 40030e8:	e0bffe05 	stb	r2,-8(fp)
	return( FALSE );
 40030ec:	0005883a 	mov	r2,zero
}
 40030f0:	e037883a 	mov	sp,fp
 40030f4:	df000017 	ldw	fp,0(sp)
 40030f8:	dec00104 	addi	sp,sp,4
 40030fc:	f800283a 	ret

04003100 <DummyEventHandler>:

BOOL DummyEventHandler( BYTE address, BYTE event, void *data, DWORD size )
{
 4003100:	defffb04 	addi	sp,sp,-20
 4003104:	df000415 	stw	fp,16(sp)
 4003108:	df000404 	addi	fp,sp,16
 400310c:	2007883a 	mov	r3,r4
 4003110:	2805883a 	mov	r2,r5
 4003114:	e1bffe15 	stw	r6,-8(fp)
 4003118:	e1ffff15 	stw	r7,-4(fp)
 400311c:	e0fffc05 	stb	r3,-16(fp)
 4003120:	e0bffd05 	stb	r2,-12(fp)
	return( FALSE );
 4003124:	0005883a 	mov	r2,zero
}
 4003128:	e037883a 	mov	sp,fp
 400312c:	df000017 	ldw	fp,0(sp)
 4003130:	dec00104 	addi	sp,sp,4
 4003134:	f800283a 	ret

04003138 <GetUsbTaskState>:
/* Function to access usb_task_state variable from outside */
BYTE GetUsbTaskState( void )
{
 4003138:	deffff04 	addi	sp,sp,-4
 400313c:	df000015 	stw	fp,0(sp)
 4003140:	d839883a 	mov	fp,sp
    return( usb_task_state );
 4003144:	d0a00303 	ldbu	r2,-32756(gp)
}
 4003148:	e037883a 	mov	sp,fp
 400314c:	df000017 	ldw	fp,0(sp)
 4003150:	dec00104 	addi	sp,sp,4
 4003154:	f800283a 	ret

04003158 <GetDevtable>:
/* Function to access devtable[] from outside */
DEV_RECORD* GetDevtable( BYTE index )
{
 4003158:	defffe04 	addi	sp,sp,-8
 400315c:	df000115 	stw	fp,4(sp)
 4003160:	df000104 	addi	fp,sp,4
 4003164:	2005883a 	mov	r2,r4
 4003168:	e0bfff05 	stb	r2,-4(fp)
    return( &devtable[ index ] );
 400316c:	e0bfff03 	ldbu	r2,-4(fp)
 4003170:	100690fa 	slli	r3,r2,3
 4003174:	008100b4 	movhi	r2,1026
 4003178:	10a60a04 	addi	r2,r2,-26584
 400317c:	1885883a 	add	r2,r3,r2
}
 4003180:	e037883a 	mov	sp,fp
 4003184:	df000017 	ldw	fp,0(sp)
 4003188:	dec00104 	addi	sp,sp,4
 400318c:	f800283a 	ret

04003190 <ConvUTF8ToStr>:

char* ConvUTF8ToStr(BYTE* utf8, BYTE length)
{
 4003190:	defffc04 	addi	sp,sp,-16
 4003194:	df000315 	stw	fp,12(sp)
 4003198:	df000304 	addi	fp,sp,12
 400319c:	e13ffe15 	stw	r4,-8(fp)
 40031a0:	2805883a 	mov	r2,r5
 40031a4:	e0bfff05 	stb	r2,-4(fp)
	BYTE i;
	for (i = 0; i < length; i++)
 40031a8:	e03ffd05 	stb	zero,-12(fp)
 40031ac:	00000d06 	br	40031e4 <ConvUTF8ToStr+0x54>
	{
		utf8[i] = utf8[2*i];
 40031b0:	e0bffd03 	ldbu	r2,-12(fp)
 40031b4:	e0fffe17 	ldw	r3,-8(fp)
 40031b8:	1887883a 	add	r3,r3,r2
 40031bc:	e0bffd03 	ldbu	r2,-12(fp)
 40031c0:	1085883a 	add	r2,r2,r2
 40031c4:	1009883a 	mov	r4,r2
 40031c8:	e0bffe17 	ldw	r2,-8(fp)
 40031cc:	1105883a 	add	r2,r2,r4
 40031d0:	10800003 	ldbu	r2,0(r2)
 40031d4:	18800005 	stb	r2,0(r3)
}

char* ConvUTF8ToStr(BYTE* utf8, BYTE length)
{
	BYTE i;
	for (i = 0; i < length; i++)
 40031d8:	e0bffd03 	ldbu	r2,-12(fp)
 40031dc:	10800044 	addi	r2,r2,1
 40031e0:	e0bffd05 	stb	r2,-12(fp)
 40031e4:	e0fffd03 	ldbu	r3,-12(fp)
 40031e8:	e0bfff03 	ldbu	r2,-4(fp)
 40031ec:	18bff036 	bltu	r3,r2,40031b0 <__alt_data_end+0xfc0031b0>
	{
		utf8[i] = utf8[2*i];
	}
	utf8[length] = 0x00;
 40031f0:	e0bfff03 	ldbu	r2,-4(fp)
 40031f4:	e0fffe17 	ldw	r3,-8(fp)
 40031f8:	1885883a 	add	r2,r3,r2
 40031fc:	10000005 	stb	zero,0(r2)
	return (char*)utf8;
 4003200:	e0bffe17 	ldw	r2,-8(fp)
}
 4003204:	e037883a 	mov	sp,fp
 4003208:	df000017 	ldw	fp,0(sp)
 400320c:	dec00104 	addi	sp,sp,4
 4003210:	f800283a 	ret

04003214 <__fixunssfsi>:
 4003214:	defffd04 	addi	sp,sp,-12
 4003218:	dc000015 	stw	r16,0(sp)
 400321c:	0413c034 	movhi	r16,20224
 4003220:	800b883a 	mov	r5,r16
 4003224:	dc400115 	stw	r17,4(sp)
 4003228:	dfc00215 	stw	ra,8(sp)
 400322c:	2023883a 	mov	r17,r4
 4003230:	40034500 	call	4003450 <__gesf2>
 4003234:	1000070e 	bge	r2,zero,4003254 <__fixunssfsi+0x40>
 4003238:	8809883a 	mov	r4,r17
 400323c:	4003e200 	call	4003e20 <__fixsfsi>
 4003240:	dfc00217 	ldw	ra,8(sp)
 4003244:	dc400117 	ldw	r17,4(sp)
 4003248:	dc000017 	ldw	r16,0(sp)
 400324c:	dec00304 	addi	sp,sp,12
 4003250:	f800283a 	ret
 4003254:	800b883a 	mov	r5,r16
 4003258:	8809883a 	mov	r4,r17
 400325c:	400393c0 	call	400393c <__subsf3>
 4003260:	1009883a 	mov	r4,r2
 4003264:	4003e200 	call	4003e20 <__fixsfsi>
 4003268:	00e00034 	movhi	r3,32768
 400326c:	10c5883a 	add	r2,r2,r3
 4003270:	003ff306 	br	4003240 <__alt_data_end+0xfc003240>

04003274 <__divsi3>:
 4003274:	20001b16 	blt	r4,zero,40032e4 <__divsi3+0x70>
 4003278:	000f883a 	mov	r7,zero
 400327c:	28001616 	blt	r5,zero,40032d8 <__divsi3+0x64>
 4003280:	200d883a 	mov	r6,r4
 4003284:	29001a2e 	bgeu	r5,r4,40032f0 <__divsi3+0x7c>
 4003288:	00800804 	movi	r2,32
 400328c:	00c00044 	movi	r3,1
 4003290:	00000106 	br	4003298 <__divsi3+0x24>
 4003294:	10000d26 	beq	r2,zero,40032cc <__divsi3+0x58>
 4003298:	294b883a 	add	r5,r5,r5
 400329c:	10bfffc4 	addi	r2,r2,-1
 40032a0:	18c7883a 	add	r3,r3,r3
 40032a4:	293ffb36 	bltu	r5,r4,4003294 <__alt_data_end+0xfc003294>
 40032a8:	0005883a 	mov	r2,zero
 40032ac:	18000726 	beq	r3,zero,40032cc <__divsi3+0x58>
 40032b0:	0005883a 	mov	r2,zero
 40032b4:	31400236 	bltu	r6,r5,40032c0 <__divsi3+0x4c>
 40032b8:	314dc83a 	sub	r6,r6,r5
 40032bc:	10c4b03a 	or	r2,r2,r3
 40032c0:	1806d07a 	srli	r3,r3,1
 40032c4:	280ad07a 	srli	r5,r5,1
 40032c8:	183ffa1e 	bne	r3,zero,40032b4 <__alt_data_end+0xfc0032b4>
 40032cc:	38000126 	beq	r7,zero,40032d4 <__divsi3+0x60>
 40032d0:	0085c83a 	sub	r2,zero,r2
 40032d4:	f800283a 	ret
 40032d8:	014bc83a 	sub	r5,zero,r5
 40032dc:	39c0005c 	xori	r7,r7,1
 40032e0:	003fe706 	br	4003280 <__alt_data_end+0xfc003280>
 40032e4:	0109c83a 	sub	r4,zero,r4
 40032e8:	01c00044 	movi	r7,1
 40032ec:	003fe306 	br	400327c <__alt_data_end+0xfc00327c>
 40032f0:	00c00044 	movi	r3,1
 40032f4:	003fee06 	br	40032b0 <__alt_data_end+0xfc0032b0>

040032f8 <__modsi3>:
 40032f8:	20001716 	blt	r4,zero,4003358 <__modsi3+0x60>
 40032fc:	000f883a 	mov	r7,zero
 4003300:	2005883a 	mov	r2,r4
 4003304:	28001216 	blt	r5,zero,4003350 <__modsi3+0x58>
 4003308:	2900162e 	bgeu	r5,r4,4003364 <__modsi3+0x6c>
 400330c:	01800804 	movi	r6,32
 4003310:	00c00044 	movi	r3,1
 4003314:	00000106 	br	400331c <__modsi3+0x24>
 4003318:	30000a26 	beq	r6,zero,4003344 <__modsi3+0x4c>
 400331c:	294b883a 	add	r5,r5,r5
 4003320:	31bfffc4 	addi	r6,r6,-1
 4003324:	18c7883a 	add	r3,r3,r3
 4003328:	293ffb36 	bltu	r5,r4,4003318 <__alt_data_end+0xfc003318>
 400332c:	18000526 	beq	r3,zero,4003344 <__modsi3+0x4c>
 4003330:	1806d07a 	srli	r3,r3,1
 4003334:	11400136 	bltu	r2,r5,400333c <__modsi3+0x44>
 4003338:	1145c83a 	sub	r2,r2,r5
 400333c:	280ad07a 	srli	r5,r5,1
 4003340:	183ffb1e 	bne	r3,zero,4003330 <__alt_data_end+0xfc003330>
 4003344:	38000126 	beq	r7,zero,400334c <__modsi3+0x54>
 4003348:	0085c83a 	sub	r2,zero,r2
 400334c:	f800283a 	ret
 4003350:	014bc83a 	sub	r5,zero,r5
 4003354:	003fec06 	br	4003308 <__alt_data_end+0xfc003308>
 4003358:	0109c83a 	sub	r4,zero,r4
 400335c:	01c00044 	movi	r7,1
 4003360:	003fe706 	br	4003300 <__alt_data_end+0xfc003300>
 4003364:	00c00044 	movi	r3,1
 4003368:	003ff106 	br	4003330 <__alt_data_end+0xfc003330>

0400336c <__udivsi3>:
 400336c:	200d883a 	mov	r6,r4
 4003370:	2900152e 	bgeu	r5,r4,40033c8 <__udivsi3+0x5c>
 4003374:	28001416 	blt	r5,zero,40033c8 <__udivsi3+0x5c>
 4003378:	00800804 	movi	r2,32
 400337c:	00c00044 	movi	r3,1
 4003380:	00000206 	br	400338c <__udivsi3+0x20>
 4003384:	10000e26 	beq	r2,zero,40033c0 <__udivsi3+0x54>
 4003388:	28000516 	blt	r5,zero,40033a0 <__udivsi3+0x34>
 400338c:	294b883a 	add	r5,r5,r5
 4003390:	10bfffc4 	addi	r2,r2,-1
 4003394:	18c7883a 	add	r3,r3,r3
 4003398:	293ffa36 	bltu	r5,r4,4003384 <__alt_data_end+0xfc003384>
 400339c:	18000826 	beq	r3,zero,40033c0 <__udivsi3+0x54>
 40033a0:	0005883a 	mov	r2,zero
 40033a4:	31400236 	bltu	r6,r5,40033b0 <__udivsi3+0x44>
 40033a8:	314dc83a 	sub	r6,r6,r5
 40033ac:	10c4b03a 	or	r2,r2,r3
 40033b0:	1806d07a 	srli	r3,r3,1
 40033b4:	280ad07a 	srli	r5,r5,1
 40033b8:	183ffa1e 	bne	r3,zero,40033a4 <__alt_data_end+0xfc0033a4>
 40033bc:	f800283a 	ret
 40033c0:	0005883a 	mov	r2,zero
 40033c4:	f800283a 	ret
 40033c8:	00c00044 	movi	r3,1
 40033cc:	003ff406 	br	40033a0 <__alt_data_end+0xfc0033a0>

040033d0 <__umodsi3>:
 40033d0:	2005883a 	mov	r2,r4
 40033d4:	2900122e 	bgeu	r5,r4,4003420 <__umodsi3+0x50>
 40033d8:	28001116 	blt	r5,zero,4003420 <__umodsi3+0x50>
 40033dc:	01800804 	movi	r6,32
 40033e0:	00c00044 	movi	r3,1
 40033e4:	00000206 	br	40033f0 <__umodsi3+0x20>
 40033e8:	30000c26 	beq	r6,zero,400341c <__umodsi3+0x4c>
 40033ec:	28000516 	blt	r5,zero,4003404 <__umodsi3+0x34>
 40033f0:	294b883a 	add	r5,r5,r5
 40033f4:	31bfffc4 	addi	r6,r6,-1
 40033f8:	18c7883a 	add	r3,r3,r3
 40033fc:	293ffa36 	bltu	r5,r4,40033e8 <__alt_data_end+0xfc0033e8>
 4003400:	18000626 	beq	r3,zero,400341c <__umodsi3+0x4c>
 4003404:	1806d07a 	srli	r3,r3,1
 4003408:	11400136 	bltu	r2,r5,4003410 <__umodsi3+0x40>
 400340c:	1145c83a 	sub	r2,r2,r5
 4003410:	280ad07a 	srli	r5,r5,1
 4003414:	183ffb1e 	bne	r3,zero,4003404 <__alt_data_end+0xfc003404>
 4003418:	f800283a 	ret
 400341c:	f800283a 	ret
 4003420:	00c00044 	movi	r3,1
 4003424:	003ff706 	br	4003404 <__alt_data_end+0xfc003404>

04003428 <__mulsi3>:
 4003428:	0005883a 	mov	r2,zero
 400342c:	20000726 	beq	r4,zero,400344c <__mulsi3+0x24>
 4003430:	20c0004c 	andi	r3,r4,1
 4003434:	2008d07a 	srli	r4,r4,1
 4003438:	18000126 	beq	r3,zero,4003440 <__mulsi3+0x18>
 400343c:	1145883a 	add	r2,r2,r5
 4003440:	294b883a 	add	r5,r5,r5
 4003444:	203ffa1e 	bne	r4,zero,4003430 <__alt_data_end+0xfc003430>
 4003448:	f800283a 	ret
 400344c:	f800283a 	ret

04003450 <__gesf2>:
 4003450:	2004d5fa 	srli	r2,r4,23
 4003454:	2806d5fa 	srli	r3,r5,23
 4003458:	01802034 	movhi	r6,128
 400345c:	31bfffc4 	addi	r6,r6,-1
 4003460:	10803fcc 	andi	r2,r2,255
 4003464:	01c03fc4 	movi	r7,255
 4003468:	3110703a 	and	r8,r6,r4
 400346c:	18c03fcc 	andi	r3,r3,255
 4003470:	314c703a 	and	r6,r6,r5
 4003474:	2008d7fa 	srli	r4,r4,31
 4003478:	280ad7fa 	srli	r5,r5,31
 400347c:	11c01926 	beq	r2,r7,40034e4 <__gesf2+0x94>
 4003480:	01c03fc4 	movi	r7,255
 4003484:	19c00f26 	beq	r3,r7,40034c4 <__gesf2+0x74>
 4003488:	1000061e 	bne	r2,zero,40034a4 <__gesf2+0x54>
 400348c:	400f003a 	cmpeq	r7,r8,zero
 4003490:	1800071e 	bne	r3,zero,40034b0 <__gesf2+0x60>
 4003494:	3000061e 	bne	r6,zero,40034b0 <__gesf2+0x60>
 4003498:	0005883a 	mov	r2,zero
 400349c:	40000e1e 	bne	r8,zero,40034d8 <__gesf2+0x88>
 40034a0:	f800283a 	ret
 40034a4:	18000a1e 	bne	r3,zero,40034d0 <__gesf2+0x80>
 40034a8:	30000b26 	beq	r6,zero,40034d8 <__gesf2+0x88>
 40034ac:	000f883a 	mov	r7,zero
 40034b0:	29403fcc 	andi	r5,r5,255
 40034b4:	38000726 	beq	r7,zero,40034d4 <__gesf2+0x84>
 40034b8:	28000826 	beq	r5,zero,40034dc <__gesf2+0x8c>
 40034bc:	00800044 	movi	r2,1
 40034c0:	f800283a 	ret
 40034c4:	303ff026 	beq	r6,zero,4003488 <__alt_data_end+0xfc003488>
 40034c8:	00bfff84 	movi	r2,-2
 40034cc:	f800283a 	ret
 40034d0:	29403fcc 	andi	r5,r5,255
 40034d4:	21400526 	beq	r4,r5,40034ec <__gesf2+0x9c>
 40034d8:	203ff826 	beq	r4,zero,40034bc <__alt_data_end+0xfc0034bc>
 40034dc:	00bfffc4 	movi	r2,-1
 40034e0:	f800283a 	ret
 40034e4:	403fe626 	beq	r8,zero,4003480 <__alt_data_end+0xfc003480>
 40034e8:	003ff706 	br	40034c8 <__alt_data_end+0xfc0034c8>
 40034ec:	18bffa16 	blt	r3,r2,40034d8 <__alt_data_end+0xfc0034d8>
 40034f0:	10c00216 	blt	r2,r3,40034fc <__gesf2+0xac>
 40034f4:	323ff836 	bltu	r6,r8,40034d8 <__alt_data_end+0xfc0034d8>
 40034f8:	4180022e 	bgeu	r8,r6,4003504 <__gesf2+0xb4>
 40034fc:	203fef1e 	bne	r4,zero,40034bc <__alt_data_end+0xfc0034bc>
 4003500:	003ff606 	br	40034dc <__alt_data_end+0xfc0034dc>
 4003504:	0005883a 	mov	r2,zero
 4003508:	f800283a 	ret

0400350c <__mulsf3>:
 400350c:	defff504 	addi	sp,sp,-44
 4003510:	dc000115 	stw	r16,4(sp)
 4003514:	2020d5fa 	srli	r16,r4,23
 4003518:	dd400615 	stw	r21,24(sp)
 400351c:	202ad7fa 	srli	r21,r4,31
 4003520:	dc800315 	stw	r18,12(sp)
 4003524:	04802034 	movhi	r18,128
 4003528:	df000915 	stw	fp,36(sp)
 400352c:	dd000515 	stw	r20,20(sp)
 4003530:	94bfffc4 	addi	r18,r18,-1
 4003534:	dfc00a15 	stw	ra,40(sp)
 4003538:	ddc00815 	stw	r23,32(sp)
 400353c:	dd800715 	stw	r22,28(sp)
 4003540:	dcc00415 	stw	r19,16(sp)
 4003544:	dc400215 	stw	r17,8(sp)
 4003548:	84003fcc 	andi	r16,r16,255
 400354c:	9124703a 	and	r18,r18,r4
 4003550:	a829883a 	mov	r20,r21
 4003554:	af003fcc 	andi	fp,r21,255
 4003558:	80005426 	beq	r16,zero,40036ac <__mulsf3+0x1a0>
 400355c:	00803fc4 	movi	r2,255
 4003560:	80802f26 	beq	r16,r2,4003620 <__mulsf3+0x114>
 4003564:	91002034 	orhi	r4,r18,128
 4003568:	202490fa 	slli	r18,r4,3
 400356c:	843fe044 	addi	r16,r16,-127
 4003570:	0023883a 	mov	r17,zero
 4003574:	002f883a 	mov	r23,zero
 4003578:	2804d5fa 	srli	r2,r5,23
 400357c:	282cd7fa 	srli	r22,r5,31
 4003580:	01002034 	movhi	r4,128
 4003584:	213fffc4 	addi	r4,r4,-1
 4003588:	10803fcc 	andi	r2,r2,255
 400358c:	2166703a 	and	r19,r4,r5
 4003590:	b1803fcc 	andi	r6,r22,255
 4003594:	10004c26 	beq	r2,zero,40036c8 <__mulsf3+0x1bc>
 4003598:	00c03fc4 	movi	r3,255
 400359c:	10c04726 	beq	r2,r3,40036bc <__mulsf3+0x1b0>
 40035a0:	99002034 	orhi	r4,r19,128
 40035a4:	202690fa 	slli	r19,r4,3
 40035a8:	10bfe044 	addi	r2,r2,-127
 40035ac:	0007883a 	mov	r3,zero
 40035b0:	80a1883a 	add	r16,r16,r2
 40035b4:	010003c4 	movi	r4,15
 40035b8:	1c44b03a 	or	r2,r3,r17
 40035bc:	b56af03a 	xor	r21,r22,r21
 40035c0:	81c00044 	addi	r7,r16,1
 40035c4:	20806b36 	bltu	r4,r2,4003774 <__mulsf3+0x268>
 40035c8:	100490ba 	slli	r2,r2,2
 40035cc:	01010034 	movhi	r4,1024
 40035d0:	210d7804 	addi	r4,r4,13792
 40035d4:	1105883a 	add	r2,r2,r4
 40035d8:	10800017 	ldw	r2,0(r2)
 40035dc:	1000683a 	jmp	r2
 40035e0:	04003774 	movhi	r16,221
 40035e4:	04003634 	movhi	r16,216
 40035e8:	04003634 	movhi	r16,216
 40035ec:	04003630 	cmpltui	r16,zero,216
 40035f0:	04003758 	cmpnei	r16,zero,221
 40035f4:	04003758 	cmpnei	r16,zero,221
 40035f8:	04003744 	movi	r16,221
 40035fc:	04003630 	cmpltui	r16,zero,216
 4003600:	04003758 	cmpnei	r16,zero,221
 4003604:	04003744 	movi	r16,221
 4003608:	04003758 	cmpnei	r16,zero,221
 400360c:	04003630 	cmpltui	r16,zero,216
 4003610:	04003764 	muli	r16,zero,221
 4003614:	04003764 	muli	r16,zero,221
 4003618:	04003764 	muli	r16,zero,221
 400361c:	04003874 	movhi	r16,225
 4003620:	90003b1e 	bne	r18,zero,4003710 <__mulsf3+0x204>
 4003624:	04400204 	movi	r17,8
 4003628:	05c00084 	movi	r23,2
 400362c:	003fd206 	br	4003578 <__alt_data_end+0xfc003578>
 4003630:	302b883a 	mov	r21,r6
 4003634:	00800084 	movi	r2,2
 4003638:	18802626 	beq	r3,r2,40036d4 <__mulsf3+0x1c8>
 400363c:	008000c4 	movi	r2,3
 4003640:	1880b826 	beq	r3,r2,4003924 <__mulsf3+0x418>
 4003644:	00800044 	movi	r2,1
 4003648:	1880af1e 	bne	r3,r2,4003908 <__mulsf3+0x3fc>
 400364c:	a829883a 	mov	r20,r21
 4003650:	0007883a 	mov	r3,zero
 4003654:	0009883a 	mov	r4,zero
 4003658:	18803fcc 	andi	r2,r3,255
 400365c:	100695fa 	slli	r3,r2,23
 4003660:	a0803fcc 	andi	r2,r20,255
 4003664:	100a97fa 	slli	r5,r2,31
 4003668:	00802034 	movhi	r2,128
 400366c:	10bfffc4 	addi	r2,r2,-1
 4003670:	2084703a 	and	r2,r4,r2
 4003674:	10c4b03a 	or	r2,r2,r3
 4003678:	1144b03a 	or	r2,r2,r5
 400367c:	dfc00a17 	ldw	ra,40(sp)
 4003680:	df000917 	ldw	fp,36(sp)
 4003684:	ddc00817 	ldw	r23,32(sp)
 4003688:	dd800717 	ldw	r22,28(sp)
 400368c:	dd400617 	ldw	r21,24(sp)
 4003690:	dd000517 	ldw	r20,20(sp)
 4003694:	dcc00417 	ldw	r19,16(sp)
 4003698:	dc800317 	ldw	r18,12(sp)
 400369c:	dc400217 	ldw	r17,8(sp)
 40036a0:	dc000117 	ldw	r16,4(sp)
 40036a4:	dec00b04 	addi	sp,sp,44
 40036a8:	f800283a 	ret
 40036ac:	90000d1e 	bne	r18,zero,40036e4 <__mulsf3+0x1d8>
 40036b0:	04400104 	movi	r17,4
 40036b4:	05c00044 	movi	r23,1
 40036b8:	003faf06 	br	4003578 <__alt_data_end+0xfc003578>
 40036bc:	9806c03a 	cmpne	r3,r19,zero
 40036c0:	18c00084 	addi	r3,r3,2
 40036c4:	003fba06 	br	40035b0 <__alt_data_end+0xfc0035b0>
 40036c8:	9800141e 	bne	r19,zero,400371c <__mulsf3+0x210>
 40036cc:	00c00044 	movi	r3,1
 40036d0:	003fb706 	br	40035b0 <__alt_data_end+0xfc0035b0>
 40036d4:	a829883a 	mov	r20,r21
 40036d8:	00ffffc4 	movi	r3,-1
 40036dc:	0009883a 	mov	r4,zero
 40036e0:	003fdd06 	br	4003658 <__alt_data_end+0xfc003658>
 40036e4:	9009883a 	mov	r4,r18
 40036e8:	d9400015 	stw	r5,0(sp)
 40036ec:	4003f800 	call	4003f80 <__clzsi2>
 40036f0:	10fffec4 	addi	r3,r2,-5
 40036f4:	10801d84 	addi	r2,r2,118
 40036f8:	90e4983a 	sll	r18,r18,r3
 40036fc:	00a1c83a 	sub	r16,zero,r2
 4003700:	0023883a 	mov	r17,zero
 4003704:	002f883a 	mov	r23,zero
 4003708:	d9400017 	ldw	r5,0(sp)
 400370c:	003f9a06 	br	4003578 <__alt_data_end+0xfc003578>
 4003710:	04400304 	movi	r17,12
 4003714:	05c000c4 	movi	r23,3
 4003718:	003f9706 	br	4003578 <__alt_data_end+0xfc003578>
 400371c:	9809883a 	mov	r4,r19
 4003720:	d9800015 	stw	r6,0(sp)
 4003724:	4003f800 	call	4003f80 <__clzsi2>
 4003728:	10fffec4 	addi	r3,r2,-5
 400372c:	10801d84 	addi	r2,r2,118
 4003730:	98e6983a 	sll	r19,r19,r3
 4003734:	0085c83a 	sub	r2,zero,r2
 4003738:	0007883a 	mov	r3,zero
 400373c:	d9800017 	ldw	r6,0(sp)
 4003740:	003f9b06 	br	40035b0 <__alt_data_end+0xfc0035b0>
 4003744:	01002034 	movhi	r4,128
 4003748:	0029883a 	mov	r20,zero
 400374c:	213fffc4 	addi	r4,r4,-1
 4003750:	00ffffc4 	movi	r3,-1
 4003754:	003fc006 	br	4003658 <__alt_data_end+0xfc003658>
 4003758:	9027883a 	mov	r19,r18
 400375c:	b807883a 	mov	r3,r23
 4003760:	003fb406 	br	4003634 <__alt_data_end+0xfc003634>
 4003764:	9027883a 	mov	r19,r18
 4003768:	e02b883a 	mov	r21,fp
 400376c:	b807883a 	mov	r3,r23
 4003770:	003fb006 	br	4003634 <__alt_data_end+0xfc003634>
 4003774:	9028d43a 	srli	r20,r18,16
 4003778:	982cd43a 	srli	r22,r19,16
 400377c:	94bfffcc 	andi	r18,r18,65535
 4003780:	9cffffcc 	andi	r19,r19,65535
 4003784:	980b883a 	mov	r5,r19
 4003788:	9009883a 	mov	r4,r18
 400378c:	d9c00015 	stw	r7,0(sp)
 4003790:	40034280 	call	4003428 <__mulsi3>
 4003794:	a00b883a 	mov	r5,r20
 4003798:	9809883a 	mov	r4,r19
 400379c:	1023883a 	mov	r17,r2
 40037a0:	40034280 	call	4003428 <__mulsi3>
 40037a4:	a009883a 	mov	r4,r20
 40037a8:	b00b883a 	mov	r5,r22
 40037ac:	1027883a 	mov	r19,r2
 40037b0:	40034280 	call	4003428 <__mulsi3>
 40037b4:	b00b883a 	mov	r5,r22
 40037b8:	9009883a 	mov	r4,r18
 40037bc:	1029883a 	mov	r20,r2
 40037c0:	40034280 	call	4003428 <__mulsi3>
 40037c4:	8806d43a 	srli	r3,r17,16
 40037c8:	14c5883a 	add	r2,r2,r19
 40037cc:	d9c00017 	ldw	r7,0(sp)
 40037d0:	1885883a 	add	r2,r3,r2
 40037d4:	14c0022e 	bgeu	r2,r19,40037e0 <__mulsf3+0x2d4>
 40037d8:	00c00074 	movhi	r3,1
 40037dc:	a0e9883a 	add	r20,r20,r3
 40037e0:	1026943a 	slli	r19,r2,16
 40037e4:	8c7fffcc 	andi	r17,r17,65535
 40037e8:	1004d43a 	srli	r2,r2,16
 40037ec:	9c63883a 	add	r17,r19,r17
 40037f0:	882691ba 	slli	r19,r17,6
 40037f4:	1505883a 	add	r2,r2,r20
 40037f8:	8822d6ba 	srli	r17,r17,26
 40037fc:	100891ba 	slli	r4,r2,6
 4003800:	9826c03a 	cmpne	r19,r19,zero
 4003804:	9c62b03a 	or	r17,r19,r17
 4003808:	8926b03a 	or	r19,r17,r4
 400380c:	9882002c 	andhi	r2,r19,2048
 4003810:	10000426 	beq	r2,zero,4003824 <__mulsf3+0x318>
 4003814:	9804d07a 	srli	r2,r19,1
 4003818:	9900004c 	andi	r4,r19,1
 400381c:	3821883a 	mov	r16,r7
 4003820:	1126b03a 	or	r19,r2,r4
 4003824:	80c01fc4 	addi	r3,r16,127
 4003828:	00c0210e 	bge	zero,r3,40038b0 <__mulsf3+0x3a4>
 400382c:	988001cc 	andi	r2,r19,7
 4003830:	10000426 	beq	r2,zero,4003844 <__mulsf3+0x338>
 4003834:	988003cc 	andi	r2,r19,15
 4003838:	01000104 	movi	r4,4
 400383c:	11000126 	beq	r2,r4,4003844 <__mulsf3+0x338>
 4003840:	9927883a 	add	r19,r19,r4
 4003844:	9882002c 	andhi	r2,r19,2048
 4003848:	10000426 	beq	r2,zero,400385c <__mulsf3+0x350>
 400384c:	00be0034 	movhi	r2,63488
 4003850:	10bfffc4 	addi	r2,r2,-1
 4003854:	80c02004 	addi	r3,r16,128
 4003858:	98a6703a 	and	r19,r19,r2
 400385c:	00803f84 	movi	r2,254
 4003860:	10ff9c16 	blt	r2,r3,40036d4 <__alt_data_end+0xfc0036d4>
 4003864:	980891ba 	slli	r4,r19,6
 4003868:	a829883a 	mov	r20,r21
 400386c:	2008d27a 	srli	r4,r4,9
 4003870:	003f7906 	br	4003658 <__alt_data_end+0xfc003658>
 4003874:	9080102c 	andhi	r2,r18,64
 4003878:	10000826 	beq	r2,zero,400389c <__mulsf3+0x390>
 400387c:	9880102c 	andhi	r2,r19,64
 4003880:	1000061e 	bne	r2,zero,400389c <__mulsf3+0x390>
 4003884:	00802034 	movhi	r2,128
 4003888:	99001034 	orhi	r4,r19,64
 400388c:	10bfffc4 	addi	r2,r2,-1
 4003890:	b029883a 	mov	r20,r22
 4003894:	2088703a 	and	r4,r4,r2
 4003898:	003fad06 	br	4003750 <__alt_data_end+0xfc003750>
 400389c:	00802034 	movhi	r2,128
 40038a0:	91001034 	orhi	r4,r18,64
 40038a4:	10bfffc4 	addi	r2,r2,-1
 40038a8:	2088703a 	and	r4,r4,r2
 40038ac:	003fa806 	br	4003750 <__alt_data_end+0xfc003750>
 40038b0:	00800044 	movi	r2,1
 40038b4:	10c7c83a 	sub	r3,r2,r3
 40038b8:	008006c4 	movi	r2,27
 40038bc:	10ff6316 	blt	r2,r3,400364c <__alt_data_end+0xfc00364c>
 40038c0:	00800804 	movi	r2,32
 40038c4:	10c5c83a 	sub	r2,r2,r3
 40038c8:	9884983a 	sll	r2,r19,r2
 40038cc:	98c6d83a 	srl	r3,r19,r3
 40038d0:	1004c03a 	cmpne	r2,r2,zero
 40038d4:	1884b03a 	or	r2,r3,r2
 40038d8:	10c001cc 	andi	r3,r2,7
 40038dc:	18000426 	beq	r3,zero,40038f0 <__mulsf3+0x3e4>
 40038e0:	10c003cc 	andi	r3,r2,15
 40038e4:	01000104 	movi	r4,4
 40038e8:	19000126 	beq	r3,r4,40038f0 <__mulsf3+0x3e4>
 40038ec:	1105883a 	add	r2,r2,r4
 40038f0:	10c1002c 	andhi	r3,r2,1024
 40038f4:	18000626 	beq	r3,zero,4003910 <__mulsf3+0x404>
 40038f8:	a829883a 	mov	r20,r21
 40038fc:	00c00044 	movi	r3,1
 4003900:	0009883a 	mov	r4,zero
 4003904:	003f5406 	br	4003658 <__alt_data_end+0xfc003658>
 4003908:	3821883a 	mov	r16,r7
 400390c:	003fc506 	br	4003824 <__alt_data_end+0xfc003824>
 4003910:	100491ba 	slli	r2,r2,6
 4003914:	a829883a 	mov	r20,r21
 4003918:	0007883a 	mov	r3,zero
 400391c:	1008d27a 	srli	r4,r2,9
 4003920:	003f4d06 	br	4003658 <__alt_data_end+0xfc003658>
 4003924:	00802034 	movhi	r2,128
 4003928:	99001034 	orhi	r4,r19,64
 400392c:	10bfffc4 	addi	r2,r2,-1
 4003930:	a829883a 	mov	r20,r21
 4003934:	2088703a 	and	r4,r4,r2
 4003938:	003f8506 	br	4003750 <__alt_data_end+0xfc003750>

0400393c <__subsf3>:
 400393c:	defffc04 	addi	sp,sp,-16
 4003940:	280cd5fa 	srli	r6,r5,23
 4003944:	dc000015 	stw	r16,0(sp)
 4003948:	01c02034 	movhi	r7,128
 400394c:	2020d5fa 	srli	r16,r4,23
 4003950:	39ffffc4 	addi	r7,r7,-1
 4003954:	3906703a 	and	r3,r7,r4
 4003958:	dc400115 	stw	r17,4(sp)
 400395c:	394e703a 	and	r7,r7,r5
 4003960:	2022d7fa 	srli	r17,r4,31
 4003964:	dfc00315 	stw	ra,12(sp)
 4003968:	dc800215 	stw	r18,8(sp)
 400396c:	31803fcc 	andi	r6,r6,255
 4003970:	01003fc4 	movi	r4,255
 4003974:	84003fcc 	andi	r16,r16,255
 4003978:	180690fa 	slli	r3,r3,3
 400397c:	2804d7fa 	srli	r2,r5,31
 4003980:	380e90fa 	slli	r7,r7,3
 4003984:	31006d26 	beq	r6,r4,4003b3c <__subsf3+0x200>
 4003988:	1080005c 	xori	r2,r2,1
 400398c:	8189c83a 	sub	r4,r16,r6
 4003990:	14404f26 	beq	r2,r17,4003ad0 <__subsf3+0x194>
 4003994:	0100770e 	bge	zero,r4,4003b74 <__subsf3+0x238>
 4003998:	30001e1e 	bne	r6,zero,4003a14 <__subsf3+0xd8>
 400399c:	38006a1e 	bne	r7,zero,4003b48 <__subsf3+0x20c>
 40039a0:	188001cc 	andi	r2,r3,7
 40039a4:	10000426 	beq	r2,zero,40039b8 <__subsf3+0x7c>
 40039a8:	188003cc 	andi	r2,r3,15
 40039ac:	01000104 	movi	r4,4
 40039b0:	11000126 	beq	r2,r4,40039b8 <__subsf3+0x7c>
 40039b4:	1907883a 	add	r3,r3,r4
 40039b8:	1881002c 	andhi	r2,r3,1024
 40039bc:	10003926 	beq	r2,zero,4003aa4 <__subsf3+0x168>
 40039c0:	84000044 	addi	r16,r16,1
 40039c4:	00803fc4 	movi	r2,255
 40039c8:	80807526 	beq	r16,r2,4003ba0 <__subsf3+0x264>
 40039cc:	180691ba 	slli	r3,r3,6
 40039d0:	8880004c 	andi	r2,r17,1
 40039d4:	180ad27a 	srli	r5,r3,9
 40039d8:	84003fcc 	andi	r16,r16,255
 40039dc:	800695fa 	slli	r3,r16,23
 40039e0:	10803fcc 	andi	r2,r2,255
 40039e4:	01002034 	movhi	r4,128
 40039e8:	213fffc4 	addi	r4,r4,-1
 40039ec:	100497fa 	slli	r2,r2,31
 40039f0:	2920703a 	and	r16,r5,r4
 40039f4:	80e0b03a 	or	r16,r16,r3
 40039f8:	8084b03a 	or	r2,r16,r2
 40039fc:	dfc00317 	ldw	ra,12(sp)
 4003a00:	dc800217 	ldw	r18,8(sp)
 4003a04:	dc400117 	ldw	r17,4(sp)
 4003a08:	dc000017 	ldw	r16,0(sp)
 4003a0c:	dec00404 	addi	sp,sp,16
 4003a10:	f800283a 	ret
 4003a14:	00803fc4 	movi	r2,255
 4003a18:	80bfe126 	beq	r16,r2,40039a0 <__alt_data_end+0xfc0039a0>
 4003a1c:	39c10034 	orhi	r7,r7,1024
 4003a20:	008006c4 	movi	r2,27
 4003a24:	11007416 	blt	r2,r4,4003bf8 <__subsf3+0x2bc>
 4003a28:	00800804 	movi	r2,32
 4003a2c:	1105c83a 	sub	r2,r2,r4
 4003a30:	3884983a 	sll	r2,r7,r2
 4003a34:	390ed83a 	srl	r7,r7,r4
 4003a38:	1008c03a 	cmpne	r4,r2,zero
 4003a3c:	390eb03a 	or	r7,r7,r4
 4003a40:	19c7c83a 	sub	r3,r3,r7
 4003a44:	1881002c 	andhi	r2,r3,1024
 4003a48:	10001426 	beq	r2,zero,4003a9c <__subsf3+0x160>
 4003a4c:	04810034 	movhi	r18,1024
 4003a50:	94bfffc4 	addi	r18,r18,-1
 4003a54:	1ca4703a 	and	r18,r3,r18
 4003a58:	9009883a 	mov	r4,r18
 4003a5c:	4003f800 	call	4003f80 <__clzsi2>
 4003a60:	10bffec4 	addi	r2,r2,-5
 4003a64:	90a4983a 	sll	r18,r18,r2
 4003a68:	14005116 	blt	r2,r16,4003bb0 <__subsf3+0x274>
 4003a6c:	1405c83a 	sub	r2,r2,r16
 4003a70:	10c00044 	addi	r3,r2,1
 4003a74:	00800804 	movi	r2,32
 4003a78:	10c5c83a 	sub	r2,r2,r3
 4003a7c:	9084983a 	sll	r2,r18,r2
 4003a80:	90e4d83a 	srl	r18,r18,r3
 4003a84:	0021883a 	mov	r16,zero
 4003a88:	1006c03a 	cmpne	r3,r2,zero
 4003a8c:	90c6b03a 	or	r3,r18,r3
 4003a90:	003fc306 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003a94:	2000e026 	beq	r4,zero,4003e18 <__subsf3+0x4dc>
 4003a98:	2007883a 	mov	r3,r4
 4003a9c:	188001cc 	andi	r2,r3,7
 4003aa0:	103fc11e 	bne	r2,zero,40039a8 <__alt_data_end+0xfc0039a8>
 4003aa4:	180ad0fa 	srli	r5,r3,3
 4003aa8:	00c03fc4 	movi	r3,255
 4003aac:	8880004c 	andi	r2,r17,1
 4003ab0:	80c0031e 	bne	r16,r3,4003ac0 <__subsf3+0x184>
 4003ab4:	28006d26 	beq	r5,zero,4003c6c <__subsf3+0x330>
 4003ab8:	29401034 	orhi	r5,r5,64
 4003abc:	043fffc4 	movi	r16,-1
 4003ac0:	00c02034 	movhi	r3,128
 4003ac4:	18ffffc4 	addi	r3,r3,-1
 4003ac8:	28ca703a 	and	r5,r5,r3
 4003acc:	003fc206 	br	40039d8 <__alt_data_end+0xfc0039d8>
 4003ad0:	01003c0e 	bge	zero,r4,4003bc4 <__subsf3+0x288>
 4003ad4:	30002126 	beq	r6,zero,4003b5c <__subsf3+0x220>
 4003ad8:	01403fc4 	movi	r5,255
 4003adc:	817fb026 	beq	r16,r5,40039a0 <__alt_data_end+0xfc0039a0>
 4003ae0:	39c10034 	orhi	r7,r7,1024
 4003ae4:	014006c4 	movi	r5,27
 4003ae8:	29007416 	blt	r5,r4,4003cbc <__subsf3+0x380>
 4003aec:	01400804 	movi	r5,32
 4003af0:	290bc83a 	sub	r5,r5,r4
 4003af4:	394a983a 	sll	r5,r7,r5
 4003af8:	390ed83a 	srl	r7,r7,r4
 4003afc:	2808c03a 	cmpne	r4,r5,zero
 4003b00:	390eb03a 	or	r7,r7,r4
 4003b04:	19c7883a 	add	r3,r3,r7
 4003b08:	1901002c 	andhi	r4,r3,1024
 4003b0c:	20003826 	beq	r4,zero,4003bf0 <__subsf3+0x2b4>
 4003b10:	84000044 	addi	r16,r16,1
 4003b14:	01003fc4 	movi	r4,255
 4003b18:	81005426 	beq	r16,r4,4003c6c <__subsf3+0x330>
 4003b1c:	1023883a 	mov	r17,r2
 4003b20:	00bf0034 	movhi	r2,64512
 4003b24:	10bfffc4 	addi	r2,r2,-1
 4003b28:	1900004c 	andi	r4,r3,1
 4003b2c:	1886703a 	and	r3,r3,r2
 4003b30:	1806d07a 	srli	r3,r3,1
 4003b34:	1906b03a 	or	r3,r3,r4
 4003b38:	003f9906 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003b3c:	383f9226 	beq	r7,zero,4003988 <__alt_data_end+0xfc003988>
 4003b40:	10803fcc 	andi	r2,r2,255
 4003b44:	003f9106 	br	400398c <__alt_data_end+0xfc00398c>
 4003b48:	213fffc4 	addi	r4,r4,-1
 4003b4c:	203fbc26 	beq	r4,zero,4003a40 <__alt_data_end+0xfc003a40>
 4003b50:	00803fc4 	movi	r2,255
 4003b54:	80bfb21e 	bne	r16,r2,4003a20 <__alt_data_end+0xfc003a20>
 4003b58:	003f9106 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003b5c:	383f9026 	beq	r7,zero,40039a0 <__alt_data_end+0xfc0039a0>
 4003b60:	213fffc4 	addi	r4,r4,-1
 4003b64:	203fe726 	beq	r4,zero,4003b04 <__alt_data_end+0xfc003b04>
 4003b68:	01403fc4 	movi	r5,255
 4003b6c:	817fdd1e 	bne	r16,r5,4003ae4 <__alt_data_end+0xfc003ae4>
 4003b70:	003f8b06 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003b74:	2000221e 	bne	r4,zero,4003c00 <__subsf3+0x2c4>
 4003b78:	81000044 	addi	r4,r16,1
 4003b7c:	21003fcc 	andi	r4,r4,255
 4003b80:	01400044 	movi	r5,1
 4003b84:	2900470e 	bge	r5,r4,4003ca4 <__subsf3+0x368>
 4003b88:	19e5c83a 	sub	r18,r3,r7
 4003b8c:	9141002c 	andhi	r5,r18,1024
 4003b90:	28002d26 	beq	r5,zero,4003c48 <__subsf3+0x30c>
 4003b94:	38e5c83a 	sub	r18,r7,r3
 4003b98:	1023883a 	mov	r17,r2
 4003b9c:	003fae06 	br	4003a58 <__alt_data_end+0xfc003a58>
 4003ba0:	8880004c 	andi	r2,r17,1
 4003ba4:	043fffc4 	movi	r16,-1
 4003ba8:	000b883a 	mov	r5,zero
 4003bac:	003f8a06 	br	40039d8 <__alt_data_end+0xfc0039d8>
 4003bb0:	00ff0034 	movhi	r3,64512
 4003bb4:	18ffffc4 	addi	r3,r3,-1
 4003bb8:	80a1c83a 	sub	r16,r16,r2
 4003bbc:	90c6703a 	and	r3,r18,r3
 4003bc0:	003f7706 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003bc4:	2000431e 	bne	r4,zero,4003cd4 <__subsf3+0x398>
 4003bc8:	81000044 	addi	r4,r16,1
 4003bcc:	21803fcc 	andi	r6,r4,255
 4003bd0:	01400044 	movi	r5,1
 4003bd4:	2980280e 	bge	r5,r6,4003c78 <__subsf3+0x33c>
 4003bd8:	01403fc4 	movi	r5,255
 4003bdc:	21402326 	beq	r4,r5,4003c6c <__subsf3+0x330>
 4003be0:	19c7883a 	add	r3,r3,r7
 4003be4:	1806d07a 	srli	r3,r3,1
 4003be8:	2021883a 	mov	r16,r4
 4003bec:	003f6c06 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003bf0:	1023883a 	mov	r17,r2
 4003bf4:	003fa906 	br	4003a9c <__alt_data_end+0xfc003a9c>
 4003bf8:	01c00044 	movi	r7,1
 4003bfc:	003f9006 	br	4003a40 <__alt_data_end+0xfc003a40>
 4003c00:	8000151e 	bne	r16,zero,4003c58 <__subsf3+0x31c>
 4003c04:	18002f26 	beq	r3,zero,4003cc4 <__subsf3+0x388>
 4003c08:	0108303a 	nor	r4,zero,r4
 4003c0c:	20000a26 	beq	r4,zero,4003c38 <__subsf3+0x2fc>
 4003c10:	01403fc4 	movi	r5,255
 4003c14:	31402b26 	beq	r6,r5,4003cc4 <__subsf3+0x388>
 4003c18:	014006c4 	movi	r5,27
 4003c1c:	29006e16 	blt	r5,r4,4003dd8 <__subsf3+0x49c>
 4003c20:	01400804 	movi	r5,32
 4003c24:	290bc83a 	sub	r5,r5,r4
 4003c28:	194a983a 	sll	r5,r3,r5
 4003c2c:	1908d83a 	srl	r4,r3,r4
 4003c30:	2806c03a 	cmpne	r3,r5,zero
 4003c34:	20c6b03a 	or	r3,r4,r3
 4003c38:	38c7c83a 	sub	r3,r7,r3
 4003c3c:	3021883a 	mov	r16,r6
 4003c40:	1023883a 	mov	r17,r2
 4003c44:	003f7f06 	br	4003a44 <__alt_data_end+0xfc003a44>
 4003c48:	903f831e 	bne	r18,zero,4003a58 <__alt_data_end+0xfc003a58>
 4003c4c:	0005883a 	mov	r2,zero
 4003c50:	0021883a 	mov	r16,zero
 4003c54:	003f9a06 	br	4003ac0 <__alt_data_end+0xfc003ac0>
 4003c58:	01403fc4 	movi	r5,255
 4003c5c:	31401926 	beq	r6,r5,4003cc4 <__subsf3+0x388>
 4003c60:	0109c83a 	sub	r4,zero,r4
 4003c64:	18c10034 	orhi	r3,r3,1024
 4003c68:	003feb06 	br	4003c18 <__alt_data_end+0xfc003c18>
 4003c6c:	043fffc4 	movi	r16,-1
 4003c70:	000b883a 	mov	r5,zero
 4003c74:	003f5806 	br	40039d8 <__alt_data_end+0xfc0039d8>
 4003c78:	8000481e 	bne	r16,zero,4003d9c <__subsf3+0x460>
 4003c7c:	18006226 	beq	r3,zero,4003e08 <__subsf3+0x4cc>
 4003c80:	383f4726 	beq	r7,zero,40039a0 <__alt_data_end+0xfc0039a0>
 4003c84:	19c7883a 	add	r3,r3,r7
 4003c88:	1881002c 	andhi	r2,r3,1024
 4003c8c:	103f8326 	beq	r2,zero,4003a9c <__alt_data_end+0xfc003a9c>
 4003c90:	00bf0034 	movhi	r2,64512
 4003c94:	10bfffc4 	addi	r2,r2,-1
 4003c98:	2821883a 	mov	r16,r5
 4003c9c:	1886703a 	and	r3,r3,r2
 4003ca0:	003f3f06 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003ca4:	80001c1e 	bne	r16,zero,4003d18 <__subsf3+0x3dc>
 4003ca8:	1800261e 	bne	r3,zero,4003d44 <__subsf3+0x408>
 4003cac:	38004c26 	beq	r7,zero,4003de0 <__subsf3+0x4a4>
 4003cb0:	3807883a 	mov	r3,r7
 4003cb4:	1023883a 	mov	r17,r2
 4003cb8:	003f3906 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003cbc:	01c00044 	movi	r7,1
 4003cc0:	003f9006 	br	4003b04 <__alt_data_end+0xfc003b04>
 4003cc4:	3807883a 	mov	r3,r7
 4003cc8:	3021883a 	mov	r16,r6
 4003ccc:	1023883a 	mov	r17,r2
 4003cd0:	003f3306 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003cd4:	8000161e 	bne	r16,zero,4003d30 <__subsf3+0x3f4>
 4003cd8:	18002d26 	beq	r3,zero,4003d90 <__subsf3+0x454>
 4003cdc:	0108303a 	nor	r4,zero,r4
 4003ce0:	20000a26 	beq	r4,zero,4003d0c <__subsf3+0x3d0>
 4003ce4:	01403fc4 	movi	r5,255
 4003ce8:	31402926 	beq	r6,r5,4003d90 <__subsf3+0x454>
 4003cec:	014006c4 	movi	r5,27
 4003cf0:	29004716 	blt	r5,r4,4003e10 <__subsf3+0x4d4>
 4003cf4:	01400804 	movi	r5,32
 4003cf8:	290bc83a 	sub	r5,r5,r4
 4003cfc:	194a983a 	sll	r5,r3,r5
 4003d00:	1908d83a 	srl	r4,r3,r4
 4003d04:	2806c03a 	cmpne	r3,r5,zero
 4003d08:	20c6b03a 	or	r3,r4,r3
 4003d0c:	19c7883a 	add	r3,r3,r7
 4003d10:	3021883a 	mov	r16,r6
 4003d14:	003f7c06 	br	4003b08 <__alt_data_end+0xfc003b08>
 4003d18:	1800111e 	bne	r3,zero,4003d60 <__subsf3+0x424>
 4003d1c:	38003326 	beq	r7,zero,4003dec <__subsf3+0x4b0>
 4003d20:	3807883a 	mov	r3,r7
 4003d24:	1023883a 	mov	r17,r2
 4003d28:	04003fc4 	movi	r16,255
 4003d2c:	003f1c06 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003d30:	01403fc4 	movi	r5,255
 4003d34:	31401626 	beq	r6,r5,4003d90 <__subsf3+0x454>
 4003d38:	0109c83a 	sub	r4,zero,r4
 4003d3c:	18c10034 	orhi	r3,r3,1024
 4003d40:	003fea06 	br	4003cec <__alt_data_end+0xfc003cec>
 4003d44:	383f1626 	beq	r7,zero,40039a0 <__alt_data_end+0xfc0039a0>
 4003d48:	19c9c83a 	sub	r4,r3,r7
 4003d4c:	2141002c 	andhi	r5,r4,1024
 4003d50:	283f5026 	beq	r5,zero,4003a94 <__alt_data_end+0xfc003a94>
 4003d54:	38c7c83a 	sub	r3,r7,r3
 4003d58:	1023883a 	mov	r17,r2
 4003d5c:	003f1006 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003d60:	38001b26 	beq	r7,zero,4003dd0 <__subsf3+0x494>
 4003d64:	1806d0fa 	srli	r3,r3,3
 4003d68:	1900102c 	andhi	r4,r3,64
 4003d6c:	20000526 	beq	r4,zero,4003d84 <__subsf3+0x448>
 4003d70:	380ed0fa 	srli	r7,r7,3
 4003d74:	3900102c 	andhi	r4,r7,64
 4003d78:	2000021e 	bne	r4,zero,4003d84 <__subsf3+0x448>
 4003d7c:	3807883a 	mov	r3,r7
 4003d80:	1023883a 	mov	r17,r2
 4003d84:	180690fa 	slli	r3,r3,3
 4003d88:	04003fc4 	movi	r16,255
 4003d8c:	003f0406 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003d90:	3807883a 	mov	r3,r7
 4003d94:	3021883a 	mov	r16,r6
 4003d98:	003f0106 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003d9c:	18001726 	beq	r3,zero,4003dfc <__subsf3+0x4c0>
 4003da0:	38000b26 	beq	r7,zero,4003dd0 <__subsf3+0x494>
 4003da4:	1806d0fa 	srli	r3,r3,3
 4003da8:	1900102c 	andhi	r4,r3,64
 4003dac:	20000426 	beq	r4,zero,4003dc0 <__subsf3+0x484>
 4003db0:	380ed0fa 	srli	r7,r7,3
 4003db4:	3900102c 	andhi	r4,r7,64
 4003db8:	2000011e 	bne	r4,zero,4003dc0 <__subsf3+0x484>
 4003dbc:	3807883a 	mov	r3,r7
 4003dc0:	180690fa 	slli	r3,r3,3
 4003dc4:	1023883a 	mov	r17,r2
 4003dc8:	04003fc4 	movi	r16,255
 4003dcc:	003ef406 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003dd0:	04003fc4 	movi	r16,255
 4003dd4:	003ef206 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003dd8:	00c00044 	movi	r3,1
 4003ddc:	003f9606 	br	4003c38 <__alt_data_end+0xfc003c38>
 4003de0:	000b883a 	mov	r5,zero
 4003de4:	0005883a 	mov	r2,zero
 4003de8:	003f3506 	br	4003ac0 <__alt_data_end+0xfc003ac0>
 4003dec:	01402034 	movhi	r5,128
 4003df0:	297fffc4 	addi	r5,r5,-1
 4003df4:	0005883a 	mov	r2,zero
 4003df8:	003f2f06 	br	4003ab8 <__alt_data_end+0xfc003ab8>
 4003dfc:	3807883a 	mov	r3,r7
 4003e00:	04003fc4 	movi	r16,255
 4003e04:	003ee606 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003e08:	3807883a 	mov	r3,r7
 4003e0c:	003ee406 	br	40039a0 <__alt_data_end+0xfc0039a0>
 4003e10:	00c00044 	movi	r3,1
 4003e14:	003fbd06 	br	4003d0c <__alt_data_end+0xfc003d0c>
 4003e18:	0005883a 	mov	r2,zero
 4003e1c:	003f2806 	br	4003ac0 <__alt_data_end+0xfc003ac0>

04003e20 <__fixsfsi>:
 4003e20:	200ad5fa 	srli	r5,r4,23
 4003e24:	00c02034 	movhi	r3,128
 4003e28:	18ffffc4 	addi	r3,r3,-1
 4003e2c:	29403fcc 	andi	r5,r5,255
 4003e30:	00801f84 	movi	r2,126
 4003e34:	1906703a 	and	r3,r3,r4
 4003e38:	2008d7fa 	srli	r4,r4,31
 4003e3c:	11400e0e 	bge	r2,r5,4003e78 <__fixsfsi+0x58>
 4003e40:	00802744 	movi	r2,157
 4003e44:	11400816 	blt	r2,r5,4003e68 <__fixsfsi+0x48>
 4003e48:	00802544 	movi	r2,149
 4003e4c:	18c02034 	orhi	r3,r3,128
 4003e50:	11400b0e 	bge	r2,r5,4003e80 <__fixsfsi+0x60>
 4003e54:	28bfda84 	addi	r2,r5,-150
 4003e58:	1884983a 	sll	r2,r3,r2
 4003e5c:	20000726 	beq	r4,zero,4003e7c <__fixsfsi+0x5c>
 4003e60:	0085c83a 	sub	r2,zero,r2
 4003e64:	f800283a 	ret
 4003e68:	00a00034 	movhi	r2,32768
 4003e6c:	10bfffc4 	addi	r2,r2,-1
 4003e70:	2085883a 	add	r2,r4,r2
 4003e74:	f800283a 	ret
 4003e78:	0005883a 	mov	r2,zero
 4003e7c:	f800283a 	ret
 4003e80:	00802584 	movi	r2,150
 4003e84:	1145c83a 	sub	r2,r2,r5
 4003e88:	1884d83a 	srl	r2,r3,r2
 4003e8c:	003ff306 	br	4003e5c <__alt_data_end+0xfc003e5c>

04003e90 <__floatunsisf>:
 4003e90:	defffe04 	addi	sp,sp,-8
 4003e94:	dfc00115 	stw	ra,4(sp)
 4003e98:	dc000015 	stw	r16,0(sp)
 4003e9c:	20002c26 	beq	r4,zero,4003f50 <__floatunsisf+0xc0>
 4003ea0:	2021883a 	mov	r16,r4
 4003ea4:	4003f800 	call	4003f80 <__clzsi2>
 4003ea8:	00c02784 	movi	r3,158
 4003eac:	1887c83a 	sub	r3,r3,r2
 4003eb0:	01002584 	movi	r4,150
 4003eb4:	20c00f16 	blt	r4,r3,4003ef4 <__floatunsisf+0x64>
 4003eb8:	20c9c83a 	sub	r4,r4,r3
 4003ebc:	8108983a 	sll	r4,r16,r4
 4003ec0:	00802034 	movhi	r2,128
 4003ec4:	10bfffc4 	addi	r2,r2,-1
 4003ec8:	2088703a 	and	r4,r4,r2
 4003ecc:	18803fcc 	andi	r2,r3,255
 4003ed0:	100695fa 	slli	r3,r2,23
 4003ed4:	00802034 	movhi	r2,128
 4003ed8:	10bfffc4 	addi	r2,r2,-1
 4003edc:	2084703a 	and	r2,r4,r2
 4003ee0:	10c4b03a 	or	r2,r2,r3
 4003ee4:	dfc00117 	ldw	ra,4(sp)
 4003ee8:	dc000017 	ldw	r16,0(sp)
 4003eec:	dec00204 	addi	sp,sp,8
 4003ef0:	f800283a 	ret
 4003ef4:	01002644 	movi	r4,153
 4003ef8:	20c01816 	blt	r4,r3,4003f5c <__floatunsisf+0xcc>
 4003efc:	20c9c83a 	sub	r4,r4,r3
 4003f00:	8108983a 	sll	r4,r16,r4
 4003f04:	017f0034 	movhi	r5,64512
 4003f08:	297fffc4 	addi	r5,r5,-1
 4003f0c:	218001cc 	andi	r6,r4,7
 4003f10:	214a703a 	and	r5,r4,r5
 4003f14:	30000426 	beq	r6,zero,4003f28 <__floatunsisf+0x98>
 4003f18:	210003cc 	andi	r4,r4,15
 4003f1c:	01800104 	movi	r6,4
 4003f20:	21800126 	beq	r4,r6,4003f28 <__floatunsisf+0x98>
 4003f24:	298b883a 	add	r5,r5,r6
 4003f28:	2901002c 	andhi	r4,r5,1024
 4003f2c:	20000526 	beq	r4,zero,4003f44 <__floatunsisf+0xb4>
 4003f30:	00c027c4 	movi	r3,159
 4003f34:	1887c83a 	sub	r3,r3,r2
 4003f38:	00bf0034 	movhi	r2,64512
 4003f3c:	10bfffc4 	addi	r2,r2,-1
 4003f40:	288a703a 	and	r5,r5,r2
 4003f44:	280891ba 	slli	r4,r5,6
 4003f48:	2008d27a 	srli	r4,r4,9
 4003f4c:	003fdf06 	br	4003ecc <__alt_data_end+0xfc003ecc>
 4003f50:	0007883a 	mov	r3,zero
 4003f54:	0009883a 	mov	r4,zero
 4003f58:	003fdc06 	br	4003ecc <__alt_data_end+0xfc003ecc>
 4003f5c:	01402e44 	movi	r5,185
 4003f60:	28cbc83a 	sub	r5,r5,r3
 4003f64:	01000144 	movi	r4,5
 4003f68:	2089c83a 	sub	r4,r4,r2
 4003f6c:	814a983a 	sll	r5,r16,r5
 4003f70:	8108d83a 	srl	r4,r16,r4
 4003f74:	2820c03a 	cmpne	r16,r5,zero
 4003f78:	2408b03a 	or	r4,r4,r16
 4003f7c:	003fe106 	br	4003f04 <__alt_data_end+0xfc003f04>

04003f80 <__clzsi2>:
 4003f80:	00bfffd4 	movui	r2,65535
 4003f84:	11000536 	bltu	r2,r4,4003f9c <__clzsi2+0x1c>
 4003f88:	00803fc4 	movi	r2,255
 4003f8c:	11000f36 	bltu	r2,r4,4003fcc <__clzsi2+0x4c>
 4003f90:	00800804 	movi	r2,32
 4003f94:	0007883a 	mov	r3,zero
 4003f98:	00000506 	br	4003fb0 <__clzsi2+0x30>
 4003f9c:	00804034 	movhi	r2,256
 4003fa0:	10bfffc4 	addi	r2,r2,-1
 4003fa4:	11000c2e 	bgeu	r2,r4,4003fd8 <__clzsi2+0x58>
 4003fa8:	00800204 	movi	r2,8
 4003fac:	00c00604 	movi	r3,24
 4003fb0:	20c8d83a 	srl	r4,r4,r3
 4003fb4:	00c10074 	movhi	r3,1025
 4003fb8:	18d72104 	addi	r3,r3,23684
 4003fbc:	1909883a 	add	r4,r3,r4
 4003fc0:	20c00003 	ldbu	r3,0(r4)
 4003fc4:	10c5c83a 	sub	r2,r2,r3
 4003fc8:	f800283a 	ret
 4003fcc:	00800604 	movi	r2,24
 4003fd0:	00c00204 	movi	r3,8
 4003fd4:	003ff606 	br	4003fb0 <__alt_data_end+0xfc003fb0>
 4003fd8:	00800404 	movi	r2,16
 4003fdc:	1007883a 	mov	r3,r2
 4003fe0:	003ff306 	br	4003fb0 <__alt_data_end+0xfc003fb0>

04003fe4 <_printf_r>:
 4003fe4:	defffd04 	addi	sp,sp,-12
 4003fe8:	2805883a 	mov	r2,r5
 4003fec:	dfc00015 	stw	ra,0(sp)
 4003ff0:	d9800115 	stw	r6,4(sp)
 4003ff4:	d9c00215 	stw	r7,8(sp)
 4003ff8:	21400217 	ldw	r5,8(r4)
 4003ffc:	d9c00104 	addi	r7,sp,4
 4004000:	100d883a 	mov	r6,r2
 4004004:	40041dc0 	call	40041dc <___vfprintf_internal_r>
 4004008:	dfc00017 	ldw	ra,0(sp)
 400400c:	dec00304 	addi	sp,sp,12
 4004010:	f800283a 	ret

04004014 <printf>:
 4004014:	defffc04 	addi	sp,sp,-16
 4004018:	dfc00015 	stw	ra,0(sp)
 400401c:	d9400115 	stw	r5,4(sp)
 4004020:	d9800215 	stw	r6,8(sp)
 4004024:	d9c00315 	stw	r7,12(sp)
 4004028:	00810074 	movhi	r2,1025
 400402c:	109eb604 	addi	r2,r2,31448
 4004030:	10800017 	ldw	r2,0(r2)
 4004034:	200b883a 	mov	r5,r4
 4004038:	d9800104 	addi	r6,sp,4
 400403c:	11000217 	ldw	r4,8(r2)
 4004040:	40064b80 	call	40064b8 <__vfprintf_internal>
 4004044:	dfc00017 	ldw	ra,0(sp)
 4004048:	dec00404 	addi	sp,sp,16
 400404c:	f800283a 	ret

04004050 <_putchar_r>:
 4004050:	21800217 	ldw	r6,8(r4)
 4004054:	400b07c1 	jmpi	400b07c <_putc_r>

04004058 <putchar>:
 4004058:	00810074 	movhi	r2,1025
 400405c:	109eb604 	addi	r2,r2,31448
 4004060:	200b883a 	mov	r5,r4
 4004064:	11000017 	ldw	r4,0(r2)
 4004068:	21800217 	ldw	r6,8(r4)
 400406c:	400b07c1 	jmpi	400b07c <_putc_r>

04004070 <_puts_r>:
 4004070:	defff604 	addi	sp,sp,-40
 4004074:	dc000715 	stw	r16,28(sp)
 4004078:	2021883a 	mov	r16,r4
 400407c:	2809883a 	mov	r4,r5
 4004080:	dc400815 	stw	r17,32(sp)
 4004084:	dfc00915 	stw	ra,36(sp)
 4004088:	2823883a 	mov	r17,r5
 400408c:	40041440 	call	4004144 <strlen>
 4004090:	10c00044 	addi	r3,r2,1
 4004094:	d8800115 	stw	r2,4(sp)
 4004098:	00810074 	movhi	r2,1025
 400409c:	10976104 	addi	r2,r2,23940
 40040a0:	d8800215 	stw	r2,8(sp)
 40040a4:	00800044 	movi	r2,1
 40040a8:	d8800315 	stw	r2,12(sp)
 40040ac:	00800084 	movi	r2,2
 40040b0:	dc400015 	stw	r17,0(sp)
 40040b4:	d8c00615 	stw	r3,24(sp)
 40040b8:	dec00415 	stw	sp,16(sp)
 40040bc:	d8800515 	stw	r2,20(sp)
 40040c0:	80000226 	beq	r16,zero,40040cc <_puts_r+0x5c>
 40040c4:	80800e17 	ldw	r2,56(r16)
 40040c8:	10001426 	beq	r2,zero,400411c <_puts_r+0xac>
 40040cc:	81400217 	ldw	r5,8(r16)
 40040d0:	2880030b 	ldhu	r2,12(r5)
 40040d4:	10c8000c 	andi	r3,r2,8192
 40040d8:	1800061e 	bne	r3,zero,40040f4 <_puts_r+0x84>
 40040dc:	29001917 	ldw	r4,100(r5)
 40040e0:	00f7ffc4 	movi	r3,-8193
 40040e4:	10880014 	ori	r2,r2,8192
 40040e8:	20c6703a 	and	r3,r4,r3
 40040ec:	2880030d 	sth	r2,12(r5)
 40040f0:	28c01915 	stw	r3,100(r5)
 40040f4:	d9800404 	addi	r6,sp,16
 40040f8:	8009883a 	mov	r4,r16
 40040fc:	4008a200 	call	4008a20 <__sfvwrite_r>
 4004100:	1000091e 	bne	r2,zero,4004128 <_puts_r+0xb8>
 4004104:	00800284 	movi	r2,10
 4004108:	dfc00917 	ldw	ra,36(sp)
 400410c:	dc400817 	ldw	r17,32(sp)
 4004110:	dc000717 	ldw	r16,28(sp)
 4004114:	dec00a04 	addi	sp,sp,40
 4004118:	f800283a 	ret
 400411c:	8009883a 	mov	r4,r16
 4004120:	400859c0 	call	400859c <__sinit>
 4004124:	003fe906 	br	40040cc <__alt_data_end+0xfc0040cc>
 4004128:	00bfffc4 	movi	r2,-1
 400412c:	003ff606 	br	4004108 <__alt_data_end+0xfc004108>

04004130 <puts>:
 4004130:	00810074 	movhi	r2,1025
 4004134:	109eb604 	addi	r2,r2,31448
 4004138:	200b883a 	mov	r5,r4
 400413c:	11000017 	ldw	r4,0(r2)
 4004140:	40040701 	jmpi	4004070 <_puts_r>

04004144 <strlen>:
 4004144:	208000cc 	andi	r2,r4,3
 4004148:	10002026 	beq	r2,zero,40041cc <strlen+0x88>
 400414c:	20800007 	ldb	r2,0(r4)
 4004150:	10002026 	beq	r2,zero,40041d4 <strlen+0x90>
 4004154:	2005883a 	mov	r2,r4
 4004158:	00000206 	br	4004164 <strlen+0x20>
 400415c:	10c00007 	ldb	r3,0(r2)
 4004160:	18001826 	beq	r3,zero,40041c4 <strlen+0x80>
 4004164:	10800044 	addi	r2,r2,1
 4004168:	10c000cc 	andi	r3,r2,3
 400416c:	183ffb1e 	bne	r3,zero,400415c <__alt_data_end+0xfc00415c>
 4004170:	10c00017 	ldw	r3,0(r2)
 4004174:	01ffbff4 	movhi	r7,65279
 4004178:	39ffbfc4 	addi	r7,r7,-257
 400417c:	00ca303a 	nor	r5,zero,r3
 4004180:	01a02074 	movhi	r6,32897
 4004184:	19c7883a 	add	r3,r3,r7
 4004188:	31a02004 	addi	r6,r6,-32640
 400418c:	1946703a 	and	r3,r3,r5
 4004190:	1986703a 	and	r3,r3,r6
 4004194:	1800091e 	bne	r3,zero,40041bc <strlen+0x78>
 4004198:	10800104 	addi	r2,r2,4
 400419c:	10c00017 	ldw	r3,0(r2)
 40041a0:	19cb883a 	add	r5,r3,r7
 40041a4:	00c6303a 	nor	r3,zero,r3
 40041a8:	28c6703a 	and	r3,r5,r3
 40041ac:	1986703a 	and	r3,r3,r6
 40041b0:	183ff926 	beq	r3,zero,4004198 <__alt_data_end+0xfc004198>
 40041b4:	00000106 	br	40041bc <strlen+0x78>
 40041b8:	10800044 	addi	r2,r2,1
 40041bc:	10c00007 	ldb	r3,0(r2)
 40041c0:	183ffd1e 	bne	r3,zero,40041b8 <__alt_data_end+0xfc0041b8>
 40041c4:	1105c83a 	sub	r2,r2,r4
 40041c8:	f800283a 	ret
 40041cc:	2005883a 	mov	r2,r4
 40041d0:	003fe706 	br	4004170 <__alt_data_end+0xfc004170>
 40041d4:	0005883a 	mov	r2,zero
 40041d8:	f800283a 	ret

040041dc <___vfprintf_internal_r>:
 40041dc:	deffb804 	addi	sp,sp,-288
 40041e0:	dfc04715 	stw	ra,284(sp)
 40041e4:	ddc04515 	stw	r23,276(sp)
 40041e8:	dd404315 	stw	r21,268(sp)
 40041ec:	d9002d15 	stw	r4,180(sp)
 40041f0:	282f883a 	mov	r23,r5
 40041f4:	302b883a 	mov	r21,r6
 40041f8:	d9c02e15 	stw	r7,184(sp)
 40041fc:	df004615 	stw	fp,280(sp)
 4004200:	dd804415 	stw	r22,272(sp)
 4004204:	dd004215 	stw	r20,264(sp)
 4004208:	dcc04115 	stw	r19,260(sp)
 400420c:	dc804015 	stw	r18,256(sp)
 4004210:	dc403f15 	stw	r17,252(sp)
 4004214:	dc003e15 	stw	r16,248(sp)
 4004218:	400911c0 	call	400911c <_localeconv_r>
 400421c:	10800017 	ldw	r2,0(r2)
 4004220:	1009883a 	mov	r4,r2
 4004224:	d8803415 	stw	r2,208(sp)
 4004228:	40041440 	call	4004144 <strlen>
 400422c:	d8803715 	stw	r2,220(sp)
 4004230:	d8802d17 	ldw	r2,180(sp)
 4004234:	10000226 	beq	r2,zero,4004240 <___vfprintf_internal_r+0x64>
 4004238:	10800e17 	ldw	r2,56(r2)
 400423c:	1000fb26 	beq	r2,zero,400462c <___vfprintf_internal_r+0x450>
 4004240:	b880030b 	ldhu	r2,12(r23)
 4004244:	10c8000c 	andi	r3,r2,8192
 4004248:	1800061e 	bne	r3,zero,4004264 <___vfprintf_internal_r+0x88>
 400424c:	b9001917 	ldw	r4,100(r23)
 4004250:	00f7ffc4 	movi	r3,-8193
 4004254:	10880014 	ori	r2,r2,8192
 4004258:	20c6703a 	and	r3,r4,r3
 400425c:	b880030d 	sth	r2,12(r23)
 4004260:	b8c01915 	stw	r3,100(r23)
 4004264:	10c0020c 	andi	r3,r2,8
 4004268:	1800c326 	beq	r3,zero,4004578 <___vfprintf_internal_r+0x39c>
 400426c:	b8c00417 	ldw	r3,16(r23)
 4004270:	1800c126 	beq	r3,zero,4004578 <___vfprintf_internal_r+0x39c>
 4004274:	1080068c 	andi	r2,r2,26
 4004278:	00c00284 	movi	r3,10
 400427c:	10c0c626 	beq	r2,r3,4004598 <___vfprintf_internal_r+0x3bc>
 4004280:	d8c00404 	addi	r3,sp,16
 4004284:	05010074 	movhi	r20,1025
 4004288:	d9001e04 	addi	r4,sp,120
 400428c:	a5177284 	addi	r20,r20,24010
 4004290:	d8c01e15 	stw	r3,120(sp)
 4004294:	d8002015 	stw	zero,128(sp)
 4004298:	d8001f15 	stw	zero,124(sp)
 400429c:	d8003315 	stw	zero,204(sp)
 40042a0:	d8003615 	stw	zero,216(sp)
 40042a4:	d8003815 	stw	zero,224(sp)
 40042a8:	1811883a 	mov	r8,r3
 40042ac:	d8003915 	stw	zero,228(sp)
 40042b0:	d8003a15 	stw	zero,232(sp)
 40042b4:	d8002f15 	stw	zero,188(sp)
 40042b8:	d9002815 	stw	r4,160(sp)
 40042bc:	a8800007 	ldb	r2,0(r21)
 40042c0:	10028b26 	beq	r2,zero,4004cf0 <___vfprintf_internal_r+0xb14>
 40042c4:	00c00944 	movi	r3,37
 40042c8:	a823883a 	mov	r17,r21
 40042cc:	10c0021e 	bne	r2,r3,40042d8 <___vfprintf_internal_r+0xfc>
 40042d0:	00001406 	br	4004324 <___vfprintf_internal_r+0x148>
 40042d4:	10c00326 	beq	r2,r3,40042e4 <___vfprintf_internal_r+0x108>
 40042d8:	8c400044 	addi	r17,r17,1
 40042dc:	88800007 	ldb	r2,0(r17)
 40042e0:	103ffc1e 	bne	r2,zero,40042d4 <__alt_data_end+0xfc0042d4>
 40042e4:	8d61c83a 	sub	r16,r17,r21
 40042e8:	80000e26 	beq	r16,zero,4004324 <___vfprintf_internal_r+0x148>
 40042ec:	d8c02017 	ldw	r3,128(sp)
 40042f0:	d8801f17 	ldw	r2,124(sp)
 40042f4:	45400015 	stw	r21,0(r8)
 40042f8:	1c07883a 	add	r3,r3,r16
 40042fc:	10800044 	addi	r2,r2,1
 4004300:	d8c02015 	stw	r3,128(sp)
 4004304:	44000115 	stw	r16,4(r8)
 4004308:	d8801f15 	stw	r2,124(sp)
 400430c:	00c001c4 	movi	r3,7
 4004310:	1880a916 	blt	r3,r2,40045b8 <___vfprintf_internal_r+0x3dc>
 4004314:	42000204 	addi	r8,r8,8
 4004318:	d9402f17 	ldw	r5,188(sp)
 400431c:	2c0b883a 	add	r5,r5,r16
 4004320:	d9402f15 	stw	r5,188(sp)
 4004324:	88800007 	ldb	r2,0(r17)
 4004328:	1000aa26 	beq	r2,zero,40045d4 <___vfprintf_internal_r+0x3f8>
 400432c:	8d400044 	addi	r21,r17,1
 4004330:	8c400047 	ldb	r17,1(r17)
 4004334:	0021883a 	mov	r16,zero
 4004338:	00bfffc4 	movi	r2,-1
 400433c:	0025883a 	mov	r18,zero
 4004340:	dc002905 	stb	r16,164(sp)
 4004344:	d8002785 	stb	zero,158(sp)
 4004348:	d8002b05 	stb	zero,172(sp)
 400434c:	d8802a15 	stw	r2,168(sp)
 4004350:	d8003115 	stw	zero,196(sp)
 4004354:	04c01604 	movi	r19,88
 4004358:	05800244 	movi	r22,9
 400435c:	9021883a 	mov	r16,r18
 4004360:	4039883a 	mov	fp,r8
 4004364:	ad400044 	addi	r21,r21,1
 4004368:	88bff804 	addi	r2,r17,-32
 400436c:	98833236 	bltu	r19,r2,4005038 <___vfprintf_internal_r+0xe5c>
 4004370:	100490ba 	slli	r2,r2,2
 4004374:	00c10034 	movhi	r3,1024
 4004378:	18d0e204 	addi	r3,r3,17288
 400437c:	10c5883a 	add	r2,r2,r3
 4004380:	10800017 	ldw	r2,0(r2)
 4004384:	1000683a 	jmp	r2
 4004388:	04004f30 	cmpltui	r16,zero,316
 400438c:	04005038 	rdprs	r16,zero,320
 4004390:	04005038 	rdprs	r16,zero,320
 4004394:	04004f50 	cmplti	r16,zero,317
 4004398:	04005038 	rdprs	r16,zero,320
 400439c:	04005038 	rdprs	r16,zero,320
 40043a0:	04005038 	rdprs	r16,zero,320
 40043a4:	04005038 	rdprs	r16,zero,320
 40043a8:	04005038 	rdprs	r16,zero,320
 40043ac:	04005038 	rdprs	r16,zero,320
 40043b0:	04004638 	rdprs	r16,zero,280
 40043b4:	04004e40 	call	4004e4 <__reset-0x3bffb1c>
 40043b8:	04005038 	rdprs	r16,zero,320
 40043bc:	040044fc 	xorhi	r16,zero,275
 40043c0:	0400465c 	xori	r16,zero,281
 40043c4:	04005038 	rdprs	r16,zero,320
 40043c8:	040046ac 	andhi	r16,zero,282
 40043cc:	040046b8 	rdprs	r16,zero,282
 40043d0:	040046b8 	rdprs	r16,zero,282
 40043d4:	040046b8 	rdprs	r16,zero,282
 40043d8:	040046b8 	rdprs	r16,zero,282
 40043dc:	040046b8 	rdprs	r16,zero,282
 40043e0:	040046b8 	rdprs	r16,zero,282
 40043e4:	040046b8 	rdprs	r16,zero,282
 40043e8:	040046b8 	rdprs	r16,zero,282
 40043ec:	040046b8 	rdprs	r16,zero,282
 40043f0:	04005038 	rdprs	r16,zero,320
 40043f4:	04005038 	rdprs	r16,zero,320
 40043f8:	04005038 	rdprs	r16,zero,320
 40043fc:	04005038 	rdprs	r16,zero,320
 4004400:	04005038 	rdprs	r16,zero,320
 4004404:	04005038 	rdprs	r16,zero,320
 4004408:	04005038 	rdprs	r16,zero,320
 400440c:	04005038 	rdprs	r16,zero,320
 4004410:	04005038 	rdprs	r16,zero,320
 4004414:	04005038 	rdprs	r16,zero,320
 4004418:	040046f4 	movhi	r16,283
 400441c:	040047bc 	xorhi	r16,zero,286
 4004420:	04005038 	rdprs	r16,zero,320
 4004424:	040047bc 	xorhi	r16,zero,286
 4004428:	04005038 	rdprs	r16,zero,320
 400442c:	04005038 	rdprs	r16,zero,320
 4004430:	04005038 	rdprs	r16,zero,320
 4004434:	04005038 	rdprs	r16,zero,320
 4004438:	04004868 	cmpgeui	r16,zero,289
 400443c:	04005038 	rdprs	r16,zero,320
 4004440:	04005038 	rdprs	r16,zero,320
 4004444:	04004874 	movhi	r16,289
 4004448:	04005038 	rdprs	r16,zero,320
 400444c:	04005038 	rdprs	r16,zero,320
 4004450:	04005038 	rdprs	r16,zero,320
 4004454:	04005038 	rdprs	r16,zero,320
 4004458:	04005038 	rdprs	r16,zero,320
 400445c:	04004cf8 	rdprs	r16,zero,307
 4004460:	04005038 	rdprs	r16,zero,320
 4004464:	04005038 	rdprs	r16,zero,320
 4004468:	04004d64 	muli	r16,zero,309
 400446c:	04005038 	rdprs	r16,zero,320
 4004470:	04005038 	rdprs	r16,zero,320
 4004474:	04005038 	rdprs	r16,zero,320
 4004478:	04005038 	rdprs	r16,zero,320
 400447c:	04005038 	rdprs	r16,zero,320
 4004480:	04005038 	rdprs	r16,zero,320
 4004484:	04005038 	rdprs	r16,zero,320
 4004488:	04005038 	rdprs	r16,zero,320
 400448c:	04005038 	rdprs	r16,zero,320
 4004490:	04005038 	rdprs	r16,zero,320
 4004494:	04004fdc 	xori	r16,zero,319
 4004498:	04004f5c 	xori	r16,zero,317
 400449c:	040047bc 	xorhi	r16,zero,286
 40044a0:	040047bc 	xorhi	r16,zero,286
 40044a4:	040047bc 	xorhi	r16,zero,286
 40044a8:	04004f7c 	xorhi	r16,zero,317
 40044ac:	04004f5c 	xori	r16,zero,317
 40044b0:	04005038 	rdprs	r16,zero,320
 40044b4:	04005038 	rdprs	r16,zero,320
 40044b8:	04004f88 	cmpgei	r16,zero,318
 40044bc:	04005038 	rdprs	r16,zero,320
 40044c0:	04004f9c 	xori	r16,zero,318
 40044c4:	04004e20 	cmpeqi	r16,zero,312
 40044c8:	04004508 	cmpgei	r16,zero,276
 40044cc:	04004e58 	cmpnei	r16,zero,313
 40044d0:	04005038 	rdprs	r16,zero,320
 40044d4:	04004e64 	muli	r16,zero,313
 40044d8:	04005038 	rdprs	r16,zero,320
 40044dc:	04004ec8 	cmpgei	r16,zero,315
 40044e0:	04005038 	rdprs	r16,zero,320
 40044e4:	04005038 	rdprs	r16,zero,320
 40044e8:	04004ee8 	cmpgeui	r16,zero,315
 40044ec:	d8c03117 	ldw	r3,196(sp)
 40044f0:	d8802e15 	stw	r2,184(sp)
 40044f4:	00c7c83a 	sub	r3,zero,r3
 40044f8:	d8c03115 	stw	r3,196(sp)
 40044fc:	84000114 	ori	r16,r16,4
 4004500:	ac400007 	ldb	r17,0(r21)
 4004504:	003f9706 	br	4004364 <__alt_data_end+0xfc004364>
 4004508:	00800c04 	movi	r2,48
 400450c:	d8802705 	stb	r2,156(sp)
 4004510:	00801e04 	movi	r2,120
 4004514:	d8802745 	stb	r2,157(sp)
 4004518:	d9002a17 	ldw	r4,168(sp)
 400451c:	d8802e17 	ldw	r2,184(sp)
 4004520:	d8002785 	stb	zero,158(sp)
 4004524:	e011883a 	mov	r8,fp
 4004528:	10c00104 	addi	r3,r2,4
 400452c:	14c00017 	ldw	r19,0(r2)
 4004530:	002d883a 	mov	r22,zero
 4004534:	80800094 	ori	r2,r16,2
 4004538:	2002ca16 	blt	r4,zero,4005064 <___vfprintf_internal_r+0xe88>
 400453c:	00bfdfc4 	movi	r2,-129
 4004540:	80a4703a 	and	r18,r16,r2
 4004544:	d8c02e15 	stw	r3,184(sp)
 4004548:	94800094 	ori	r18,r18,2
 400454c:	9802b41e 	bne	r19,zero,4005020 <___vfprintf_internal_r+0xe44>
 4004550:	01410074 	movhi	r5,1025
 4004554:	29576b04 	addi	r5,r5,23980
 4004558:	d9403915 	stw	r5,228(sp)
 400455c:	04401e04 	movi	r17,120
 4004560:	d8802a17 	ldw	r2,168(sp)
 4004564:	0039883a 	mov	fp,zero
 4004568:	1001fa26 	beq	r2,zero,4004d54 <___vfprintf_internal_r+0xb78>
 400456c:	0027883a 	mov	r19,zero
 4004570:	002d883a 	mov	r22,zero
 4004574:	00021906 	br	4004ddc <___vfprintf_internal_r+0xc00>
 4004578:	d9002d17 	ldw	r4,180(sp)
 400457c:	b80b883a 	mov	r5,r23
 4004580:	40065900 	call	4006590 <__swsetup_r>
 4004584:	1005dc1e 	bne	r2,zero,4005cf8 <___vfprintf_internal_r+0x1b1c>
 4004588:	b880030b 	ldhu	r2,12(r23)
 400458c:	00c00284 	movi	r3,10
 4004590:	1080068c 	andi	r2,r2,26
 4004594:	10ff3a1e 	bne	r2,r3,4004280 <__alt_data_end+0xfc004280>
 4004598:	b880038f 	ldh	r2,14(r23)
 400459c:	103f3816 	blt	r2,zero,4004280 <__alt_data_end+0xfc004280>
 40045a0:	d9c02e17 	ldw	r7,184(sp)
 40045a4:	d9002d17 	ldw	r4,180(sp)
 40045a8:	a80d883a 	mov	r6,r21
 40045ac:	b80b883a 	mov	r5,r23
 40045b0:	40064d40 	call	40064d4 <__sbprintf>
 40045b4:	00001106 	br	40045fc <___vfprintf_internal_r+0x420>
 40045b8:	d9002d17 	ldw	r4,180(sp)
 40045bc:	d9801e04 	addi	r6,sp,120
 40045c0:	b80b883a 	mov	r5,r23
 40045c4:	400bb240 	call	400bb24 <__sprint_r>
 40045c8:	1000081e 	bne	r2,zero,40045ec <___vfprintf_internal_r+0x410>
 40045cc:	da000404 	addi	r8,sp,16
 40045d0:	003f5106 	br	4004318 <__alt_data_end+0xfc004318>
 40045d4:	d8802017 	ldw	r2,128(sp)
 40045d8:	10000426 	beq	r2,zero,40045ec <___vfprintf_internal_r+0x410>
 40045dc:	d9002d17 	ldw	r4,180(sp)
 40045e0:	d9801e04 	addi	r6,sp,120
 40045e4:	b80b883a 	mov	r5,r23
 40045e8:	400bb240 	call	400bb24 <__sprint_r>
 40045ec:	b880030b 	ldhu	r2,12(r23)
 40045f0:	1080100c 	andi	r2,r2,64
 40045f4:	1005c01e 	bne	r2,zero,4005cf8 <___vfprintf_internal_r+0x1b1c>
 40045f8:	d8802f17 	ldw	r2,188(sp)
 40045fc:	dfc04717 	ldw	ra,284(sp)
 4004600:	df004617 	ldw	fp,280(sp)
 4004604:	ddc04517 	ldw	r23,276(sp)
 4004608:	dd804417 	ldw	r22,272(sp)
 400460c:	dd404317 	ldw	r21,268(sp)
 4004610:	dd004217 	ldw	r20,264(sp)
 4004614:	dcc04117 	ldw	r19,260(sp)
 4004618:	dc804017 	ldw	r18,256(sp)
 400461c:	dc403f17 	ldw	r17,252(sp)
 4004620:	dc003e17 	ldw	r16,248(sp)
 4004624:	dec04804 	addi	sp,sp,288
 4004628:	f800283a 	ret
 400462c:	d9002d17 	ldw	r4,180(sp)
 4004630:	400859c0 	call	400859c <__sinit>
 4004634:	003f0206 	br	4004240 <__alt_data_end+0xfc004240>
 4004638:	d9002e17 	ldw	r4,184(sp)
 400463c:	d9402e17 	ldw	r5,184(sp)
 4004640:	21000017 	ldw	r4,0(r4)
 4004644:	28800104 	addi	r2,r5,4
 4004648:	d9003115 	stw	r4,196(sp)
 400464c:	203fa716 	blt	r4,zero,40044ec <__alt_data_end+0xfc0044ec>
 4004650:	d8802e15 	stw	r2,184(sp)
 4004654:	ac400007 	ldb	r17,0(r21)
 4004658:	003f4206 	br	4004364 <__alt_data_end+0xfc004364>
 400465c:	ac400007 	ldb	r17,0(r21)
 4004660:	01000a84 	movi	r4,42
 4004664:	a8c00044 	addi	r3,r21,1
 4004668:	89075826 	beq	r17,r4,40063cc <___vfprintf_internal_r+0x21f0>
 400466c:	8cbff404 	addi	r18,r17,-48
 4004670:	b486ae36 	bltu	r22,r18,400612c <___vfprintf_internal_r+0x1f50>
 4004674:	0009883a 	mov	r4,zero
 4004678:	1823883a 	mov	r17,r3
 400467c:	01400284 	movi	r5,10
 4004680:	40034280 	call	4003428 <__mulsi3>
 4004684:	88c00007 	ldb	r3,0(r17)
 4004688:	1489883a 	add	r4,r2,r18
 400468c:	8d400044 	addi	r21,r17,1
 4004690:	1cbff404 	addi	r18,r3,-48
 4004694:	a823883a 	mov	r17,r21
 4004698:	b4bff82e 	bgeu	r22,r18,400467c <__alt_data_end+0xfc00467c>
 400469c:	1823883a 	mov	r17,r3
 40046a0:	2005f616 	blt	r4,zero,4005e7c <___vfprintf_internal_r+0x1ca0>
 40046a4:	d9002a15 	stw	r4,168(sp)
 40046a8:	003f2f06 	br	4004368 <__alt_data_end+0xfc004368>
 40046ac:	84002014 	ori	r16,r16,128
 40046b0:	ac400007 	ldb	r17,0(r21)
 40046b4:	003f2b06 	br	4004364 <__alt_data_end+0xfc004364>
 40046b8:	8cbff404 	addi	r18,r17,-48
 40046bc:	d8003115 	stw	zero,196(sp)
 40046c0:	0009883a 	mov	r4,zero
 40046c4:	a823883a 	mov	r17,r21
 40046c8:	01400284 	movi	r5,10
 40046cc:	40034280 	call	4003428 <__mulsi3>
 40046d0:	88c00007 	ldb	r3,0(r17)
 40046d4:	9089883a 	add	r4,r18,r2
 40046d8:	ad400044 	addi	r21,r21,1
 40046dc:	1cbff404 	addi	r18,r3,-48
 40046e0:	a823883a 	mov	r17,r21
 40046e4:	b4bff82e 	bgeu	r22,r18,40046c8 <__alt_data_end+0xfc0046c8>
 40046e8:	1823883a 	mov	r17,r3
 40046ec:	d9003115 	stw	r4,196(sp)
 40046f0:	003f1d06 	br	4004368 <__alt_data_end+0xfc004368>
 40046f4:	8025883a 	mov	r18,r16
 40046f8:	dc002903 	ldbu	r16,164(sp)
 40046fc:	e011883a 	mov	r8,fp
 4004700:	84003fcc 	andi	r16,r16,255
 4004704:	8007531e 	bne	r16,zero,4006454 <___vfprintf_internal_r+0x2278>
 4004708:	94800414 	ori	r18,r18,16
 400470c:	9080080c 	andi	r2,r18,32
 4004710:	1003a326 	beq	r2,zero,40055a0 <___vfprintf_internal_r+0x13c4>
 4004714:	d9002e17 	ldw	r4,184(sp)
 4004718:	20800117 	ldw	r2,4(r4)
 400471c:	24c00017 	ldw	r19,0(r4)
 4004720:	21000204 	addi	r4,r4,8
 4004724:	d9002e15 	stw	r4,184(sp)
 4004728:	102d883a 	mov	r22,r2
 400472c:	10047316 	blt	r2,zero,40058fc <___vfprintf_internal_r+0x1720>
 4004730:	d9002a17 	ldw	r4,168(sp)
 4004734:	df002783 	ldbu	fp,158(sp)
 4004738:	2003e416 	blt	r4,zero,40056cc <___vfprintf_internal_r+0x14f0>
 400473c:	00ffdfc4 	movi	r3,-129
 4004740:	9d84b03a 	or	r2,r19,r22
 4004744:	90e4703a 	and	r18,r18,r3
 4004748:	10018026 	beq	r2,zero,4004d4c <___vfprintf_internal_r+0xb70>
 400474c:	b003ab26 	beq	r22,zero,40055fc <___vfprintf_internal_r+0x1420>
 4004750:	dc402915 	stw	r17,164(sp)
 4004754:	dc001e04 	addi	r16,sp,120
 4004758:	b023883a 	mov	r17,r22
 400475c:	402d883a 	mov	r22,r8
 4004760:	9809883a 	mov	r4,r19
 4004764:	880b883a 	mov	r5,r17
 4004768:	01800284 	movi	r6,10
 400476c:	000f883a 	mov	r7,zero
 4004770:	400e0680 	call	400e068 <__umoddi3>
 4004774:	10800c04 	addi	r2,r2,48
 4004778:	843fffc4 	addi	r16,r16,-1
 400477c:	9809883a 	mov	r4,r19
 4004780:	880b883a 	mov	r5,r17
 4004784:	80800005 	stb	r2,0(r16)
 4004788:	01800284 	movi	r6,10
 400478c:	000f883a 	mov	r7,zero
 4004790:	400da6c0 	call	400da6c <__udivdi3>
 4004794:	1027883a 	mov	r19,r2
 4004798:	10c4b03a 	or	r2,r2,r3
 400479c:	1823883a 	mov	r17,r3
 40047a0:	103fef1e 	bne	r2,zero,4004760 <__alt_data_end+0xfc004760>
 40047a4:	d8c02817 	ldw	r3,160(sp)
 40047a8:	dc402917 	ldw	r17,164(sp)
 40047ac:	b011883a 	mov	r8,r22
 40047b0:	1c07c83a 	sub	r3,r3,r16
 40047b4:	d8c02b15 	stw	r3,172(sp)
 40047b8:	00005f06 	br	4004938 <___vfprintf_internal_r+0x75c>
 40047bc:	8025883a 	mov	r18,r16
 40047c0:	dc002903 	ldbu	r16,164(sp)
 40047c4:	e011883a 	mov	r8,fp
 40047c8:	84003fcc 	andi	r16,r16,255
 40047cc:	80071e1e 	bne	r16,zero,4006448 <___vfprintf_internal_r+0x226c>
 40047d0:	9080020c 	andi	r2,r18,8
 40047d4:	1004af26 	beq	r2,zero,4005a94 <___vfprintf_internal_r+0x18b8>
 40047d8:	d9002e17 	ldw	r4,184(sp)
 40047dc:	d9402e17 	ldw	r5,184(sp)
 40047e0:	d8802e17 	ldw	r2,184(sp)
 40047e4:	21000017 	ldw	r4,0(r4)
 40047e8:	29400117 	ldw	r5,4(r5)
 40047ec:	10800204 	addi	r2,r2,8
 40047f0:	d9003615 	stw	r4,216(sp)
 40047f4:	d9403815 	stw	r5,224(sp)
 40047f8:	d8802e15 	stw	r2,184(sp)
 40047fc:	d9003617 	ldw	r4,216(sp)
 4004800:	d9403817 	ldw	r5,224(sp)
 4004804:	da003d15 	stw	r8,244(sp)
 4004808:	04000044 	movi	r16,1
 400480c:	400b7480 	call	400b748 <__fpclassifyd>
 4004810:	da003d17 	ldw	r8,244(sp)
 4004814:	1404441e 	bne	r2,r16,4005928 <___vfprintf_internal_r+0x174c>
 4004818:	d9003617 	ldw	r4,216(sp)
 400481c:	d9403817 	ldw	r5,224(sp)
 4004820:	000d883a 	mov	r6,zero
 4004824:	000f883a 	mov	r7,zero
 4004828:	400fa0c0 	call	400fa0c <__ledf2>
 400482c:	da003d17 	ldw	r8,244(sp)
 4004830:	1005e316 	blt	r2,zero,4005fc0 <___vfprintf_internal_r+0x1de4>
 4004834:	df002783 	ldbu	fp,158(sp)
 4004838:	008011c4 	movi	r2,71
 400483c:	1445580e 	bge	r2,r17,4005da0 <___vfprintf_internal_r+0x1bc4>
 4004840:	04010074 	movhi	r16,1025
 4004844:	84176304 	addi	r16,r16,23948
 4004848:	00c000c4 	movi	r3,3
 400484c:	00bfdfc4 	movi	r2,-129
 4004850:	d8c02915 	stw	r3,164(sp)
 4004854:	90a4703a 	and	r18,r18,r2
 4004858:	d8c02b15 	stw	r3,172(sp)
 400485c:	d8002a15 	stw	zero,168(sp)
 4004860:	d8003215 	stw	zero,200(sp)
 4004864:	00003a06 	br	4004950 <___vfprintf_internal_r+0x774>
 4004868:	84000214 	ori	r16,r16,8
 400486c:	ac400007 	ldb	r17,0(r21)
 4004870:	003ebc06 	br	4004364 <__alt_data_end+0xfc004364>
 4004874:	8025883a 	mov	r18,r16
 4004878:	dc002903 	ldbu	r16,164(sp)
 400487c:	e011883a 	mov	r8,fp
 4004880:	84003fcc 	andi	r16,r16,255
 4004884:	8007001e 	bne	r16,zero,4006488 <___vfprintf_internal_r+0x22ac>
 4004888:	94800414 	ori	r18,r18,16
 400488c:	9080080c 	andi	r2,r18,32
 4004890:	1002fa26 	beq	r2,zero,400547c <___vfprintf_internal_r+0x12a0>
 4004894:	d9002e17 	ldw	r4,184(sp)
 4004898:	d9402a17 	ldw	r5,168(sp)
 400489c:	d8002785 	stb	zero,158(sp)
 40048a0:	20800204 	addi	r2,r4,8
 40048a4:	24c00017 	ldw	r19,0(r4)
 40048a8:	25800117 	ldw	r22,4(r4)
 40048ac:	2804b116 	blt	r5,zero,4005b74 <___vfprintf_internal_r+0x1998>
 40048b0:	013fdfc4 	movi	r4,-129
 40048b4:	9d86b03a 	or	r3,r19,r22
 40048b8:	d8802e15 	stw	r2,184(sp)
 40048bc:	9124703a 	and	r18,r18,r4
 40048c0:	1802fb1e 	bne	r3,zero,40054b0 <___vfprintf_internal_r+0x12d4>
 40048c4:	d8c02a17 	ldw	r3,168(sp)
 40048c8:	0039883a 	mov	fp,zero
 40048cc:	1805e526 	beq	r3,zero,4006064 <___vfprintf_internal_r+0x1e88>
 40048d0:	0027883a 	mov	r19,zero
 40048d4:	002d883a 	mov	r22,zero
 40048d8:	dc001e04 	addi	r16,sp,120
 40048dc:	9806d0fa 	srli	r3,r19,3
 40048e0:	b008977a 	slli	r4,r22,29
 40048e4:	b02cd0fa 	srli	r22,r22,3
 40048e8:	9cc001cc 	andi	r19,r19,7
 40048ec:	98800c04 	addi	r2,r19,48
 40048f0:	843fffc4 	addi	r16,r16,-1
 40048f4:	20e6b03a 	or	r19,r4,r3
 40048f8:	80800005 	stb	r2,0(r16)
 40048fc:	9d86b03a 	or	r3,r19,r22
 4004900:	183ff61e 	bne	r3,zero,40048dc <__alt_data_end+0xfc0048dc>
 4004904:	90c0004c 	andi	r3,r18,1
 4004908:	18014126 	beq	r3,zero,4004e10 <___vfprintf_internal_r+0xc34>
 400490c:	10803fcc 	andi	r2,r2,255
 4004910:	1080201c 	xori	r2,r2,128
 4004914:	10bfe004 	addi	r2,r2,-128
 4004918:	00c00c04 	movi	r3,48
 400491c:	10c13c26 	beq	r2,r3,4004e10 <___vfprintf_internal_r+0xc34>
 4004920:	80ffffc5 	stb	r3,-1(r16)
 4004924:	d8c02817 	ldw	r3,160(sp)
 4004928:	80bfffc4 	addi	r2,r16,-1
 400492c:	1021883a 	mov	r16,r2
 4004930:	1887c83a 	sub	r3,r3,r2
 4004934:	d8c02b15 	stw	r3,172(sp)
 4004938:	d8802b17 	ldw	r2,172(sp)
 400493c:	d9002a17 	ldw	r4,168(sp)
 4004940:	1100010e 	bge	r2,r4,4004948 <___vfprintf_internal_r+0x76c>
 4004944:	2005883a 	mov	r2,r4
 4004948:	d8802915 	stw	r2,164(sp)
 400494c:	d8003215 	stw	zero,200(sp)
 4004950:	e7003fcc 	andi	fp,fp,255
 4004954:	e700201c 	xori	fp,fp,128
 4004958:	e73fe004 	addi	fp,fp,-128
 400495c:	e0000326 	beq	fp,zero,400496c <___vfprintf_internal_r+0x790>
 4004960:	d8c02917 	ldw	r3,164(sp)
 4004964:	18c00044 	addi	r3,r3,1
 4004968:	d8c02915 	stw	r3,164(sp)
 400496c:	90c0008c 	andi	r3,r18,2
 4004970:	d8c02c15 	stw	r3,176(sp)
 4004974:	18000326 	beq	r3,zero,4004984 <___vfprintf_internal_r+0x7a8>
 4004978:	d8c02917 	ldw	r3,164(sp)
 400497c:	18c00084 	addi	r3,r3,2
 4004980:	d8c02915 	stw	r3,164(sp)
 4004984:	90c0210c 	andi	r3,r18,132
 4004988:	d8c03015 	stw	r3,192(sp)
 400498c:	1801c51e 	bne	r3,zero,40050a4 <___vfprintf_internal_r+0xec8>
 4004990:	d9003117 	ldw	r4,196(sp)
 4004994:	d8c02917 	ldw	r3,164(sp)
 4004998:	20e7c83a 	sub	r19,r4,r3
 400499c:	04c1c10e 	bge	zero,r19,40050a4 <___vfprintf_internal_r+0xec8>
 40049a0:	02400404 	movi	r9,16
 40049a4:	d8c02017 	ldw	r3,128(sp)
 40049a8:	d8801f17 	ldw	r2,124(sp)
 40049ac:	4cc52f0e 	bge	r9,r19,4005e6c <___vfprintf_internal_r+0x1c90>
 40049b0:	01410074 	movhi	r5,1025
 40049b4:	29577684 	addi	r5,r5,24026
 40049b8:	dc403b15 	stw	r17,236(sp)
 40049bc:	d9403515 	stw	r5,212(sp)
 40049c0:	9823883a 	mov	r17,r19
 40049c4:	482d883a 	mov	r22,r9
 40049c8:	9027883a 	mov	r19,r18
 40049cc:	070001c4 	movi	fp,7
 40049d0:	8025883a 	mov	r18,r16
 40049d4:	dc002d17 	ldw	r16,180(sp)
 40049d8:	00000306 	br	40049e8 <___vfprintf_internal_r+0x80c>
 40049dc:	8c7ffc04 	addi	r17,r17,-16
 40049e0:	42000204 	addi	r8,r8,8
 40049e4:	b440130e 	bge	r22,r17,4004a34 <___vfprintf_internal_r+0x858>
 40049e8:	01010074 	movhi	r4,1025
 40049ec:	18c00404 	addi	r3,r3,16
 40049f0:	10800044 	addi	r2,r2,1
 40049f4:	21177684 	addi	r4,r4,24026
 40049f8:	41000015 	stw	r4,0(r8)
 40049fc:	45800115 	stw	r22,4(r8)
 4004a00:	d8c02015 	stw	r3,128(sp)
 4004a04:	d8801f15 	stw	r2,124(sp)
 4004a08:	e0bff40e 	bge	fp,r2,40049dc <__alt_data_end+0xfc0049dc>
 4004a0c:	d9801e04 	addi	r6,sp,120
 4004a10:	b80b883a 	mov	r5,r23
 4004a14:	8009883a 	mov	r4,r16
 4004a18:	400bb240 	call	400bb24 <__sprint_r>
 4004a1c:	103ef31e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4004a20:	8c7ffc04 	addi	r17,r17,-16
 4004a24:	d8c02017 	ldw	r3,128(sp)
 4004a28:	d8801f17 	ldw	r2,124(sp)
 4004a2c:	da000404 	addi	r8,sp,16
 4004a30:	b47fed16 	blt	r22,r17,40049e8 <__alt_data_end+0xfc0049e8>
 4004a34:	9021883a 	mov	r16,r18
 4004a38:	9825883a 	mov	r18,r19
 4004a3c:	8827883a 	mov	r19,r17
 4004a40:	dc403b17 	ldw	r17,236(sp)
 4004a44:	d9403517 	ldw	r5,212(sp)
 4004a48:	98c7883a 	add	r3,r19,r3
 4004a4c:	10800044 	addi	r2,r2,1
 4004a50:	41400015 	stw	r5,0(r8)
 4004a54:	44c00115 	stw	r19,4(r8)
 4004a58:	d8c02015 	stw	r3,128(sp)
 4004a5c:	d8801f15 	stw	r2,124(sp)
 4004a60:	010001c4 	movi	r4,7
 4004a64:	2082c516 	blt	r4,r2,400557c <___vfprintf_internal_r+0x13a0>
 4004a68:	df002787 	ldb	fp,158(sp)
 4004a6c:	42000204 	addi	r8,r8,8
 4004a70:	e0000c26 	beq	fp,zero,4004aa4 <___vfprintf_internal_r+0x8c8>
 4004a74:	d8801f17 	ldw	r2,124(sp)
 4004a78:	d9002784 	addi	r4,sp,158
 4004a7c:	18c00044 	addi	r3,r3,1
 4004a80:	10800044 	addi	r2,r2,1
 4004a84:	41000015 	stw	r4,0(r8)
 4004a88:	01000044 	movi	r4,1
 4004a8c:	41000115 	stw	r4,4(r8)
 4004a90:	d8c02015 	stw	r3,128(sp)
 4004a94:	d8801f15 	stw	r2,124(sp)
 4004a98:	010001c4 	movi	r4,7
 4004a9c:	20825e16 	blt	r4,r2,4005418 <___vfprintf_internal_r+0x123c>
 4004aa0:	42000204 	addi	r8,r8,8
 4004aa4:	d8802c17 	ldw	r2,176(sp)
 4004aa8:	10000c26 	beq	r2,zero,4004adc <___vfprintf_internal_r+0x900>
 4004aac:	d8801f17 	ldw	r2,124(sp)
 4004ab0:	d9002704 	addi	r4,sp,156
 4004ab4:	18c00084 	addi	r3,r3,2
 4004ab8:	10800044 	addi	r2,r2,1
 4004abc:	41000015 	stw	r4,0(r8)
 4004ac0:	01000084 	movi	r4,2
 4004ac4:	41000115 	stw	r4,4(r8)
 4004ac8:	d8c02015 	stw	r3,128(sp)
 4004acc:	d8801f15 	stw	r2,124(sp)
 4004ad0:	010001c4 	movi	r4,7
 4004ad4:	20825816 	blt	r4,r2,4005438 <___vfprintf_internal_r+0x125c>
 4004ad8:	42000204 	addi	r8,r8,8
 4004adc:	d9003017 	ldw	r4,192(sp)
 4004ae0:	00802004 	movi	r2,128
 4004ae4:	2081bb26 	beq	r4,r2,40051d4 <___vfprintf_internal_r+0xff8>
 4004ae8:	d9402a17 	ldw	r5,168(sp)
 4004aec:	d8802b17 	ldw	r2,172(sp)
 4004af0:	28adc83a 	sub	r22,r5,r2
 4004af4:	0580310e 	bge	zero,r22,4004bbc <___vfprintf_internal_r+0x9e0>
 4004af8:	07000404 	movi	fp,16
 4004afc:	d8801f17 	ldw	r2,124(sp)
 4004b00:	e584360e 	bge	fp,r22,4005bdc <___vfprintf_internal_r+0x1a00>
 4004b04:	01410074 	movhi	r5,1025
 4004b08:	29577284 	addi	r5,r5,24010
 4004b0c:	dc402a15 	stw	r17,168(sp)
 4004b10:	d9402c15 	stw	r5,176(sp)
 4004b14:	b023883a 	mov	r17,r22
 4004b18:	04c001c4 	movi	r19,7
 4004b1c:	a82d883a 	mov	r22,r21
 4004b20:	902b883a 	mov	r21,r18
 4004b24:	8025883a 	mov	r18,r16
 4004b28:	dc002d17 	ldw	r16,180(sp)
 4004b2c:	00000306 	br	4004b3c <___vfprintf_internal_r+0x960>
 4004b30:	8c7ffc04 	addi	r17,r17,-16
 4004b34:	42000204 	addi	r8,r8,8
 4004b38:	e440110e 	bge	fp,r17,4004b80 <___vfprintf_internal_r+0x9a4>
 4004b3c:	18c00404 	addi	r3,r3,16
 4004b40:	10800044 	addi	r2,r2,1
 4004b44:	45000015 	stw	r20,0(r8)
 4004b48:	47000115 	stw	fp,4(r8)
 4004b4c:	d8c02015 	stw	r3,128(sp)
 4004b50:	d8801f15 	stw	r2,124(sp)
 4004b54:	98bff60e 	bge	r19,r2,4004b30 <__alt_data_end+0xfc004b30>
 4004b58:	d9801e04 	addi	r6,sp,120
 4004b5c:	b80b883a 	mov	r5,r23
 4004b60:	8009883a 	mov	r4,r16
 4004b64:	400bb240 	call	400bb24 <__sprint_r>
 4004b68:	103ea01e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4004b6c:	8c7ffc04 	addi	r17,r17,-16
 4004b70:	d8c02017 	ldw	r3,128(sp)
 4004b74:	d8801f17 	ldw	r2,124(sp)
 4004b78:	da000404 	addi	r8,sp,16
 4004b7c:	e47fef16 	blt	fp,r17,4004b3c <__alt_data_end+0xfc004b3c>
 4004b80:	9021883a 	mov	r16,r18
 4004b84:	a825883a 	mov	r18,r21
 4004b88:	b02b883a 	mov	r21,r22
 4004b8c:	882d883a 	mov	r22,r17
 4004b90:	dc402a17 	ldw	r17,168(sp)
 4004b94:	d9002c17 	ldw	r4,176(sp)
 4004b98:	1d87883a 	add	r3,r3,r22
 4004b9c:	10800044 	addi	r2,r2,1
 4004ba0:	41000015 	stw	r4,0(r8)
 4004ba4:	45800115 	stw	r22,4(r8)
 4004ba8:	d8c02015 	stw	r3,128(sp)
 4004bac:	d8801f15 	stw	r2,124(sp)
 4004bb0:	010001c4 	movi	r4,7
 4004bb4:	20821016 	blt	r4,r2,40053f8 <___vfprintf_internal_r+0x121c>
 4004bb8:	42000204 	addi	r8,r8,8
 4004bbc:	9080400c 	andi	r2,r18,256
 4004bc0:	10013a1e 	bne	r2,zero,40050ac <___vfprintf_internal_r+0xed0>
 4004bc4:	d9402b17 	ldw	r5,172(sp)
 4004bc8:	d8801f17 	ldw	r2,124(sp)
 4004bcc:	44000015 	stw	r16,0(r8)
 4004bd0:	1947883a 	add	r3,r3,r5
 4004bd4:	10800044 	addi	r2,r2,1
 4004bd8:	41400115 	stw	r5,4(r8)
 4004bdc:	d8c02015 	stw	r3,128(sp)
 4004be0:	d8801f15 	stw	r2,124(sp)
 4004be4:	010001c4 	movi	r4,7
 4004be8:	2081f516 	blt	r4,r2,40053c0 <___vfprintf_internal_r+0x11e4>
 4004bec:	42000204 	addi	r8,r8,8
 4004bf0:	9480010c 	andi	r18,r18,4
 4004bf4:	90003226 	beq	r18,zero,4004cc0 <___vfprintf_internal_r+0xae4>
 4004bf8:	d9403117 	ldw	r5,196(sp)
 4004bfc:	d8802917 	ldw	r2,164(sp)
 4004c00:	28a1c83a 	sub	r16,r5,r2
 4004c04:	04002e0e 	bge	zero,r16,4004cc0 <___vfprintf_internal_r+0xae4>
 4004c08:	04400404 	movi	r17,16
 4004c0c:	d8801f17 	ldw	r2,124(sp)
 4004c10:	8c04c40e 	bge	r17,r16,4005f24 <___vfprintf_internal_r+0x1d48>
 4004c14:	01410074 	movhi	r5,1025
 4004c18:	29577684 	addi	r5,r5,24026
 4004c1c:	d9403515 	stw	r5,212(sp)
 4004c20:	048001c4 	movi	r18,7
 4004c24:	dcc02d17 	ldw	r19,180(sp)
 4004c28:	00000306 	br	4004c38 <___vfprintf_internal_r+0xa5c>
 4004c2c:	843ffc04 	addi	r16,r16,-16
 4004c30:	42000204 	addi	r8,r8,8
 4004c34:	8c00130e 	bge	r17,r16,4004c84 <___vfprintf_internal_r+0xaa8>
 4004c38:	01010074 	movhi	r4,1025
 4004c3c:	18c00404 	addi	r3,r3,16
 4004c40:	10800044 	addi	r2,r2,1
 4004c44:	21177684 	addi	r4,r4,24026
 4004c48:	41000015 	stw	r4,0(r8)
 4004c4c:	44400115 	stw	r17,4(r8)
 4004c50:	d8c02015 	stw	r3,128(sp)
 4004c54:	d8801f15 	stw	r2,124(sp)
 4004c58:	90bff40e 	bge	r18,r2,4004c2c <__alt_data_end+0xfc004c2c>
 4004c5c:	d9801e04 	addi	r6,sp,120
 4004c60:	b80b883a 	mov	r5,r23
 4004c64:	9809883a 	mov	r4,r19
 4004c68:	400bb240 	call	400bb24 <__sprint_r>
 4004c6c:	103e5f1e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4004c70:	843ffc04 	addi	r16,r16,-16
 4004c74:	d8c02017 	ldw	r3,128(sp)
 4004c78:	d8801f17 	ldw	r2,124(sp)
 4004c7c:	da000404 	addi	r8,sp,16
 4004c80:	8c3fed16 	blt	r17,r16,4004c38 <__alt_data_end+0xfc004c38>
 4004c84:	d9403517 	ldw	r5,212(sp)
 4004c88:	1c07883a 	add	r3,r3,r16
 4004c8c:	10800044 	addi	r2,r2,1
 4004c90:	41400015 	stw	r5,0(r8)
 4004c94:	44000115 	stw	r16,4(r8)
 4004c98:	d8c02015 	stw	r3,128(sp)
 4004c9c:	d8801f15 	stw	r2,124(sp)
 4004ca0:	010001c4 	movi	r4,7
 4004ca4:	2080060e 	bge	r4,r2,4004cc0 <___vfprintf_internal_r+0xae4>
 4004ca8:	d9002d17 	ldw	r4,180(sp)
 4004cac:	d9801e04 	addi	r6,sp,120
 4004cb0:	b80b883a 	mov	r5,r23
 4004cb4:	400bb240 	call	400bb24 <__sprint_r>
 4004cb8:	103e4c1e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4004cbc:	d8c02017 	ldw	r3,128(sp)
 4004cc0:	d8803117 	ldw	r2,196(sp)
 4004cc4:	d9002917 	ldw	r4,164(sp)
 4004cc8:	1100010e 	bge	r2,r4,4004cd0 <___vfprintf_internal_r+0xaf4>
 4004ccc:	2005883a 	mov	r2,r4
 4004cd0:	d9402f17 	ldw	r5,188(sp)
 4004cd4:	288b883a 	add	r5,r5,r2
 4004cd8:	d9402f15 	stw	r5,188(sp)
 4004cdc:	1801c01e 	bne	r3,zero,40053e0 <___vfprintf_internal_r+0x1204>
 4004ce0:	a8800007 	ldb	r2,0(r21)
 4004ce4:	d8001f15 	stw	zero,124(sp)
 4004ce8:	da000404 	addi	r8,sp,16
 4004cec:	103d751e 	bne	r2,zero,40042c4 <__alt_data_end+0xfc0042c4>
 4004cf0:	a823883a 	mov	r17,r21
 4004cf4:	003d8b06 	br	4004324 <__alt_data_end+0xfc004324>
 4004cf8:	8025883a 	mov	r18,r16
 4004cfc:	dc002903 	ldbu	r16,164(sp)
 4004d00:	e011883a 	mov	r8,fp
 4004d04:	84003fcc 	andi	r16,r16,255
 4004d08:	8005e51e 	bne	r16,zero,40064a0 <___vfprintf_internal_r+0x22c4>
 4004d0c:	94800414 	ori	r18,r18,16
 4004d10:	9080080c 	andi	r2,r18,32
 4004d14:	10022b26 	beq	r2,zero,40055c4 <___vfprintf_internal_r+0x13e8>
 4004d18:	d9002e17 	ldw	r4,184(sp)
 4004d1c:	d9402a17 	ldw	r5,168(sp)
 4004d20:	d8002785 	stb	zero,158(sp)
 4004d24:	20c00204 	addi	r3,r4,8
 4004d28:	24c00017 	ldw	r19,0(r4)
 4004d2c:	25800117 	ldw	r22,4(r4)
 4004d30:	28042e16 	blt	r5,zero,4005dec <___vfprintf_internal_r+0x1c10>
 4004d34:	013fdfc4 	movi	r4,-129
 4004d38:	9d84b03a 	or	r2,r19,r22
 4004d3c:	d8c02e15 	stw	r3,184(sp)
 4004d40:	9124703a 	and	r18,r18,r4
 4004d44:	0039883a 	mov	fp,zero
 4004d48:	103e801e 	bne	r2,zero,400474c <__alt_data_end+0xfc00474c>
 4004d4c:	d9002a17 	ldw	r4,168(sp)
 4004d50:	2002e01e 	bne	r4,zero,40058d4 <___vfprintf_internal_r+0x16f8>
 4004d54:	d8002a15 	stw	zero,168(sp)
 4004d58:	d8002b15 	stw	zero,172(sp)
 4004d5c:	dc001e04 	addi	r16,sp,120
 4004d60:	003ef506 	br	4004938 <__alt_data_end+0xfc004938>
 4004d64:	8025883a 	mov	r18,r16
 4004d68:	dc002903 	ldbu	r16,164(sp)
 4004d6c:	e011883a 	mov	r8,fp
 4004d70:	84003fcc 	andi	r16,r16,255
 4004d74:	8005ba1e 	bne	r16,zero,4006460 <___vfprintf_internal_r+0x2284>
 4004d78:	01010074 	movhi	r4,1025
 4004d7c:	21176604 	addi	r4,r4,23960
 4004d80:	d9003915 	stw	r4,228(sp)
 4004d84:	9080080c 	andi	r2,r18,32
 4004d88:	10006126 	beq	r2,zero,4004f10 <___vfprintf_internal_r+0xd34>
 4004d8c:	d9402e17 	ldw	r5,184(sp)
 4004d90:	2cc00017 	ldw	r19,0(r5)
 4004d94:	2d800117 	ldw	r22,4(r5)
 4004d98:	29400204 	addi	r5,r5,8
 4004d9c:	d9402e15 	stw	r5,184(sp)
 4004da0:	9080004c 	andi	r2,r18,1
 4004da4:	1001ac26 	beq	r2,zero,4005458 <___vfprintf_internal_r+0x127c>
 4004da8:	9d84b03a 	or	r2,r19,r22
 4004dac:	10038526 	beq	r2,zero,4005bc4 <___vfprintf_internal_r+0x19e8>
 4004db0:	d8c02a17 	ldw	r3,168(sp)
 4004db4:	00800c04 	movi	r2,48
 4004db8:	d8802705 	stb	r2,156(sp)
 4004dbc:	dc402745 	stb	r17,157(sp)
 4004dc0:	d8002785 	stb	zero,158(sp)
 4004dc4:	90800094 	ori	r2,r18,2
 4004dc8:	18047916 	blt	r3,zero,4005fb0 <___vfprintf_internal_r+0x1dd4>
 4004dcc:	00bfdfc4 	movi	r2,-129
 4004dd0:	90a4703a 	and	r18,r18,r2
 4004dd4:	94800094 	ori	r18,r18,2
 4004dd8:	0039883a 	mov	fp,zero
 4004ddc:	d9003917 	ldw	r4,228(sp)
 4004de0:	dc001e04 	addi	r16,sp,120
 4004de4:	988003cc 	andi	r2,r19,15
 4004de8:	b006973a 	slli	r3,r22,28
 4004dec:	2085883a 	add	r2,r4,r2
 4004df0:	9826d13a 	srli	r19,r19,4
 4004df4:	10800003 	ldbu	r2,0(r2)
 4004df8:	b02cd13a 	srli	r22,r22,4
 4004dfc:	843fffc4 	addi	r16,r16,-1
 4004e00:	1ce6b03a 	or	r19,r3,r19
 4004e04:	80800005 	stb	r2,0(r16)
 4004e08:	9d84b03a 	or	r2,r19,r22
 4004e0c:	103ff51e 	bne	r2,zero,4004de4 <__alt_data_end+0xfc004de4>
 4004e10:	d8c02817 	ldw	r3,160(sp)
 4004e14:	1c07c83a 	sub	r3,r3,r16
 4004e18:	d8c02b15 	stw	r3,172(sp)
 4004e1c:	003ec606 	br	4004938 <__alt_data_end+0xfc004938>
 4004e20:	8025883a 	mov	r18,r16
 4004e24:	dc002903 	ldbu	r16,164(sp)
 4004e28:	e011883a 	mov	r8,fp
 4004e2c:	84003fcc 	andi	r16,r16,255
 4004e30:	803e9626 	beq	r16,zero,400488c <__alt_data_end+0xfc00488c>
 4004e34:	d8c02b03 	ldbu	r3,172(sp)
 4004e38:	d8c02785 	stb	r3,158(sp)
 4004e3c:	003e9306 	br	400488c <__alt_data_end+0xfc00488c>
 4004e40:	00c00044 	movi	r3,1
 4004e44:	d8c02905 	stb	r3,164(sp)
 4004e48:	00c00ac4 	movi	r3,43
 4004e4c:	d8c02b05 	stb	r3,172(sp)
 4004e50:	ac400007 	ldb	r17,0(r21)
 4004e54:	003d4306 	br	4004364 <__alt_data_end+0xfc004364>
 4004e58:	84000814 	ori	r16,r16,32
 4004e5c:	ac400007 	ldb	r17,0(r21)
 4004e60:	003d4006 	br	4004364 <__alt_data_end+0xfc004364>
 4004e64:	d8802e17 	ldw	r2,184(sp)
 4004e68:	8025883a 	mov	r18,r16
 4004e6c:	d8002785 	stb	zero,158(sp)
 4004e70:	14000017 	ldw	r16,0(r2)
 4004e74:	e011883a 	mov	r8,fp
 4004e78:	14c00104 	addi	r19,r2,4
 4004e7c:	80042d26 	beq	r16,zero,4005f34 <___vfprintf_internal_r+0x1d58>
 4004e80:	d8c02a17 	ldw	r3,168(sp)
 4004e84:	1803e416 	blt	r3,zero,4005e18 <___vfprintf_internal_r+0x1c3c>
 4004e88:	180d883a 	mov	r6,r3
 4004e8c:	000b883a 	mov	r5,zero
 4004e90:	8009883a 	mov	r4,r16
 4004e94:	df003d15 	stw	fp,244(sp)
 4004e98:	4009b140 	call	4009b14 <memchr>
 4004e9c:	da003d17 	ldw	r8,244(sp)
 4004ea0:	10046826 	beq	r2,zero,4006044 <___vfprintf_internal_r+0x1e68>
 4004ea4:	1405c83a 	sub	r2,r2,r16
 4004ea8:	d8802b15 	stw	r2,172(sp)
 4004eac:	1003e016 	blt	r2,zero,4005e30 <___vfprintf_internal_r+0x1c54>
 4004eb0:	df002783 	ldbu	fp,158(sp)
 4004eb4:	d8802915 	stw	r2,164(sp)
 4004eb8:	dcc02e15 	stw	r19,184(sp)
 4004ebc:	d8002a15 	stw	zero,168(sp)
 4004ec0:	d8003215 	stw	zero,200(sp)
 4004ec4:	003ea206 	br	4004950 <__alt_data_end+0xfc004950>
 4004ec8:	8025883a 	mov	r18,r16
 4004ecc:	dc002903 	ldbu	r16,164(sp)
 4004ed0:	e011883a 	mov	r8,fp
 4004ed4:	84003fcc 	andi	r16,r16,255
 4004ed8:	803f8d26 	beq	r16,zero,4004d10 <__alt_data_end+0xfc004d10>
 4004edc:	d8c02b03 	ldbu	r3,172(sp)
 4004ee0:	d8c02785 	stb	r3,158(sp)
 4004ee4:	003f8a06 	br	4004d10 <__alt_data_end+0xfc004d10>
 4004ee8:	8025883a 	mov	r18,r16
 4004eec:	dc002903 	ldbu	r16,164(sp)
 4004ef0:	e011883a 	mov	r8,fp
 4004ef4:	84003fcc 	andi	r16,r16,255
 4004ef8:	8005661e 	bne	r16,zero,4006494 <___vfprintf_internal_r+0x22b8>
 4004efc:	01010074 	movhi	r4,1025
 4004f00:	21176b04 	addi	r4,r4,23980
 4004f04:	d9003915 	stw	r4,228(sp)
 4004f08:	9080080c 	andi	r2,r18,32
 4004f0c:	103f9f1e 	bne	r2,zero,4004d8c <__alt_data_end+0xfc004d8c>
 4004f10:	9080040c 	andi	r2,r18,16
 4004f14:	1002eb26 	beq	r2,zero,4005ac4 <___vfprintf_internal_r+0x18e8>
 4004f18:	d8802e17 	ldw	r2,184(sp)
 4004f1c:	002d883a 	mov	r22,zero
 4004f20:	14c00017 	ldw	r19,0(r2)
 4004f24:	10800104 	addi	r2,r2,4
 4004f28:	d8802e15 	stw	r2,184(sp)
 4004f2c:	003f9c06 	br	4004da0 <__alt_data_end+0xfc004da0>
 4004f30:	d8802b07 	ldb	r2,172(sp)
 4004f34:	1002e11e 	bne	r2,zero,4005abc <___vfprintf_internal_r+0x18e0>
 4004f38:	00c00044 	movi	r3,1
 4004f3c:	d8c02905 	stb	r3,164(sp)
 4004f40:	00c00804 	movi	r3,32
 4004f44:	d8c02b05 	stb	r3,172(sp)
 4004f48:	ac400007 	ldb	r17,0(r21)
 4004f4c:	003d0506 	br	4004364 <__alt_data_end+0xfc004364>
 4004f50:	84000054 	ori	r16,r16,1
 4004f54:	ac400007 	ldb	r17,0(r21)
 4004f58:	003d0206 	br	4004364 <__alt_data_end+0xfc004364>
 4004f5c:	8025883a 	mov	r18,r16
 4004f60:	dc002903 	ldbu	r16,164(sp)
 4004f64:	e011883a 	mov	r8,fp
 4004f68:	84003fcc 	andi	r16,r16,255
 4004f6c:	803de726 	beq	r16,zero,400470c <__alt_data_end+0xfc00470c>
 4004f70:	d8c02b03 	ldbu	r3,172(sp)
 4004f74:	d8c02785 	stb	r3,158(sp)
 4004f78:	003de406 	br	400470c <__alt_data_end+0xfc00470c>
 4004f7c:	84001014 	ori	r16,r16,64
 4004f80:	ac400007 	ldb	r17,0(r21)
 4004f84:	003cf706 	br	4004364 <__alt_data_end+0xfc004364>
 4004f88:	ac400007 	ldb	r17,0(r21)
 4004f8c:	00801b04 	movi	r2,108
 4004f90:	88838f26 	beq	r17,r2,4005dd0 <___vfprintf_internal_r+0x1bf4>
 4004f94:	84000414 	ori	r16,r16,16
 4004f98:	003cf206 	br	4004364 <__alt_data_end+0xfc004364>
 4004f9c:	8025883a 	mov	r18,r16
 4004fa0:	dc002903 	ldbu	r16,164(sp)
 4004fa4:	e011883a 	mov	r8,fp
 4004fa8:	84003fcc 	andi	r16,r16,255
 4004fac:	80053f1e 	bne	r16,zero,40064ac <___vfprintf_internal_r+0x22d0>
 4004fb0:	9080080c 	andi	r2,r18,32
 4004fb4:	1002d226 	beq	r2,zero,4005b00 <___vfprintf_internal_r+0x1924>
 4004fb8:	d9002e17 	ldw	r4,184(sp)
 4004fbc:	d9402f17 	ldw	r5,188(sp)
 4004fc0:	20800017 	ldw	r2,0(r4)
 4004fc4:	2807d7fa 	srai	r3,r5,31
 4004fc8:	21000104 	addi	r4,r4,4
 4004fcc:	d9002e15 	stw	r4,184(sp)
 4004fd0:	11400015 	stw	r5,0(r2)
 4004fd4:	10c00115 	stw	r3,4(r2)
 4004fd8:	003cb806 	br	40042bc <__alt_data_end+0xfc0042bc>
 4004fdc:	d8c02e17 	ldw	r3,184(sp)
 4004fe0:	d9002e17 	ldw	r4,184(sp)
 4004fe4:	8025883a 	mov	r18,r16
 4004fe8:	18800017 	ldw	r2,0(r3)
 4004fec:	21000104 	addi	r4,r4,4
 4004ff0:	00c00044 	movi	r3,1
 4004ff4:	e011883a 	mov	r8,fp
 4004ff8:	d8c02915 	stw	r3,164(sp)
 4004ffc:	d8002785 	stb	zero,158(sp)
 4005000:	d8801405 	stb	r2,80(sp)
 4005004:	d9002e15 	stw	r4,184(sp)
 4005008:	d8c02b15 	stw	r3,172(sp)
 400500c:	d8002a15 	stw	zero,168(sp)
 4005010:	d8003215 	stw	zero,200(sp)
 4005014:	dc001404 	addi	r16,sp,80
 4005018:	0039883a 	mov	fp,zero
 400501c:	003e5306 	br	400496c <__alt_data_end+0xfc00496c>
 4005020:	01010074 	movhi	r4,1025
 4005024:	21176b04 	addi	r4,r4,23980
 4005028:	0039883a 	mov	fp,zero
 400502c:	d9003915 	stw	r4,228(sp)
 4005030:	04401e04 	movi	r17,120
 4005034:	003f6906 	br	4004ddc <__alt_data_end+0xfc004ddc>
 4005038:	8025883a 	mov	r18,r16
 400503c:	dc002903 	ldbu	r16,164(sp)
 4005040:	e011883a 	mov	r8,fp
 4005044:	84003fcc 	andi	r16,r16,255
 4005048:	8005081e 	bne	r16,zero,400646c <___vfprintf_internal_r+0x2290>
 400504c:	883d6126 	beq	r17,zero,40045d4 <__alt_data_end+0xfc0045d4>
 4005050:	00c00044 	movi	r3,1
 4005054:	d8c02915 	stw	r3,164(sp)
 4005058:	dc401405 	stb	r17,80(sp)
 400505c:	d8002785 	stb	zero,158(sp)
 4005060:	003fe906 	br	4005008 <__alt_data_end+0xfc005008>
 4005064:	01410074 	movhi	r5,1025
 4005068:	29576b04 	addi	r5,r5,23980
 400506c:	d9403915 	stw	r5,228(sp)
 4005070:	d8c02e15 	stw	r3,184(sp)
 4005074:	1025883a 	mov	r18,r2
 4005078:	04401e04 	movi	r17,120
 400507c:	9d84b03a 	or	r2,r19,r22
 4005080:	1000fc1e 	bne	r2,zero,4005474 <___vfprintf_internal_r+0x1298>
 4005084:	0039883a 	mov	fp,zero
 4005088:	00800084 	movi	r2,2
 400508c:	10803fcc 	andi	r2,r2,255
 4005090:	00c00044 	movi	r3,1
 4005094:	10c20f26 	beq	r2,r3,40058d4 <___vfprintf_internal_r+0x16f8>
 4005098:	00c00084 	movi	r3,2
 400509c:	10fd3326 	beq	r2,r3,400456c <__alt_data_end+0xfc00456c>
 40050a0:	003e0b06 	br	40048d0 <__alt_data_end+0xfc0048d0>
 40050a4:	d8c02017 	ldw	r3,128(sp)
 40050a8:	003e7106 	br	4004a70 <__alt_data_end+0xfc004a70>
 40050ac:	00801944 	movi	r2,101
 40050b0:	14407e0e 	bge	r2,r17,40052ac <___vfprintf_internal_r+0x10d0>
 40050b4:	d9003617 	ldw	r4,216(sp)
 40050b8:	d9403817 	ldw	r5,224(sp)
 40050bc:	000d883a 	mov	r6,zero
 40050c0:	000f883a 	mov	r7,zero
 40050c4:	d8c03c15 	stw	r3,240(sp)
 40050c8:	da003d15 	stw	r8,244(sp)
 40050cc:	400f8a80 	call	400f8a8 <__eqdf2>
 40050d0:	d8c03c17 	ldw	r3,240(sp)
 40050d4:	da003d17 	ldw	r8,244(sp)
 40050d8:	1000f71e 	bne	r2,zero,40054b8 <___vfprintf_internal_r+0x12dc>
 40050dc:	d8801f17 	ldw	r2,124(sp)
 40050e0:	01010074 	movhi	r4,1025
 40050e4:	21177204 	addi	r4,r4,24008
 40050e8:	18c00044 	addi	r3,r3,1
 40050ec:	10800044 	addi	r2,r2,1
 40050f0:	41000015 	stw	r4,0(r8)
 40050f4:	01000044 	movi	r4,1
 40050f8:	41000115 	stw	r4,4(r8)
 40050fc:	d8c02015 	stw	r3,128(sp)
 4005100:	d8801f15 	stw	r2,124(sp)
 4005104:	010001c4 	movi	r4,7
 4005108:	2082b816 	blt	r4,r2,4005bec <___vfprintf_internal_r+0x1a10>
 400510c:	42000204 	addi	r8,r8,8
 4005110:	d8802617 	ldw	r2,152(sp)
 4005114:	d9403317 	ldw	r5,204(sp)
 4005118:	11400216 	blt	r2,r5,4005124 <___vfprintf_internal_r+0xf48>
 400511c:	9080004c 	andi	r2,r18,1
 4005120:	103eb326 	beq	r2,zero,4004bf0 <__alt_data_end+0xfc004bf0>
 4005124:	d8803717 	ldw	r2,220(sp)
 4005128:	d9003417 	ldw	r4,208(sp)
 400512c:	d9403717 	ldw	r5,220(sp)
 4005130:	1887883a 	add	r3,r3,r2
 4005134:	d8801f17 	ldw	r2,124(sp)
 4005138:	41000015 	stw	r4,0(r8)
 400513c:	41400115 	stw	r5,4(r8)
 4005140:	10800044 	addi	r2,r2,1
 4005144:	d8c02015 	stw	r3,128(sp)
 4005148:	d8801f15 	stw	r2,124(sp)
 400514c:	010001c4 	movi	r4,7
 4005150:	20832916 	blt	r4,r2,4005df8 <___vfprintf_internal_r+0x1c1c>
 4005154:	42000204 	addi	r8,r8,8
 4005158:	d8803317 	ldw	r2,204(sp)
 400515c:	143fffc4 	addi	r16,r2,-1
 4005160:	043ea30e 	bge	zero,r16,4004bf0 <__alt_data_end+0xfc004bf0>
 4005164:	04400404 	movi	r17,16
 4005168:	d8801f17 	ldw	r2,124(sp)
 400516c:	8c00880e 	bge	r17,r16,4005390 <___vfprintf_internal_r+0x11b4>
 4005170:	01410074 	movhi	r5,1025
 4005174:	29577284 	addi	r5,r5,24010
 4005178:	d9402c15 	stw	r5,176(sp)
 400517c:	058001c4 	movi	r22,7
 4005180:	dcc02d17 	ldw	r19,180(sp)
 4005184:	00000306 	br	4005194 <___vfprintf_internal_r+0xfb8>
 4005188:	42000204 	addi	r8,r8,8
 400518c:	843ffc04 	addi	r16,r16,-16
 4005190:	8c00820e 	bge	r17,r16,400539c <___vfprintf_internal_r+0x11c0>
 4005194:	18c00404 	addi	r3,r3,16
 4005198:	10800044 	addi	r2,r2,1
 400519c:	45000015 	stw	r20,0(r8)
 40051a0:	44400115 	stw	r17,4(r8)
 40051a4:	d8c02015 	stw	r3,128(sp)
 40051a8:	d8801f15 	stw	r2,124(sp)
 40051ac:	b0bff60e 	bge	r22,r2,4005188 <__alt_data_end+0xfc005188>
 40051b0:	d9801e04 	addi	r6,sp,120
 40051b4:	b80b883a 	mov	r5,r23
 40051b8:	9809883a 	mov	r4,r19
 40051bc:	400bb240 	call	400bb24 <__sprint_r>
 40051c0:	103d0a1e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 40051c4:	d8c02017 	ldw	r3,128(sp)
 40051c8:	d8801f17 	ldw	r2,124(sp)
 40051cc:	da000404 	addi	r8,sp,16
 40051d0:	003fee06 	br	400518c <__alt_data_end+0xfc00518c>
 40051d4:	d9403117 	ldw	r5,196(sp)
 40051d8:	d8802917 	ldw	r2,164(sp)
 40051dc:	28adc83a 	sub	r22,r5,r2
 40051e0:	05be410e 	bge	zero,r22,4004ae8 <__alt_data_end+0xfc004ae8>
 40051e4:	07000404 	movi	fp,16
 40051e8:	d8801f17 	ldw	r2,124(sp)
 40051ec:	e5838f0e 	bge	fp,r22,400602c <___vfprintf_internal_r+0x1e50>
 40051f0:	01410074 	movhi	r5,1025
 40051f4:	29577284 	addi	r5,r5,24010
 40051f8:	dc403015 	stw	r17,192(sp)
 40051fc:	d9402c15 	stw	r5,176(sp)
 4005200:	b023883a 	mov	r17,r22
 4005204:	04c001c4 	movi	r19,7
 4005208:	a82d883a 	mov	r22,r21
 400520c:	902b883a 	mov	r21,r18
 4005210:	8025883a 	mov	r18,r16
 4005214:	dc002d17 	ldw	r16,180(sp)
 4005218:	00000306 	br	4005228 <___vfprintf_internal_r+0x104c>
 400521c:	8c7ffc04 	addi	r17,r17,-16
 4005220:	42000204 	addi	r8,r8,8
 4005224:	e440110e 	bge	fp,r17,400526c <___vfprintf_internal_r+0x1090>
 4005228:	18c00404 	addi	r3,r3,16
 400522c:	10800044 	addi	r2,r2,1
 4005230:	45000015 	stw	r20,0(r8)
 4005234:	47000115 	stw	fp,4(r8)
 4005238:	d8c02015 	stw	r3,128(sp)
 400523c:	d8801f15 	stw	r2,124(sp)
 4005240:	98bff60e 	bge	r19,r2,400521c <__alt_data_end+0xfc00521c>
 4005244:	d9801e04 	addi	r6,sp,120
 4005248:	b80b883a 	mov	r5,r23
 400524c:	8009883a 	mov	r4,r16
 4005250:	400bb240 	call	400bb24 <__sprint_r>
 4005254:	103ce51e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4005258:	8c7ffc04 	addi	r17,r17,-16
 400525c:	d8c02017 	ldw	r3,128(sp)
 4005260:	d8801f17 	ldw	r2,124(sp)
 4005264:	da000404 	addi	r8,sp,16
 4005268:	e47fef16 	blt	fp,r17,4005228 <__alt_data_end+0xfc005228>
 400526c:	9021883a 	mov	r16,r18
 4005270:	a825883a 	mov	r18,r21
 4005274:	b02b883a 	mov	r21,r22
 4005278:	882d883a 	mov	r22,r17
 400527c:	dc403017 	ldw	r17,192(sp)
 4005280:	d9002c17 	ldw	r4,176(sp)
 4005284:	1d87883a 	add	r3,r3,r22
 4005288:	10800044 	addi	r2,r2,1
 400528c:	41000015 	stw	r4,0(r8)
 4005290:	45800115 	stw	r22,4(r8)
 4005294:	d8c02015 	stw	r3,128(sp)
 4005298:	d8801f15 	stw	r2,124(sp)
 400529c:	010001c4 	movi	r4,7
 40052a0:	20818e16 	blt	r4,r2,40058dc <___vfprintf_internal_r+0x1700>
 40052a4:	42000204 	addi	r8,r8,8
 40052a8:	003e0f06 	br	4004ae8 <__alt_data_end+0xfc004ae8>
 40052ac:	d9403317 	ldw	r5,204(sp)
 40052b0:	00800044 	movi	r2,1
 40052b4:	18c00044 	addi	r3,r3,1
 40052b8:	1141530e 	bge	r2,r5,4005808 <___vfprintf_internal_r+0x162c>
 40052bc:	dc401f17 	ldw	r17,124(sp)
 40052c0:	00800044 	movi	r2,1
 40052c4:	40800115 	stw	r2,4(r8)
 40052c8:	8c400044 	addi	r17,r17,1
 40052cc:	44000015 	stw	r16,0(r8)
 40052d0:	d8c02015 	stw	r3,128(sp)
 40052d4:	dc401f15 	stw	r17,124(sp)
 40052d8:	008001c4 	movi	r2,7
 40052dc:	14416b16 	blt	r2,r17,400588c <___vfprintf_internal_r+0x16b0>
 40052e0:	42000204 	addi	r8,r8,8
 40052e4:	d8803717 	ldw	r2,220(sp)
 40052e8:	d9003417 	ldw	r4,208(sp)
 40052ec:	8c400044 	addi	r17,r17,1
 40052f0:	10c7883a 	add	r3,r2,r3
 40052f4:	40800115 	stw	r2,4(r8)
 40052f8:	41000015 	stw	r4,0(r8)
 40052fc:	d8c02015 	stw	r3,128(sp)
 4005300:	dc401f15 	stw	r17,124(sp)
 4005304:	008001c4 	movi	r2,7
 4005308:	14416916 	blt	r2,r17,40058b0 <___vfprintf_internal_r+0x16d4>
 400530c:	45800204 	addi	r22,r8,8
 4005310:	d9003617 	ldw	r4,216(sp)
 4005314:	d9403817 	ldw	r5,224(sp)
 4005318:	000d883a 	mov	r6,zero
 400531c:	000f883a 	mov	r7,zero
 4005320:	d8c03c15 	stw	r3,240(sp)
 4005324:	400f8a80 	call	400f8a8 <__eqdf2>
 4005328:	d8c03c17 	ldw	r3,240(sp)
 400532c:	1000bc26 	beq	r2,zero,4005620 <___vfprintf_internal_r+0x1444>
 4005330:	d9403317 	ldw	r5,204(sp)
 4005334:	84000044 	addi	r16,r16,1
 4005338:	8c400044 	addi	r17,r17,1
 400533c:	28bfffc4 	addi	r2,r5,-1
 4005340:	1887883a 	add	r3,r3,r2
 4005344:	b0800115 	stw	r2,4(r22)
 4005348:	b4000015 	stw	r16,0(r22)
 400534c:	d8c02015 	stw	r3,128(sp)
 4005350:	dc401f15 	stw	r17,124(sp)
 4005354:	008001c4 	movi	r2,7
 4005358:	14414316 	blt	r2,r17,4005868 <___vfprintf_internal_r+0x168c>
 400535c:	b5800204 	addi	r22,r22,8
 4005360:	d9003a17 	ldw	r4,232(sp)
 4005364:	df0022c4 	addi	fp,sp,139
 4005368:	8c400044 	addi	r17,r17,1
 400536c:	20c7883a 	add	r3,r4,r3
 4005370:	b7000015 	stw	fp,0(r22)
 4005374:	b1000115 	stw	r4,4(r22)
 4005378:	d8c02015 	stw	r3,128(sp)
 400537c:	dc401f15 	stw	r17,124(sp)
 4005380:	008001c4 	movi	r2,7
 4005384:	14400e16 	blt	r2,r17,40053c0 <___vfprintf_internal_r+0x11e4>
 4005388:	b2000204 	addi	r8,r22,8
 400538c:	003e1806 	br	4004bf0 <__alt_data_end+0xfc004bf0>
 4005390:	01010074 	movhi	r4,1025
 4005394:	21177284 	addi	r4,r4,24010
 4005398:	d9002c15 	stw	r4,176(sp)
 400539c:	d9002c17 	ldw	r4,176(sp)
 40053a0:	1c07883a 	add	r3,r3,r16
 40053a4:	44000115 	stw	r16,4(r8)
 40053a8:	41000015 	stw	r4,0(r8)
 40053ac:	10800044 	addi	r2,r2,1
 40053b0:	d8c02015 	stw	r3,128(sp)
 40053b4:	d8801f15 	stw	r2,124(sp)
 40053b8:	010001c4 	movi	r4,7
 40053bc:	20be0b0e 	bge	r4,r2,4004bec <__alt_data_end+0xfc004bec>
 40053c0:	d9002d17 	ldw	r4,180(sp)
 40053c4:	d9801e04 	addi	r6,sp,120
 40053c8:	b80b883a 	mov	r5,r23
 40053cc:	400bb240 	call	400bb24 <__sprint_r>
 40053d0:	103c861e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 40053d4:	d8c02017 	ldw	r3,128(sp)
 40053d8:	da000404 	addi	r8,sp,16
 40053dc:	003e0406 	br	4004bf0 <__alt_data_end+0xfc004bf0>
 40053e0:	d9002d17 	ldw	r4,180(sp)
 40053e4:	d9801e04 	addi	r6,sp,120
 40053e8:	b80b883a 	mov	r5,r23
 40053ec:	400bb240 	call	400bb24 <__sprint_r>
 40053f0:	103e3b26 	beq	r2,zero,4004ce0 <__alt_data_end+0xfc004ce0>
 40053f4:	003c7d06 	br	40045ec <__alt_data_end+0xfc0045ec>
 40053f8:	d9002d17 	ldw	r4,180(sp)
 40053fc:	d9801e04 	addi	r6,sp,120
 4005400:	b80b883a 	mov	r5,r23
 4005404:	400bb240 	call	400bb24 <__sprint_r>
 4005408:	103c781e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 400540c:	d8c02017 	ldw	r3,128(sp)
 4005410:	da000404 	addi	r8,sp,16
 4005414:	003de906 	br	4004bbc <__alt_data_end+0xfc004bbc>
 4005418:	d9002d17 	ldw	r4,180(sp)
 400541c:	d9801e04 	addi	r6,sp,120
 4005420:	b80b883a 	mov	r5,r23
 4005424:	400bb240 	call	400bb24 <__sprint_r>
 4005428:	103c701e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 400542c:	d8c02017 	ldw	r3,128(sp)
 4005430:	da000404 	addi	r8,sp,16
 4005434:	003d9b06 	br	4004aa4 <__alt_data_end+0xfc004aa4>
 4005438:	d9002d17 	ldw	r4,180(sp)
 400543c:	d9801e04 	addi	r6,sp,120
 4005440:	b80b883a 	mov	r5,r23
 4005444:	400bb240 	call	400bb24 <__sprint_r>
 4005448:	103c681e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 400544c:	d8c02017 	ldw	r3,128(sp)
 4005450:	da000404 	addi	r8,sp,16
 4005454:	003da106 	br	4004adc <__alt_data_end+0xfc004adc>
 4005458:	d9402a17 	ldw	r5,168(sp)
 400545c:	d8002785 	stb	zero,158(sp)
 4005460:	283f0616 	blt	r5,zero,400507c <__alt_data_end+0xfc00507c>
 4005464:	00ffdfc4 	movi	r3,-129
 4005468:	9d84b03a 	or	r2,r19,r22
 400546c:	90e4703a 	and	r18,r18,r3
 4005470:	103c3b26 	beq	r2,zero,4004560 <__alt_data_end+0xfc004560>
 4005474:	0039883a 	mov	fp,zero
 4005478:	003e5806 	br	4004ddc <__alt_data_end+0xfc004ddc>
 400547c:	9080040c 	andi	r2,r18,16
 4005480:	1001b326 	beq	r2,zero,4005b50 <___vfprintf_internal_r+0x1974>
 4005484:	d8c02e17 	ldw	r3,184(sp)
 4005488:	d9002a17 	ldw	r4,168(sp)
 400548c:	d8002785 	stb	zero,158(sp)
 4005490:	18800104 	addi	r2,r3,4
 4005494:	1cc00017 	ldw	r19,0(r3)
 4005498:	002d883a 	mov	r22,zero
 400549c:	2001b516 	blt	r4,zero,4005b74 <___vfprintf_internal_r+0x1998>
 40054a0:	00ffdfc4 	movi	r3,-129
 40054a4:	d8802e15 	stw	r2,184(sp)
 40054a8:	90e4703a 	and	r18,r18,r3
 40054ac:	983d0526 	beq	r19,zero,40048c4 <__alt_data_end+0xfc0048c4>
 40054b0:	0039883a 	mov	fp,zero
 40054b4:	003d0806 	br	40048d8 <__alt_data_end+0xfc0048d8>
 40054b8:	dc402617 	ldw	r17,152(sp)
 40054bc:	0441d30e 	bge	zero,r17,4005c0c <___vfprintf_internal_r+0x1a30>
 40054c0:	dc403217 	ldw	r17,200(sp)
 40054c4:	d8803317 	ldw	r2,204(sp)
 40054c8:	1440010e 	bge	r2,r17,40054d0 <___vfprintf_internal_r+0x12f4>
 40054cc:	1023883a 	mov	r17,r2
 40054d0:	04400a0e 	bge	zero,r17,40054fc <___vfprintf_internal_r+0x1320>
 40054d4:	d8801f17 	ldw	r2,124(sp)
 40054d8:	1c47883a 	add	r3,r3,r17
 40054dc:	44000015 	stw	r16,0(r8)
 40054e0:	10800044 	addi	r2,r2,1
 40054e4:	44400115 	stw	r17,4(r8)
 40054e8:	d8c02015 	stw	r3,128(sp)
 40054ec:	d8801f15 	stw	r2,124(sp)
 40054f0:	010001c4 	movi	r4,7
 40054f4:	20826516 	blt	r4,r2,4005e8c <___vfprintf_internal_r+0x1cb0>
 40054f8:	42000204 	addi	r8,r8,8
 40054fc:	88026116 	blt	r17,zero,4005e84 <___vfprintf_internal_r+0x1ca8>
 4005500:	d9003217 	ldw	r4,200(sp)
 4005504:	2463c83a 	sub	r17,r4,r17
 4005508:	04407b0e 	bge	zero,r17,40056f8 <___vfprintf_internal_r+0x151c>
 400550c:	05800404 	movi	r22,16
 4005510:	d8801f17 	ldw	r2,124(sp)
 4005514:	b4419d0e 	bge	r22,r17,4005b8c <___vfprintf_internal_r+0x19b0>
 4005518:	01010074 	movhi	r4,1025
 400551c:	21177284 	addi	r4,r4,24010
 4005520:	d9002c15 	stw	r4,176(sp)
 4005524:	070001c4 	movi	fp,7
 4005528:	dcc02d17 	ldw	r19,180(sp)
 400552c:	00000306 	br	400553c <___vfprintf_internal_r+0x1360>
 4005530:	42000204 	addi	r8,r8,8
 4005534:	8c7ffc04 	addi	r17,r17,-16
 4005538:	b441970e 	bge	r22,r17,4005b98 <___vfprintf_internal_r+0x19bc>
 400553c:	18c00404 	addi	r3,r3,16
 4005540:	10800044 	addi	r2,r2,1
 4005544:	45000015 	stw	r20,0(r8)
 4005548:	45800115 	stw	r22,4(r8)
 400554c:	d8c02015 	stw	r3,128(sp)
 4005550:	d8801f15 	stw	r2,124(sp)
 4005554:	e0bff60e 	bge	fp,r2,4005530 <__alt_data_end+0xfc005530>
 4005558:	d9801e04 	addi	r6,sp,120
 400555c:	b80b883a 	mov	r5,r23
 4005560:	9809883a 	mov	r4,r19
 4005564:	400bb240 	call	400bb24 <__sprint_r>
 4005568:	103c201e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 400556c:	d8c02017 	ldw	r3,128(sp)
 4005570:	d8801f17 	ldw	r2,124(sp)
 4005574:	da000404 	addi	r8,sp,16
 4005578:	003fee06 	br	4005534 <__alt_data_end+0xfc005534>
 400557c:	d9002d17 	ldw	r4,180(sp)
 4005580:	d9801e04 	addi	r6,sp,120
 4005584:	b80b883a 	mov	r5,r23
 4005588:	400bb240 	call	400bb24 <__sprint_r>
 400558c:	103c171e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4005590:	d8c02017 	ldw	r3,128(sp)
 4005594:	df002787 	ldb	fp,158(sp)
 4005598:	da000404 	addi	r8,sp,16
 400559c:	003d3406 	br	4004a70 <__alt_data_end+0xfc004a70>
 40055a0:	9080040c 	andi	r2,r18,16
 40055a4:	10016126 	beq	r2,zero,4005b2c <___vfprintf_internal_r+0x1950>
 40055a8:	d9402e17 	ldw	r5,184(sp)
 40055ac:	2cc00017 	ldw	r19,0(r5)
 40055b0:	29400104 	addi	r5,r5,4
 40055b4:	d9402e15 	stw	r5,184(sp)
 40055b8:	982dd7fa 	srai	r22,r19,31
 40055bc:	b005883a 	mov	r2,r22
 40055c0:	003c5a06 	br	400472c <__alt_data_end+0xfc00472c>
 40055c4:	9080040c 	andi	r2,r18,16
 40055c8:	10003526 	beq	r2,zero,40056a0 <___vfprintf_internal_r+0x14c4>
 40055cc:	d8c02e17 	ldw	r3,184(sp)
 40055d0:	d9002a17 	ldw	r4,168(sp)
 40055d4:	d8002785 	stb	zero,158(sp)
 40055d8:	18800104 	addi	r2,r3,4
 40055dc:	1cc00017 	ldw	r19,0(r3)
 40055e0:	002d883a 	mov	r22,zero
 40055e4:	20003716 	blt	r4,zero,40056c4 <___vfprintf_internal_r+0x14e8>
 40055e8:	00ffdfc4 	movi	r3,-129
 40055ec:	d8802e15 	stw	r2,184(sp)
 40055f0:	90e4703a 	and	r18,r18,r3
 40055f4:	0039883a 	mov	fp,zero
 40055f8:	983dd426 	beq	r19,zero,4004d4c <__alt_data_end+0xfc004d4c>
 40055fc:	00800244 	movi	r2,9
 4005600:	14fc5336 	bltu	r2,r19,4004750 <__alt_data_end+0xfc004750>
 4005604:	d8c02817 	ldw	r3,160(sp)
 4005608:	dc001dc4 	addi	r16,sp,119
 400560c:	9cc00c04 	addi	r19,r19,48
 4005610:	1c07c83a 	sub	r3,r3,r16
 4005614:	dcc01dc5 	stb	r19,119(sp)
 4005618:	d8c02b15 	stw	r3,172(sp)
 400561c:	003cc606 	br	4004938 <__alt_data_end+0xfc004938>
 4005620:	d8803317 	ldw	r2,204(sp)
 4005624:	143fffc4 	addi	r16,r2,-1
 4005628:	043f4d0e 	bge	zero,r16,4005360 <__alt_data_end+0xfc005360>
 400562c:	07000404 	movi	fp,16
 4005630:	e400810e 	bge	fp,r16,4005838 <___vfprintf_internal_r+0x165c>
 4005634:	01410074 	movhi	r5,1025
 4005638:	29577284 	addi	r5,r5,24010
 400563c:	d9402c15 	stw	r5,176(sp)
 4005640:	01c001c4 	movi	r7,7
 4005644:	dcc02d17 	ldw	r19,180(sp)
 4005648:	00000306 	br	4005658 <___vfprintf_internal_r+0x147c>
 400564c:	b5800204 	addi	r22,r22,8
 4005650:	843ffc04 	addi	r16,r16,-16
 4005654:	e4007b0e 	bge	fp,r16,4005844 <___vfprintf_internal_r+0x1668>
 4005658:	18c00404 	addi	r3,r3,16
 400565c:	8c400044 	addi	r17,r17,1
 4005660:	b5000015 	stw	r20,0(r22)
 4005664:	b7000115 	stw	fp,4(r22)
 4005668:	d8c02015 	stw	r3,128(sp)
 400566c:	dc401f15 	stw	r17,124(sp)
 4005670:	3c7ff60e 	bge	r7,r17,400564c <__alt_data_end+0xfc00564c>
 4005674:	d9801e04 	addi	r6,sp,120
 4005678:	b80b883a 	mov	r5,r23
 400567c:	9809883a 	mov	r4,r19
 4005680:	d9c03c15 	stw	r7,240(sp)
 4005684:	400bb240 	call	400bb24 <__sprint_r>
 4005688:	d9c03c17 	ldw	r7,240(sp)
 400568c:	103bd71e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4005690:	d8c02017 	ldw	r3,128(sp)
 4005694:	dc401f17 	ldw	r17,124(sp)
 4005698:	dd800404 	addi	r22,sp,16
 400569c:	003fec06 	br	4005650 <__alt_data_end+0xfc005650>
 40056a0:	9080100c 	andi	r2,r18,64
 40056a4:	d8002785 	stb	zero,158(sp)
 40056a8:	10010e26 	beq	r2,zero,4005ae4 <___vfprintf_internal_r+0x1908>
 40056ac:	d9402e17 	ldw	r5,184(sp)
 40056b0:	d8c02a17 	ldw	r3,168(sp)
 40056b4:	002d883a 	mov	r22,zero
 40056b8:	28800104 	addi	r2,r5,4
 40056bc:	2cc0000b 	ldhu	r19,0(r5)
 40056c0:	183fc90e 	bge	r3,zero,40055e8 <__alt_data_end+0xfc0055e8>
 40056c4:	d8802e15 	stw	r2,184(sp)
 40056c8:	0039883a 	mov	fp,zero
 40056cc:	9d84b03a 	or	r2,r19,r22
 40056d0:	103c1e1e 	bne	r2,zero,400474c <__alt_data_end+0xfc00474c>
 40056d4:	00800044 	movi	r2,1
 40056d8:	003e6c06 	br	400508c <__alt_data_end+0xfc00508c>
 40056dc:	d9002d17 	ldw	r4,180(sp)
 40056e0:	d9801e04 	addi	r6,sp,120
 40056e4:	b80b883a 	mov	r5,r23
 40056e8:	400bb240 	call	400bb24 <__sprint_r>
 40056ec:	103bbf1e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 40056f0:	d8c02017 	ldw	r3,128(sp)
 40056f4:	da000404 	addi	r8,sp,16
 40056f8:	d9003217 	ldw	r4,200(sp)
 40056fc:	d8802617 	ldw	r2,152(sp)
 4005700:	d9403317 	ldw	r5,204(sp)
 4005704:	8123883a 	add	r17,r16,r4
 4005708:	11400216 	blt	r2,r5,4005714 <___vfprintf_internal_r+0x1538>
 400570c:	9100004c 	andi	r4,r18,1
 4005710:	20000d26 	beq	r4,zero,4005748 <___vfprintf_internal_r+0x156c>
 4005714:	d9003717 	ldw	r4,220(sp)
 4005718:	d9403417 	ldw	r5,208(sp)
 400571c:	1907883a 	add	r3,r3,r4
 4005720:	d9001f17 	ldw	r4,124(sp)
 4005724:	41400015 	stw	r5,0(r8)
 4005728:	d9403717 	ldw	r5,220(sp)
 400572c:	21000044 	addi	r4,r4,1
 4005730:	d8c02015 	stw	r3,128(sp)
 4005734:	41400115 	stw	r5,4(r8)
 4005738:	d9001f15 	stw	r4,124(sp)
 400573c:	014001c4 	movi	r5,7
 4005740:	2901e816 	blt	r5,r4,4005ee4 <___vfprintf_internal_r+0x1d08>
 4005744:	42000204 	addi	r8,r8,8
 4005748:	d9003317 	ldw	r4,204(sp)
 400574c:	8121883a 	add	r16,r16,r4
 4005750:	2085c83a 	sub	r2,r4,r2
 4005754:	8461c83a 	sub	r16,r16,r17
 4005758:	1400010e 	bge	r2,r16,4005760 <___vfprintf_internal_r+0x1584>
 400575c:	1021883a 	mov	r16,r2
 4005760:	04000a0e 	bge	zero,r16,400578c <___vfprintf_internal_r+0x15b0>
 4005764:	d9001f17 	ldw	r4,124(sp)
 4005768:	1c07883a 	add	r3,r3,r16
 400576c:	44400015 	stw	r17,0(r8)
 4005770:	21000044 	addi	r4,r4,1
 4005774:	44000115 	stw	r16,4(r8)
 4005778:	d8c02015 	stw	r3,128(sp)
 400577c:	d9001f15 	stw	r4,124(sp)
 4005780:	014001c4 	movi	r5,7
 4005784:	2901fb16 	blt	r5,r4,4005f74 <___vfprintf_internal_r+0x1d98>
 4005788:	42000204 	addi	r8,r8,8
 400578c:	8001f716 	blt	r16,zero,4005f6c <___vfprintf_internal_r+0x1d90>
 4005790:	1421c83a 	sub	r16,r2,r16
 4005794:	043d160e 	bge	zero,r16,4004bf0 <__alt_data_end+0xfc004bf0>
 4005798:	04400404 	movi	r17,16
 400579c:	d8801f17 	ldw	r2,124(sp)
 40057a0:	8c3efb0e 	bge	r17,r16,4005390 <__alt_data_end+0xfc005390>
 40057a4:	01410074 	movhi	r5,1025
 40057a8:	29577284 	addi	r5,r5,24010
 40057ac:	d9402c15 	stw	r5,176(sp)
 40057b0:	058001c4 	movi	r22,7
 40057b4:	dcc02d17 	ldw	r19,180(sp)
 40057b8:	00000306 	br	40057c8 <___vfprintf_internal_r+0x15ec>
 40057bc:	42000204 	addi	r8,r8,8
 40057c0:	843ffc04 	addi	r16,r16,-16
 40057c4:	8c3ef50e 	bge	r17,r16,400539c <__alt_data_end+0xfc00539c>
 40057c8:	18c00404 	addi	r3,r3,16
 40057cc:	10800044 	addi	r2,r2,1
 40057d0:	45000015 	stw	r20,0(r8)
 40057d4:	44400115 	stw	r17,4(r8)
 40057d8:	d8c02015 	stw	r3,128(sp)
 40057dc:	d8801f15 	stw	r2,124(sp)
 40057e0:	b0bff60e 	bge	r22,r2,40057bc <__alt_data_end+0xfc0057bc>
 40057e4:	d9801e04 	addi	r6,sp,120
 40057e8:	b80b883a 	mov	r5,r23
 40057ec:	9809883a 	mov	r4,r19
 40057f0:	400bb240 	call	400bb24 <__sprint_r>
 40057f4:	103b7d1e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 40057f8:	d8c02017 	ldw	r3,128(sp)
 40057fc:	d8801f17 	ldw	r2,124(sp)
 4005800:	da000404 	addi	r8,sp,16
 4005804:	003fee06 	br	40057c0 <__alt_data_end+0xfc0057c0>
 4005808:	9088703a 	and	r4,r18,r2
 400580c:	203eab1e 	bne	r4,zero,40052bc <__alt_data_end+0xfc0052bc>
 4005810:	dc401f17 	ldw	r17,124(sp)
 4005814:	40800115 	stw	r2,4(r8)
 4005818:	44000015 	stw	r16,0(r8)
 400581c:	8c400044 	addi	r17,r17,1
 4005820:	d8c02015 	stw	r3,128(sp)
 4005824:	dc401f15 	stw	r17,124(sp)
 4005828:	008001c4 	movi	r2,7
 400582c:	14400e16 	blt	r2,r17,4005868 <___vfprintf_internal_r+0x168c>
 4005830:	45800204 	addi	r22,r8,8
 4005834:	003eca06 	br	4005360 <__alt_data_end+0xfc005360>
 4005838:	01010074 	movhi	r4,1025
 400583c:	21177284 	addi	r4,r4,24010
 4005840:	d9002c15 	stw	r4,176(sp)
 4005844:	d8802c17 	ldw	r2,176(sp)
 4005848:	1c07883a 	add	r3,r3,r16
 400584c:	8c400044 	addi	r17,r17,1
 4005850:	b0800015 	stw	r2,0(r22)
 4005854:	b4000115 	stw	r16,4(r22)
 4005858:	d8c02015 	stw	r3,128(sp)
 400585c:	dc401f15 	stw	r17,124(sp)
 4005860:	008001c4 	movi	r2,7
 4005864:	147ebd0e 	bge	r2,r17,400535c <__alt_data_end+0xfc00535c>
 4005868:	d9002d17 	ldw	r4,180(sp)
 400586c:	d9801e04 	addi	r6,sp,120
 4005870:	b80b883a 	mov	r5,r23
 4005874:	400bb240 	call	400bb24 <__sprint_r>
 4005878:	103b5c1e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 400587c:	d8c02017 	ldw	r3,128(sp)
 4005880:	dc401f17 	ldw	r17,124(sp)
 4005884:	dd800404 	addi	r22,sp,16
 4005888:	003eb506 	br	4005360 <__alt_data_end+0xfc005360>
 400588c:	d9002d17 	ldw	r4,180(sp)
 4005890:	d9801e04 	addi	r6,sp,120
 4005894:	b80b883a 	mov	r5,r23
 4005898:	400bb240 	call	400bb24 <__sprint_r>
 400589c:	103b531e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 40058a0:	d8c02017 	ldw	r3,128(sp)
 40058a4:	dc401f17 	ldw	r17,124(sp)
 40058a8:	da000404 	addi	r8,sp,16
 40058ac:	003e8d06 	br	40052e4 <__alt_data_end+0xfc0052e4>
 40058b0:	d9002d17 	ldw	r4,180(sp)
 40058b4:	d9801e04 	addi	r6,sp,120
 40058b8:	b80b883a 	mov	r5,r23
 40058bc:	400bb240 	call	400bb24 <__sprint_r>
 40058c0:	103b4a1e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 40058c4:	d8c02017 	ldw	r3,128(sp)
 40058c8:	dc401f17 	ldw	r17,124(sp)
 40058cc:	dd800404 	addi	r22,sp,16
 40058d0:	003e8f06 	br	4005310 <__alt_data_end+0xfc005310>
 40058d4:	0027883a 	mov	r19,zero
 40058d8:	003f4a06 	br	4005604 <__alt_data_end+0xfc005604>
 40058dc:	d9002d17 	ldw	r4,180(sp)
 40058e0:	d9801e04 	addi	r6,sp,120
 40058e4:	b80b883a 	mov	r5,r23
 40058e8:	400bb240 	call	400bb24 <__sprint_r>
 40058ec:	103b3f1e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 40058f0:	d8c02017 	ldw	r3,128(sp)
 40058f4:	da000404 	addi	r8,sp,16
 40058f8:	003c7b06 	br	4004ae8 <__alt_data_end+0xfc004ae8>
 40058fc:	d9402a17 	ldw	r5,168(sp)
 4005900:	04e7c83a 	sub	r19,zero,r19
 4005904:	07000b44 	movi	fp,45
 4005908:	9804c03a 	cmpne	r2,r19,zero
 400590c:	05adc83a 	sub	r22,zero,r22
 4005910:	df002785 	stb	fp,158(sp)
 4005914:	b0adc83a 	sub	r22,r22,r2
 4005918:	28017b16 	blt	r5,zero,4005f08 <___vfprintf_internal_r+0x1d2c>
 400591c:	00bfdfc4 	movi	r2,-129
 4005920:	90a4703a 	and	r18,r18,r2
 4005924:	003b8906 	br	400474c <__alt_data_end+0xfc00474c>
 4005928:	d9003617 	ldw	r4,216(sp)
 400592c:	d9403817 	ldw	r5,224(sp)
 4005930:	da003d15 	stw	r8,244(sp)
 4005934:	400b7480 	call	400b748 <__fpclassifyd>
 4005938:	da003d17 	ldw	r8,244(sp)
 400593c:	1000f026 	beq	r2,zero,4005d00 <___vfprintf_internal_r+0x1b24>
 4005940:	d9002a17 	ldw	r4,168(sp)
 4005944:	05bff7c4 	movi	r22,-33
 4005948:	00bfffc4 	movi	r2,-1
 400594c:	8dac703a 	and	r22,r17,r22
 4005950:	20820026 	beq	r4,r2,4006154 <___vfprintf_internal_r+0x1f78>
 4005954:	008011c4 	movi	r2,71
 4005958:	b081f726 	beq	r22,r2,4006138 <___vfprintf_internal_r+0x1f5c>
 400595c:	d9003817 	ldw	r4,224(sp)
 4005960:	90c04014 	ori	r3,r18,256
 4005964:	d8c02c15 	stw	r3,176(sp)
 4005968:	20021516 	blt	r4,zero,40061c0 <___vfprintf_internal_r+0x1fe4>
 400596c:	dcc03817 	ldw	r19,224(sp)
 4005970:	d8002905 	stb	zero,164(sp)
 4005974:	00801984 	movi	r2,102
 4005978:	8881f926 	beq	r17,r2,4006160 <___vfprintf_internal_r+0x1f84>
 400597c:	00801184 	movi	r2,70
 4005980:	88821c26 	beq	r17,r2,40061f4 <___vfprintf_internal_r+0x2018>
 4005984:	00801144 	movi	r2,69
 4005988:	b081ef26 	beq	r22,r2,4006148 <___vfprintf_internal_r+0x1f6c>
 400598c:	d8c02a17 	ldw	r3,168(sp)
 4005990:	d8802104 	addi	r2,sp,132
 4005994:	d8800315 	stw	r2,12(sp)
 4005998:	d9403617 	ldw	r5,216(sp)
 400599c:	d8802504 	addi	r2,sp,148
 40059a0:	d9002d17 	ldw	r4,180(sp)
 40059a4:	d8800215 	stw	r2,8(sp)
 40059a8:	d8802604 	addi	r2,sp,152
 40059ac:	d8c00015 	stw	r3,0(sp)
 40059b0:	d8800115 	stw	r2,4(sp)
 40059b4:	01c00084 	movi	r7,2
 40059b8:	980d883a 	mov	r6,r19
 40059bc:	d8c03c15 	stw	r3,240(sp)
 40059c0:	da003d15 	stw	r8,244(sp)
 40059c4:	400690c0 	call	400690c <_dtoa_r>
 40059c8:	1021883a 	mov	r16,r2
 40059cc:	008019c4 	movi	r2,103
 40059d0:	d8c03c17 	ldw	r3,240(sp)
 40059d4:	da003d17 	ldw	r8,244(sp)
 40059d8:	88817126 	beq	r17,r2,4005fa0 <___vfprintf_internal_r+0x1dc4>
 40059dc:	008011c4 	movi	r2,71
 40059e0:	88829126 	beq	r17,r2,4006428 <___vfprintf_internal_r+0x224c>
 40059e4:	80f9883a 	add	fp,r16,r3
 40059e8:	d9003617 	ldw	r4,216(sp)
 40059ec:	000d883a 	mov	r6,zero
 40059f0:	000f883a 	mov	r7,zero
 40059f4:	980b883a 	mov	r5,r19
 40059f8:	da003d15 	stw	r8,244(sp)
 40059fc:	400f8a80 	call	400f8a8 <__eqdf2>
 4005a00:	da003d17 	ldw	r8,244(sp)
 4005a04:	10018d26 	beq	r2,zero,400603c <___vfprintf_internal_r+0x1e60>
 4005a08:	d8802117 	ldw	r2,132(sp)
 4005a0c:	1700062e 	bgeu	r2,fp,4005a28 <___vfprintf_internal_r+0x184c>
 4005a10:	01000c04 	movi	r4,48
 4005a14:	10c00044 	addi	r3,r2,1
 4005a18:	d8c02115 	stw	r3,132(sp)
 4005a1c:	11000005 	stb	r4,0(r2)
 4005a20:	d8802117 	ldw	r2,132(sp)
 4005a24:	173ffb36 	bltu	r2,fp,4005a14 <__alt_data_end+0xfc005a14>
 4005a28:	1405c83a 	sub	r2,r2,r16
 4005a2c:	d8803315 	stw	r2,204(sp)
 4005a30:	008011c4 	movi	r2,71
 4005a34:	b0817626 	beq	r22,r2,4006010 <___vfprintf_internal_r+0x1e34>
 4005a38:	00801944 	movi	r2,101
 4005a3c:	1442800e 	bge	r2,r17,4006440 <___vfprintf_internal_r+0x2264>
 4005a40:	d8c02617 	ldw	r3,152(sp)
 4005a44:	00801984 	movi	r2,102
 4005a48:	d8c03215 	stw	r3,200(sp)
 4005a4c:	8881fe26 	beq	r17,r2,4006248 <___vfprintf_internal_r+0x206c>
 4005a50:	d8c03217 	ldw	r3,200(sp)
 4005a54:	d9003317 	ldw	r4,204(sp)
 4005a58:	1901dd16 	blt	r3,r4,40061d0 <___vfprintf_internal_r+0x1ff4>
 4005a5c:	9480004c 	andi	r18,r18,1
 4005a60:	90022b1e 	bne	r18,zero,4006310 <___vfprintf_internal_r+0x2134>
 4005a64:	1805883a 	mov	r2,r3
 4005a68:	18028316 	blt	r3,zero,4006478 <___vfprintf_internal_r+0x229c>
 4005a6c:	d8c03217 	ldw	r3,200(sp)
 4005a70:	044019c4 	movi	r17,103
 4005a74:	d8c02b15 	stw	r3,172(sp)
 4005a78:	df002907 	ldb	fp,164(sp)
 4005a7c:	e001531e 	bne	fp,zero,4005fcc <___vfprintf_internal_r+0x1df0>
 4005a80:	df002783 	ldbu	fp,158(sp)
 4005a84:	d8802915 	stw	r2,164(sp)
 4005a88:	dc802c17 	ldw	r18,176(sp)
 4005a8c:	d8002a15 	stw	zero,168(sp)
 4005a90:	003baf06 	br	4004950 <__alt_data_end+0xfc004950>
 4005a94:	d8c02e17 	ldw	r3,184(sp)
 4005a98:	d9002e17 	ldw	r4,184(sp)
 4005a9c:	d9402e17 	ldw	r5,184(sp)
 4005aa0:	18c00017 	ldw	r3,0(r3)
 4005aa4:	21000117 	ldw	r4,4(r4)
 4005aa8:	29400204 	addi	r5,r5,8
 4005aac:	d8c03615 	stw	r3,216(sp)
 4005ab0:	d9003815 	stw	r4,224(sp)
 4005ab4:	d9402e15 	stw	r5,184(sp)
 4005ab8:	003b5006 	br	40047fc <__alt_data_end+0xfc0047fc>
 4005abc:	ac400007 	ldb	r17,0(r21)
 4005ac0:	003a2806 	br	4004364 <__alt_data_end+0xfc004364>
 4005ac4:	9080100c 	andi	r2,r18,64
 4005ac8:	1000a826 	beq	r2,zero,4005d6c <___vfprintf_internal_r+0x1b90>
 4005acc:	d8c02e17 	ldw	r3,184(sp)
 4005ad0:	002d883a 	mov	r22,zero
 4005ad4:	1cc0000b 	ldhu	r19,0(r3)
 4005ad8:	18c00104 	addi	r3,r3,4
 4005adc:	d8c02e15 	stw	r3,184(sp)
 4005ae0:	003caf06 	br	4004da0 <__alt_data_end+0xfc004da0>
 4005ae4:	d9002e17 	ldw	r4,184(sp)
 4005ae8:	d9402a17 	ldw	r5,168(sp)
 4005aec:	002d883a 	mov	r22,zero
 4005af0:	20800104 	addi	r2,r4,4
 4005af4:	24c00017 	ldw	r19,0(r4)
 4005af8:	283ebb0e 	bge	r5,zero,40055e8 <__alt_data_end+0xfc0055e8>
 4005afc:	003ef106 	br	40056c4 <__alt_data_end+0xfc0056c4>
 4005b00:	9080040c 	andi	r2,r18,16
 4005b04:	1000921e 	bne	r2,zero,4005d50 <___vfprintf_internal_r+0x1b74>
 4005b08:	9480100c 	andi	r18,r18,64
 4005b0c:	90013926 	beq	r18,zero,4005ff4 <___vfprintf_internal_r+0x1e18>
 4005b10:	d9402e17 	ldw	r5,184(sp)
 4005b14:	d8c02f17 	ldw	r3,188(sp)
 4005b18:	28800017 	ldw	r2,0(r5)
 4005b1c:	29400104 	addi	r5,r5,4
 4005b20:	d9402e15 	stw	r5,184(sp)
 4005b24:	10c0000d 	sth	r3,0(r2)
 4005b28:	0039e406 	br	40042bc <__alt_data_end+0xfc0042bc>
 4005b2c:	9080100c 	andi	r2,r18,64
 4005b30:	10008026 	beq	r2,zero,4005d34 <___vfprintf_internal_r+0x1b58>
 4005b34:	d8802e17 	ldw	r2,184(sp)
 4005b38:	14c0000f 	ldh	r19,0(r2)
 4005b3c:	10800104 	addi	r2,r2,4
 4005b40:	d8802e15 	stw	r2,184(sp)
 4005b44:	982dd7fa 	srai	r22,r19,31
 4005b48:	b005883a 	mov	r2,r22
 4005b4c:	003af706 	br	400472c <__alt_data_end+0xfc00472c>
 4005b50:	9080100c 	andi	r2,r18,64
 4005b54:	d8002785 	stb	zero,158(sp)
 4005b58:	10008a1e 	bne	r2,zero,4005d84 <___vfprintf_internal_r+0x1ba8>
 4005b5c:	d9002e17 	ldw	r4,184(sp)
 4005b60:	d9402a17 	ldw	r5,168(sp)
 4005b64:	002d883a 	mov	r22,zero
 4005b68:	20800104 	addi	r2,r4,4
 4005b6c:	24c00017 	ldw	r19,0(r4)
 4005b70:	283e4b0e 	bge	r5,zero,40054a0 <__alt_data_end+0xfc0054a0>
 4005b74:	9d86b03a 	or	r3,r19,r22
 4005b78:	d8802e15 	stw	r2,184(sp)
 4005b7c:	183e4c1e 	bne	r3,zero,40054b0 <__alt_data_end+0xfc0054b0>
 4005b80:	0039883a 	mov	fp,zero
 4005b84:	0005883a 	mov	r2,zero
 4005b88:	003d4006 	br	400508c <__alt_data_end+0xfc00508c>
 4005b8c:	01410074 	movhi	r5,1025
 4005b90:	29577284 	addi	r5,r5,24010
 4005b94:	d9402c15 	stw	r5,176(sp)
 4005b98:	d9402c17 	ldw	r5,176(sp)
 4005b9c:	1c47883a 	add	r3,r3,r17
 4005ba0:	10800044 	addi	r2,r2,1
 4005ba4:	41400015 	stw	r5,0(r8)
 4005ba8:	44400115 	stw	r17,4(r8)
 4005bac:	d8c02015 	stw	r3,128(sp)
 4005bb0:	d8801f15 	stw	r2,124(sp)
 4005bb4:	010001c4 	movi	r4,7
 4005bb8:	20bec816 	blt	r4,r2,40056dc <__alt_data_end+0xfc0056dc>
 4005bbc:	42000204 	addi	r8,r8,8
 4005bc0:	003ecd06 	br	40056f8 <__alt_data_end+0xfc0056f8>
 4005bc4:	d9002a17 	ldw	r4,168(sp)
 4005bc8:	d8002785 	stb	zero,158(sp)
 4005bcc:	203d2d16 	blt	r4,zero,4005084 <__alt_data_end+0xfc005084>
 4005bd0:	00bfdfc4 	movi	r2,-129
 4005bd4:	90a4703a 	and	r18,r18,r2
 4005bd8:	003a6106 	br	4004560 <__alt_data_end+0xfc004560>
 4005bdc:	01010074 	movhi	r4,1025
 4005be0:	21177284 	addi	r4,r4,24010
 4005be4:	d9002c15 	stw	r4,176(sp)
 4005be8:	003bea06 	br	4004b94 <__alt_data_end+0xfc004b94>
 4005bec:	d9002d17 	ldw	r4,180(sp)
 4005bf0:	d9801e04 	addi	r6,sp,120
 4005bf4:	b80b883a 	mov	r5,r23
 4005bf8:	400bb240 	call	400bb24 <__sprint_r>
 4005bfc:	103a7b1e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4005c00:	d8c02017 	ldw	r3,128(sp)
 4005c04:	da000404 	addi	r8,sp,16
 4005c08:	003d4106 	br	4005110 <__alt_data_end+0xfc005110>
 4005c0c:	d8801f17 	ldw	r2,124(sp)
 4005c10:	01410074 	movhi	r5,1025
 4005c14:	01000044 	movi	r4,1
 4005c18:	18c00044 	addi	r3,r3,1
 4005c1c:	10800044 	addi	r2,r2,1
 4005c20:	29577204 	addi	r5,r5,24008
 4005c24:	41000115 	stw	r4,4(r8)
 4005c28:	41400015 	stw	r5,0(r8)
 4005c2c:	d8c02015 	stw	r3,128(sp)
 4005c30:	d8801f15 	stw	r2,124(sp)
 4005c34:	010001c4 	movi	r4,7
 4005c38:	20805c16 	blt	r4,r2,4005dac <___vfprintf_internal_r+0x1bd0>
 4005c3c:	42000204 	addi	r8,r8,8
 4005c40:	8800041e 	bne	r17,zero,4005c54 <___vfprintf_internal_r+0x1a78>
 4005c44:	d8803317 	ldw	r2,204(sp)
 4005c48:	1000021e 	bne	r2,zero,4005c54 <___vfprintf_internal_r+0x1a78>
 4005c4c:	9080004c 	andi	r2,r18,1
 4005c50:	103be726 	beq	r2,zero,4004bf0 <__alt_data_end+0xfc004bf0>
 4005c54:	d9003717 	ldw	r4,220(sp)
 4005c58:	d8801f17 	ldw	r2,124(sp)
 4005c5c:	d9403417 	ldw	r5,208(sp)
 4005c60:	20c7883a 	add	r3,r4,r3
 4005c64:	10800044 	addi	r2,r2,1
 4005c68:	41000115 	stw	r4,4(r8)
 4005c6c:	41400015 	stw	r5,0(r8)
 4005c70:	d8c02015 	stw	r3,128(sp)
 4005c74:	d8801f15 	stw	r2,124(sp)
 4005c78:	010001c4 	movi	r4,7
 4005c7c:	20812116 	blt	r4,r2,4006104 <___vfprintf_internal_r+0x1f28>
 4005c80:	42000204 	addi	r8,r8,8
 4005c84:	0463c83a 	sub	r17,zero,r17
 4005c88:	0440730e 	bge	zero,r17,4005e58 <___vfprintf_internal_r+0x1c7c>
 4005c8c:	05800404 	movi	r22,16
 4005c90:	b440860e 	bge	r22,r17,4005eac <___vfprintf_internal_r+0x1cd0>
 4005c94:	01410074 	movhi	r5,1025
 4005c98:	29577284 	addi	r5,r5,24010
 4005c9c:	d9402c15 	stw	r5,176(sp)
 4005ca0:	070001c4 	movi	fp,7
 4005ca4:	dcc02d17 	ldw	r19,180(sp)
 4005ca8:	00000306 	br	4005cb8 <___vfprintf_internal_r+0x1adc>
 4005cac:	42000204 	addi	r8,r8,8
 4005cb0:	8c7ffc04 	addi	r17,r17,-16
 4005cb4:	b440800e 	bge	r22,r17,4005eb8 <___vfprintf_internal_r+0x1cdc>
 4005cb8:	18c00404 	addi	r3,r3,16
 4005cbc:	10800044 	addi	r2,r2,1
 4005cc0:	45000015 	stw	r20,0(r8)
 4005cc4:	45800115 	stw	r22,4(r8)
 4005cc8:	d8c02015 	stw	r3,128(sp)
 4005ccc:	d8801f15 	stw	r2,124(sp)
 4005cd0:	e0bff60e 	bge	fp,r2,4005cac <__alt_data_end+0xfc005cac>
 4005cd4:	d9801e04 	addi	r6,sp,120
 4005cd8:	b80b883a 	mov	r5,r23
 4005cdc:	9809883a 	mov	r4,r19
 4005ce0:	400bb240 	call	400bb24 <__sprint_r>
 4005ce4:	103a411e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4005ce8:	d8c02017 	ldw	r3,128(sp)
 4005cec:	d8801f17 	ldw	r2,124(sp)
 4005cf0:	da000404 	addi	r8,sp,16
 4005cf4:	003fee06 	br	4005cb0 <__alt_data_end+0xfc005cb0>
 4005cf8:	00bfffc4 	movi	r2,-1
 4005cfc:	003a3f06 	br	40045fc <__alt_data_end+0xfc0045fc>
 4005d00:	008011c4 	movi	r2,71
 4005d04:	1440b816 	blt	r2,r17,4005fe8 <___vfprintf_internal_r+0x1e0c>
 4005d08:	04010074 	movhi	r16,1025
 4005d0c:	84176404 	addi	r16,r16,23952
 4005d10:	00c000c4 	movi	r3,3
 4005d14:	00bfdfc4 	movi	r2,-129
 4005d18:	d8c02915 	stw	r3,164(sp)
 4005d1c:	90a4703a 	and	r18,r18,r2
 4005d20:	df002783 	ldbu	fp,158(sp)
 4005d24:	d8c02b15 	stw	r3,172(sp)
 4005d28:	d8002a15 	stw	zero,168(sp)
 4005d2c:	d8003215 	stw	zero,200(sp)
 4005d30:	003b0706 	br	4004950 <__alt_data_end+0xfc004950>
 4005d34:	d8c02e17 	ldw	r3,184(sp)
 4005d38:	1cc00017 	ldw	r19,0(r3)
 4005d3c:	18c00104 	addi	r3,r3,4
 4005d40:	d8c02e15 	stw	r3,184(sp)
 4005d44:	982dd7fa 	srai	r22,r19,31
 4005d48:	b005883a 	mov	r2,r22
 4005d4c:	003a7706 	br	400472c <__alt_data_end+0xfc00472c>
 4005d50:	d8c02e17 	ldw	r3,184(sp)
 4005d54:	d9002f17 	ldw	r4,188(sp)
 4005d58:	18800017 	ldw	r2,0(r3)
 4005d5c:	18c00104 	addi	r3,r3,4
 4005d60:	d8c02e15 	stw	r3,184(sp)
 4005d64:	11000015 	stw	r4,0(r2)
 4005d68:	00395406 	br	40042bc <__alt_data_end+0xfc0042bc>
 4005d6c:	d9002e17 	ldw	r4,184(sp)
 4005d70:	002d883a 	mov	r22,zero
 4005d74:	24c00017 	ldw	r19,0(r4)
 4005d78:	21000104 	addi	r4,r4,4
 4005d7c:	d9002e15 	stw	r4,184(sp)
 4005d80:	003c0706 	br	4004da0 <__alt_data_end+0xfc004da0>
 4005d84:	d9402e17 	ldw	r5,184(sp)
 4005d88:	d8c02a17 	ldw	r3,168(sp)
 4005d8c:	002d883a 	mov	r22,zero
 4005d90:	28800104 	addi	r2,r5,4
 4005d94:	2cc0000b 	ldhu	r19,0(r5)
 4005d98:	183dc10e 	bge	r3,zero,40054a0 <__alt_data_end+0xfc0054a0>
 4005d9c:	003f7506 	br	4005b74 <__alt_data_end+0xfc005b74>
 4005da0:	04010074 	movhi	r16,1025
 4005da4:	84176204 	addi	r16,r16,23944
 4005da8:	003aa706 	br	4004848 <__alt_data_end+0xfc004848>
 4005dac:	d9002d17 	ldw	r4,180(sp)
 4005db0:	d9801e04 	addi	r6,sp,120
 4005db4:	b80b883a 	mov	r5,r23
 4005db8:	400bb240 	call	400bb24 <__sprint_r>
 4005dbc:	103a0b1e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4005dc0:	dc402617 	ldw	r17,152(sp)
 4005dc4:	d8c02017 	ldw	r3,128(sp)
 4005dc8:	da000404 	addi	r8,sp,16
 4005dcc:	003f9c06 	br	4005c40 <__alt_data_end+0xfc005c40>
 4005dd0:	ac400043 	ldbu	r17,1(r21)
 4005dd4:	84000814 	ori	r16,r16,32
 4005dd8:	ad400044 	addi	r21,r21,1
 4005ddc:	8c403fcc 	andi	r17,r17,255
 4005de0:	8c40201c 	xori	r17,r17,128
 4005de4:	8c7fe004 	addi	r17,r17,-128
 4005de8:	00395e06 	br	4004364 <__alt_data_end+0xfc004364>
 4005dec:	d8c02e15 	stw	r3,184(sp)
 4005df0:	0039883a 	mov	fp,zero
 4005df4:	003e3506 	br	40056cc <__alt_data_end+0xfc0056cc>
 4005df8:	d9002d17 	ldw	r4,180(sp)
 4005dfc:	d9801e04 	addi	r6,sp,120
 4005e00:	b80b883a 	mov	r5,r23
 4005e04:	400bb240 	call	400bb24 <__sprint_r>
 4005e08:	1039f81e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4005e0c:	d8c02017 	ldw	r3,128(sp)
 4005e10:	da000404 	addi	r8,sp,16
 4005e14:	003cd006 	br	4005158 <__alt_data_end+0xfc005158>
 4005e18:	8009883a 	mov	r4,r16
 4005e1c:	df003d15 	stw	fp,244(sp)
 4005e20:	40041440 	call	4004144 <strlen>
 4005e24:	d8802b15 	stw	r2,172(sp)
 4005e28:	da003d17 	ldw	r8,244(sp)
 4005e2c:	103c200e 	bge	r2,zero,4004eb0 <__alt_data_end+0xfc004eb0>
 4005e30:	0005883a 	mov	r2,zero
 4005e34:	003c1e06 	br	4004eb0 <__alt_data_end+0xfc004eb0>
 4005e38:	d9002d17 	ldw	r4,180(sp)
 4005e3c:	d9801e04 	addi	r6,sp,120
 4005e40:	b80b883a 	mov	r5,r23
 4005e44:	400bb240 	call	400bb24 <__sprint_r>
 4005e48:	1039e81e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4005e4c:	d8c02017 	ldw	r3,128(sp)
 4005e50:	d8801f17 	ldw	r2,124(sp)
 4005e54:	da000404 	addi	r8,sp,16
 4005e58:	d9403317 	ldw	r5,204(sp)
 4005e5c:	10800044 	addi	r2,r2,1
 4005e60:	44000015 	stw	r16,0(r8)
 4005e64:	28c7883a 	add	r3,r5,r3
 4005e68:	003b5b06 	br	4004bd8 <__alt_data_end+0xfc004bd8>
 4005e6c:	01010074 	movhi	r4,1025
 4005e70:	21177684 	addi	r4,r4,24026
 4005e74:	d9003515 	stw	r4,212(sp)
 4005e78:	003af206 	br	4004a44 <__alt_data_end+0xfc004a44>
 4005e7c:	013fffc4 	movi	r4,-1
 4005e80:	003a0806 	br	40046a4 <__alt_data_end+0xfc0046a4>
 4005e84:	0023883a 	mov	r17,zero
 4005e88:	003d9d06 	br	4005500 <__alt_data_end+0xfc005500>
 4005e8c:	d9002d17 	ldw	r4,180(sp)
 4005e90:	d9801e04 	addi	r6,sp,120
 4005e94:	b80b883a 	mov	r5,r23
 4005e98:	400bb240 	call	400bb24 <__sprint_r>
 4005e9c:	1039d31e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4005ea0:	d8c02017 	ldw	r3,128(sp)
 4005ea4:	da000404 	addi	r8,sp,16
 4005ea8:	003d9406 	br	40054fc <__alt_data_end+0xfc0054fc>
 4005eac:	01010074 	movhi	r4,1025
 4005eb0:	21177284 	addi	r4,r4,24010
 4005eb4:	d9002c15 	stw	r4,176(sp)
 4005eb8:	d9002c17 	ldw	r4,176(sp)
 4005ebc:	1c47883a 	add	r3,r3,r17
 4005ec0:	10800044 	addi	r2,r2,1
 4005ec4:	41000015 	stw	r4,0(r8)
 4005ec8:	44400115 	stw	r17,4(r8)
 4005ecc:	d8c02015 	stw	r3,128(sp)
 4005ed0:	d8801f15 	stw	r2,124(sp)
 4005ed4:	010001c4 	movi	r4,7
 4005ed8:	20bfd716 	blt	r4,r2,4005e38 <__alt_data_end+0xfc005e38>
 4005edc:	42000204 	addi	r8,r8,8
 4005ee0:	003fdd06 	br	4005e58 <__alt_data_end+0xfc005e58>
 4005ee4:	d9002d17 	ldw	r4,180(sp)
 4005ee8:	d9801e04 	addi	r6,sp,120
 4005eec:	b80b883a 	mov	r5,r23
 4005ef0:	400bb240 	call	400bb24 <__sprint_r>
 4005ef4:	1039bd1e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4005ef8:	d8802617 	ldw	r2,152(sp)
 4005efc:	d8c02017 	ldw	r3,128(sp)
 4005f00:	da000404 	addi	r8,sp,16
 4005f04:	003e1006 	br	4005748 <__alt_data_end+0xfc005748>
 4005f08:	00800044 	movi	r2,1
 4005f0c:	10803fcc 	andi	r2,r2,255
 4005f10:	00c00044 	movi	r3,1
 4005f14:	10fa0d26 	beq	r2,r3,400474c <__alt_data_end+0xfc00474c>
 4005f18:	00c00084 	movi	r3,2
 4005f1c:	10fbaf26 	beq	r2,r3,4004ddc <__alt_data_end+0xfc004ddc>
 4005f20:	003a6d06 	br	40048d8 <__alt_data_end+0xfc0048d8>
 4005f24:	01010074 	movhi	r4,1025
 4005f28:	21177684 	addi	r4,r4,24026
 4005f2c:	d9003515 	stw	r4,212(sp)
 4005f30:	003b5406 	br	4004c84 <__alt_data_end+0xfc004c84>
 4005f34:	d8802a17 	ldw	r2,168(sp)
 4005f38:	00c00184 	movi	r3,6
 4005f3c:	1880012e 	bgeu	r3,r2,4005f44 <___vfprintf_internal_r+0x1d68>
 4005f40:	1805883a 	mov	r2,r3
 4005f44:	d8802b15 	stw	r2,172(sp)
 4005f48:	1000ef16 	blt	r2,zero,4006308 <___vfprintf_internal_r+0x212c>
 4005f4c:	04010074 	movhi	r16,1025
 4005f50:	d8802915 	stw	r2,164(sp)
 4005f54:	dcc02e15 	stw	r19,184(sp)
 4005f58:	d8002a15 	stw	zero,168(sp)
 4005f5c:	d8003215 	stw	zero,200(sp)
 4005f60:	84177004 	addi	r16,r16,24000
 4005f64:	0039883a 	mov	fp,zero
 4005f68:	003a8006 	br	400496c <__alt_data_end+0xfc00496c>
 4005f6c:	0021883a 	mov	r16,zero
 4005f70:	003e0706 	br	4005790 <__alt_data_end+0xfc005790>
 4005f74:	d9002d17 	ldw	r4,180(sp)
 4005f78:	d9801e04 	addi	r6,sp,120
 4005f7c:	b80b883a 	mov	r5,r23
 4005f80:	400bb240 	call	400bb24 <__sprint_r>
 4005f84:	1039991e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4005f88:	d8802617 	ldw	r2,152(sp)
 4005f8c:	d9403317 	ldw	r5,204(sp)
 4005f90:	d8c02017 	ldw	r3,128(sp)
 4005f94:	da000404 	addi	r8,sp,16
 4005f98:	2885c83a 	sub	r2,r5,r2
 4005f9c:	003dfb06 	br	400578c <__alt_data_end+0xfc00578c>
 4005fa0:	9080004c 	andi	r2,r18,1
 4005fa4:	103e8f1e 	bne	r2,zero,40059e4 <__alt_data_end+0xfc0059e4>
 4005fa8:	d8802117 	ldw	r2,132(sp)
 4005fac:	003e9e06 	br	4005a28 <__alt_data_end+0xfc005a28>
 4005fb0:	1025883a 	mov	r18,r2
 4005fb4:	0039883a 	mov	fp,zero
 4005fb8:	00800084 	movi	r2,2
 4005fbc:	003fd306 	br	4005f0c <__alt_data_end+0xfc005f0c>
 4005fc0:	07000b44 	movi	fp,45
 4005fc4:	df002785 	stb	fp,158(sp)
 4005fc8:	003a1b06 	br	4004838 <__alt_data_end+0xfc004838>
 4005fcc:	00c00b44 	movi	r3,45
 4005fd0:	d8c02785 	stb	r3,158(sp)
 4005fd4:	d8802915 	stw	r2,164(sp)
 4005fd8:	dc802c17 	ldw	r18,176(sp)
 4005fdc:	d8002a15 	stw	zero,168(sp)
 4005fe0:	07000b44 	movi	fp,45
 4005fe4:	003a5e06 	br	4004960 <__alt_data_end+0xfc004960>
 4005fe8:	04010074 	movhi	r16,1025
 4005fec:	84176504 	addi	r16,r16,23956
 4005ff0:	003f4706 	br	4005d10 <__alt_data_end+0xfc005d10>
 4005ff4:	d9002e17 	ldw	r4,184(sp)
 4005ff8:	d9402f17 	ldw	r5,188(sp)
 4005ffc:	20800017 	ldw	r2,0(r4)
 4006000:	21000104 	addi	r4,r4,4
 4006004:	d9002e15 	stw	r4,184(sp)
 4006008:	11400015 	stw	r5,0(r2)
 400600c:	0038ab06 	br	40042bc <__alt_data_end+0xfc0042bc>
 4006010:	dd802617 	ldw	r22,152(sp)
 4006014:	00bfff44 	movi	r2,-3
 4006018:	b0801c16 	blt	r22,r2,400608c <___vfprintf_internal_r+0x1eb0>
 400601c:	d9402a17 	ldw	r5,168(sp)
 4006020:	2d801a16 	blt	r5,r22,400608c <___vfprintf_internal_r+0x1eb0>
 4006024:	dd803215 	stw	r22,200(sp)
 4006028:	003e8906 	br	4005a50 <__alt_data_end+0xfc005a50>
 400602c:	01010074 	movhi	r4,1025
 4006030:	21177284 	addi	r4,r4,24010
 4006034:	d9002c15 	stw	r4,176(sp)
 4006038:	003c9106 	br	4005280 <__alt_data_end+0xfc005280>
 400603c:	e005883a 	mov	r2,fp
 4006040:	003e7906 	br	4005a28 <__alt_data_end+0xfc005a28>
 4006044:	d9002a17 	ldw	r4,168(sp)
 4006048:	df002783 	ldbu	fp,158(sp)
 400604c:	dcc02e15 	stw	r19,184(sp)
 4006050:	d9002915 	stw	r4,164(sp)
 4006054:	d9002b15 	stw	r4,172(sp)
 4006058:	d8002a15 	stw	zero,168(sp)
 400605c:	d8003215 	stw	zero,200(sp)
 4006060:	003a3b06 	br	4004950 <__alt_data_end+0xfc004950>
 4006064:	9080004c 	andi	r2,r18,1
 4006068:	0039883a 	mov	fp,zero
 400606c:	10000426 	beq	r2,zero,4006080 <___vfprintf_internal_r+0x1ea4>
 4006070:	00800c04 	movi	r2,48
 4006074:	dc001dc4 	addi	r16,sp,119
 4006078:	d8801dc5 	stb	r2,119(sp)
 400607c:	003b6406 	br	4004e10 <__alt_data_end+0xfc004e10>
 4006080:	d8002b15 	stw	zero,172(sp)
 4006084:	dc001e04 	addi	r16,sp,120
 4006088:	003a2b06 	br	4004938 <__alt_data_end+0xfc004938>
 400608c:	8c7fff84 	addi	r17,r17,-2
 4006090:	b5bfffc4 	addi	r22,r22,-1
 4006094:	dd802615 	stw	r22,152(sp)
 4006098:	dc4022c5 	stb	r17,139(sp)
 400609c:	b000bf16 	blt	r22,zero,400639c <___vfprintf_internal_r+0x21c0>
 40060a0:	00800ac4 	movi	r2,43
 40060a4:	d8802305 	stb	r2,140(sp)
 40060a8:	00800244 	movi	r2,9
 40060ac:	15807016 	blt	r2,r22,4006270 <___vfprintf_internal_r+0x2094>
 40060b0:	00800c04 	movi	r2,48
 40060b4:	b5800c04 	addi	r22,r22,48
 40060b8:	d8802345 	stb	r2,141(sp)
 40060bc:	dd802385 	stb	r22,142(sp)
 40060c0:	d88023c4 	addi	r2,sp,143
 40060c4:	df0022c4 	addi	fp,sp,139
 40060c8:	d8c03317 	ldw	r3,204(sp)
 40060cc:	1739c83a 	sub	fp,r2,fp
 40060d0:	d9003317 	ldw	r4,204(sp)
 40060d4:	e0c7883a 	add	r3,fp,r3
 40060d8:	df003a15 	stw	fp,232(sp)
 40060dc:	d8c02b15 	stw	r3,172(sp)
 40060e0:	00800044 	movi	r2,1
 40060e4:	1100b30e 	bge	r2,r4,40063b4 <___vfprintf_internal_r+0x21d8>
 40060e8:	d8c02b17 	ldw	r3,172(sp)
 40060ec:	18c00044 	addi	r3,r3,1
 40060f0:	d8c02b15 	stw	r3,172(sp)
 40060f4:	1805883a 	mov	r2,r3
 40060f8:	1800ac16 	blt	r3,zero,40063ac <___vfprintf_internal_r+0x21d0>
 40060fc:	d8003215 	stw	zero,200(sp)
 4006100:	003e5d06 	br	4005a78 <__alt_data_end+0xfc005a78>
 4006104:	d9002d17 	ldw	r4,180(sp)
 4006108:	d9801e04 	addi	r6,sp,120
 400610c:	b80b883a 	mov	r5,r23
 4006110:	400bb240 	call	400bb24 <__sprint_r>
 4006114:	1039351e 	bne	r2,zero,40045ec <__alt_data_end+0xfc0045ec>
 4006118:	dc402617 	ldw	r17,152(sp)
 400611c:	d8c02017 	ldw	r3,128(sp)
 4006120:	d8801f17 	ldw	r2,124(sp)
 4006124:	da000404 	addi	r8,sp,16
 4006128:	003ed606 	br	4005c84 <__alt_data_end+0xfc005c84>
 400612c:	182b883a 	mov	r21,r3
 4006130:	d8002a15 	stw	zero,168(sp)
 4006134:	00388c06 	br	4004368 <__alt_data_end+0xfc004368>
 4006138:	d8802a17 	ldw	r2,168(sp)
 400613c:	103e071e 	bne	r2,zero,400595c <__alt_data_end+0xfc00595c>
 4006140:	dc002a15 	stw	r16,168(sp)
 4006144:	003e0506 	br	400595c <__alt_data_end+0xfc00595c>
 4006148:	d9002a17 	ldw	r4,168(sp)
 400614c:	20c00044 	addi	r3,r4,1
 4006150:	003e0f06 	br	4005990 <__alt_data_end+0xfc005990>
 4006154:	01400184 	movi	r5,6
 4006158:	d9402a15 	stw	r5,168(sp)
 400615c:	003dff06 	br	400595c <__alt_data_end+0xfc00595c>
 4006160:	d8802104 	addi	r2,sp,132
 4006164:	d8800315 	stw	r2,12(sp)
 4006168:	d8802504 	addi	r2,sp,148
 400616c:	d8800215 	stw	r2,8(sp)
 4006170:	d8802604 	addi	r2,sp,152
 4006174:	d8800115 	stw	r2,4(sp)
 4006178:	d8802a17 	ldw	r2,168(sp)
 400617c:	d9403617 	ldw	r5,216(sp)
 4006180:	d9002d17 	ldw	r4,180(sp)
 4006184:	d8800015 	stw	r2,0(sp)
 4006188:	01c000c4 	movi	r7,3
 400618c:	980d883a 	mov	r6,r19
 4006190:	da003d15 	stw	r8,244(sp)
 4006194:	400690c0 	call	400690c <_dtoa_r>
 4006198:	d8c02a17 	ldw	r3,168(sp)
 400619c:	da003d17 	ldw	r8,244(sp)
 40061a0:	1021883a 	mov	r16,r2
 40061a4:	10f9883a 	add	fp,r2,r3
 40061a8:	81000007 	ldb	r4,0(r16)
 40061ac:	00800c04 	movi	r2,48
 40061b0:	20805e26 	beq	r4,r2,400632c <___vfprintf_internal_r+0x2150>
 40061b4:	d8c02617 	ldw	r3,152(sp)
 40061b8:	e0f9883a 	add	fp,fp,r3
 40061bc:	003e0a06 	br	40059e8 <__alt_data_end+0xfc0059e8>
 40061c0:	00c00b44 	movi	r3,45
 40061c4:	24e0003c 	xorhi	r19,r4,32768
 40061c8:	d8c02905 	stb	r3,164(sp)
 40061cc:	003de906 	br	4005974 <__alt_data_end+0xfc005974>
 40061d0:	d8c03217 	ldw	r3,200(sp)
 40061d4:	00c07a0e 	bge	zero,r3,40063c0 <___vfprintf_internal_r+0x21e4>
 40061d8:	00800044 	movi	r2,1
 40061dc:	d9003317 	ldw	r4,204(sp)
 40061e0:	1105883a 	add	r2,r2,r4
 40061e4:	d8802b15 	stw	r2,172(sp)
 40061e8:	10004e16 	blt	r2,zero,4006324 <___vfprintf_internal_r+0x2148>
 40061ec:	044019c4 	movi	r17,103
 40061f0:	003e2106 	br	4005a78 <__alt_data_end+0xfc005a78>
 40061f4:	d9002a17 	ldw	r4,168(sp)
 40061f8:	d8802104 	addi	r2,sp,132
 40061fc:	d8800315 	stw	r2,12(sp)
 4006200:	d9000015 	stw	r4,0(sp)
 4006204:	d8802504 	addi	r2,sp,148
 4006208:	d9403617 	ldw	r5,216(sp)
 400620c:	d9002d17 	ldw	r4,180(sp)
 4006210:	d8800215 	stw	r2,8(sp)
 4006214:	d8802604 	addi	r2,sp,152
 4006218:	d8800115 	stw	r2,4(sp)
 400621c:	01c000c4 	movi	r7,3
 4006220:	980d883a 	mov	r6,r19
 4006224:	da003d15 	stw	r8,244(sp)
 4006228:	400690c0 	call	400690c <_dtoa_r>
 400622c:	d8c02a17 	ldw	r3,168(sp)
 4006230:	da003d17 	ldw	r8,244(sp)
 4006234:	1021883a 	mov	r16,r2
 4006238:	00801184 	movi	r2,70
 400623c:	80f9883a 	add	fp,r16,r3
 4006240:	88bfd926 	beq	r17,r2,40061a8 <__alt_data_end+0xfc0061a8>
 4006244:	003de806 	br	40059e8 <__alt_data_end+0xfc0059e8>
 4006248:	d9002a17 	ldw	r4,168(sp)
 400624c:	00c04d0e 	bge	zero,r3,4006384 <___vfprintf_internal_r+0x21a8>
 4006250:	2000441e 	bne	r4,zero,4006364 <___vfprintf_internal_r+0x2188>
 4006254:	9480004c 	andi	r18,r18,1
 4006258:	9000421e 	bne	r18,zero,4006364 <___vfprintf_internal_r+0x2188>
 400625c:	1805883a 	mov	r2,r3
 4006260:	18006f16 	blt	r3,zero,4006420 <___vfprintf_internal_r+0x2244>
 4006264:	d8c03217 	ldw	r3,200(sp)
 4006268:	d8c02b15 	stw	r3,172(sp)
 400626c:	003e0206 	br	4005a78 <__alt_data_end+0xfc005a78>
 4006270:	df0022c4 	addi	fp,sp,139
 4006274:	dc002a15 	stw	r16,168(sp)
 4006278:	4027883a 	mov	r19,r8
 400627c:	e021883a 	mov	r16,fp
 4006280:	b009883a 	mov	r4,r22
 4006284:	01400284 	movi	r5,10
 4006288:	40032f80 	call	40032f8 <__modsi3>
 400628c:	10800c04 	addi	r2,r2,48
 4006290:	843fffc4 	addi	r16,r16,-1
 4006294:	b009883a 	mov	r4,r22
 4006298:	01400284 	movi	r5,10
 400629c:	80800005 	stb	r2,0(r16)
 40062a0:	40032740 	call	4003274 <__divsi3>
 40062a4:	102d883a 	mov	r22,r2
 40062a8:	00800244 	movi	r2,9
 40062ac:	15bff416 	blt	r2,r22,4006280 <__alt_data_end+0xfc006280>
 40062b0:	9811883a 	mov	r8,r19
 40062b4:	b0800c04 	addi	r2,r22,48
 40062b8:	8027883a 	mov	r19,r16
 40062bc:	997fffc4 	addi	r5,r19,-1
 40062c0:	98bfffc5 	stb	r2,-1(r19)
 40062c4:	dc002a17 	ldw	r16,168(sp)
 40062c8:	2f006d2e 	bgeu	r5,fp,4006480 <___vfprintf_internal_r+0x22a4>
 40062cc:	d9c02384 	addi	r7,sp,142
 40062d0:	3ccfc83a 	sub	r7,r7,r19
 40062d4:	d9002344 	addi	r4,sp,141
 40062d8:	e1cf883a 	add	r7,fp,r7
 40062dc:	00000106 	br	40062e4 <___vfprintf_internal_r+0x2108>
 40062e0:	28800003 	ldbu	r2,0(r5)
 40062e4:	20800005 	stb	r2,0(r4)
 40062e8:	21000044 	addi	r4,r4,1
 40062ec:	29400044 	addi	r5,r5,1
 40062f0:	393ffb1e 	bne	r7,r4,40062e0 <__alt_data_end+0xfc0062e0>
 40062f4:	d8802304 	addi	r2,sp,140
 40062f8:	14c5c83a 	sub	r2,r2,r19
 40062fc:	d8c02344 	addi	r3,sp,141
 4006300:	1885883a 	add	r2,r3,r2
 4006304:	003f7006 	br	40060c8 <__alt_data_end+0xfc0060c8>
 4006308:	0005883a 	mov	r2,zero
 400630c:	003f0f06 	br	4005f4c <__alt_data_end+0xfc005f4c>
 4006310:	d8c03217 	ldw	r3,200(sp)
 4006314:	18c00044 	addi	r3,r3,1
 4006318:	d8c02b15 	stw	r3,172(sp)
 400631c:	1805883a 	mov	r2,r3
 4006320:	183fb20e 	bge	r3,zero,40061ec <__alt_data_end+0xfc0061ec>
 4006324:	0005883a 	mov	r2,zero
 4006328:	003fb006 	br	40061ec <__alt_data_end+0xfc0061ec>
 400632c:	d9003617 	ldw	r4,216(sp)
 4006330:	000d883a 	mov	r6,zero
 4006334:	000f883a 	mov	r7,zero
 4006338:	980b883a 	mov	r5,r19
 400633c:	d8c03c15 	stw	r3,240(sp)
 4006340:	da003d15 	stw	r8,244(sp)
 4006344:	400f8a80 	call	400f8a8 <__eqdf2>
 4006348:	d8c03c17 	ldw	r3,240(sp)
 400634c:	da003d17 	ldw	r8,244(sp)
 4006350:	103f9826 	beq	r2,zero,40061b4 <__alt_data_end+0xfc0061b4>
 4006354:	00800044 	movi	r2,1
 4006358:	10c7c83a 	sub	r3,r2,r3
 400635c:	d8c02615 	stw	r3,152(sp)
 4006360:	003f9506 	br	40061b8 <__alt_data_end+0xfc0061b8>
 4006364:	d9002a17 	ldw	r4,168(sp)
 4006368:	d8c03217 	ldw	r3,200(sp)
 400636c:	20800044 	addi	r2,r4,1
 4006370:	1885883a 	add	r2,r3,r2
 4006374:	d8802b15 	stw	r2,172(sp)
 4006378:	103dbf0e 	bge	r2,zero,4005a78 <__alt_data_end+0xfc005a78>
 400637c:	0005883a 	mov	r2,zero
 4006380:	003dbd06 	br	4005a78 <__alt_data_end+0xfc005a78>
 4006384:	2000201e 	bne	r4,zero,4006408 <___vfprintf_internal_r+0x222c>
 4006388:	9480004c 	andi	r18,r18,1
 400638c:	90001e1e 	bne	r18,zero,4006408 <___vfprintf_internal_r+0x222c>
 4006390:	00800044 	movi	r2,1
 4006394:	d8802b15 	stw	r2,172(sp)
 4006398:	003db706 	br	4005a78 <__alt_data_end+0xfc005a78>
 400639c:	00800b44 	movi	r2,45
 40063a0:	05adc83a 	sub	r22,zero,r22
 40063a4:	d8802305 	stb	r2,140(sp)
 40063a8:	003f3f06 	br	40060a8 <__alt_data_end+0xfc0060a8>
 40063ac:	0005883a 	mov	r2,zero
 40063b0:	003f5206 	br	40060fc <__alt_data_end+0xfc0060fc>
 40063b4:	90a4703a 	and	r18,r18,r2
 40063b8:	903f4e26 	beq	r18,zero,40060f4 <__alt_data_end+0xfc0060f4>
 40063bc:	003f4a06 	br	40060e8 <__alt_data_end+0xfc0060e8>
 40063c0:	00800084 	movi	r2,2
 40063c4:	10c5c83a 	sub	r2,r2,r3
 40063c8:	003f8406 	br	40061dc <__alt_data_end+0xfc0061dc>
 40063cc:	d9402e17 	ldw	r5,184(sp)
 40063d0:	d9002e17 	ldw	r4,184(sp)
 40063d4:	ac400043 	ldbu	r17,1(r21)
 40063d8:	29400017 	ldw	r5,0(r5)
 40063dc:	20800104 	addi	r2,r4,4
 40063e0:	d8802e15 	stw	r2,184(sp)
 40063e4:	d9402a15 	stw	r5,168(sp)
 40063e8:	182b883a 	mov	r21,r3
 40063ec:	283e7b0e 	bge	r5,zero,4005ddc <__alt_data_end+0xfc005ddc>
 40063f0:	8c403fcc 	andi	r17,r17,255
 40063f4:	017fffc4 	movi	r5,-1
 40063f8:	8c40201c 	xori	r17,r17,128
 40063fc:	d9402a15 	stw	r5,168(sp)
 4006400:	8c7fe004 	addi	r17,r17,-128
 4006404:	0037d706 	br	4004364 <__alt_data_end+0xfc004364>
 4006408:	d8c02a17 	ldw	r3,168(sp)
 400640c:	18c00084 	addi	r3,r3,2
 4006410:	d8c02b15 	stw	r3,172(sp)
 4006414:	1805883a 	mov	r2,r3
 4006418:	183d970e 	bge	r3,zero,4005a78 <__alt_data_end+0xfc005a78>
 400641c:	003fd706 	br	400637c <__alt_data_end+0xfc00637c>
 4006420:	0005883a 	mov	r2,zero
 4006424:	003f8f06 	br	4006264 <__alt_data_end+0xfc006264>
 4006428:	9080004c 	andi	r2,r18,1
 400642c:	103f821e 	bne	r2,zero,4006238 <__alt_data_end+0xfc006238>
 4006430:	d8802117 	ldw	r2,132(sp)
 4006434:	1405c83a 	sub	r2,r2,r16
 4006438:	d8803315 	stw	r2,204(sp)
 400643c:	b47ef426 	beq	r22,r17,4006010 <__alt_data_end+0xfc006010>
 4006440:	dd802617 	ldw	r22,152(sp)
 4006444:	003f1206 	br	4006090 <__alt_data_end+0xfc006090>
 4006448:	d8c02b03 	ldbu	r3,172(sp)
 400644c:	d8c02785 	stb	r3,158(sp)
 4006450:	0038df06 	br	40047d0 <__alt_data_end+0xfc0047d0>
 4006454:	d8c02b03 	ldbu	r3,172(sp)
 4006458:	d8c02785 	stb	r3,158(sp)
 400645c:	0038aa06 	br	4004708 <__alt_data_end+0xfc004708>
 4006460:	d8c02b03 	ldbu	r3,172(sp)
 4006464:	d8c02785 	stb	r3,158(sp)
 4006468:	003a4306 	br	4004d78 <__alt_data_end+0xfc004d78>
 400646c:	d8c02b03 	ldbu	r3,172(sp)
 4006470:	d8c02785 	stb	r3,158(sp)
 4006474:	003af506 	br	400504c <__alt_data_end+0xfc00504c>
 4006478:	0005883a 	mov	r2,zero
 400647c:	003d7b06 	br	4005a6c <__alt_data_end+0xfc005a6c>
 4006480:	d8802344 	addi	r2,sp,141
 4006484:	003f1006 	br	40060c8 <__alt_data_end+0xfc0060c8>
 4006488:	d8c02b03 	ldbu	r3,172(sp)
 400648c:	d8c02785 	stb	r3,158(sp)
 4006490:	0038fd06 	br	4004888 <__alt_data_end+0xfc004888>
 4006494:	d8c02b03 	ldbu	r3,172(sp)
 4006498:	d8c02785 	stb	r3,158(sp)
 400649c:	003a9706 	br	4004efc <__alt_data_end+0xfc004efc>
 40064a0:	d8c02b03 	ldbu	r3,172(sp)
 40064a4:	d8c02785 	stb	r3,158(sp)
 40064a8:	003a1806 	br	4004d0c <__alt_data_end+0xfc004d0c>
 40064ac:	d8c02b03 	ldbu	r3,172(sp)
 40064b0:	d8c02785 	stb	r3,158(sp)
 40064b4:	003abe06 	br	4004fb0 <__alt_data_end+0xfc004fb0>

040064b8 <__vfprintf_internal>:
 40064b8:	00810074 	movhi	r2,1025
 40064bc:	109eb604 	addi	r2,r2,31448
 40064c0:	300f883a 	mov	r7,r6
 40064c4:	280d883a 	mov	r6,r5
 40064c8:	200b883a 	mov	r5,r4
 40064cc:	11000017 	ldw	r4,0(r2)
 40064d0:	40041dc1 	jmpi	40041dc <___vfprintf_internal_r>

040064d4 <__sbprintf>:
 40064d4:	2880030b 	ldhu	r2,12(r5)
 40064d8:	2ac01917 	ldw	r11,100(r5)
 40064dc:	2a80038b 	ldhu	r10,14(r5)
 40064e0:	2a400717 	ldw	r9,28(r5)
 40064e4:	2a000917 	ldw	r8,36(r5)
 40064e8:	defee204 	addi	sp,sp,-1144
 40064ec:	00c10004 	movi	r3,1024
 40064f0:	dc011a15 	stw	r16,1128(sp)
 40064f4:	10bfff4c 	andi	r2,r2,65533
 40064f8:	2821883a 	mov	r16,r5
 40064fc:	d8cb883a 	add	r5,sp,r3
 4006500:	dc811c15 	stw	r18,1136(sp)
 4006504:	dc411b15 	stw	r17,1132(sp)
 4006508:	dfc11d15 	stw	ra,1140(sp)
 400650c:	2025883a 	mov	r18,r4
 4006510:	d881030d 	sth	r2,1036(sp)
 4006514:	dac11915 	stw	r11,1124(sp)
 4006518:	da81038d 	sth	r10,1038(sp)
 400651c:	da410715 	stw	r9,1052(sp)
 4006520:	da010915 	stw	r8,1060(sp)
 4006524:	dec10015 	stw	sp,1024(sp)
 4006528:	dec10415 	stw	sp,1040(sp)
 400652c:	d8c10215 	stw	r3,1032(sp)
 4006530:	d8c10515 	stw	r3,1044(sp)
 4006534:	d8010615 	stw	zero,1048(sp)
 4006538:	40041dc0 	call	40041dc <___vfprintf_internal_r>
 400653c:	1023883a 	mov	r17,r2
 4006540:	10000416 	blt	r2,zero,4006554 <__sbprintf+0x80>
 4006544:	d9410004 	addi	r5,sp,1024
 4006548:	9009883a 	mov	r4,r18
 400654c:	40081b00 	call	40081b0 <_fflush_r>
 4006550:	10000d1e 	bne	r2,zero,4006588 <__sbprintf+0xb4>
 4006554:	d881030b 	ldhu	r2,1036(sp)
 4006558:	1080100c 	andi	r2,r2,64
 400655c:	10000326 	beq	r2,zero,400656c <__sbprintf+0x98>
 4006560:	8080030b 	ldhu	r2,12(r16)
 4006564:	10801014 	ori	r2,r2,64
 4006568:	8080030d 	sth	r2,12(r16)
 400656c:	8805883a 	mov	r2,r17
 4006570:	dfc11d17 	ldw	ra,1140(sp)
 4006574:	dc811c17 	ldw	r18,1136(sp)
 4006578:	dc411b17 	ldw	r17,1132(sp)
 400657c:	dc011a17 	ldw	r16,1128(sp)
 4006580:	dec11e04 	addi	sp,sp,1144
 4006584:	f800283a 	ret
 4006588:	047fffc4 	movi	r17,-1
 400658c:	003ff106 	br	4006554 <__alt_data_end+0xfc006554>

04006590 <__swsetup_r>:
 4006590:	00810074 	movhi	r2,1025
 4006594:	defffd04 	addi	sp,sp,-12
 4006598:	109eb604 	addi	r2,r2,31448
 400659c:	dc400115 	stw	r17,4(sp)
 40065a0:	2023883a 	mov	r17,r4
 40065a4:	11000017 	ldw	r4,0(r2)
 40065a8:	dc000015 	stw	r16,0(sp)
 40065ac:	dfc00215 	stw	ra,8(sp)
 40065b0:	2821883a 	mov	r16,r5
 40065b4:	20000226 	beq	r4,zero,40065c0 <__swsetup_r+0x30>
 40065b8:	20800e17 	ldw	r2,56(r4)
 40065bc:	10003126 	beq	r2,zero,4006684 <__swsetup_r+0xf4>
 40065c0:	8080030b 	ldhu	r2,12(r16)
 40065c4:	10c0020c 	andi	r3,r2,8
 40065c8:	1009883a 	mov	r4,r2
 40065cc:	18000f26 	beq	r3,zero,400660c <__swsetup_r+0x7c>
 40065d0:	80c00417 	ldw	r3,16(r16)
 40065d4:	18001526 	beq	r3,zero,400662c <__swsetup_r+0x9c>
 40065d8:	1100004c 	andi	r4,r2,1
 40065dc:	20001c1e 	bne	r4,zero,4006650 <__swsetup_r+0xc0>
 40065e0:	1080008c 	andi	r2,r2,2
 40065e4:	1000291e 	bne	r2,zero,400668c <__swsetup_r+0xfc>
 40065e8:	80800517 	ldw	r2,20(r16)
 40065ec:	80800215 	stw	r2,8(r16)
 40065f0:	18001c26 	beq	r3,zero,4006664 <__swsetup_r+0xd4>
 40065f4:	0005883a 	mov	r2,zero
 40065f8:	dfc00217 	ldw	ra,8(sp)
 40065fc:	dc400117 	ldw	r17,4(sp)
 4006600:	dc000017 	ldw	r16,0(sp)
 4006604:	dec00304 	addi	sp,sp,12
 4006608:	f800283a 	ret
 400660c:	2080040c 	andi	r2,r4,16
 4006610:	10002e26 	beq	r2,zero,40066cc <__swsetup_r+0x13c>
 4006614:	2080010c 	andi	r2,r4,4
 4006618:	10001e1e 	bne	r2,zero,4006694 <__swsetup_r+0x104>
 400661c:	80c00417 	ldw	r3,16(r16)
 4006620:	20800214 	ori	r2,r4,8
 4006624:	8080030d 	sth	r2,12(r16)
 4006628:	183feb1e 	bne	r3,zero,40065d8 <__alt_data_end+0xfc0065d8>
 400662c:	1100a00c 	andi	r4,r2,640
 4006630:	01408004 	movi	r5,512
 4006634:	217fe826 	beq	r4,r5,40065d8 <__alt_data_end+0xfc0065d8>
 4006638:	800b883a 	mov	r5,r16
 400663c:	8809883a 	mov	r4,r17
 4006640:	400914c0 	call	400914c <__smakebuf_r>
 4006644:	8080030b 	ldhu	r2,12(r16)
 4006648:	80c00417 	ldw	r3,16(r16)
 400664c:	003fe206 	br	40065d8 <__alt_data_end+0xfc0065d8>
 4006650:	80800517 	ldw	r2,20(r16)
 4006654:	80000215 	stw	zero,8(r16)
 4006658:	0085c83a 	sub	r2,zero,r2
 400665c:	80800615 	stw	r2,24(r16)
 4006660:	183fe41e 	bne	r3,zero,40065f4 <__alt_data_end+0xfc0065f4>
 4006664:	80c0030b 	ldhu	r3,12(r16)
 4006668:	0005883a 	mov	r2,zero
 400666c:	1900200c 	andi	r4,r3,128
 4006670:	203fe126 	beq	r4,zero,40065f8 <__alt_data_end+0xfc0065f8>
 4006674:	18c01014 	ori	r3,r3,64
 4006678:	80c0030d 	sth	r3,12(r16)
 400667c:	00bfffc4 	movi	r2,-1
 4006680:	003fdd06 	br	40065f8 <__alt_data_end+0xfc0065f8>
 4006684:	400859c0 	call	400859c <__sinit>
 4006688:	003fcd06 	br	40065c0 <__alt_data_end+0xfc0065c0>
 400668c:	0005883a 	mov	r2,zero
 4006690:	003fd606 	br	40065ec <__alt_data_end+0xfc0065ec>
 4006694:	81400c17 	ldw	r5,48(r16)
 4006698:	28000626 	beq	r5,zero,40066b4 <__swsetup_r+0x124>
 400669c:	80801004 	addi	r2,r16,64
 40066a0:	28800326 	beq	r5,r2,40066b0 <__swsetup_r+0x120>
 40066a4:	8809883a 	mov	r4,r17
 40066a8:	40087100 	call	4008710 <_free_r>
 40066ac:	8100030b 	ldhu	r4,12(r16)
 40066b0:	80000c15 	stw	zero,48(r16)
 40066b4:	80c00417 	ldw	r3,16(r16)
 40066b8:	00bff6c4 	movi	r2,-37
 40066bc:	1108703a 	and	r4,r2,r4
 40066c0:	80000115 	stw	zero,4(r16)
 40066c4:	80c00015 	stw	r3,0(r16)
 40066c8:	003fd506 	br	4006620 <__alt_data_end+0xfc006620>
 40066cc:	00800244 	movi	r2,9
 40066d0:	88800015 	stw	r2,0(r17)
 40066d4:	20801014 	ori	r2,r4,64
 40066d8:	8080030d 	sth	r2,12(r16)
 40066dc:	00bfffc4 	movi	r2,-1
 40066e0:	003fc506 	br	40065f8 <__alt_data_end+0xfc0065f8>

040066e4 <quorem>:
 40066e4:	defff204 	addi	sp,sp,-56
 40066e8:	ddc00b15 	stw	r23,44(sp)
 40066ec:	20800417 	ldw	r2,16(r4)
 40066f0:	2dc00417 	ldw	r23,16(r5)
 40066f4:	dfc00d15 	stw	ra,52(sp)
 40066f8:	df000c15 	stw	fp,48(sp)
 40066fc:	dd800a15 	stw	r22,40(sp)
 4006700:	dd400915 	stw	r21,36(sp)
 4006704:	dd000815 	stw	r20,32(sp)
 4006708:	dcc00715 	stw	r19,28(sp)
 400670c:	dc800615 	stw	r18,24(sp)
 4006710:	dc400515 	stw	r17,20(sp)
 4006714:	dc000415 	stw	r16,16(sp)
 4006718:	15c07a16 	blt	r2,r23,4006904 <quorem+0x220>
 400671c:	bdffffc4 	addi	r23,r23,-1
 4006720:	bde9883a 	add	r20,r23,r23
 4006724:	28c00504 	addi	r3,r5,20
 4006728:	a529883a 	add	r20,r20,r20
 400672c:	1d39883a 	add	fp,r3,r20
 4006730:	24c00504 	addi	r19,r4,20
 4006734:	d9400215 	stw	r5,8(sp)
 4006738:	9d29883a 	add	r20,r19,r20
 400673c:	e1400017 	ldw	r5,0(fp)
 4006740:	d9000015 	stw	r4,0(sp)
 4006744:	a1000017 	ldw	r4,0(r20)
 4006748:	29400044 	addi	r5,r5,1
 400674c:	d8c00115 	stw	r3,4(sp)
 4006750:	dd000315 	stw	r20,12(sp)
 4006754:	400336c0 	call	400336c <__udivsi3>
 4006758:	1025883a 	mov	r18,r2
 400675c:	10003026 	beq	r2,zero,4006820 <quorem+0x13c>
 4006760:	dc400117 	ldw	r17,4(sp)
 4006764:	9829883a 	mov	r20,r19
 4006768:	002d883a 	mov	r22,zero
 400676c:	0021883a 	mov	r16,zero
 4006770:	8d400017 	ldw	r21,0(r17)
 4006774:	900b883a 	mov	r5,r18
 4006778:	8c400104 	addi	r17,r17,4
 400677c:	a93fffcc 	andi	r4,r21,65535
 4006780:	40034280 	call	4003428 <__mulsi3>
 4006784:	a808d43a 	srli	r4,r21,16
 4006788:	900b883a 	mov	r5,r18
 400678c:	15ad883a 	add	r22,r2,r22
 4006790:	40034280 	call	4003428 <__mulsi3>
 4006794:	a1000017 	ldw	r4,0(r20)
 4006798:	b00cd43a 	srli	r6,r22,16
 400679c:	b0ffffcc 	andi	r3,r22,65535
 40067a0:	217fffcc 	andi	r5,r4,65535
 40067a4:	2c21883a 	add	r16,r5,r16
 40067a8:	80c7c83a 	sub	r3,r16,r3
 40067ac:	2008d43a 	srli	r4,r4,16
 40067b0:	1185883a 	add	r2,r2,r6
 40067b4:	1821d43a 	srai	r16,r3,16
 40067b8:	117fffcc 	andi	r5,r2,65535
 40067bc:	2149c83a 	sub	r4,r4,r5
 40067c0:	2421883a 	add	r16,r4,r16
 40067c4:	8008943a 	slli	r4,r16,16
 40067c8:	18ffffcc 	andi	r3,r3,65535
 40067cc:	102cd43a 	srli	r22,r2,16
 40067d0:	20c8b03a 	or	r4,r4,r3
 40067d4:	a1000015 	stw	r4,0(r20)
 40067d8:	8021d43a 	srai	r16,r16,16
 40067dc:	a5000104 	addi	r20,r20,4
 40067e0:	e47fe32e 	bgeu	fp,r17,4006770 <__alt_data_end+0xfc006770>
 40067e4:	d8c00317 	ldw	r3,12(sp)
 40067e8:	18800017 	ldw	r2,0(r3)
 40067ec:	10000c1e 	bne	r2,zero,4006820 <quorem+0x13c>
 40067f0:	18bfff04 	addi	r2,r3,-4
 40067f4:	9880082e 	bgeu	r19,r2,4006818 <quorem+0x134>
 40067f8:	18ffff17 	ldw	r3,-4(r3)
 40067fc:	18000326 	beq	r3,zero,400680c <quorem+0x128>
 4006800:	00000506 	br	4006818 <quorem+0x134>
 4006804:	10c00017 	ldw	r3,0(r2)
 4006808:	1800031e 	bne	r3,zero,4006818 <quorem+0x134>
 400680c:	10bfff04 	addi	r2,r2,-4
 4006810:	bdffffc4 	addi	r23,r23,-1
 4006814:	98bffb36 	bltu	r19,r2,4006804 <__alt_data_end+0xfc006804>
 4006818:	d8c00017 	ldw	r3,0(sp)
 400681c:	1dc00415 	stw	r23,16(r3)
 4006820:	d9400217 	ldw	r5,8(sp)
 4006824:	d9000017 	ldw	r4,0(sp)
 4006828:	400a9480 	call	400a948 <__mcmp>
 400682c:	10002816 	blt	r2,zero,40068d0 <quorem+0x1ec>
 4006830:	dc400117 	ldw	r17,4(sp)
 4006834:	94800044 	addi	r18,r18,1
 4006838:	980d883a 	mov	r6,r19
 400683c:	0007883a 	mov	r3,zero
 4006840:	31000017 	ldw	r4,0(r6)
 4006844:	89400017 	ldw	r5,0(r17)
 4006848:	31800104 	addi	r6,r6,4
 400684c:	20bfffcc 	andi	r2,r4,65535
 4006850:	10c7883a 	add	r3,r2,r3
 4006854:	28bfffcc 	andi	r2,r5,65535
 4006858:	1885c83a 	sub	r2,r3,r2
 400685c:	280ad43a 	srli	r5,r5,16
 4006860:	2008d43a 	srli	r4,r4,16
 4006864:	1007d43a 	srai	r3,r2,16
 4006868:	10bfffcc 	andi	r2,r2,65535
 400686c:	2149c83a 	sub	r4,r4,r5
 4006870:	20c9883a 	add	r4,r4,r3
 4006874:	200a943a 	slli	r5,r4,16
 4006878:	8c400104 	addi	r17,r17,4
 400687c:	2007d43a 	srai	r3,r4,16
 4006880:	2884b03a 	or	r2,r5,r2
 4006884:	30bfff15 	stw	r2,-4(r6)
 4006888:	e47fed2e 	bgeu	fp,r17,4006840 <__alt_data_end+0xfc006840>
 400688c:	bdc5883a 	add	r2,r23,r23
 4006890:	1085883a 	add	r2,r2,r2
 4006894:	9887883a 	add	r3,r19,r2
 4006898:	18800017 	ldw	r2,0(r3)
 400689c:	10000c1e 	bne	r2,zero,40068d0 <quorem+0x1ec>
 40068a0:	18bfff04 	addi	r2,r3,-4
 40068a4:	9880082e 	bgeu	r19,r2,40068c8 <quorem+0x1e4>
 40068a8:	18ffff17 	ldw	r3,-4(r3)
 40068ac:	18000326 	beq	r3,zero,40068bc <quorem+0x1d8>
 40068b0:	00000506 	br	40068c8 <quorem+0x1e4>
 40068b4:	10c00017 	ldw	r3,0(r2)
 40068b8:	1800031e 	bne	r3,zero,40068c8 <quorem+0x1e4>
 40068bc:	10bfff04 	addi	r2,r2,-4
 40068c0:	bdffffc4 	addi	r23,r23,-1
 40068c4:	98bffb36 	bltu	r19,r2,40068b4 <__alt_data_end+0xfc0068b4>
 40068c8:	d8c00017 	ldw	r3,0(sp)
 40068cc:	1dc00415 	stw	r23,16(r3)
 40068d0:	9005883a 	mov	r2,r18
 40068d4:	dfc00d17 	ldw	ra,52(sp)
 40068d8:	df000c17 	ldw	fp,48(sp)
 40068dc:	ddc00b17 	ldw	r23,44(sp)
 40068e0:	dd800a17 	ldw	r22,40(sp)
 40068e4:	dd400917 	ldw	r21,36(sp)
 40068e8:	dd000817 	ldw	r20,32(sp)
 40068ec:	dcc00717 	ldw	r19,28(sp)
 40068f0:	dc800617 	ldw	r18,24(sp)
 40068f4:	dc400517 	ldw	r17,20(sp)
 40068f8:	dc000417 	ldw	r16,16(sp)
 40068fc:	dec00e04 	addi	sp,sp,56
 4006900:	f800283a 	ret
 4006904:	0005883a 	mov	r2,zero
 4006908:	003ff206 	br	40068d4 <__alt_data_end+0xfc0068d4>

0400690c <_dtoa_r>:
 400690c:	20801017 	ldw	r2,64(r4)
 4006910:	deffde04 	addi	sp,sp,-136
 4006914:	df002015 	stw	fp,128(sp)
 4006918:	dcc01b15 	stw	r19,108(sp)
 400691c:	dc801a15 	stw	r18,104(sp)
 4006920:	dc401915 	stw	r17,100(sp)
 4006924:	dc001815 	stw	r16,96(sp)
 4006928:	dfc02115 	stw	ra,132(sp)
 400692c:	ddc01f15 	stw	r23,124(sp)
 4006930:	dd801e15 	stw	r22,120(sp)
 4006934:	dd401d15 	stw	r21,116(sp)
 4006938:	dd001c15 	stw	r20,112(sp)
 400693c:	d9c00315 	stw	r7,12(sp)
 4006940:	2039883a 	mov	fp,r4
 4006944:	3023883a 	mov	r17,r6
 4006948:	2825883a 	mov	r18,r5
 400694c:	dc002417 	ldw	r16,144(sp)
 4006950:	3027883a 	mov	r19,r6
 4006954:	10000826 	beq	r2,zero,4006978 <_dtoa_r+0x6c>
 4006958:	21801117 	ldw	r6,68(r4)
 400695c:	00c00044 	movi	r3,1
 4006960:	100b883a 	mov	r5,r2
 4006964:	1986983a 	sll	r3,r3,r6
 4006968:	11800115 	stw	r6,4(r2)
 400696c:	10c00215 	stw	r3,8(r2)
 4006970:	400a06c0 	call	400a06c <_Bfree>
 4006974:	e0001015 	stw	zero,64(fp)
 4006978:	88002e16 	blt	r17,zero,4006a34 <_dtoa_r+0x128>
 400697c:	80000015 	stw	zero,0(r16)
 4006980:	889ffc2c 	andhi	r2,r17,32752
 4006984:	00dffc34 	movhi	r3,32752
 4006988:	10c01c26 	beq	r2,r3,40069fc <_dtoa_r+0xf0>
 400698c:	000d883a 	mov	r6,zero
 4006990:	000f883a 	mov	r7,zero
 4006994:	9009883a 	mov	r4,r18
 4006998:	980b883a 	mov	r5,r19
 400699c:	400f8a80 	call	400f8a8 <__eqdf2>
 40069a0:	10002b1e 	bne	r2,zero,4006a50 <_dtoa_r+0x144>
 40069a4:	d9c02317 	ldw	r7,140(sp)
 40069a8:	00800044 	movi	r2,1
 40069ac:	38800015 	stw	r2,0(r7)
 40069b0:	d8802517 	ldw	r2,148(sp)
 40069b4:	10019e26 	beq	r2,zero,4007030 <_dtoa_r+0x724>
 40069b8:	d8c02517 	ldw	r3,148(sp)
 40069bc:	00810074 	movhi	r2,1025
 40069c0:	10977244 	addi	r2,r2,24009
 40069c4:	18800015 	stw	r2,0(r3)
 40069c8:	10bfffc4 	addi	r2,r2,-1
 40069cc:	dfc02117 	ldw	ra,132(sp)
 40069d0:	df002017 	ldw	fp,128(sp)
 40069d4:	ddc01f17 	ldw	r23,124(sp)
 40069d8:	dd801e17 	ldw	r22,120(sp)
 40069dc:	dd401d17 	ldw	r21,116(sp)
 40069e0:	dd001c17 	ldw	r20,112(sp)
 40069e4:	dcc01b17 	ldw	r19,108(sp)
 40069e8:	dc801a17 	ldw	r18,104(sp)
 40069ec:	dc401917 	ldw	r17,100(sp)
 40069f0:	dc001817 	ldw	r16,96(sp)
 40069f4:	dec02204 	addi	sp,sp,136
 40069f8:	f800283a 	ret
 40069fc:	d8c02317 	ldw	r3,140(sp)
 4006a00:	0089c3c4 	movi	r2,9999
 4006a04:	18800015 	stw	r2,0(r3)
 4006a08:	90017726 	beq	r18,zero,4006fe8 <_dtoa_r+0x6dc>
 4006a0c:	00810074 	movhi	r2,1025
 4006a10:	10977e04 	addi	r2,r2,24056
 4006a14:	d9002517 	ldw	r4,148(sp)
 4006a18:	203fec26 	beq	r4,zero,40069cc <__alt_data_end+0xfc0069cc>
 4006a1c:	10c000c7 	ldb	r3,3(r2)
 4006a20:	1801781e 	bne	r3,zero,4007004 <_dtoa_r+0x6f8>
 4006a24:	10c000c4 	addi	r3,r2,3
 4006a28:	d9802517 	ldw	r6,148(sp)
 4006a2c:	30c00015 	stw	r3,0(r6)
 4006a30:	003fe606 	br	40069cc <__alt_data_end+0xfc0069cc>
 4006a34:	04e00034 	movhi	r19,32768
 4006a38:	9cffffc4 	addi	r19,r19,-1
 4006a3c:	00800044 	movi	r2,1
 4006a40:	8ce6703a 	and	r19,r17,r19
 4006a44:	80800015 	stw	r2,0(r16)
 4006a48:	9823883a 	mov	r17,r19
 4006a4c:	003fcc06 	br	4006980 <__alt_data_end+0xfc006980>
 4006a50:	d8800204 	addi	r2,sp,8
 4006a54:	d8800015 	stw	r2,0(sp)
 4006a58:	d9c00104 	addi	r7,sp,4
 4006a5c:	900b883a 	mov	r5,r18
 4006a60:	980d883a 	mov	r6,r19
 4006a64:	e009883a 	mov	r4,fp
 4006a68:	8820d53a 	srli	r16,r17,20
 4006a6c:	400ad140 	call	400ad14 <__d2b>
 4006a70:	d8800915 	stw	r2,36(sp)
 4006a74:	8001651e 	bne	r16,zero,400700c <_dtoa_r+0x700>
 4006a78:	dd800217 	ldw	r22,8(sp)
 4006a7c:	dc000117 	ldw	r16,4(sp)
 4006a80:	00800804 	movi	r2,32
 4006a84:	b421883a 	add	r16,r22,r16
 4006a88:	80c10c84 	addi	r3,r16,1074
 4006a8c:	10c2d10e 	bge	r2,r3,40075d4 <_dtoa_r+0xcc8>
 4006a90:	00801004 	movi	r2,64
 4006a94:	81010484 	addi	r4,r16,1042
 4006a98:	10c7c83a 	sub	r3,r2,r3
 4006a9c:	9108d83a 	srl	r4,r18,r4
 4006aa0:	88e2983a 	sll	r17,r17,r3
 4006aa4:	2448b03a 	or	r4,r4,r17
 4006aa8:	4010dc40 	call	4010dc4 <__floatunsidf>
 4006aac:	017f8434 	movhi	r5,65040
 4006ab0:	01800044 	movi	r6,1
 4006ab4:	1009883a 	mov	r4,r2
 4006ab8:	194b883a 	add	r5,r3,r5
 4006abc:	843fffc4 	addi	r16,r16,-1
 4006ac0:	d9801115 	stw	r6,68(sp)
 4006ac4:	000d883a 	mov	r6,zero
 4006ac8:	01cffe34 	movhi	r7,16376
 4006acc:	401036c0 	call	401036c <__subdf3>
 4006ad0:	0198dbf4 	movhi	r6,25455
 4006ad4:	01cff4f4 	movhi	r7,16339
 4006ad8:	3190d844 	addi	r6,r6,17249
 4006adc:	39e1e9c4 	addi	r7,r7,-30809
 4006ae0:	1009883a 	mov	r4,r2
 4006ae4:	180b883a 	mov	r5,r3
 4006ae8:	400fb000 	call	400fb00 <__muldf3>
 4006aec:	01a2d874 	movhi	r6,35681
 4006af0:	01cff1f4 	movhi	r7,16327
 4006af4:	31b22cc4 	addi	r6,r6,-14157
 4006af8:	39e28a04 	addi	r7,r7,-30168
 4006afc:	180b883a 	mov	r5,r3
 4006b00:	1009883a 	mov	r4,r2
 4006b04:	400e62c0 	call	400e62c <__adddf3>
 4006b08:	8009883a 	mov	r4,r16
 4006b0c:	1029883a 	mov	r20,r2
 4006b10:	1823883a 	mov	r17,r3
 4006b14:	4010ce80 	call	4010ce8 <__floatsidf>
 4006b18:	019427f4 	movhi	r6,20639
 4006b1c:	01cff4f4 	movhi	r7,16339
 4006b20:	319e7ec4 	addi	r6,r6,31227
 4006b24:	39d104c4 	addi	r7,r7,17427
 4006b28:	1009883a 	mov	r4,r2
 4006b2c:	180b883a 	mov	r5,r3
 4006b30:	400fb000 	call	400fb00 <__muldf3>
 4006b34:	100d883a 	mov	r6,r2
 4006b38:	180f883a 	mov	r7,r3
 4006b3c:	a009883a 	mov	r4,r20
 4006b40:	880b883a 	mov	r5,r17
 4006b44:	400e62c0 	call	400e62c <__adddf3>
 4006b48:	1009883a 	mov	r4,r2
 4006b4c:	180b883a 	mov	r5,r3
 4006b50:	1029883a 	mov	r20,r2
 4006b54:	1823883a 	mov	r17,r3
 4006b58:	4010c680 	call	4010c68 <__fixdfsi>
 4006b5c:	000d883a 	mov	r6,zero
 4006b60:	000f883a 	mov	r7,zero
 4006b64:	a009883a 	mov	r4,r20
 4006b68:	880b883a 	mov	r5,r17
 4006b6c:	d8800515 	stw	r2,20(sp)
 4006b70:	400fa0c0 	call	400fa0c <__ledf2>
 4006b74:	10028716 	blt	r2,zero,4007594 <_dtoa_r+0xc88>
 4006b78:	d8c00517 	ldw	r3,20(sp)
 4006b7c:	00800584 	movi	r2,22
 4006b80:	10c27536 	bltu	r2,r3,4007558 <_dtoa_r+0xc4c>
 4006b84:	180490fa 	slli	r2,r3,3
 4006b88:	00c10074 	movhi	r3,1025
 4006b8c:	18d79a04 	addi	r3,r3,24168
 4006b90:	1885883a 	add	r2,r3,r2
 4006b94:	11000017 	ldw	r4,0(r2)
 4006b98:	11400117 	ldw	r5,4(r2)
 4006b9c:	900d883a 	mov	r6,r18
 4006ba0:	980f883a 	mov	r7,r19
 4006ba4:	400f9300 	call	400f930 <__gedf2>
 4006ba8:	00828d0e 	bge	zero,r2,40075e0 <_dtoa_r+0xcd4>
 4006bac:	d9000517 	ldw	r4,20(sp)
 4006bb0:	d8000e15 	stw	zero,56(sp)
 4006bb4:	213fffc4 	addi	r4,r4,-1
 4006bb8:	d9000515 	stw	r4,20(sp)
 4006bbc:	b42dc83a 	sub	r22,r22,r16
 4006bc0:	b5bfffc4 	addi	r22,r22,-1
 4006bc4:	b0026f16 	blt	r22,zero,4007584 <_dtoa_r+0xc78>
 4006bc8:	d8000815 	stw	zero,32(sp)
 4006bcc:	d9c00517 	ldw	r7,20(sp)
 4006bd0:	38026416 	blt	r7,zero,4007564 <_dtoa_r+0xc58>
 4006bd4:	b1ed883a 	add	r22,r22,r7
 4006bd8:	d9c00d15 	stw	r7,52(sp)
 4006bdc:	d8000a15 	stw	zero,40(sp)
 4006be0:	d9800317 	ldw	r6,12(sp)
 4006be4:	00800244 	movi	r2,9
 4006be8:	11811436 	bltu	r2,r6,400703c <_dtoa_r+0x730>
 4006bec:	00800144 	movi	r2,5
 4006bf0:	1184e10e 	bge	r2,r6,4007f78 <_dtoa_r+0x166c>
 4006bf4:	31bfff04 	addi	r6,r6,-4
 4006bf8:	d9800315 	stw	r6,12(sp)
 4006bfc:	0023883a 	mov	r17,zero
 4006c00:	d9800317 	ldw	r6,12(sp)
 4006c04:	008000c4 	movi	r2,3
 4006c08:	30836726 	beq	r6,r2,40079a8 <_dtoa_r+0x109c>
 4006c0c:	1183410e 	bge	r2,r6,4007914 <_dtoa_r+0x1008>
 4006c10:	d9c00317 	ldw	r7,12(sp)
 4006c14:	00800104 	movi	r2,4
 4006c18:	38827c26 	beq	r7,r2,400760c <_dtoa_r+0xd00>
 4006c1c:	00800144 	movi	r2,5
 4006c20:	3884c41e 	bne	r7,r2,4007f34 <_dtoa_r+0x1628>
 4006c24:	00800044 	movi	r2,1
 4006c28:	d8800b15 	stw	r2,44(sp)
 4006c2c:	d8c00517 	ldw	r3,20(sp)
 4006c30:	d9002217 	ldw	r4,136(sp)
 4006c34:	1907883a 	add	r3,r3,r4
 4006c38:	19800044 	addi	r6,r3,1
 4006c3c:	d8c00c15 	stw	r3,48(sp)
 4006c40:	d9800615 	stw	r6,24(sp)
 4006c44:	0183a40e 	bge	zero,r6,4007ad8 <_dtoa_r+0x11cc>
 4006c48:	d9800617 	ldw	r6,24(sp)
 4006c4c:	3021883a 	mov	r16,r6
 4006c50:	e0001115 	stw	zero,68(fp)
 4006c54:	008005c4 	movi	r2,23
 4006c58:	1184c92e 	bgeu	r2,r6,4007f80 <_dtoa_r+0x1674>
 4006c5c:	00c00044 	movi	r3,1
 4006c60:	00800104 	movi	r2,4
 4006c64:	1085883a 	add	r2,r2,r2
 4006c68:	11000504 	addi	r4,r2,20
 4006c6c:	180b883a 	mov	r5,r3
 4006c70:	18c00044 	addi	r3,r3,1
 4006c74:	313ffb2e 	bgeu	r6,r4,4006c64 <__alt_data_end+0xfc006c64>
 4006c78:	e1401115 	stw	r5,68(fp)
 4006c7c:	e009883a 	mov	r4,fp
 4006c80:	4009fc40 	call	4009fc4 <_Balloc>
 4006c84:	d8800715 	stw	r2,28(sp)
 4006c88:	e0801015 	stw	r2,64(fp)
 4006c8c:	00800384 	movi	r2,14
 4006c90:	1400f736 	bltu	r2,r16,4007070 <_dtoa_r+0x764>
 4006c94:	8800f626 	beq	r17,zero,4007070 <_dtoa_r+0x764>
 4006c98:	d9c00517 	ldw	r7,20(sp)
 4006c9c:	01c39a0e 	bge	zero,r7,4007b08 <_dtoa_r+0x11fc>
 4006ca0:	388003cc 	andi	r2,r7,15
 4006ca4:	100490fa 	slli	r2,r2,3
 4006ca8:	382bd13a 	srai	r21,r7,4
 4006cac:	00c10074 	movhi	r3,1025
 4006cb0:	18d79a04 	addi	r3,r3,24168
 4006cb4:	1885883a 	add	r2,r3,r2
 4006cb8:	a8c0040c 	andi	r3,r21,16
 4006cbc:	12400017 	ldw	r9,0(r2)
 4006cc0:	12000117 	ldw	r8,4(r2)
 4006cc4:	18037926 	beq	r3,zero,4007aac <_dtoa_r+0x11a0>
 4006cc8:	00810074 	movhi	r2,1025
 4006ccc:	10979004 	addi	r2,r2,24128
 4006cd0:	11800817 	ldw	r6,32(r2)
 4006cd4:	11c00917 	ldw	r7,36(r2)
 4006cd8:	9009883a 	mov	r4,r18
 4006cdc:	980b883a 	mov	r5,r19
 4006ce0:	da001715 	stw	r8,92(sp)
 4006ce4:	da401615 	stw	r9,88(sp)
 4006ce8:	400eed80 	call	400eed8 <__divdf3>
 4006cec:	da001717 	ldw	r8,92(sp)
 4006cf0:	da401617 	ldw	r9,88(sp)
 4006cf4:	ad4003cc 	andi	r21,r21,15
 4006cf8:	040000c4 	movi	r16,3
 4006cfc:	1023883a 	mov	r17,r2
 4006d00:	1829883a 	mov	r20,r3
 4006d04:	a8001126 	beq	r21,zero,4006d4c <_dtoa_r+0x440>
 4006d08:	05c10074 	movhi	r23,1025
 4006d0c:	bdd79004 	addi	r23,r23,24128
 4006d10:	4805883a 	mov	r2,r9
 4006d14:	4007883a 	mov	r3,r8
 4006d18:	a980004c 	andi	r6,r21,1
 4006d1c:	1009883a 	mov	r4,r2
 4006d20:	a82bd07a 	srai	r21,r21,1
 4006d24:	180b883a 	mov	r5,r3
 4006d28:	30000426 	beq	r6,zero,4006d3c <_dtoa_r+0x430>
 4006d2c:	b9800017 	ldw	r6,0(r23)
 4006d30:	b9c00117 	ldw	r7,4(r23)
 4006d34:	84000044 	addi	r16,r16,1
 4006d38:	400fb000 	call	400fb00 <__muldf3>
 4006d3c:	bdc00204 	addi	r23,r23,8
 4006d40:	a83ff51e 	bne	r21,zero,4006d18 <__alt_data_end+0xfc006d18>
 4006d44:	1013883a 	mov	r9,r2
 4006d48:	1811883a 	mov	r8,r3
 4006d4c:	480d883a 	mov	r6,r9
 4006d50:	400f883a 	mov	r7,r8
 4006d54:	8809883a 	mov	r4,r17
 4006d58:	a00b883a 	mov	r5,r20
 4006d5c:	400eed80 	call	400eed8 <__divdf3>
 4006d60:	d8800f15 	stw	r2,60(sp)
 4006d64:	d8c01015 	stw	r3,64(sp)
 4006d68:	d8c00e17 	ldw	r3,56(sp)
 4006d6c:	18000626 	beq	r3,zero,4006d88 <_dtoa_r+0x47c>
 4006d70:	d9000f17 	ldw	r4,60(sp)
 4006d74:	d9401017 	ldw	r5,64(sp)
 4006d78:	000d883a 	mov	r6,zero
 4006d7c:	01cffc34 	movhi	r7,16368
 4006d80:	400fa0c0 	call	400fa0c <__ledf2>
 4006d84:	10040b16 	blt	r2,zero,4007db4 <_dtoa_r+0x14a8>
 4006d88:	8009883a 	mov	r4,r16
 4006d8c:	4010ce80 	call	4010ce8 <__floatsidf>
 4006d90:	d9800f17 	ldw	r6,60(sp)
 4006d94:	d9c01017 	ldw	r7,64(sp)
 4006d98:	1009883a 	mov	r4,r2
 4006d9c:	180b883a 	mov	r5,r3
 4006da0:	400fb000 	call	400fb00 <__muldf3>
 4006da4:	000d883a 	mov	r6,zero
 4006da8:	01d00734 	movhi	r7,16412
 4006dac:	1009883a 	mov	r4,r2
 4006db0:	180b883a 	mov	r5,r3
 4006db4:	400e62c0 	call	400e62c <__adddf3>
 4006db8:	1021883a 	mov	r16,r2
 4006dbc:	d8800617 	ldw	r2,24(sp)
 4006dc0:	047f3034 	movhi	r17,64704
 4006dc4:	1c63883a 	add	r17,r3,r17
 4006dc8:	10031826 	beq	r2,zero,4007a2c <_dtoa_r+0x1120>
 4006dcc:	d8c00517 	ldw	r3,20(sp)
 4006dd0:	db000617 	ldw	r12,24(sp)
 4006dd4:	d8c01315 	stw	r3,76(sp)
 4006dd8:	d9000b17 	ldw	r4,44(sp)
 4006ddc:	20038f26 	beq	r4,zero,4007c1c <_dtoa_r+0x1310>
 4006de0:	60bfffc4 	addi	r2,r12,-1
 4006de4:	100490fa 	slli	r2,r2,3
 4006de8:	00c10074 	movhi	r3,1025
 4006dec:	18d79a04 	addi	r3,r3,24168
 4006df0:	1885883a 	add	r2,r3,r2
 4006df4:	11800017 	ldw	r6,0(r2)
 4006df8:	11c00117 	ldw	r7,4(r2)
 4006dfc:	d8800717 	ldw	r2,28(sp)
 4006e00:	0009883a 	mov	r4,zero
 4006e04:	014ff834 	movhi	r5,16352
 4006e08:	db001615 	stw	r12,88(sp)
 4006e0c:	15c00044 	addi	r23,r2,1
 4006e10:	400eed80 	call	400eed8 <__divdf3>
 4006e14:	800d883a 	mov	r6,r16
 4006e18:	880f883a 	mov	r7,r17
 4006e1c:	1009883a 	mov	r4,r2
 4006e20:	180b883a 	mov	r5,r3
 4006e24:	401036c0 	call	401036c <__subdf3>
 4006e28:	d9401017 	ldw	r5,64(sp)
 4006e2c:	d9000f17 	ldw	r4,60(sp)
 4006e30:	102b883a 	mov	r21,r2
 4006e34:	d8c01215 	stw	r3,72(sp)
 4006e38:	4010c680 	call	4010c68 <__fixdfsi>
 4006e3c:	1009883a 	mov	r4,r2
 4006e40:	1029883a 	mov	r20,r2
 4006e44:	4010ce80 	call	4010ce8 <__floatsidf>
 4006e48:	d9000f17 	ldw	r4,60(sp)
 4006e4c:	d9401017 	ldw	r5,64(sp)
 4006e50:	100d883a 	mov	r6,r2
 4006e54:	180f883a 	mov	r7,r3
 4006e58:	401036c0 	call	401036c <__subdf3>
 4006e5c:	1823883a 	mov	r17,r3
 4006e60:	d8c00717 	ldw	r3,28(sp)
 4006e64:	d9401217 	ldw	r5,72(sp)
 4006e68:	a2000c04 	addi	r8,r20,48
 4006e6c:	1021883a 	mov	r16,r2
 4006e70:	1a000005 	stb	r8,0(r3)
 4006e74:	800d883a 	mov	r6,r16
 4006e78:	880f883a 	mov	r7,r17
 4006e7c:	a809883a 	mov	r4,r21
 4006e80:	4029883a 	mov	r20,r8
 4006e84:	400f9300 	call	400f930 <__gedf2>
 4006e88:	00841d16 	blt	zero,r2,4007f00 <_dtoa_r+0x15f4>
 4006e8c:	800d883a 	mov	r6,r16
 4006e90:	880f883a 	mov	r7,r17
 4006e94:	0009883a 	mov	r4,zero
 4006e98:	014ffc34 	movhi	r5,16368
 4006e9c:	401036c0 	call	401036c <__subdf3>
 4006ea0:	d9401217 	ldw	r5,72(sp)
 4006ea4:	100d883a 	mov	r6,r2
 4006ea8:	180f883a 	mov	r7,r3
 4006eac:	a809883a 	mov	r4,r21
 4006eb0:	400f9300 	call	400f930 <__gedf2>
 4006eb4:	db001617 	ldw	r12,88(sp)
 4006eb8:	00840e16 	blt	zero,r2,4007ef4 <_dtoa_r+0x15e8>
 4006ebc:	00800044 	movi	r2,1
 4006ec0:	13006b0e 	bge	r2,r12,4007070 <_dtoa_r+0x764>
 4006ec4:	d9000717 	ldw	r4,28(sp)
 4006ec8:	dd800f15 	stw	r22,60(sp)
 4006ecc:	dcc01015 	stw	r19,64(sp)
 4006ed0:	2319883a 	add	r12,r4,r12
 4006ed4:	dcc01217 	ldw	r19,72(sp)
 4006ed8:	602d883a 	mov	r22,r12
 4006edc:	dc801215 	stw	r18,72(sp)
 4006ee0:	b825883a 	mov	r18,r23
 4006ee4:	00000906 	br	4006f0c <_dtoa_r+0x600>
 4006ee8:	401036c0 	call	401036c <__subdf3>
 4006eec:	a80d883a 	mov	r6,r21
 4006ef0:	980f883a 	mov	r7,r19
 4006ef4:	1009883a 	mov	r4,r2
 4006ef8:	180b883a 	mov	r5,r3
 4006efc:	400fa0c0 	call	400fa0c <__ledf2>
 4006f00:	1003e816 	blt	r2,zero,4007ea4 <_dtoa_r+0x1598>
 4006f04:	b825883a 	mov	r18,r23
 4006f08:	bd83e926 	beq	r23,r22,4007eb0 <_dtoa_r+0x15a4>
 4006f0c:	a809883a 	mov	r4,r21
 4006f10:	980b883a 	mov	r5,r19
 4006f14:	000d883a 	mov	r6,zero
 4006f18:	01d00934 	movhi	r7,16420
 4006f1c:	400fb000 	call	400fb00 <__muldf3>
 4006f20:	000d883a 	mov	r6,zero
 4006f24:	01d00934 	movhi	r7,16420
 4006f28:	8009883a 	mov	r4,r16
 4006f2c:	880b883a 	mov	r5,r17
 4006f30:	102b883a 	mov	r21,r2
 4006f34:	1827883a 	mov	r19,r3
 4006f38:	400fb000 	call	400fb00 <__muldf3>
 4006f3c:	180b883a 	mov	r5,r3
 4006f40:	1009883a 	mov	r4,r2
 4006f44:	1821883a 	mov	r16,r3
 4006f48:	1023883a 	mov	r17,r2
 4006f4c:	4010c680 	call	4010c68 <__fixdfsi>
 4006f50:	1009883a 	mov	r4,r2
 4006f54:	1029883a 	mov	r20,r2
 4006f58:	4010ce80 	call	4010ce8 <__floatsidf>
 4006f5c:	8809883a 	mov	r4,r17
 4006f60:	800b883a 	mov	r5,r16
 4006f64:	100d883a 	mov	r6,r2
 4006f68:	180f883a 	mov	r7,r3
 4006f6c:	401036c0 	call	401036c <__subdf3>
 4006f70:	a5000c04 	addi	r20,r20,48
 4006f74:	a80d883a 	mov	r6,r21
 4006f78:	980f883a 	mov	r7,r19
 4006f7c:	1009883a 	mov	r4,r2
 4006f80:	180b883a 	mov	r5,r3
 4006f84:	95000005 	stb	r20,0(r18)
 4006f88:	1021883a 	mov	r16,r2
 4006f8c:	1823883a 	mov	r17,r3
 4006f90:	400fa0c0 	call	400fa0c <__ledf2>
 4006f94:	bdc00044 	addi	r23,r23,1
 4006f98:	800d883a 	mov	r6,r16
 4006f9c:	880f883a 	mov	r7,r17
 4006fa0:	0009883a 	mov	r4,zero
 4006fa4:	014ffc34 	movhi	r5,16368
 4006fa8:	103fcf0e 	bge	r2,zero,4006ee8 <__alt_data_end+0xfc006ee8>
 4006fac:	d8c01317 	ldw	r3,76(sp)
 4006fb0:	d8c00515 	stw	r3,20(sp)
 4006fb4:	d9400917 	ldw	r5,36(sp)
 4006fb8:	e009883a 	mov	r4,fp
 4006fbc:	400a06c0 	call	400a06c <_Bfree>
 4006fc0:	d9000517 	ldw	r4,20(sp)
 4006fc4:	d9802317 	ldw	r6,140(sp)
 4006fc8:	d9c02517 	ldw	r7,148(sp)
 4006fcc:	b8000005 	stb	zero,0(r23)
 4006fd0:	20800044 	addi	r2,r4,1
 4006fd4:	30800015 	stw	r2,0(r6)
 4006fd8:	3802aa26 	beq	r7,zero,4007a84 <_dtoa_r+0x1178>
 4006fdc:	3dc00015 	stw	r23,0(r7)
 4006fe0:	d8800717 	ldw	r2,28(sp)
 4006fe4:	003e7906 	br	40069cc <__alt_data_end+0xfc0069cc>
 4006fe8:	00800434 	movhi	r2,16
 4006fec:	10bfffc4 	addi	r2,r2,-1
 4006ff0:	88a2703a 	and	r17,r17,r2
 4006ff4:	883e851e 	bne	r17,zero,4006a0c <__alt_data_end+0xfc006a0c>
 4006ff8:	00810074 	movhi	r2,1025
 4006ffc:	10977b04 	addi	r2,r2,24044
 4007000:	003e8406 	br	4006a14 <__alt_data_end+0xfc006a14>
 4007004:	10c00204 	addi	r3,r2,8
 4007008:	003e8706 	br	4006a28 <__alt_data_end+0xfc006a28>
 400700c:	01400434 	movhi	r5,16
 4007010:	297fffc4 	addi	r5,r5,-1
 4007014:	994a703a 	and	r5,r19,r5
 4007018:	9009883a 	mov	r4,r18
 400701c:	843f0044 	addi	r16,r16,-1023
 4007020:	294ffc34 	orhi	r5,r5,16368
 4007024:	dd800217 	ldw	r22,8(sp)
 4007028:	d8001115 	stw	zero,68(sp)
 400702c:	003ea506 	br	4006ac4 <__alt_data_end+0xfc006ac4>
 4007030:	00810074 	movhi	r2,1025
 4007034:	10977204 	addi	r2,r2,24008
 4007038:	003e6406 	br	40069cc <__alt_data_end+0xfc0069cc>
 400703c:	e0001115 	stw	zero,68(fp)
 4007040:	000b883a 	mov	r5,zero
 4007044:	e009883a 	mov	r4,fp
 4007048:	4009fc40 	call	4009fc4 <_Balloc>
 400704c:	01bfffc4 	movi	r6,-1
 4007050:	01c00044 	movi	r7,1
 4007054:	d8800715 	stw	r2,28(sp)
 4007058:	d9800c15 	stw	r6,48(sp)
 400705c:	e0801015 	stw	r2,64(fp)
 4007060:	d8000315 	stw	zero,12(sp)
 4007064:	d9c00b15 	stw	r7,44(sp)
 4007068:	d9800615 	stw	r6,24(sp)
 400706c:	d8002215 	stw	zero,136(sp)
 4007070:	d8800117 	ldw	r2,4(sp)
 4007074:	10008916 	blt	r2,zero,400729c <_dtoa_r+0x990>
 4007078:	d9000517 	ldw	r4,20(sp)
 400707c:	00c00384 	movi	r3,14
 4007080:	19008616 	blt	r3,r4,400729c <_dtoa_r+0x990>
 4007084:	200490fa 	slli	r2,r4,3
 4007088:	00c10074 	movhi	r3,1025
 400708c:	d9802217 	ldw	r6,136(sp)
 4007090:	18d79a04 	addi	r3,r3,24168
 4007094:	1885883a 	add	r2,r3,r2
 4007098:	14000017 	ldw	r16,0(r2)
 400709c:	14400117 	ldw	r17,4(r2)
 40070a0:	30016316 	blt	r6,zero,4007630 <_dtoa_r+0xd24>
 40070a4:	800d883a 	mov	r6,r16
 40070a8:	880f883a 	mov	r7,r17
 40070ac:	9009883a 	mov	r4,r18
 40070b0:	980b883a 	mov	r5,r19
 40070b4:	400eed80 	call	400eed8 <__divdf3>
 40070b8:	180b883a 	mov	r5,r3
 40070bc:	1009883a 	mov	r4,r2
 40070c0:	4010c680 	call	4010c68 <__fixdfsi>
 40070c4:	1009883a 	mov	r4,r2
 40070c8:	102b883a 	mov	r21,r2
 40070cc:	4010ce80 	call	4010ce8 <__floatsidf>
 40070d0:	800d883a 	mov	r6,r16
 40070d4:	880f883a 	mov	r7,r17
 40070d8:	1009883a 	mov	r4,r2
 40070dc:	180b883a 	mov	r5,r3
 40070e0:	400fb000 	call	400fb00 <__muldf3>
 40070e4:	100d883a 	mov	r6,r2
 40070e8:	180f883a 	mov	r7,r3
 40070ec:	9009883a 	mov	r4,r18
 40070f0:	980b883a 	mov	r5,r19
 40070f4:	401036c0 	call	401036c <__subdf3>
 40070f8:	d9c00717 	ldw	r7,28(sp)
 40070fc:	1009883a 	mov	r4,r2
 4007100:	a8800c04 	addi	r2,r21,48
 4007104:	38800005 	stb	r2,0(r7)
 4007108:	3dc00044 	addi	r23,r7,1
 400710c:	d9c00617 	ldw	r7,24(sp)
 4007110:	01800044 	movi	r6,1
 4007114:	180b883a 	mov	r5,r3
 4007118:	2005883a 	mov	r2,r4
 400711c:	39803826 	beq	r7,r6,4007200 <_dtoa_r+0x8f4>
 4007120:	000d883a 	mov	r6,zero
 4007124:	01d00934 	movhi	r7,16420
 4007128:	400fb000 	call	400fb00 <__muldf3>
 400712c:	000d883a 	mov	r6,zero
 4007130:	000f883a 	mov	r7,zero
 4007134:	1009883a 	mov	r4,r2
 4007138:	180b883a 	mov	r5,r3
 400713c:	1025883a 	mov	r18,r2
 4007140:	1827883a 	mov	r19,r3
 4007144:	400f8a80 	call	400f8a8 <__eqdf2>
 4007148:	103f9a26 	beq	r2,zero,4006fb4 <__alt_data_end+0xfc006fb4>
 400714c:	d9c00617 	ldw	r7,24(sp)
 4007150:	d8c00717 	ldw	r3,28(sp)
 4007154:	b829883a 	mov	r20,r23
 4007158:	38bfffc4 	addi	r2,r7,-1
 400715c:	18ad883a 	add	r22,r3,r2
 4007160:	00000a06 	br	400718c <_dtoa_r+0x880>
 4007164:	400fb000 	call	400fb00 <__muldf3>
 4007168:	000d883a 	mov	r6,zero
 400716c:	000f883a 	mov	r7,zero
 4007170:	1009883a 	mov	r4,r2
 4007174:	180b883a 	mov	r5,r3
 4007178:	1025883a 	mov	r18,r2
 400717c:	1827883a 	mov	r19,r3
 4007180:	b829883a 	mov	r20,r23
 4007184:	400f8a80 	call	400f8a8 <__eqdf2>
 4007188:	103f8a26 	beq	r2,zero,4006fb4 <__alt_data_end+0xfc006fb4>
 400718c:	800d883a 	mov	r6,r16
 4007190:	880f883a 	mov	r7,r17
 4007194:	9009883a 	mov	r4,r18
 4007198:	980b883a 	mov	r5,r19
 400719c:	400eed80 	call	400eed8 <__divdf3>
 40071a0:	180b883a 	mov	r5,r3
 40071a4:	1009883a 	mov	r4,r2
 40071a8:	4010c680 	call	4010c68 <__fixdfsi>
 40071ac:	1009883a 	mov	r4,r2
 40071b0:	102b883a 	mov	r21,r2
 40071b4:	4010ce80 	call	4010ce8 <__floatsidf>
 40071b8:	800d883a 	mov	r6,r16
 40071bc:	880f883a 	mov	r7,r17
 40071c0:	1009883a 	mov	r4,r2
 40071c4:	180b883a 	mov	r5,r3
 40071c8:	400fb000 	call	400fb00 <__muldf3>
 40071cc:	100d883a 	mov	r6,r2
 40071d0:	180f883a 	mov	r7,r3
 40071d4:	9009883a 	mov	r4,r18
 40071d8:	980b883a 	mov	r5,r19
 40071dc:	401036c0 	call	401036c <__subdf3>
 40071e0:	aa000c04 	addi	r8,r21,48
 40071e4:	a2000005 	stb	r8,0(r20)
 40071e8:	000d883a 	mov	r6,zero
 40071ec:	01d00934 	movhi	r7,16420
 40071f0:	1009883a 	mov	r4,r2
 40071f4:	180b883a 	mov	r5,r3
 40071f8:	a5c00044 	addi	r23,r20,1
 40071fc:	b53fd91e 	bne	r22,r20,4007164 <__alt_data_end+0xfc007164>
 4007200:	100d883a 	mov	r6,r2
 4007204:	180f883a 	mov	r7,r3
 4007208:	1009883a 	mov	r4,r2
 400720c:	180b883a 	mov	r5,r3
 4007210:	400e62c0 	call	400e62c <__adddf3>
 4007214:	100d883a 	mov	r6,r2
 4007218:	180f883a 	mov	r7,r3
 400721c:	8009883a 	mov	r4,r16
 4007220:	880b883a 	mov	r5,r17
 4007224:	1027883a 	mov	r19,r2
 4007228:	1825883a 	mov	r18,r3
 400722c:	400fa0c0 	call	400fa0c <__ledf2>
 4007230:	10000816 	blt	r2,zero,4007254 <_dtoa_r+0x948>
 4007234:	980d883a 	mov	r6,r19
 4007238:	900f883a 	mov	r7,r18
 400723c:	8009883a 	mov	r4,r16
 4007240:	880b883a 	mov	r5,r17
 4007244:	400f8a80 	call	400f8a8 <__eqdf2>
 4007248:	103f5a1e 	bne	r2,zero,4006fb4 <__alt_data_end+0xfc006fb4>
 400724c:	ad40004c 	andi	r21,r21,1
 4007250:	a83f5826 	beq	r21,zero,4006fb4 <__alt_data_end+0xfc006fb4>
 4007254:	bd3fffc3 	ldbu	r20,-1(r23)
 4007258:	b8bfffc4 	addi	r2,r23,-1
 400725c:	1007883a 	mov	r3,r2
 4007260:	01400e44 	movi	r5,57
 4007264:	d9800717 	ldw	r6,28(sp)
 4007268:	00000506 	br	4007280 <_dtoa_r+0x974>
 400726c:	18ffffc4 	addi	r3,r3,-1
 4007270:	11824726 	beq	r2,r6,4007b90 <_dtoa_r+0x1284>
 4007274:	1d000003 	ldbu	r20,0(r3)
 4007278:	102f883a 	mov	r23,r2
 400727c:	10bfffc4 	addi	r2,r2,-1
 4007280:	a1003fcc 	andi	r4,r20,255
 4007284:	2100201c 	xori	r4,r4,128
 4007288:	213fe004 	addi	r4,r4,-128
 400728c:	217ff726 	beq	r4,r5,400726c <__alt_data_end+0xfc00726c>
 4007290:	a2000044 	addi	r8,r20,1
 4007294:	12000005 	stb	r8,0(r2)
 4007298:	003f4606 	br	4006fb4 <__alt_data_end+0xfc006fb4>
 400729c:	d9000b17 	ldw	r4,44(sp)
 40072a0:	2000c826 	beq	r4,zero,40075c4 <_dtoa_r+0xcb8>
 40072a4:	d9800317 	ldw	r6,12(sp)
 40072a8:	00c00044 	movi	r3,1
 40072ac:	1980f90e 	bge	r3,r6,4007694 <_dtoa_r+0xd88>
 40072b0:	d8800617 	ldw	r2,24(sp)
 40072b4:	d8c00a17 	ldw	r3,40(sp)
 40072b8:	157fffc4 	addi	r21,r2,-1
 40072bc:	1d41f316 	blt	r3,r21,4007a8c <_dtoa_r+0x1180>
 40072c0:	1d6bc83a 	sub	r21,r3,r21
 40072c4:	d9c00617 	ldw	r7,24(sp)
 40072c8:	3802aa16 	blt	r7,zero,4007d74 <_dtoa_r+0x1468>
 40072cc:	dd000817 	ldw	r20,32(sp)
 40072d0:	d8800617 	ldw	r2,24(sp)
 40072d4:	d8c00817 	ldw	r3,32(sp)
 40072d8:	01400044 	movi	r5,1
 40072dc:	e009883a 	mov	r4,fp
 40072e0:	1887883a 	add	r3,r3,r2
 40072e4:	d8c00815 	stw	r3,32(sp)
 40072e8:	b0ad883a 	add	r22,r22,r2
 40072ec:	400a3f80 	call	400a3f8 <__i2b>
 40072f0:	1023883a 	mov	r17,r2
 40072f4:	a0000826 	beq	r20,zero,4007318 <_dtoa_r+0xa0c>
 40072f8:	0580070e 	bge	zero,r22,4007318 <_dtoa_r+0xa0c>
 40072fc:	a005883a 	mov	r2,r20
 4007300:	b500b916 	blt	r22,r20,40075e8 <_dtoa_r+0xcdc>
 4007304:	d9000817 	ldw	r4,32(sp)
 4007308:	a0a9c83a 	sub	r20,r20,r2
 400730c:	b0adc83a 	sub	r22,r22,r2
 4007310:	2089c83a 	sub	r4,r4,r2
 4007314:	d9000815 	stw	r4,32(sp)
 4007318:	d9800a17 	ldw	r6,40(sp)
 400731c:	0181810e 	bge	zero,r6,4007924 <_dtoa_r+0x1018>
 4007320:	d9c00b17 	ldw	r7,44(sp)
 4007324:	3800b326 	beq	r7,zero,40075f4 <_dtoa_r+0xce8>
 4007328:	a800b226 	beq	r21,zero,40075f4 <_dtoa_r+0xce8>
 400732c:	880b883a 	mov	r5,r17
 4007330:	a80d883a 	mov	r6,r21
 4007334:	e009883a 	mov	r4,fp
 4007338:	400a6c00 	call	400a6c0 <__pow5mult>
 400733c:	d9800917 	ldw	r6,36(sp)
 4007340:	100b883a 	mov	r5,r2
 4007344:	e009883a 	mov	r4,fp
 4007348:	1023883a 	mov	r17,r2
 400734c:	400a4340 	call	400a434 <__multiply>
 4007350:	1021883a 	mov	r16,r2
 4007354:	d8800a17 	ldw	r2,40(sp)
 4007358:	d9400917 	ldw	r5,36(sp)
 400735c:	e009883a 	mov	r4,fp
 4007360:	1545c83a 	sub	r2,r2,r21
 4007364:	d8800a15 	stw	r2,40(sp)
 4007368:	400a06c0 	call	400a06c <_Bfree>
 400736c:	d8c00a17 	ldw	r3,40(sp)
 4007370:	18009f1e 	bne	r3,zero,40075f0 <_dtoa_r+0xce4>
 4007374:	05c00044 	movi	r23,1
 4007378:	e009883a 	mov	r4,fp
 400737c:	b80b883a 	mov	r5,r23
 4007380:	400a3f80 	call	400a3f8 <__i2b>
 4007384:	d9000d17 	ldw	r4,52(sp)
 4007388:	102b883a 	mov	r21,r2
 400738c:	2000ce26 	beq	r4,zero,40076c8 <_dtoa_r+0xdbc>
 4007390:	200d883a 	mov	r6,r4
 4007394:	100b883a 	mov	r5,r2
 4007398:	e009883a 	mov	r4,fp
 400739c:	400a6c00 	call	400a6c0 <__pow5mult>
 40073a0:	d9800317 	ldw	r6,12(sp)
 40073a4:	102b883a 	mov	r21,r2
 40073a8:	b981810e 	bge	r23,r6,40079b0 <_dtoa_r+0x10a4>
 40073ac:	0027883a 	mov	r19,zero
 40073b0:	a8800417 	ldw	r2,16(r21)
 40073b4:	05c00804 	movi	r23,32
 40073b8:	10800104 	addi	r2,r2,4
 40073bc:	1085883a 	add	r2,r2,r2
 40073c0:	1085883a 	add	r2,r2,r2
 40073c4:	a885883a 	add	r2,r21,r2
 40073c8:	11000017 	ldw	r4,0(r2)
 40073cc:	400a2e00 	call	400a2e0 <__hi0bits>
 40073d0:	b885c83a 	sub	r2,r23,r2
 40073d4:	1585883a 	add	r2,r2,r22
 40073d8:	108007cc 	andi	r2,r2,31
 40073dc:	1000b326 	beq	r2,zero,40076ac <_dtoa_r+0xda0>
 40073e0:	00c00804 	movi	r3,32
 40073e4:	1887c83a 	sub	r3,r3,r2
 40073e8:	01000104 	movi	r4,4
 40073ec:	20c2cd0e 	bge	r4,r3,4007f24 <_dtoa_r+0x1618>
 40073f0:	00c00704 	movi	r3,28
 40073f4:	1885c83a 	sub	r2,r3,r2
 40073f8:	d8c00817 	ldw	r3,32(sp)
 40073fc:	a0a9883a 	add	r20,r20,r2
 4007400:	b0ad883a 	add	r22,r22,r2
 4007404:	1887883a 	add	r3,r3,r2
 4007408:	d8c00815 	stw	r3,32(sp)
 400740c:	d9800817 	ldw	r6,32(sp)
 4007410:	0180040e 	bge	zero,r6,4007424 <_dtoa_r+0xb18>
 4007414:	800b883a 	mov	r5,r16
 4007418:	e009883a 	mov	r4,fp
 400741c:	400a8000 	call	400a800 <__lshift>
 4007420:	1021883a 	mov	r16,r2
 4007424:	0580050e 	bge	zero,r22,400743c <_dtoa_r+0xb30>
 4007428:	a80b883a 	mov	r5,r21
 400742c:	b00d883a 	mov	r6,r22
 4007430:	e009883a 	mov	r4,fp
 4007434:	400a8000 	call	400a800 <__lshift>
 4007438:	102b883a 	mov	r21,r2
 400743c:	d9c00e17 	ldw	r7,56(sp)
 4007440:	3801211e 	bne	r7,zero,40078c8 <_dtoa_r+0xfbc>
 4007444:	d9800617 	ldw	r6,24(sp)
 4007448:	0181380e 	bge	zero,r6,400792c <_dtoa_r+0x1020>
 400744c:	d8c00b17 	ldw	r3,44(sp)
 4007450:	1800ab1e 	bne	r3,zero,4007700 <_dtoa_r+0xdf4>
 4007454:	dc800717 	ldw	r18,28(sp)
 4007458:	dcc00617 	ldw	r19,24(sp)
 400745c:	9029883a 	mov	r20,r18
 4007460:	00000206 	br	400746c <_dtoa_r+0xb60>
 4007464:	400a0940 	call	400a094 <__multadd>
 4007468:	1021883a 	mov	r16,r2
 400746c:	a80b883a 	mov	r5,r21
 4007470:	8009883a 	mov	r4,r16
 4007474:	40066e40 	call	40066e4 <quorem>
 4007478:	10800c04 	addi	r2,r2,48
 400747c:	90800005 	stb	r2,0(r18)
 4007480:	94800044 	addi	r18,r18,1
 4007484:	9507c83a 	sub	r3,r18,r20
 4007488:	000f883a 	mov	r7,zero
 400748c:	01800284 	movi	r6,10
 4007490:	800b883a 	mov	r5,r16
 4007494:	e009883a 	mov	r4,fp
 4007498:	1cfff216 	blt	r3,r19,4007464 <__alt_data_end+0xfc007464>
 400749c:	1011883a 	mov	r8,r2
 40074a0:	d8800617 	ldw	r2,24(sp)
 40074a4:	0082370e 	bge	zero,r2,4007d84 <_dtoa_r+0x1478>
 40074a8:	d9000717 	ldw	r4,28(sp)
 40074ac:	0025883a 	mov	r18,zero
 40074b0:	20af883a 	add	r23,r4,r2
 40074b4:	01800044 	movi	r6,1
 40074b8:	800b883a 	mov	r5,r16
 40074bc:	e009883a 	mov	r4,fp
 40074c0:	da001715 	stw	r8,92(sp)
 40074c4:	400a8000 	call	400a800 <__lshift>
 40074c8:	a80b883a 	mov	r5,r21
 40074cc:	1009883a 	mov	r4,r2
 40074d0:	d8800915 	stw	r2,36(sp)
 40074d4:	400a9480 	call	400a948 <__mcmp>
 40074d8:	da001717 	ldw	r8,92(sp)
 40074dc:	0081800e 	bge	zero,r2,4007ae0 <_dtoa_r+0x11d4>
 40074e0:	b93fffc3 	ldbu	r4,-1(r23)
 40074e4:	b8bfffc4 	addi	r2,r23,-1
 40074e8:	1007883a 	mov	r3,r2
 40074ec:	01800e44 	movi	r6,57
 40074f0:	d9c00717 	ldw	r7,28(sp)
 40074f4:	00000506 	br	400750c <_dtoa_r+0xc00>
 40074f8:	18ffffc4 	addi	r3,r3,-1
 40074fc:	11c12326 	beq	r2,r7,400798c <_dtoa_r+0x1080>
 4007500:	19000003 	ldbu	r4,0(r3)
 4007504:	102f883a 	mov	r23,r2
 4007508:	10bfffc4 	addi	r2,r2,-1
 400750c:	21403fcc 	andi	r5,r4,255
 4007510:	2940201c 	xori	r5,r5,128
 4007514:	297fe004 	addi	r5,r5,-128
 4007518:	29bff726 	beq	r5,r6,40074f8 <__alt_data_end+0xfc0074f8>
 400751c:	21000044 	addi	r4,r4,1
 4007520:	11000005 	stb	r4,0(r2)
 4007524:	a80b883a 	mov	r5,r21
 4007528:	e009883a 	mov	r4,fp
 400752c:	400a06c0 	call	400a06c <_Bfree>
 4007530:	883ea026 	beq	r17,zero,4006fb4 <__alt_data_end+0xfc006fb4>
 4007534:	90000426 	beq	r18,zero,4007548 <_dtoa_r+0xc3c>
 4007538:	94400326 	beq	r18,r17,4007548 <_dtoa_r+0xc3c>
 400753c:	900b883a 	mov	r5,r18
 4007540:	e009883a 	mov	r4,fp
 4007544:	400a06c0 	call	400a06c <_Bfree>
 4007548:	880b883a 	mov	r5,r17
 400754c:	e009883a 	mov	r4,fp
 4007550:	400a06c0 	call	400a06c <_Bfree>
 4007554:	003e9706 	br	4006fb4 <__alt_data_end+0xfc006fb4>
 4007558:	01800044 	movi	r6,1
 400755c:	d9800e15 	stw	r6,56(sp)
 4007560:	003d9606 	br	4006bbc <__alt_data_end+0xfc006bbc>
 4007564:	d8800817 	ldw	r2,32(sp)
 4007568:	d8c00517 	ldw	r3,20(sp)
 400756c:	d8000d15 	stw	zero,52(sp)
 4007570:	10c5c83a 	sub	r2,r2,r3
 4007574:	00c9c83a 	sub	r4,zero,r3
 4007578:	d8800815 	stw	r2,32(sp)
 400757c:	d9000a15 	stw	r4,40(sp)
 4007580:	003d9706 	br	4006be0 <__alt_data_end+0xfc006be0>
 4007584:	05adc83a 	sub	r22,zero,r22
 4007588:	dd800815 	stw	r22,32(sp)
 400758c:	002d883a 	mov	r22,zero
 4007590:	003d8e06 	br	4006bcc <__alt_data_end+0xfc006bcc>
 4007594:	d9000517 	ldw	r4,20(sp)
 4007598:	4010ce80 	call	4010ce8 <__floatsidf>
 400759c:	100d883a 	mov	r6,r2
 40075a0:	180f883a 	mov	r7,r3
 40075a4:	a009883a 	mov	r4,r20
 40075a8:	880b883a 	mov	r5,r17
 40075ac:	400f8a80 	call	400f8a8 <__eqdf2>
 40075b0:	103d7126 	beq	r2,zero,4006b78 <__alt_data_end+0xfc006b78>
 40075b4:	d9c00517 	ldw	r7,20(sp)
 40075b8:	39ffffc4 	addi	r7,r7,-1
 40075bc:	d9c00515 	stw	r7,20(sp)
 40075c0:	003d6d06 	br	4006b78 <__alt_data_end+0xfc006b78>
 40075c4:	dd400a17 	ldw	r21,40(sp)
 40075c8:	dd000817 	ldw	r20,32(sp)
 40075cc:	0023883a 	mov	r17,zero
 40075d0:	003f4806 	br	40072f4 <__alt_data_end+0xfc0072f4>
 40075d4:	10e3c83a 	sub	r17,r2,r3
 40075d8:	9448983a 	sll	r4,r18,r17
 40075dc:	003d3206 	br	4006aa8 <__alt_data_end+0xfc006aa8>
 40075e0:	d8000e15 	stw	zero,56(sp)
 40075e4:	003d7506 	br	4006bbc <__alt_data_end+0xfc006bbc>
 40075e8:	b005883a 	mov	r2,r22
 40075ec:	003f4506 	br	4007304 <__alt_data_end+0xfc007304>
 40075f0:	dc000915 	stw	r16,36(sp)
 40075f4:	d9800a17 	ldw	r6,40(sp)
 40075f8:	d9400917 	ldw	r5,36(sp)
 40075fc:	e009883a 	mov	r4,fp
 4007600:	400a6c00 	call	400a6c0 <__pow5mult>
 4007604:	1021883a 	mov	r16,r2
 4007608:	003f5a06 	br	4007374 <__alt_data_end+0xfc007374>
 400760c:	01c00044 	movi	r7,1
 4007610:	d9c00b15 	stw	r7,44(sp)
 4007614:	d8802217 	ldw	r2,136(sp)
 4007618:	0081280e 	bge	zero,r2,4007abc <_dtoa_r+0x11b0>
 400761c:	100d883a 	mov	r6,r2
 4007620:	1021883a 	mov	r16,r2
 4007624:	d8800c15 	stw	r2,48(sp)
 4007628:	d8800615 	stw	r2,24(sp)
 400762c:	003d8806 	br	4006c50 <__alt_data_end+0xfc006c50>
 4007630:	d8800617 	ldw	r2,24(sp)
 4007634:	00be9b16 	blt	zero,r2,40070a4 <__alt_data_end+0xfc0070a4>
 4007638:	10010f1e 	bne	r2,zero,4007a78 <_dtoa_r+0x116c>
 400763c:	880b883a 	mov	r5,r17
 4007640:	000d883a 	mov	r6,zero
 4007644:	01d00534 	movhi	r7,16404
 4007648:	8009883a 	mov	r4,r16
 400764c:	400fb000 	call	400fb00 <__muldf3>
 4007650:	900d883a 	mov	r6,r18
 4007654:	980f883a 	mov	r7,r19
 4007658:	1009883a 	mov	r4,r2
 400765c:	180b883a 	mov	r5,r3
 4007660:	400f9300 	call	400f930 <__gedf2>
 4007664:	002b883a 	mov	r21,zero
 4007668:	0023883a 	mov	r17,zero
 400766c:	1000bf16 	blt	r2,zero,400796c <_dtoa_r+0x1060>
 4007670:	d9802217 	ldw	r6,136(sp)
 4007674:	ddc00717 	ldw	r23,28(sp)
 4007678:	018c303a 	nor	r6,zero,r6
 400767c:	d9800515 	stw	r6,20(sp)
 4007680:	a80b883a 	mov	r5,r21
 4007684:	e009883a 	mov	r4,fp
 4007688:	400a06c0 	call	400a06c <_Bfree>
 400768c:	883e4926 	beq	r17,zero,4006fb4 <__alt_data_end+0xfc006fb4>
 4007690:	003fad06 	br	4007548 <__alt_data_end+0xfc007548>
 4007694:	d9c01117 	ldw	r7,68(sp)
 4007698:	3801bc26 	beq	r7,zero,4007d8c <_dtoa_r+0x1480>
 400769c:	10810cc4 	addi	r2,r2,1075
 40076a0:	dd400a17 	ldw	r21,40(sp)
 40076a4:	dd000817 	ldw	r20,32(sp)
 40076a8:	003f0a06 	br	40072d4 <__alt_data_end+0xfc0072d4>
 40076ac:	00800704 	movi	r2,28
 40076b0:	d9000817 	ldw	r4,32(sp)
 40076b4:	a0a9883a 	add	r20,r20,r2
 40076b8:	b0ad883a 	add	r22,r22,r2
 40076bc:	2089883a 	add	r4,r4,r2
 40076c0:	d9000815 	stw	r4,32(sp)
 40076c4:	003f5106 	br	400740c <__alt_data_end+0xfc00740c>
 40076c8:	d8c00317 	ldw	r3,12(sp)
 40076cc:	b8c1fc0e 	bge	r23,r3,4007ec0 <_dtoa_r+0x15b4>
 40076d0:	0027883a 	mov	r19,zero
 40076d4:	b805883a 	mov	r2,r23
 40076d8:	003f3e06 	br	40073d4 <__alt_data_end+0xfc0073d4>
 40076dc:	880b883a 	mov	r5,r17
 40076e0:	e009883a 	mov	r4,fp
 40076e4:	000f883a 	mov	r7,zero
 40076e8:	01800284 	movi	r6,10
 40076ec:	400a0940 	call	400a094 <__multadd>
 40076f0:	d9000c17 	ldw	r4,48(sp)
 40076f4:	1023883a 	mov	r17,r2
 40076f8:	0102040e 	bge	zero,r4,4007f0c <_dtoa_r+0x1600>
 40076fc:	d9000615 	stw	r4,24(sp)
 4007700:	0500050e 	bge	zero,r20,4007718 <_dtoa_r+0xe0c>
 4007704:	880b883a 	mov	r5,r17
 4007708:	a00d883a 	mov	r6,r20
 400770c:	e009883a 	mov	r4,fp
 4007710:	400a8000 	call	400a800 <__lshift>
 4007714:	1023883a 	mov	r17,r2
 4007718:	9801241e 	bne	r19,zero,4007bac <_dtoa_r+0x12a0>
 400771c:	8829883a 	mov	r20,r17
 4007720:	d9000617 	ldw	r4,24(sp)
 4007724:	dcc00717 	ldw	r19,28(sp)
 4007728:	9480004c 	andi	r18,r18,1
 400772c:	20bfffc4 	addi	r2,r4,-1
 4007730:	9885883a 	add	r2,r19,r2
 4007734:	d8800415 	stw	r2,16(sp)
 4007738:	dc800615 	stw	r18,24(sp)
 400773c:	a80b883a 	mov	r5,r21
 4007740:	8009883a 	mov	r4,r16
 4007744:	40066e40 	call	40066e4 <quorem>
 4007748:	880b883a 	mov	r5,r17
 400774c:	8009883a 	mov	r4,r16
 4007750:	102f883a 	mov	r23,r2
 4007754:	400a9480 	call	400a948 <__mcmp>
 4007758:	a80b883a 	mov	r5,r21
 400775c:	a00d883a 	mov	r6,r20
 4007760:	e009883a 	mov	r4,fp
 4007764:	102d883a 	mov	r22,r2
 4007768:	400a9a80 	call	400a9a8 <__mdiff>
 400776c:	1007883a 	mov	r3,r2
 4007770:	10800317 	ldw	r2,12(r2)
 4007774:	bc800c04 	addi	r18,r23,48
 4007778:	180b883a 	mov	r5,r3
 400777c:	10004e1e 	bne	r2,zero,40078b8 <_dtoa_r+0xfac>
 4007780:	8009883a 	mov	r4,r16
 4007784:	d8c01615 	stw	r3,88(sp)
 4007788:	400a9480 	call	400a948 <__mcmp>
 400778c:	d8c01617 	ldw	r3,88(sp)
 4007790:	e009883a 	mov	r4,fp
 4007794:	d8801615 	stw	r2,88(sp)
 4007798:	180b883a 	mov	r5,r3
 400779c:	400a06c0 	call	400a06c <_Bfree>
 40077a0:	d8801617 	ldw	r2,88(sp)
 40077a4:	1000041e 	bne	r2,zero,40077b8 <_dtoa_r+0xeac>
 40077a8:	d9800317 	ldw	r6,12(sp)
 40077ac:	3000021e 	bne	r6,zero,40077b8 <_dtoa_r+0xeac>
 40077b0:	d8c00617 	ldw	r3,24(sp)
 40077b4:	18003726 	beq	r3,zero,4007894 <_dtoa_r+0xf88>
 40077b8:	b0002016 	blt	r22,zero,400783c <_dtoa_r+0xf30>
 40077bc:	b000041e 	bne	r22,zero,40077d0 <_dtoa_r+0xec4>
 40077c0:	d9000317 	ldw	r4,12(sp)
 40077c4:	2000021e 	bne	r4,zero,40077d0 <_dtoa_r+0xec4>
 40077c8:	d8c00617 	ldw	r3,24(sp)
 40077cc:	18001b26 	beq	r3,zero,400783c <_dtoa_r+0xf30>
 40077d0:	00810716 	blt	zero,r2,4007bf0 <_dtoa_r+0x12e4>
 40077d4:	d8c00417 	ldw	r3,16(sp)
 40077d8:	9d800044 	addi	r22,r19,1
 40077dc:	9c800005 	stb	r18,0(r19)
 40077e0:	b02f883a 	mov	r23,r22
 40077e4:	98c10626 	beq	r19,r3,4007c00 <_dtoa_r+0x12f4>
 40077e8:	800b883a 	mov	r5,r16
 40077ec:	000f883a 	mov	r7,zero
 40077f0:	01800284 	movi	r6,10
 40077f4:	e009883a 	mov	r4,fp
 40077f8:	400a0940 	call	400a094 <__multadd>
 40077fc:	1021883a 	mov	r16,r2
 4007800:	000f883a 	mov	r7,zero
 4007804:	01800284 	movi	r6,10
 4007808:	880b883a 	mov	r5,r17
 400780c:	e009883a 	mov	r4,fp
 4007810:	8d002526 	beq	r17,r20,40078a8 <_dtoa_r+0xf9c>
 4007814:	400a0940 	call	400a094 <__multadd>
 4007818:	a00b883a 	mov	r5,r20
 400781c:	000f883a 	mov	r7,zero
 4007820:	01800284 	movi	r6,10
 4007824:	e009883a 	mov	r4,fp
 4007828:	1023883a 	mov	r17,r2
 400782c:	400a0940 	call	400a094 <__multadd>
 4007830:	1029883a 	mov	r20,r2
 4007834:	b027883a 	mov	r19,r22
 4007838:	003fc006 	br	400773c <__alt_data_end+0xfc00773c>
 400783c:	9011883a 	mov	r8,r18
 4007840:	00800e0e 	bge	zero,r2,400787c <_dtoa_r+0xf70>
 4007844:	800b883a 	mov	r5,r16
 4007848:	01800044 	movi	r6,1
 400784c:	e009883a 	mov	r4,fp
 4007850:	da001715 	stw	r8,92(sp)
 4007854:	400a8000 	call	400a800 <__lshift>
 4007858:	a80b883a 	mov	r5,r21
 400785c:	1009883a 	mov	r4,r2
 4007860:	1021883a 	mov	r16,r2
 4007864:	400a9480 	call	400a948 <__mcmp>
 4007868:	da001717 	ldw	r8,92(sp)
 400786c:	0081960e 	bge	zero,r2,4007ec8 <_dtoa_r+0x15bc>
 4007870:	00800e44 	movi	r2,57
 4007874:	40817026 	beq	r8,r2,4007e38 <_dtoa_r+0x152c>
 4007878:	ba000c44 	addi	r8,r23,49
 400787c:	8825883a 	mov	r18,r17
 4007880:	9dc00044 	addi	r23,r19,1
 4007884:	9a000005 	stb	r8,0(r19)
 4007888:	a023883a 	mov	r17,r20
 400788c:	dc000915 	stw	r16,36(sp)
 4007890:	003f2406 	br	4007524 <__alt_data_end+0xfc007524>
 4007894:	00800e44 	movi	r2,57
 4007898:	9011883a 	mov	r8,r18
 400789c:	90816626 	beq	r18,r2,4007e38 <_dtoa_r+0x152c>
 40078a0:	05bff516 	blt	zero,r22,4007878 <__alt_data_end+0xfc007878>
 40078a4:	003ff506 	br	400787c <__alt_data_end+0xfc00787c>
 40078a8:	400a0940 	call	400a094 <__multadd>
 40078ac:	1023883a 	mov	r17,r2
 40078b0:	1029883a 	mov	r20,r2
 40078b4:	003fdf06 	br	4007834 <__alt_data_end+0xfc007834>
 40078b8:	e009883a 	mov	r4,fp
 40078bc:	400a06c0 	call	400a06c <_Bfree>
 40078c0:	00800044 	movi	r2,1
 40078c4:	003fbc06 	br	40077b8 <__alt_data_end+0xfc0077b8>
 40078c8:	a80b883a 	mov	r5,r21
 40078cc:	8009883a 	mov	r4,r16
 40078d0:	400a9480 	call	400a948 <__mcmp>
 40078d4:	103edb0e 	bge	r2,zero,4007444 <__alt_data_end+0xfc007444>
 40078d8:	800b883a 	mov	r5,r16
 40078dc:	000f883a 	mov	r7,zero
 40078e0:	01800284 	movi	r6,10
 40078e4:	e009883a 	mov	r4,fp
 40078e8:	400a0940 	call	400a094 <__multadd>
 40078ec:	1021883a 	mov	r16,r2
 40078f0:	d8800517 	ldw	r2,20(sp)
 40078f4:	d8c00b17 	ldw	r3,44(sp)
 40078f8:	10bfffc4 	addi	r2,r2,-1
 40078fc:	d8800515 	stw	r2,20(sp)
 4007900:	183f761e 	bne	r3,zero,40076dc <__alt_data_end+0xfc0076dc>
 4007904:	d9000c17 	ldw	r4,48(sp)
 4007908:	0101730e 	bge	zero,r4,4007ed8 <_dtoa_r+0x15cc>
 400790c:	d9000615 	stw	r4,24(sp)
 4007910:	003ed006 	br	4007454 <__alt_data_end+0xfc007454>
 4007914:	00800084 	movi	r2,2
 4007918:	3081861e 	bne	r6,r2,4007f34 <_dtoa_r+0x1628>
 400791c:	d8000b15 	stw	zero,44(sp)
 4007920:	003f3c06 	br	4007614 <__alt_data_end+0xfc007614>
 4007924:	dc000917 	ldw	r16,36(sp)
 4007928:	003e9206 	br	4007374 <__alt_data_end+0xfc007374>
 400792c:	d9c00317 	ldw	r7,12(sp)
 4007930:	00800084 	movi	r2,2
 4007934:	11fec50e 	bge	r2,r7,400744c <__alt_data_end+0xfc00744c>
 4007938:	d9000617 	ldw	r4,24(sp)
 400793c:	20013c1e 	bne	r4,zero,4007e30 <_dtoa_r+0x1524>
 4007940:	a80b883a 	mov	r5,r21
 4007944:	000f883a 	mov	r7,zero
 4007948:	01800144 	movi	r6,5
 400794c:	e009883a 	mov	r4,fp
 4007950:	400a0940 	call	400a094 <__multadd>
 4007954:	100b883a 	mov	r5,r2
 4007958:	8009883a 	mov	r4,r16
 400795c:	102b883a 	mov	r21,r2
 4007960:	400a9480 	call	400a948 <__mcmp>
 4007964:	dc000915 	stw	r16,36(sp)
 4007968:	00bf410e 	bge	zero,r2,4007670 <__alt_data_end+0xfc007670>
 400796c:	d9c00717 	ldw	r7,28(sp)
 4007970:	00800c44 	movi	r2,49
 4007974:	38800005 	stb	r2,0(r7)
 4007978:	d8800517 	ldw	r2,20(sp)
 400797c:	3dc00044 	addi	r23,r7,1
 4007980:	10800044 	addi	r2,r2,1
 4007984:	d8800515 	stw	r2,20(sp)
 4007988:	003f3d06 	br	4007680 <__alt_data_end+0xfc007680>
 400798c:	d9800517 	ldw	r6,20(sp)
 4007990:	d9c00717 	ldw	r7,28(sp)
 4007994:	00800c44 	movi	r2,49
 4007998:	31800044 	addi	r6,r6,1
 400799c:	d9800515 	stw	r6,20(sp)
 40079a0:	38800005 	stb	r2,0(r7)
 40079a4:	003edf06 	br	4007524 <__alt_data_end+0xfc007524>
 40079a8:	d8000b15 	stw	zero,44(sp)
 40079ac:	003c9f06 	br	4006c2c <__alt_data_end+0xfc006c2c>
 40079b0:	903e7e1e 	bne	r18,zero,40073ac <__alt_data_end+0xfc0073ac>
 40079b4:	00800434 	movhi	r2,16
 40079b8:	10bfffc4 	addi	r2,r2,-1
 40079bc:	9884703a 	and	r2,r19,r2
 40079c0:	1000ea1e 	bne	r2,zero,4007d6c <_dtoa_r+0x1460>
 40079c4:	9cdffc2c 	andhi	r19,r19,32752
 40079c8:	9800e826 	beq	r19,zero,4007d6c <_dtoa_r+0x1460>
 40079cc:	d9c00817 	ldw	r7,32(sp)
 40079d0:	b5800044 	addi	r22,r22,1
 40079d4:	04c00044 	movi	r19,1
 40079d8:	39c00044 	addi	r7,r7,1
 40079dc:	d9c00815 	stw	r7,32(sp)
 40079e0:	d8800d17 	ldw	r2,52(sp)
 40079e4:	103e721e 	bne	r2,zero,40073b0 <__alt_data_end+0xfc0073b0>
 40079e8:	00800044 	movi	r2,1
 40079ec:	003e7906 	br	40073d4 <__alt_data_end+0xfc0073d4>
 40079f0:	8009883a 	mov	r4,r16
 40079f4:	4010ce80 	call	4010ce8 <__floatsidf>
 40079f8:	d9800f17 	ldw	r6,60(sp)
 40079fc:	d9c01017 	ldw	r7,64(sp)
 4007a00:	1009883a 	mov	r4,r2
 4007a04:	180b883a 	mov	r5,r3
 4007a08:	400fb000 	call	400fb00 <__muldf3>
 4007a0c:	000d883a 	mov	r6,zero
 4007a10:	01d00734 	movhi	r7,16412
 4007a14:	1009883a 	mov	r4,r2
 4007a18:	180b883a 	mov	r5,r3
 4007a1c:	400e62c0 	call	400e62c <__adddf3>
 4007a20:	047f3034 	movhi	r17,64704
 4007a24:	1021883a 	mov	r16,r2
 4007a28:	1c63883a 	add	r17,r3,r17
 4007a2c:	d9000f17 	ldw	r4,60(sp)
 4007a30:	d9401017 	ldw	r5,64(sp)
 4007a34:	000d883a 	mov	r6,zero
 4007a38:	01d00534 	movhi	r7,16404
 4007a3c:	401036c0 	call	401036c <__subdf3>
 4007a40:	800d883a 	mov	r6,r16
 4007a44:	880f883a 	mov	r7,r17
 4007a48:	1009883a 	mov	r4,r2
 4007a4c:	180b883a 	mov	r5,r3
 4007a50:	102b883a 	mov	r21,r2
 4007a54:	1829883a 	mov	r20,r3
 4007a58:	400f9300 	call	400f930 <__gedf2>
 4007a5c:	00806c16 	blt	zero,r2,4007c10 <_dtoa_r+0x1304>
 4007a60:	89e0003c 	xorhi	r7,r17,32768
 4007a64:	800d883a 	mov	r6,r16
 4007a68:	a809883a 	mov	r4,r21
 4007a6c:	a00b883a 	mov	r5,r20
 4007a70:	400fa0c0 	call	400fa0c <__ledf2>
 4007a74:	103d7e0e 	bge	r2,zero,4007070 <__alt_data_end+0xfc007070>
 4007a78:	002b883a 	mov	r21,zero
 4007a7c:	0023883a 	mov	r17,zero
 4007a80:	003efb06 	br	4007670 <__alt_data_end+0xfc007670>
 4007a84:	d8800717 	ldw	r2,28(sp)
 4007a88:	003bd006 	br	40069cc <__alt_data_end+0xfc0069cc>
 4007a8c:	d9000a17 	ldw	r4,40(sp)
 4007a90:	d9800d17 	ldw	r6,52(sp)
 4007a94:	dd400a15 	stw	r21,40(sp)
 4007a98:	a905c83a 	sub	r2,r21,r4
 4007a9c:	308d883a 	add	r6,r6,r2
 4007aa0:	d9800d15 	stw	r6,52(sp)
 4007aa4:	002b883a 	mov	r21,zero
 4007aa8:	003e0606 	br	40072c4 <__alt_data_end+0xfc0072c4>
 4007aac:	9023883a 	mov	r17,r18
 4007ab0:	9829883a 	mov	r20,r19
 4007ab4:	04000084 	movi	r16,2
 4007ab8:	003c9206 	br	4006d04 <__alt_data_end+0xfc006d04>
 4007abc:	04000044 	movi	r16,1
 4007ac0:	dc000c15 	stw	r16,48(sp)
 4007ac4:	dc000615 	stw	r16,24(sp)
 4007ac8:	dc002215 	stw	r16,136(sp)
 4007acc:	e0001115 	stw	zero,68(fp)
 4007ad0:	000b883a 	mov	r5,zero
 4007ad4:	003c6906 	br	4006c7c <__alt_data_end+0xfc006c7c>
 4007ad8:	3021883a 	mov	r16,r6
 4007adc:	003ffb06 	br	4007acc <__alt_data_end+0xfc007acc>
 4007ae0:	1000021e 	bne	r2,zero,4007aec <_dtoa_r+0x11e0>
 4007ae4:	4200004c 	andi	r8,r8,1
 4007ae8:	403e7d1e 	bne	r8,zero,40074e0 <__alt_data_end+0xfc0074e0>
 4007aec:	01000c04 	movi	r4,48
 4007af0:	00000106 	br	4007af8 <_dtoa_r+0x11ec>
 4007af4:	102f883a 	mov	r23,r2
 4007af8:	b8bfffc4 	addi	r2,r23,-1
 4007afc:	10c00007 	ldb	r3,0(r2)
 4007b00:	193ffc26 	beq	r3,r4,4007af4 <__alt_data_end+0xfc007af4>
 4007b04:	003e8706 	br	4007524 <__alt_data_end+0xfc007524>
 4007b08:	d8800517 	ldw	r2,20(sp)
 4007b0c:	00a3c83a 	sub	r17,zero,r2
 4007b10:	8800a426 	beq	r17,zero,4007da4 <_dtoa_r+0x1498>
 4007b14:	888003cc 	andi	r2,r17,15
 4007b18:	100490fa 	slli	r2,r2,3
 4007b1c:	00c10074 	movhi	r3,1025
 4007b20:	18d79a04 	addi	r3,r3,24168
 4007b24:	1885883a 	add	r2,r3,r2
 4007b28:	11800017 	ldw	r6,0(r2)
 4007b2c:	11c00117 	ldw	r7,4(r2)
 4007b30:	9009883a 	mov	r4,r18
 4007b34:	980b883a 	mov	r5,r19
 4007b38:	8823d13a 	srai	r17,r17,4
 4007b3c:	400fb000 	call	400fb00 <__muldf3>
 4007b40:	d8800f15 	stw	r2,60(sp)
 4007b44:	d8c01015 	stw	r3,64(sp)
 4007b48:	8800e826 	beq	r17,zero,4007eec <_dtoa_r+0x15e0>
 4007b4c:	05010074 	movhi	r20,1025
 4007b50:	a5179004 	addi	r20,r20,24128
 4007b54:	04000084 	movi	r16,2
 4007b58:	8980004c 	andi	r6,r17,1
 4007b5c:	1009883a 	mov	r4,r2
 4007b60:	8823d07a 	srai	r17,r17,1
 4007b64:	180b883a 	mov	r5,r3
 4007b68:	30000426 	beq	r6,zero,4007b7c <_dtoa_r+0x1270>
 4007b6c:	a1800017 	ldw	r6,0(r20)
 4007b70:	a1c00117 	ldw	r7,4(r20)
 4007b74:	84000044 	addi	r16,r16,1
 4007b78:	400fb000 	call	400fb00 <__muldf3>
 4007b7c:	a5000204 	addi	r20,r20,8
 4007b80:	883ff51e 	bne	r17,zero,4007b58 <__alt_data_end+0xfc007b58>
 4007b84:	d8800f15 	stw	r2,60(sp)
 4007b88:	d8c01015 	stw	r3,64(sp)
 4007b8c:	003c7606 	br	4006d68 <__alt_data_end+0xfc006d68>
 4007b90:	00c00c04 	movi	r3,48
 4007b94:	10c00005 	stb	r3,0(r2)
 4007b98:	d8c00517 	ldw	r3,20(sp)
 4007b9c:	bd3fffc3 	ldbu	r20,-1(r23)
 4007ba0:	18c00044 	addi	r3,r3,1
 4007ba4:	d8c00515 	stw	r3,20(sp)
 4007ba8:	003db906 	br	4007290 <__alt_data_end+0xfc007290>
 4007bac:	89400117 	ldw	r5,4(r17)
 4007bb0:	e009883a 	mov	r4,fp
 4007bb4:	4009fc40 	call	4009fc4 <_Balloc>
 4007bb8:	89800417 	ldw	r6,16(r17)
 4007bbc:	89400304 	addi	r5,r17,12
 4007bc0:	11000304 	addi	r4,r2,12
 4007bc4:	31800084 	addi	r6,r6,2
 4007bc8:	318d883a 	add	r6,r6,r6
 4007bcc:	318d883a 	add	r6,r6,r6
 4007bd0:	1027883a 	mov	r19,r2
 4007bd4:	4009bf80 	call	4009bf8 <memcpy>
 4007bd8:	01800044 	movi	r6,1
 4007bdc:	980b883a 	mov	r5,r19
 4007be0:	e009883a 	mov	r4,fp
 4007be4:	400a8000 	call	400a800 <__lshift>
 4007be8:	1029883a 	mov	r20,r2
 4007bec:	003ecc06 	br	4007720 <__alt_data_end+0xfc007720>
 4007bf0:	00800e44 	movi	r2,57
 4007bf4:	90809026 	beq	r18,r2,4007e38 <_dtoa_r+0x152c>
 4007bf8:	92000044 	addi	r8,r18,1
 4007bfc:	003f1f06 	br	400787c <__alt_data_end+0xfc00787c>
 4007c00:	9011883a 	mov	r8,r18
 4007c04:	8825883a 	mov	r18,r17
 4007c08:	a023883a 	mov	r17,r20
 4007c0c:	003e2906 	br	40074b4 <__alt_data_end+0xfc0074b4>
 4007c10:	002b883a 	mov	r21,zero
 4007c14:	0023883a 	mov	r17,zero
 4007c18:	003f5406 	br	400796c <__alt_data_end+0xfc00796c>
 4007c1c:	61bfffc4 	addi	r6,r12,-1
 4007c20:	300490fa 	slli	r2,r6,3
 4007c24:	00c10074 	movhi	r3,1025
 4007c28:	18d79a04 	addi	r3,r3,24168
 4007c2c:	1885883a 	add	r2,r3,r2
 4007c30:	11000017 	ldw	r4,0(r2)
 4007c34:	11400117 	ldw	r5,4(r2)
 4007c38:	d8800717 	ldw	r2,28(sp)
 4007c3c:	880f883a 	mov	r7,r17
 4007c40:	d9801215 	stw	r6,72(sp)
 4007c44:	800d883a 	mov	r6,r16
 4007c48:	db001615 	stw	r12,88(sp)
 4007c4c:	15c00044 	addi	r23,r2,1
 4007c50:	400fb000 	call	400fb00 <__muldf3>
 4007c54:	d9401017 	ldw	r5,64(sp)
 4007c58:	d9000f17 	ldw	r4,60(sp)
 4007c5c:	d8c01515 	stw	r3,84(sp)
 4007c60:	d8801415 	stw	r2,80(sp)
 4007c64:	4010c680 	call	4010c68 <__fixdfsi>
 4007c68:	1009883a 	mov	r4,r2
 4007c6c:	1021883a 	mov	r16,r2
 4007c70:	4010ce80 	call	4010ce8 <__floatsidf>
 4007c74:	d9000f17 	ldw	r4,60(sp)
 4007c78:	d9401017 	ldw	r5,64(sp)
 4007c7c:	100d883a 	mov	r6,r2
 4007c80:	180f883a 	mov	r7,r3
 4007c84:	401036c0 	call	401036c <__subdf3>
 4007c88:	1829883a 	mov	r20,r3
 4007c8c:	d8c00717 	ldw	r3,28(sp)
 4007c90:	84000c04 	addi	r16,r16,48
 4007c94:	1023883a 	mov	r17,r2
 4007c98:	1c000005 	stb	r16,0(r3)
 4007c9c:	db001617 	ldw	r12,88(sp)
 4007ca0:	00800044 	movi	r2,1
 4007ca4:	60802226 	beq	r12,r2,4007d30 <_dtoa_r+0x1424>
 4007ca8:	d9c00717 	ldw	r7,28(sp)
 4007cac:	8805883a 	mov	r2,r17
 4007cb0:	b82b883a 	mov	r21,r23
 4007cb4:	3b19883a 	add	r12,r7,r12
 4007cb8:	6023883a 	mov	r17,r12
 4007cbc:	a007883a 	mov	r3,r20
 4007cc0:	dc800f15 	stw	r18,60(sp)
 4007cc4:	000d883a 	mov	r6,zero
 4007cc8:	01d00934 	movhi	r7,16420
 4007ccc:	1009883a 	mov	r4,r2
 4007cd0:	180b883a 	mov	r5,r3
 4007cd4:	400fb000 	call	400fb00 <__muldf3>
 4007cd8:	180b883a 	mov	r5,r3
 4007cdc:	1009883a 	mov	r4,r2
 4007ce0:	1829883a 	mov	r20,r3
 4007ce4:	1025883a 	mov	r18,r2
 4007ce8:	4010c680 	call	4010c68 <__fixdfsi>
 4007cec:	1009883a 	mov	r4,r2
 4007cf0:	1021883a 	mov	r16,r2
 4007cf4:	4010ce80 	call	4010ce8 <__floatsidf>
 4007cf8:	100d883a 	mov	r6,r2
 4007cfc:	180f883a 	mov	r7,r3
 4007d00:	9009883a 	mov	r4,r18
 4007d04:	a00b883a 	mov	r5,r20
 4007d08:	84000c04 	addi	r16,r16,48
 4007d0c:	401036c0 	call	401036c <__subdf3>
 4007d10:	ad400044 	addi	r21,r21,1
 4007d14:	ac3fffc5 	stb	r16,-1(r21)
 4007d18:	ac7fea1e 	bne	r21,r17,4007cc4 <__alt_data_end+0xfc007cc4>
 4007d1c:	1023883a 	mov	r17,r2
 4007d20:	d8801217 	ldw	r2,72(sp)
 4007d24:	dc800f17 	ldw	r18,60(sp)
 4007d28:	1829883a 	mov	r20,r3
 4007d2c:	b8af883a 	add	r23,r23,r2
 4007d30:	d9001417 	ldw	r4,80(sp)
 4007d34:	d9401517 	ldw	r5,84(sp)
 4007d38:	000d883a 	mov	r6,zero
 4007d3c:	01cff834 	movhi	r7,16352
 4007d40:	400e62c0 	call	400e62c <__adddf3>
 4007d44:	880d883a 	mov	r6,r17
 4007d48:	a00f883a 	mov	r7,r20
 4007d4c:	1009883a 	mov	r4,r2
 4007d50:	180b883a 	mov	r5,r3
 4007d54:	400fa0c0 	call	400fa0c <__ledf2>
 4007d58:	10003e0e 	bge	r2,zero,4007e54 <_dtoa_r+0x1548>
 4007d5c:	d9001317 	ldw	r4,76(sp)
 4007d60:	bd3fffc3 	ldbu	r20,-1(r23)
 4007d64:	d9000515 	stw	r4,20(sp)
 4007d68:	003d3b06 	br	4007258 <__alt_data_end+0xfc007258>
 4007d6c:	0027883a 	mov	r19,zero
 4007d70:	003f1b06 	br	40079e0 <__alt_data_end+0xfc0079e0>
 4007d74:	d8800817 	ldw	r2,32(sp)
 4007d78:	11e9c83a 	sub	r20,r2,r7
 4007d7c:	0005883a 	mov	r2,zero
 4007d80:	003d5406 	br	40072d4 <__alt_data_end+0xfc0072d4>
 4007d84:	00800044 	movi	r2,1
 4007d88:	003dc706 	br	40074a8 <__alt_data_end+0xfc0074a8>
 4007d8c:	d8c00217 	ldw	r3,8(sp)
 4007d90:	00800d84 	movi	r2,54
 4007d94:	dd400a17 	ldw	r21,40(sp)
 4007d98:	10c5c83a 	sub	r2,r2,r3
 4007d9c:	dd000817 	ldw	r20,32(sp)
 4007da0:	003d4c06 	br	40072d4 <__alt_data_end+0xfc0072d4>
 4007da4:	dc800f15 	stw	r18,60(sp)
 4007da8:	dcc01015 	stw	r19,64(sp)
 4007dac:	04000084 	movi	r16,2
 4007db0:	003bed06 	br	4006d68 <__alt_data_end+0xfc006d68>
 4007db4:	d9000617 	ldw	r4,24(sp)
 4007db8:	203f0d26 	beq	r4,zero,40079f0 <__alt_data_end+0xfc0079f0>
 4007dbc:	d9800c17 	ldw	r6,48(sp)
 4007dc0:	01bcab0e 	bge	zero,r6,4007070 <__alt_data_end+0xfc007070>
 4007dc4:	d9401017 	ldw	r5,64(sp)
 4007dc8:	d9000f17 	ldw	r4,60(sp)
 4007dcc:	000d883a 	mov	r6,zero
 4007dd0:	01d00934 	movhi	r7,16420
 4007dd4:	400fb000 	call	400fb00 <__muldf3>
 4007dd8:	81000044 	addi	r4,r16,1
 4007ddc:	d8800f15 	stw	r2,60(sp)
 4007de0:	d8c01015 	stw	r3,64(sp)
 4007de4:	4010ce80 	call	4010ce8 <__floatsidf>
 4007de8:	d9800f17 	ldw	r6,60(sp)
 4007dec:	d9c01017 	ldw	r7,64(sp)
 4007df0:	1009883a 	mov	r4,r2
 4007df4:	180b883a 	mov	r5,r3
 4007df8:	400fb000 	call	400fb00 <__muldf3>
 4007dfc:	01d00734 	movhi	r7,16412
 4007e00:	000d883a 	mov	r6,zero
 4007e04:	1009883a 	mov	r4,r2
 4007e08:	180b883a 	mov	r5,r3
 4007e0c:	400e62c0 	call	400e62c <__adddf3>
 4007e10:	d9c00517 	ldw	r7,20(sp)
 4007e14:	047f3034 	movhi	r17,64704
 4007e18:	1021883a 	mov	r16,r2
 4007e1c:	39ffffc4 	addi	r7,r7,-1
 4007e20:	d9c01315 	stw	r7,76(sp)
 4007e24:	1c63883a 	add	r17,r3,r17
 4007e28:	db000c17 	ldw	r12,48(sp)
 4007e2c:	003bea06 	br	4006dd8 <__alt_data_end+0xfc006dd8>
 4007e30:	dc000915 	stw	r16,36(sp)
 4007e34:	003e0e06 	br	4007670 <__alt_data_end+0xfc007670>
 4007e38:	01000e44 	movi	r4,57
 4007e3c:	8825883a 	mov	r18,r17
 4007e40:	9dc00044 	addi	r23,r19,1
 4007e44:	99000005 	stb	r4,0(r19)
 4007e48:	a023883a 	mov	r17,r20
 4007e4c:	dc000915 	stw	r16,36(sp)
 4007e50:	003da406 	br	40074e4 <__alt_data_end+0xfc0074e4>
 4007e54:	d9801417 	ldw	r6,80(sp)
 4007e58:	d9c01517 	ldw	r7,84(sp)
 4007e5c:	0009883a 	mov	r4,zero
 4007e60:	014ff834 	movhi	r5,16352
 4007e64:	401036c0 	call	401036c <__subdf3>
 4007e68:	880d883a 	mov	r6,r17
 4007e6c:	a00f883a 	mov	r7,r20
 4007e70:	1009883a 	mov	r4,r2
 4007e74:	180b883a 	mov	r5,r3
 4007e78:	400f9300 	call	400f930 <__gedf2>
 4007e7c:	00bc7c0e 	bge	zero,r2,4007070 <__alt_data_end+0xfc007070>
 4007e80:	01000c04 	movi	r4,48
 4007e84:	00000106 	br	4007e8c <_dtoa_r+0x1580>
 4007e88:	102f883a 	mov	r23,r2
 4007e8c:	b8bfffc4 	addi	r2,r23,-1
 4007e90:	10c00007 	ldb	r3,0(r2)
 4007e94:	193ffc26 	beq	r3,r4,4007e88 <__alt_data_end+0xfc007e88>
 4007e98:	d9801317 	ldw	r6,76(sp)
 4007e9c:	d9800515 	stw	r6,20(sp)
 4007ea0:	003c4406 	br	4006fb4 <__alt_data_end+0xfc006fb4>
 4007ea4:	d9801317 	ldw	r6,76(sp)
 4007ea8:	d9800515 	stw	r6,20(sp)
 4007eac:	003cea06 	br	4007258 <__alt_data_end+0xfc007258>
 4007eb0:	dd800f17 	ldw	r22,60(sp)
 4007eb4:	dcc01017 	ldw	r19,64(sp)
 4007eb8:	dc801217 	ldw	r18,72(sp)
 4007ebc:	003c6c06 	br	4007070 <__alt_data_end+0xfc007070>
 4007ec0:	903e031e 	bne	r18,zero,40076d0 <__alt_data_end+0xfc0076d0>
 4007ec4:	003ebb06 	br	40079b4 <__alt_data_end+0xfc0079b4>
 4007ec8:	103e6c1e 	bne	r2,zero,400787c <__alt_data_end+0xfc00787c>
 4007ecc:	4080004c 	andi	r2,r8,1
 4007ed0:	103e6a26 	beq	r2,zero,400787c <__alt_data_end+0xfc00787c>
 4007ed4:	003e6606 	br	4007870 <__alt_data_end+0xfc007870>
 4007ed8:	d8c00317 	ldw	r3,12(sp)
 4007edc:	00800084 	movi	r2,2
 4007ee0:	10c02916 	blt	r2,r3,4007f88 <_dtoa_r+0x167c>
 4007ee4:	d9000c17 	ldw	r4,48(sp)
 4007ee8:	003e8806 	br	400790c <__alt_data_end+0xfc00790c>
 4007eec:	04000084 	movi	r16,2
 4007ef0:	003b9d06 	br	4006d68 <__alt_data_end+0xfc006d68>
 4007ef4:	d9001317 	ldw	r4,76(sp)
 4007ef8:	d9000515 	stw	r4,20(sp)
 4007efc:	003cd606 	br	4007258 <__alt_data_end+0xfc007258>
 4007f00:	d8801317 	ldw	r2,76(sp)
 4007f04:	d8800515 	stw	r2,20(sp)
 4007f08:	003c2a06 	br	4006fb4 <__alt_data_end+0xfc006fb4>
 4007f0c:	d9800317 	ldw	r6,12(sp)
 4007f10:	00800084 	movi	r2,2
 4007f14:	11801516 	blt	r2,r6,4007f6c <_dtoa_r+0x1660>
 4007f18:	d9c00c17 	ldw	r7,48(sp)
 4007f1c:	d9c00615 	stw	r7,24(sp)
 4007f20:	003df706 	br	4007700 <__alt_data_end+0xfc007700>
 4007f24:	193d3926 	beq	r3,r4,400740c <__alt_data_end+0xfc00740c>
 4007f28:	00c00f04 	movi	r3,60
 4007f2c:	1885c83a 	sub	r2,r3,r2
 4007f30:	003ddf06 	br	40076b0 <__alt_data_end+0xfc0076b0>
 4007f34:	e009883a 	mov	r4,fp
 4007f38:	e0001115 	stw	zero,68(fp)
 4007f3c:	000b883a 	mov	r5,zero
 4007f40:	4009fc40 	call	4009fc4 <_Balloc>
 4007f44:	d8800715 	stw	r2,28(sp)
 4007f48:	d8c00717 	ldw	r3,28(sp)
 4007f4c:	00bfffc4 	movi	r2,-1
 4007f50:	01000044 	movi	r4,1
 4007f54:	d8800c15 	stw	r2,48(sp)
 4007f58:	e0c01015 	stw	r3,64(fp)
 4007f5c:	d9000b15 	stw	r4,44(sp)
 4007f60:	d8800615 	stw	r2,24(sp)
 4007f64:	d8002215 	stw	zero,136(sp)
 4007f68:	003c4106 	br	4007070 <__alt_data_end+0xfc007070>
 4007f6c:	d8c00c17 	ldw	r3,48(sp)
 4007f70:	d8c00615 	stw	r3,24(sp)
 4007f74:	003e7006 	br	4007938 <__alt_data_end+0xfc007938>
 4007f78:	04400044 	movi	r17,1
 4007f7c:	003b2006 	br	4006c00 <__alt_data_end+0xfc006c00>
 4007f80:	000b883a 	mov	r5,zero
 4007f84:	003b3d06 	br	4006c7c <__alt_data_end+0xfc006c7c>
 4007f88:	d8800c17 	ldw	r2,48(sp)
 4007f8c:	d8800615 	stw	r2,24(sp)
 4007f90:	003e6906 	br	4007938 <__alt_data_end+0xfc007938>

04007f94 <__sflush_r>:
 4007f94:	2880030b 	ldhu	r2,12(r5)
 4007f98:	defffb04 	addi	sp,sp,-20
 4007f9c:	dcc00315 	stw	r19,12(sp)
 4007fa0:	dc400115 	stw	r17,4(sp)
 4007fa4:	dfc00415 	stw	ra,16(sp)
 4007fa8:	dc800215 	stw	r18,8(sp)
 4007fac:	dc000015 	stw	r16,0(sp)
 4007fb0:	10c0020c 	andi	r3,r2,8
 4007fb4:	2823883a 	mov	r17,r5
 4007fb8:	2027883a 	mov	r19,r4
 4007fbc:	1800311e 	bne	r3,zero,4008084 <__sflush_r+0xf0>
 4007fc0:	28c00117 	ldw	r3,4(r5)
 4007fc4:	10820014 	ori	r2,r2,2048
 4007fc8:	2880030d 	sth	r2,12(r5)
 4007fcc:	00c04b0e 	bge	zero,r3,40080fc <__sflush_r+0x168>
 4007fd0:	8a000a17 	ldw	r8,40(r17)
 4007fd4:	40002326 	beq	r8,zero,4008064 <__sflush_r+0xd0>
 4007fd8:	9c000017 	ldw	r16,0(r19)
 4007fdc:	10c4000c 	andi	r3,r2,4096
 4007fe0:	98000015 	stw	zero,0(r19)
 4007fe4:	18004826 	beq	r3,zero,4008108 <__sflush_r+0x174>
 4007fe8:	89801417 	ldw	r6,80(r17)
 4007fec:	10c0010c 	andi	r3,r2,4
 4007ff0:	18000626 	beq	r3,zero,400800c <__sflush_r+0x78>
 4007ff4:	88c00117 	ldw	r3,4(r17)
 4007ff8:	88800c17 	ldw	r2,48(r17)
 4007ffc:	30cdc83a 	sub	r6,r6,r3
 4008000:	10000226 	beq	r2,zero,400800c <__sflush_r+0x78>
 4008004:	88800f17 	ldw	r2,60(r17)
 4008008:	308dc83a 	sub	r6,r6,r2
 400800c:	89400717 	ldw	r5,28(r17)
 4008010:	000f883a 	mov	r7,zero
 4008014:	9809883a 	mov	r4,r19
 4008018:	403ee83a 	callr	r8
 400801c:	00ffffc4 	movi	r3,-1
 4008020:	10c04426 	beq	r2,r3,4008134 <__sflush_r+0x1a0>
 4008024:	88c0030b 	ldhu	r3,12(r17)
 4008028:	89000417 	ldw	r4,16(r17)
 400802c:	88000115 	stw	zero,4(r17)
 4008030:	197dffcc 	andi	r5,r3,63487
 4008034:	8940030d 	sth	r5,12(r17)
 4008038:	89000015 	stw	r4,0(r17)
 400803c:	18c4000c 	andi	r3,r3,4096
 4008040:	18002c1e 	bne	r3,zero,40080f4 <__sflush_r+0x160>
 4008044:	89400c17 	ldw	r5,48(r17)
 4008048:	9c000015 	stw	r16,0(r19)
 400804c:	28000526 	beq	r5,zero,4008064 <__sflush_r+0xd0>
 4008050:	88801004 	addi	r2,r17,64
 4008054:	28800226 	beq	r5,r2,4008060 <__sflush_r+0xcc>
 4008058:	9809883a 	mov	r4,r19
 400805c:	40087100 	call	4008710 <_free_r>
 4008060:	88000c15 	stw	zero,48(r17)
 4008064:	0005883a 	mov	r2,zero
 4008068:	dfc00417 	ldw	ra,16(sp)
 400806c:	dcc00317 	ldw	r19,12(sp)
 4008070:	dc800217 	ldw	r18,8(sp)
 4008074:	dc400117 	ldw	r17,4(sp)
 4008078:	dc000017 	ldw	r16,0(sp)
 400807c:	dec00504 	addi	sp,sp,20
 4008080:	f800283a 	ret
 4008084:	2c800417 	ldw	r18,16(r5)
 4008088:	903ff626 	beq	r18,zero,4008064 <__alt_data_end+0xfc008064>
 400808c:	2c000017 	ldw	r16,0(r5)
 4008090:	108000cc 	andi	r2,r2,3
 4008094:	2c800015 	stw	r18,0(r5)
 4008098:	84a1c83a 	sub	r16,r16,r18
 400809c:	1000131e 	bne	r2,zero,40080ec <__sflush_r+0x158>
 40080a0:	28800517 	ldw	r2,20(r5)
 40080a4:	88800215 	stw	r2,8(r17)
 40080a8:	04000316 	blt	zero,r16,40080b8 <__sflush_r+0x124>
 40080ac:	003fed06 	br	4008064 <__alt_data_end+0xfc008064>
 40080b0:	90a5883a 	add	r18,r18,r2
 40080b4:	043feb0e 	bge	zero,r16,4008064 <__alt_data_end+0xfc008064>
 40080b8:	88800917 	ldw	r2,36(r17)
 40080bc:	89400717 	ldw	r5,28(r17)
 40080c0:	800f883a 	mov	r7,r16
 40080c4:	900d883a 	mov	r6,r18
 40080c8:	9809883a 	mov	r4,r19
 40080cc:	103ee83a 	callr	r2
 40080d0:	80a1c83a 	sub	r16,r16,r2
 40080d4:	00bff616 	blt	zero,r2,40080b0 <__alt_data_end+0xfc0080b0>
 40080d8:	88c0030b 	ldhu	r3,12(r17)
 40080dc:	00bfffc4 	movi	r2,-1
 40080e0:	18c01014 	ori	r3,r3,64
 40080e4:	88c0030d 	sth	r3,12(r17)
 40080e8:	003fdf06 	br	4008068 <__alt_data_end+0xfc008068>
 40080ec:	0005883a 	mov	r2,zero
 40080f0:	003fec06 	br	40080a4 <__alt_data_end+0xfc0080a4>
 40080f4:	88801415 	stw	r2,80(r17)
 40080f8:	003fd206 	br	4008044 <__alt_data_end+0xfc008044>
 40080fc:	28c00f17 	ldw	r3,60(r5)
 4008100:	00ffb316 	blt	zero,r3,4007fd0 <__alt_data_end+0xfc007fd0>
 4008104:	003fd706 	br	4008064 <__alt_data_end+0xfc008064>
 4008108:	89400717 	ldw	r5,28(r17)
 400810c:	000d883a 	mov	r6,zero
 4008110:	01c00044 	movi	r7,1
 4008114:	9809883a 	mov	r4,r19
 4008118:	403ee83a 	callr	r8
 400811c:	100d883a 	mov	r6,r2
 4008120:	00bfffc4 	movi	r2,-1
 4008124:	30801426 	beq	r6,r2,4008178 <__sflush_r+0x1e4>
 4008128:	8880030b 	ldhu	r2,12(r17)
 400812c:	8a000a17 	ldw	r8,40(r17)
 4008130:	003fae06 	br	4007fec <__alt_data_end+0xfc007fec>
 4008134:	98c00017 	ldw	r3,0(r19)
 4008138:	183fba26 	beq	r3,zero,4008024 <__alt_data_end+0xfc008024>
 400813c:	01000744 	movi	r4,29
 4008140:	19000626 	beq	r3,r4,400815c <__sflush_r+0x1c8>
 4008144:	01000584 	movi	r4,22
 4008148:	19000426 	beq	r3,r4,400815c <__sflush_r+0x1c8>
 400814c:	88c0030b 	ldhu	r3,12(r17)
 4008150:	18c01014 	ori	r3,r3,64
 4008154:	88c0030d 	sth	r3,12(r17)
 4008158:	003fc306 	br	4008068 <__alt_data_end+0xfc008068>
 400815c:	8880030b 	ldhu	r2,12(r17)
 4008160:	88c00417 	ldw	r3,16(r17)
 4008164:	88000115 	stw	zero,4(r17)
 4008168:	10bdffcc 	andi	r2,r2,63487
 400816c:	8880030d 	sth	r2,12(r17)
 4008170:	88c00015 	stw	r3,0(r17)
 4008174:	003fb306 	br	4008044 <__alt_data_end+0xfc008044>
 4008178:	98800017 	ldw	r2,0(r19)
 400817c:	103fea26 	beq	r2,zero,4008128 <__alt_data_end+0xfc008128>
 4008180:	00c00744 	movi	r3,29
 4008184:	10c00226 	beq	r2,r3,4008190 <__sflush_r+0x1fc>
 4008188:	00c00584 	movi	r3,22
 400818c:	10c0031e 	bne	r2,r3,400819c <__sflush_r+0x208>
 4008190:	9c000015 	stw	r16,0(r19)
 4008194:	0005883a 	mov	r2,zero
 4008198:	003fb306 	br	4008068 <__alt_data_end+0xfc008068>
 400819c:	88c0030b 	ldhu	r3,12(r17)
 40081a0:	3005883a 	mov	r2,r6
 40081a4:	18c01014 	ori	r3,r3,64
 40081a8:	88c0030d 	sth	r3,12(r17)
 40081ac:	003fae06 	br	4008068 <__alt_data_end+0xfc008068>

040081b0 <_fflush_r>:
 40081b0:	defffd04 	addi	sp,sp,-12
 40081b4:	dc000115 	stw	r16,4(sp)
 40081b8:	dfc00215 	stw	ra,8(sp)
 40081bc:	2021883a 	mov	r16,r4
 40081c0:	20000226 	beq	r4,zero,40081cc <_fflush_r+0x1c>
 40081c4:	20800e17 	ldw	r2,56(r4)
 40081c8:	10000c26 	beq	r2,zero,40081fc <_fflush_r+0x4c>
 40081cc:	2880030f 	ldh	r2,12(r5)
 40081d0:	1000051e 	bne	r2,zero,40081e8 <_fflush_r+0x38>
 40081d4:	0005883a 	mov	r2,zero
 40081d8:	dfc00217 	ldw	ra,8(sp)
 40081dc:	dc000117 	ldw	r16,4(sp)
 40081e0:	dec00304 	addi	sp,sp,12
 40081e4:	f800283a 	ret
 40081e8:	8009883a 	mov	r4,r16
 40081ec:	dfc00217 	ldw	ra,8(sp)
 40081f0:	dc000117 	ldw	r16,4(sp)
 40081f4:	dec00304 	addi	sp,sp,12
 40081f8:	4007f941 	jmpi	4007f94 <__sflush_r>
 40081fc:	d9400015 	stw	r5,0(sp)
 4008200:	400859c0 	call	400859c <__sinit>
 4008204:	d9400017 	ldw	r5,0(sp)
 4008208:	003ff006 	br	40081cc <__alt_data_end+0xfc0081cc>

0400820c <fflush>:
 400820c:	20000526 	beq	r4,zero,4008224 <fflush+0x18>
 4008210:	00810074 	movhi	r2,1025
 4008214:	109eb604 	addi	r2,r2,31448
 4008218:	200b883a 	mov	r5,r4
 400821c:	11000017 	ldw	r4,0(r2)
 4008220:	40081b01 	jmpi	40081b0 <_fflush_r>
 4008224:	00810074 	movhi	r2,1025
 4008228:	109eb504 	addi	r2,r2,31444
 400822c:	11000017 	ldw	r4,0(r2)
 4008230:	01410074 	movhi	r5,1025
 4008234:	29606c04 	addi	r5,r5,-32336
 4008238:	4008fac1 	jmpi	4008fac <_fwalk_reent>

0400823c <__fp_unlock>:
 400823c:	0005883a 	mov	r2,zero
 4008240:	f800283a 	ret

04008244 <_cleanup_r>:
 4008244:	01410074 	movhi	r5,1025
 4008248:	29750204 	addi	r5,r5,-11256
 400824c:	4008fac1 	jmpi	4008fac <_fwalk_reent>

04008250 <__sinit.part.1>:
 4008250:	defff704 	addi	sp,sp,-36
 4008254:	00c10074 	movhi	r3,1025
 4008258:	dfc00815 	stw	ra,32(sp)
 400825c:	ddc00715 	stw	r23,28(sp)
 4008260:	dd800615 	stw	r22,24(sp)
 4008264:	dd400515 	stw	r21,20(sp)
 4008268:	dd000415 	stw	r20,16(sp)
 400826c:	dcc00315 	stw	r19,12(sp)
 4008270:	dc800215 	stw	r18,8(sp)
 4008274:	dc400115 	stw	r17,4(sp)
 4008278:	dc000015 	stw	r16,0(sp)
 400827c:	18e09104 	addi	r3,r3,-32188
 4008280:	24000117 	ldw	r16,4(r4)
 4008284:	20c00f15 	stw	r3,60(r4)
 4008288:	2080bb04 	addi	r2,r4,748
 400828c:	00c000c4 	movi	r3,3
 4008290:	20c0b915 	stw	r3,740(r4)
 4008294:	2080ba15 	stw	r2,744(r4)
 4008298:	2000b815 	stw	zero,736(r4)
 400829c:	05c00204 	movi	r23,8
 40082a0:	00800104 	movi	r2,4
 40082a4:	2025883a 	mov	r18,r4
 40082a8:	b80d883a 	mov	r6,r23
 40082ac:	81001704 	addi	r4,r16,92
 40082b0:	000b883a 	mov	r5,zero
 40082b4:	80000015 	stw	zero,0(r16)
 40082b8:	80000115 	stw	zero,4(r16)
 40082bc:	80000215 	stw	zero,8(r16)
 40082c0:	8080030d 	sth	r2,12(r16)
 40082c4:	80001915 	stw	zero,100(r16)
 40082c8:	8000038d 	sth	zero,14(r16)
 40082cc:	80000415 	stw	zero,16(r16)
 40082d0:	80000515 	stw	zero,20(r16)
 40082d4:	80000615 	stw	zero,24(r16)
 40082d8:	4009e9c0 	call	4009e9c <memset>
 40082dc:	05810074 	movhi	r22,1025
 40082e0:	94400217 	ldw	r17,8(r18)
 40082e4:	05410074 	movhi	r21,1025
 40082e8:	05010074 	movhi	r20,1025
 40082ec:	04c10074 	movhi	r19,1025
 40082f0:	b5ae0404 	addi	r22,r22,-18416
 40082f4:	ad6e1b04 	addi	r21,r21,-18324
 40082f8:	a52e3a04 	addi	r20,r20,-18200
 40082fc:	9cee5104 	addi	r19,r19,-18108
 4008300:	85800815 	stw	r22,32(r16)
 4008304:	85400915 	stw	r21,36(r16)
 4008308:	85000a15 	stw	r20,40(r16)
 400830c:	84c00b15 	stw	r19,44(r16)
 4008310:	84000715 	stw	r16,28(r16)
 4008314:	00800284 	movi	r2,10
 4008318:	8880030d 	sth	r2,12(r17)
 400831c:	00800044 	movi	r2,1
 4008320:	b80d883a 	mov	r6,r23
 4008324:	89001704 	addi	r4,r17,92
 4008328:	000b883a 	mov	r5,zero
 400832c:	88000015 	stw	zero,0(r17)
 4008330:	88000115 	stw	zero,4(r17)
 4008334:	88000215 	stw	zero,8(r17)
 4008338:	88001915 	stw	zero,100(r17)
 400833c:	8880038d 	sth	r2,14(r17)
 4008340:	88000415 	stw	zero,16(r17)
 4008344:	88000515 	stw	zero,20(r17)
 4008348:	88000615 	stw	zero,24(r17)
 400834c:	4009e9c0 	call	4009e9c <memset>
 4008350:	94000317 	ldw	r16,12(r18)
 4008354:	00800484 	movi	r2,18
 4008358:	8c400715 	stw	r17,28(r17)
 400835c:	8d800815 	stw	r22,32(r17)
 4008360:	8d400915 	stw	r21,36(r17)
 4008364:	8d000a15 	stw	r20,40(r17)
 4008368:	8cc00b15 	stw	r19,44(r17)
 400836c:	8080030d 	sth	r2,12(r16)
 4008370:	00800084 	movi	r2,2
 4008374:	80000015 	stw	zero,0(r16)
 4008378:	80000115 	stw	zero,4(r16)
 400837c:	80000215 	stw	zero,8(r16)
 4008380:	80001915 	stw	zero,100(r16)
 4008384:	8080038d 	sth	r2,14(r16)
 4008388:	80000415 	stw	zero,16(r16)
 400838c:	80000515 	stw	zero,20(r16)
 4008390:	80000615 	stw	zero,24(r16)
 4008394:	b80d883a 	mov	r6,r23
 4008398:	000b883a 	mov	r5,zero
 400839c:	81001704 	addi	r4,r16,92
 40083a0:	4009e9c0 	call	4009e9c <memset>
 40083a4:	00800044 	movi	r2,1
 40083a8:	84000715 	stw	r16,28(r16)
 40083ac:	85800815 	stw	r22,32(r16)
 40083b0:	85400915 	stw	r21,36(r16)
 40083b4:	85000a15 	stw	r20,40(r16)
 40083b8:	84c00b15 	stw	r19,44(r16)
 40083bc:	90800e15 	stw	r2,56(r18)
 40083c0:	dfc00817 	ldw	ra,32(sp)
 40083c4:	ddc00717 	ldw	r23,28(sp)
 40083c8:	dd800617 	ldw	r22,24(sp)
 40083cc:	dd400517 	ldw	r21,20(sp)
 40083d0:	dd000417 	ldw	r20,16(sp)
 40083d4:	dcc00317 	ldw	r19,12(sp)
 40083d8:	dc800217 	ldw	r18,8(sp)
 40083dc:	dc400117 	ldw	r17,4(sp)
 40083e0:	dc000017 	ldw	r16,0(sp)
 40083e4:	dec00904 	addi	sp,sp,36
 40083e8:	f800283a 	ret

040083ec <__fp_lock>:
 40083ec:	0005883a 	mov	r2,zero
 40083f0:	f800283a 	ret

040083f4 <__sfmoreglue>:
 40083f4:	defffc04 	addi	sp,sp,-16
 40083f8:	dc800215 	stw	r18,8(sp)
 40083fc:	2825883a 	mov	r18,r5
 4008400:	dc000015 	stw	r16,0(sp)
 4008404:	01401a04 	movi	r5,104
 4008408:	2021883a 	mov	r16,r4
 400840c:	913fffc4 	addi	r4,r18,-1
 4008410:	dfc00315 	stw	ra,12(sp)
 4008414:	dc400115 	stw	r17,4(sp)
 4008418:	40034280 	call	4003428 <__mulsi3>
 400841c:	8009883a 	mov	r4,r16
 4008420:	11401d04 	addi	r5,r2,116
 4008424:	1023883a 	mov	r17,r2
 4008428:	40093080 	call	4009308 <_malloc_r>
 400842c:	1021883a 	mov	r16,r2
 4008430:	10000726 	beq	r2,zero,4008450 <__sfmoreglue+0x5c>
 4008434:	11000304 	addi	r4,r2,12
 4008438:	10000015 	stw	zero,0(r2)
 400843c:	14800115 	stw	r18,4(r2)
 4008440:	11000215 	stw	r4,8(r2)
 4008444:	89801a04 	addi	r6,r17,104
 4008448:	000b883a 	mov	r5,zero
 400844c:	4009e9c0 	call	4009e9c <memset>
 4008450:	8005883a 	mov	r2,r16
 4008454:	dfc00317 	ldw	ra,12(sp)
 4008458:	dc800217 	ldw	r18,8(sp)
 400845c:	dc400117 	ldw	r17,4(sp)
 4008460:	dc000017 	ldw	r16,0(sp)
 4008464:	dec00404 	addi	sp,sp,16
 4008468:	f800283a 	ret

0400846c <__sfp>:
 400846c:	defffb04 	addi	sp,sp,-20
 4008470:	dc000015 	stw	r16,0(sp)
 4008474:	04010074 	movhi	r16,1025
 4008478:	841eb504 	addi	r16,r16,31444
 400847c:	dcc00315 	stw	r19,12(sp)
 4008480:	2027883a 	mov	r19,r4
 4008484:	81000017 	ldw	r4,0(r16)
 4008488:	dfc00415 	stw	ra,16(sp)
 400848c:	dc800215 	stw	r18,8(sp)
 4008490:	20800e17 	ldw	r2,56(r4)
 4008494:	dc400115 	stw	r17,4(sp)
 4008498:	1000021e 	bne	r2,zero,40084a4 <__sfp+0x38>
 400849c:	40082500 	call	4008250 <__sinit.part.1>
 40084a0:	81000017 	ldw	r4,0(r16)
 40084a4:	2480b804 	addi	r18,r4,736
 40084a8:	047fffc4 	movi	r17,-1
 40084ac:	91000117 	ldw	r4,4(r18)
 40084b0:	94000217 	ldw	r16,8(r18)
 40084b4:	213fffc4 	addi	r4,r4,-1
 40084b8:	20000a16 	blt	r4,zero,40084e4 <__sfp+0x78>
 40084bc:	8080030f 	ldh	r2,12(r16)
 40084c0:	10000c26 	beq	r2,zero,40084f4 <__sfp+0x88>
 40084c4:	80c01d04 	addi	r3,r16,116
 40084c8:	00000206 	br	40084d4 <__sfp+0x68>
 40084cc:	18bfe60f 	ldh	r2,-104(r3)
 40084d0:	10000826 	beq	r2,zero,40084f4 <__sfp+0x88>
 40084d4:	213fffc4 	addi	r4,r4,-1
 40084d8:	1c3ffd04 	addi	r16,r3,-12
 40084dc:	18c01a04 	addi	r3,r3,104
 40084e0:	247ffa1e 	bne	r4,r17,40084cc <__alt_data_end+0xfc0084cc>
 40084e4:	90800017 	ldw	r2,0(r18)
 40084e8:	10001d26 	beq	r2,zero,4008560 <__sfp+0xf4>
 40084ec:	1025883a 	mov	r18,r2
 40084f0:	003fee06 	br	40084ac <__alt_data_end+0xfc0084ac>
 40084f4:	00bfffc4 	movi	r2,-1
 40084f8:	8080038d 	sth	r2,14(r16)
 40084fc:	00800044 	movi	r2,1
 4008500:	8080030d 	sth	r2,12(r16)
 4008504:	80001915 	stw	zero,100(r16)
 4008508:	80000015 	stw	zero,0(r16)
 400850c:	80000215 	stw	zero,8(r16)
 4008510:	80000115 	stw	zero,4(r16)
 4008514:	80000415 	stw	zero,16(r16)
 4008518:	80000515 	stw	zero,20(r16)
 400851c:	80000615 	stw	zero,24(r16)
 4008520:	01800204 	movi	r6,8
 4008524:	000b883a 	mov	r5,zero
 4008528:	81001704 	addi	r4,r16,92
 400852c:	4009e9c0 	call	4009e9c <memset>
 4008530:	8005883a 	mov	r2,r16
 4008534:	80000c15 	stw	zero,48(r16)
 4008538:	80000d15 	stw	zero,52(r16)
 400853c:	80001115 	stw	zero,68(r16)
 4008540:	80001215 	stw	zero,72(r16)
 4008544:	dfc00417 	ldw	ra,16(sp)
 4008548:	dcc00317 	ldw	r19,12(sp)
 400854c:	dc800217 	ldw	r18,8(sp)
 4008550:	dc400117 	ldw	r17,4(sp)
 4008554:	dc000017 	ldw	r16,0(sp)
 4008558:	dec00504 	addi	sp,sp,20
 400855c:	f800283a 	ret
 4008560:	01400104 	movi	r5,4
 4008564:	9809883a 	mov	r4,r19
 4008568:	40083f40 	call	40083f4 <__sfmoreglue>
 400856c:	90800015 	stw	r2,0(r18)
 4008570:	103fde1e 	bne	r2,zero,40084ec <__alt_data_end+0xfc0084ec>
 4008574:	00800304 	movi	r2,12
 4008578:	98800015 	stw	r2,0(r19)
 400857c:	0005883a 	mov	r2,zero
 4008580:	003ff006 	br	4008544 <__alt_data_end+0xfc008544>

04008584 <_cleanup>:
 4008584:	00810074 	movhi	r2,1025
 4008588:	109eb504 	addi	r2,r2,31444
 400858c:	11000017 	ldw	r4,0(r2)
 4008590:	01410074 	movhi	r5,1025
 4008594:	29750204 	addi	r5,r5,-11256
 4008598:	4008fac1 	jmpi	4008fac <_fwalk_reent>

0400859c <__sinit>:
 400859c:	20800e17 	ldw	r2,56(r4)
 40085a0:	10000126 	beq	r2,zero,40085a8 <__sinit+0xc>
 40085a4:	f800283a 	ret
 40085a8:	40082501 	jmpi	4008250 <__sinit.part.1>

040085ac <__sfp_lock_acquire>:
 40085ac:	f800283a 	ret

040085b0 <__sfp_lock_release>:
 40085b0:	f800283a 	ret

040085b4 <__sinit_lock_acquire>:
 40085b4:	f800283a 	ret

040085b8 <__sinit_lock_release>:
 40085b8:	f800283a 	ret

040085bc <__fp_lock_all>:
 40085bc:	00810074 	movhi	r2,1025
 40085c0:	109eb604 	addi	r2,r2,31448
 40085c4:	11000017 	ldw	r4,0(r2)
 40085c8:	01410074 	movhi	r5,1025
 40085cc:	2960fb04 	addi	r5,r5,-31764
 40085d0:	4008ee81 	jmpi	4008ee8 <_fwalk>

040085d4 <__fp_unlock_all>:
 40085d4:	00810074 	movhi	r2,1025
 40085d8:	109eb604 	addi	r2,r2,31448
 40085dc:	11000017 	ldw	r4,0(r2)
 40085e0:	01410074 	movhi	r5,1025
 40085e4:	29608f04 	addi	r5,r5,-32196
 40085e8:	4008ee81 	jmpi	4008ee8 <_fwalk>

040085ec <_malloc_trim_r>:
 40085ec:	defffb04 	addi	sp,sp,-20
 40085f0:	dcc00315 	stw	r19,12(sp)
 40085f4:	04c10074 	movhi	r19,1025
 40085f8:	dc800215 	stw	r18,8(sp)
 40085fc:	dc400115 	stw	r17,4(sp)
 4008600:	dc000015 	stw	r16,0(sp)
 4008604:	dfc00415 	stw	ra,16(sp)
 4008608:	2821883a 	mov	r16,r5
 400860c:	9cd91f04 	addi	r19,r19,25724
 4008610:	2025883a 	mov	r18,r4
 4008614:	40114080 	call	4011408 <__malloc_lock>
 4008618:	98800217 	ldw	r2,8(r19)
 400861c:	14400117 	ldw	r17,4(r2)
 4008620:	00bfff04 	movi	r2,-4
 4008624:	88a2703a 	and	r17,r17,r2
 4008628:	8c21c83a 	sub	r16,r17,r16
 400862c:	8403fbc4 	addi	r16,r16,4079
 4008630:	8020d33a 	srli	r16,r16,12
 4008634:	0083ffc4 	movi	r2,4095
 4008638:	843fffc4 	addi	r16,r16,-1
 400863c:	8020933a 	slli	r16,r16,12
 4008640:	1400060e 	bge	r2,r16,400865c <_malloc_trim_r+0x70>
 4008644:	000b883a 	mov	r5,zero
 4008648:	9009883a 	mov	r4,r18
 400864c:	400b7bc0 	call	400b7bc <_sbrk_r>
 4008650:	98c00217 	ldw	r3,8(r19)
 4008654:	1c47883a 	add	r3,r3,r17
 4008658:	10c00a26 	beq	r2,r3,4008684 <_malloc_trim_r+0x98>
 400865c:	9009883a 	mov	r4,r18
 4008660:	401142c0 	call	401142c <__malloc_unlock>
 4008664:	0005883a 	mov	r2,zero
 4008668:	dfc00417 	ldw	ra,16(sp)
 400866c:	dcc00317 	ldw	r19,12(sp)
 4008670:	dc800217 	ldw	r18,8(sp)
 4008674:	dc400117 	ldw	r17,4(sp)
 4008678:	dc000017 	ldw	r16,0(sp)
 400867c:	dec00504 	addi	sp,sp,20
 4008680:	f800283a 	ret
 4008684:	040bc83a 	sub	r5,zero,r16
 4008688:	9009883a 	mov	r4,r18
 400868c:	400b7bc0 	call	400b7bc <_sbrk_r>
 4008690:	00ffffc4 	movi	r3,-1
 4008694:	10c00d26 	beq	r2,r3,40086cc <_malloc_trim_r+0xe0>
 4008698:	00c100b4 	movhi	r3,1026
 400869c:	18e5c004 	addi	r3,r3,-26880
 40086a0:	18800017 	ldw	r2,0(r3)
 40086a4:	99000217 	ldw	r4,8(r19)
 40086a8:	8c23c83a 	sub	r17,r17,r16
 40086ac:	8c400054 	ori	r17,r17,1
 40086b0:	1421c83a 	sub	r16,r2,r16
 40086b4:	24400115 	stw	r17,4(r4)
 40086b8:	9009883a 	mov	r4,r18
 40086bc:	1c000015 	stw	r16,0(r3)
 40086c0:	401142c0 	call	401142c <__malloc_unlock>
 40086c4:	00800044 	movi	r2,1
 40086c8:	003fe706 	br	4008668 <__alt_data_end+0xfc008668>
 40086cc:	000b883a 	mov	r5,zero
 40086d0:	9009883a 	mov	r4,r18
 40086d4:	400b7bc0 	call	400b7bc <_sbrk_r>
 40086d8:	99000217 	ldw	r4,8(r19)
 40086dc:	014003c4 	movi	r5,15
 40086e0:	1107c83a 	sub	r3,r2,r4
 40086e4:	28ffdd0e 	bge	r5,r3,400865c <__alt_data_end+0xfc00865c>
 40086e8:	01410074 	movhi	r5,1025
 40086ec:	295eb804 	addi	r5,r5,31456
 40086f0:	29400017 	ldw	r5,0(r5)
 40086f4:	18c00054 	ori	r3,r3,1
 40086f8:	20c00115 	stw	r3,4(r4)
 40086fc:	00c100b4 	movhi	r3,1026
 4008700:	1145c83a 	sub	r2,r2,r5
 4008704:	18e5c004 	addi	r3,r3,-26880
 4008708:	18800015 	stw	r2,0(r3)
 400870c:	003fd306 	br	400865c <__alt_data_end+0xfc00865c>

04008710 <_free_r>:
 4008710:	28004126 	beq	r5,zero,4008818 <_free_r+0x108>
 4008714:	defffd04 	addi	sp,sp,-12
 4008718:	dc400115 	stw	r17,4(sp)
 400871c:	dc000015 	stw	r16,0(sp)
 4008720:	2023883a 	mov	r17,r4
 4008724:	2821883a 	mov	r16,r5
 4008728:	dfc00215 	stw	ra,8(sp)
 400872c:	40114080 	call	4011408 <__malloc_lock>
 4008730:	81ffff17 	ldw	r7,-4(r16)
 4008734:	00bfff84 	movi	r2,-2
 4008738:	01010074 	movhi	r4,1025
 400873c:	81bffe04 	addi	r6,r16,-8
 4008740:	3884703a 	and	r2,r7,r2
 4008744:	21191f04 	addi	r4,r4,25724
 4008748:	308b883a 	add	r5,r6,r2
 400874c:	2a400117 	ldw	r9,4(r5)
 4008750:	22000217 	ldw	r8,8(r4)
 4008754:	00ffff04 	movi	r3,-4
 4008758:	48c6703a 	and	r3,r9,r3
 400875c:	2a005726 	beq	r5,r8,40088bc <_free_r+0x1ac>
 4008760:	28c00115 	stw	r3,4(r5)
 4008764:	39c0004c 	andi	r7,r7,1
 4008768:	3800091e 	bne	r7,zero,4008790 <_free_r+0x80>
 400876c:	823ffe17 	ldw	r8,-8(r16)
 4008770:	22400204 	addi	r9,r4,8
 4008774:	320dc83a 	sub	r6,r6,r8
 4008778:	31c00217 	ldw	r7,8(r6)
 400877c:	1205883a 	add	r2,r2,r8
 4008780:	3a406526 	beq	r7,r9,4008918 <_free_r+0x208>
 4008784:	32000317 	ldw	r8,12(r6)
 4008788:	3a000315 	stw	r8,12(r7)
 400878c:	41c00215 	stw	r7,8(r8)
 4008790:	28cf883a 	add	r7,r5,r3
 4008794:	39c00117 	ldw	r7,4(r7)
 4008798:	39c0004c 	andi	r7,r7,1
 400879c:	38003a26 	beq	r7,zero,4008888 <_free_r+0x178>
 40087a0:	10c00054 	ori	r3,r2,1
 40087a4:	30c00115 	stw	r3,4(r6)
 40087a8:	3087883a 	add	r3,r6,r2
 40087ac:	18800015 	stw	r2,0(r3)
 40087b0:	00c07fc4 	movi	r3,511
 40087b4:	18801936 	bltu	r3,r2,400881c <_free_r+0x10c>
 40087b8:	1004d0fa 	srli	r2,r2,3
 40087bc:	01c00044 	movi	r7,1
 40087c0:	21400117 	ldw	r5,4(r4)
 40087c4:	10c00044 	addi	r3,r2,1
 40087c8:	18c7883a 	add	r3,r3,r3
 40087cc:	1005d0ba 	srai	r2,r2,2
 40087d0:	18c7883a 	add	r3,r3,r3
 40087d4:	18c7883a 	add	r3,r3,r3
 40087d8:	1907883a 	add	r3,r3,r4
 40087dc:	3884983a 	sll	r2,r7,r2
 40087e0:	19c00017 	ldw	r7,0(r3)
 40087e4:	1a3ffe04 	addi	r8,r3,-8
 40087e8:	1144b03a 	or	r2,r2,r5
 40087ec:	32000315 	stw	r8,12(r6)
 40087f0:	31c00215 	stw	r7,8(r6)
 40087f4:	20800115 	stw	r2,4(r4)
 40087f8:	19800015 	stw	r6,0(r3)
 40087fc:	39800315 	stw	r6,12(r7)
 4008800:	8809883a 	mov	r4,r17
 4008804:	dfc00217 	ldw	ra,8(sp)
 4008808:	dc400117 	ldw	r17,4(sp)
 400880c:	dc000017 	ldw	r16,0(sp)
 4008810:	dec00304 	addi	sp,sp,12
 4008814:	401142c1 	jmpi	401142c <__malloc_unlock>
 4008818:	f800283a 	ret
 400881c:	100ad27a 	srli	r5,r2,9
 4008820:	00c00104 	movi	r3,4
 4008824:	19404a36 	bltu	r3,r5,4008950 <_free_r+0x240>
 4008828:	100ad1ba 	srli	r5,r2,6
 400882c:	28c00e44 	addi	r3,r5,57
 4008830:	18c7883a 	add	r3,r3,r3
 4008834:	29400e04 	addi	r5,r5,56
 4008838:	18c7883a 	add	r3,r3,r3
 400883c:	18c7883a 	add	r3,r3,r3
 4008840:	1909883a 	add	r4,r3,r4
 4008844:	20c00017 	ldw	r3,0(r4)
 4008848:	01c10074 	movhi	r7,1025
 400884c:	213ffe04 	addi	r4,r4,-8
 4008850:	39d91f04 	addi	r7,r7,25724
 4008854:	20c04426 	beq	r4,r3,4008968 <_free_r+0x258>
 4008858:	01ffff04 	movi	r7,-4
 400885c:	19400117 	ldw	r5,4(r3)
 4008860:	29ca703a 	and	r5,r5,r7
 4008864:	1140022e 	bgeu	r2,r5,4008870 <_free_r+0x160>
 4008868:	18c00217 	ldw	r3,8(r3)
 400886c:	20fffb1e 	bne	r4,r3,400885c <__alt_data_end+0xfc00885c>
 4008870:	19000317 	ldw	r4,12(r3)
 4008874:	31000315 	stw	r4,12(r6)
 4008878:	30c00215 	stw	r3,8(r6)
 400887c:	21800215 	stw	r6,8(r4)
 4008880:	19800315 	stw	r6,12(r3)
 4008884:	003fde06 	br	4008800 <__alt_data_end+0xfc008800>
 4008888:	29c00217 	ldw	r7,8(r5)
 400888c:	10c5883a 	add	r2,r2,r3
 4008890:	00c10074 	movhi	r3,1025
 4008894:	18d92104 	addi	r3,r3,25732
 4008898:	38c03b26 	beq	r7,r3,4008988 <_free_r+0x278>
 400889c:	2a000317 	ldw	r8,12(r5)
 40088a0:	11400054 	ori	r5,r2,1
 40088a4:	3087883a 	add	r3,r6,r2
 40088a8:	3a000315 	stw	r8,12(r7)
 40088ac:	41c00215 	stw	r7,8(r8)
 40088b0:	31400115 	stw	r5,4(r6)
 40088b4:	18800015 	stw	r2,0(r3)
 40088b8:	003fbd06 	br	40087b0 <__alt_data_end+0xfc0087b0>
 40088bc:	39c0004c 	andi	r7,r7,1
 40088c0:	10c5883a 	add	r2,r2,r3
 40088c4:	3800071e 	bne	r7,zero,40088e4 <_free_r+0x1d4>
 40088c8:	81fffe17 	ldw	r7,-8(r16)
 40088cc:	31cdc83a 	sub	r6,r6,r7
 40088d0:	30c00317 	ldw	r3,12(r6)
 40088d4:	31400217 	ldw	r5,8(r6)
 40088d8:	11c5883a 	add	r2,r2,r7
 40088dc:	28c00315 	stw	r3,12(r5)
 40088e0:	19400215 	stw	r5,8(r3)
 40088e4:	10c00054 	ori	r3,r2,1
 40088e8:	30c00115 	stw	r3,4(r6)
 40088ec:	00c10074 	movhi	r3,1025
 40088f0:	18deb904 	addi	r3,r3,31460
 40088f4:	18c00017 	ldw	r3,0(r3)
 40088f8:	21800215 	stw	r6,8(r4)
 40088fc:	10ffc036 	bltu	r2,r3,4008800 <__alt_data_end+0xfc008800>
 4008900:	008100b4 	movhi	r2,1026
 4008904:	10a5ad04 	addi	r2,r2,-26956
 4008908:	11400017 	ldw	r5,0(r2)
 400890c:	8809883a 	mov	r4,r17
 4008910:	40085ec0 	call	40085ec <_malloc_trim_r>
 4008914:	003fba06 	br	4008800 <__alt_data_end+0xfc008800>
 4008918:	28c9883a 	add	r4,r5,r3
 400891c:	21000117 	ldw	r4,4(r4)
 4008920:	2100004c 	andi	r4,r4,1
 4008924:	2000391e 	bne	r4,zero,4008a0c <_free_r+0x2fc>
 4008928:	29c00217 	ldw	r7,8(r5)
 400892c:	29000317 	ldw	r4,12(r5)
 4008930:	1885883a 	add	r2,r3,r2
 4008934:	10c00054 	ori	r3,r2,1
 4008938:	39000315 	stw	r4,12(r7)
 400893c:	21c00215 	stw	r7,8(r4)
 4008940:	30c00115 	stw	r3,4(r6)
 4008944:	308d883a 	add	r6,r6,r2
 4008948:	30800015 	stw	r2,0(r6)
 400894c:	003fac06 	br	4008800 <__alt_data_end+0xfc008800>
 4008950:	00c00504 	movi	r3,20
 4008954:	19401536 	bltu	r3,r5,40089ac <_free_r+0x29c>
 4008958:	28c01704 	addi	r3,r5,92
 400895c:	18c7883a 	add	r3,r3,r3
 4008960:	294016c4 	addi	r5,r5,91
 4008964:	003fb406 	br	4008838 <__alt_data_end+0xfc008838>
 4008968:	280bd0ba 	srai	r5,r5,2
 400896c:	00c00044 	movi	r3,1
 4008970:	38800117 	ldw	r2,4(r7)
 4008974:	194a983a 	sll	r5,r3,r5
 4008978:	2007883a 	mov	r3,r4
 400897c:	2884b03a 	or	r2,r5,r2
 4008980:	38800115 	stw	r2,4(r7)
 4008984:	003fbb06 	br	4008874 <__alt_data_end+0xfc008874>
 4008988:	21800515 	stw	r6,20(r4)
 400898c:	21800415 	stw	r6,16(r4)
 4008990:	10c00054 	ori	r3,r2,1
 4008994:	31c00315 	stw	r7,12(r6)
 4008998:	31c00215 	stw	r7,8(r6)
 400899c:	30c00115 	stw	r3,4(r6)
 40089a0:	308d883a 	add	r6,r6,r2
 40089a4:	30800015 	stw	r2,0(r6)
 40089a8:	003f9506 	br	4008800 <__alt_data_end+0xfc008800>
 40089ac:	00c01504 	movi	r3,84
 40089b0:	19400536 	bltu	r3,r5,40089c8 <_free_r+0x2b8>
 40089b4:	100ad33a 	srli	r5,r2,12
 40089b8:	28c01bc4 	addi	r3,r5,111
 40089bc:	18c7883a 	add	r3,r3,r3
 40089c0:	29401b84 	addi	r5,r5,110
 40089c4:	003f9c06 	br	4008838 <__alt_data_end+0xfc008838>
 40089c8:	00c05504 	movi	r3,340
 40089cc:	19400536 	bltu	r3,r5,40089e4 <_free_r+0x2d4>
 40089d0:	100ad3fa 	srli	r5,r2,15
 40089d4:	28c01e04 	addi	r3,r5,120
 40089d8:	18c7883a 	add	r3,r3,r3
 40089dc:	29401dc4 	addi	r5,r5,119
 40089e0:	003f9506 	br	4008838 <__alt_data_end+0xfc008838>
 40089e4:	00c15504 	movi	r3,1364
 40089e8:	19400536 	bltu	r3,r5,4008a00 <_free_r+0x2f0>
 40089ec:	100ad4ba 	srli	r5,r2,18
 40089f0:	28c01f44 	addi	r3,r5,125
 40089f4:	18c7883a 	add	r3,r3,r3
 40089f8:	29401f04 	addi	r5,r5,124
 40089fc:	003f8e06 	br	4008838 <__alt_data_end+0xfc008838>
 4008a00:	00c03f84 	movi	r3,254
 4008a04:	01401f84 	movi	r5,126
 4008a08:	003f8b06 	br	4008838 <__alt_data_end+0xfc008838>
 4008a0c:	10c00054 	ori	r3,r2,1
 4008a10:	30c00115 	stw	r3,4(r6)
 4008a14:	308d883a 	add	r6,r6,r2
 4008a18:	30800015 	stw	r2,0(r6)
 4008a1c:	003f7806 	br	4008800 <__alt_data_end+0xfc008800>

04008a20 <__sfvwrite_r>:
 4008a20:	30800217 	ldw	r2,8(r6)
 4008a24:	10006726 	beq	r2,zero,4008bc4 <__sfvwrite_r+0x1a4>
 4008a28:	28c0030b 	ldhu	r3,12(r5)
 4008a2c:	defff404 	addi	sp,sp,-48
 4008a30:	dd400715 	stw	r21,28(sp)
 4008a34:	dd000615 	stw	r20,24(sp)
 4008a38:	dc000215 	stw	r16,8(sp)
 4008a3c:	dfc00b15 	stw	ra,44(sp)
 4008a40:	df000a15 	stw	fp,40(sp)
 4008a44:	ddc00915 	stw	r23,36(sp)
 4008a48:	dd800815 	stw	r22,32(sp)
 4008a4c:	dcc00515 	stw	r19,20(sp)
 4008a50:	dc800415 	stw	r18,16(sp)
 4008a54:	dc400315 	stw	r17,12(sp)
 4008a58:	1880020c 	andi	r2,r3,8
 4008a5c:	2821883a 	mov	r16,r5
 4008a60:	202b883a 	mov	r21,r4
 4008a64:	3029883a 	mov	r20,r6
 4008a68:	10002726 	beq	r2,zero,4008b08 <__sfvwrite_r+0xe8>
 4008a6c:	28800417 	ldw	r2,16(r5)
 4008a70:	10002526 	beq	r2,zero,4008b08 <__sfvwrite_r+0xe8>
 4008a74:	1880008c 	andi	r2,r3,2
 4008a78:	a4400017 	ldw	r17,0(r20)
 4008a7c:	10002a26 	beq	r2,zero,4008b28 <__sfvwrite_r+0x108>
 4008a80:	05a00034 	movhi	r22,32768
 4008a84:	0027883a 	mov	r19,zero
 4008a88:	0025883a 	mov	r18,zero
 4008a8c:	b5bf0004 	addi	r22,r22,-1024
 4008a90:	980d883a 	mov	r6,r19
 4008a94:	a809883a 	mov	r4,r21
 4008a98:	90004626 	beq	r18,zero,4008bb4 <__sfvwrite_r+0x194>
 4008a9c:	900f883a 	mov	r7,r18
 4008aa0:	b480022e 	bgeu	r22,r18,4008aac <__sfvwrite_r+0x8c>
 4008aa4:	01e00034 	movhi	r7,32768
 4008aa8:	39ff0004 	addi	r7,r7,-1024
 4008aac:	80800917 	ldw	r2,36(r16)
 4008ab0:	81400717 	ldw	r5,28(r16)
 4008ab4:	103ee83a 	callr	r2
 4008ab8:	00805a0e 	bge	zero,r2,4008c24 <__sfvwrite_r+0x204>
 4008abc:	a0c00217 	ldw	r3,8(r20)
 4008ac0:	98a7883a 	add	r19,r19,r2
 4008ac4:	90a5c83a 	sub	r18,r18,r2
 4008ac8:	1885c83a 	sub	r2,r3,r2
 4008acc:	a0800215 	stw	r2,8(r20)
 4008ad0:	103fef1e 	bne	r2,zero,4008a90 <__alt_data_end+0xfc008a90>
 4008ad4:	0005883a 	mov	r2,zero
 4008ad8:	dfc00b17 	ldw	ra,44(sp)
 4008adc:	df000a17 	ldw	fp,40(sp)
 4008ae0:	ddc00917 	ldw	r23,36(sp)
 4008ae4:	dd800817 	ldw	r22,32(sp)
 4008ae8:	dd400717 	ldw	r21,28(sp)
 4008aec:	dd000617 	ldw	r20,24(sp)
 4008af0:	dcc00517 	ldw	r19,20(sp)
 4008af4:	dc800417 	ldw	r18,16(sp)
 4008af8:	dc400317 	ldw	r17,12(sp)
 4008afc:	dc000217 	ldw	r16,8(sp)
 4008b00:	dec00c04 	addi	sp,sp,48
 4008b04:	f800283a 	ret
 4008b08:	800b883a 	mov	r5,r16
 4008b0c:	a809883a 	mov	r4,r21
 4008b10:	40065900 	call	4006590 <__swsetup_r>
 4008b14:	1000ee1e 	bne	r2,zero,4008ed0 <__sfvwrite_r+0x4b0>
 4008b18:	80c0030b 	ldhu	r3,12(r16)
 4008b1c:	a4400017 	ldw	r17,0(r20)
 4008b20:	1880008c 	andi	r2,r3,2
 4008b24:	103fd61e 	bne	r2,zero,4008a80 <__alt_data_end+0xfc008a80>
 4008b28:	1880004c 	andi	r2,r3,1
 4008b2c:	1000421e 	bne	r2,zero,4008c38 <__sfvwrite_r+0x218>
 4008b30:	0039883a 	mov	fp,zero
 4008b34:	0025883a 	mov	r18,zero
 4008b38:	90001a26 	beq	r18,zero,4008ba4 <__sfvwrite_r+0x184>
 4008b3c:	1880800c 	andi	r2,r3,512
 4008b40:	84c00217 	ldw	r19,8(r16)
 4008b44:	10002126 	beq	r2,zero,4008bcc <__sfvwrite_r+0x1ac>
 4008b48:	982f883a 	mov	r23,r19
 4008b4c:	94c09636 	bltu	r18,r19,4008da8 <__sfvwrite_r+0x388>
 4008b50:	1881200c 	andi	r2,r3,1152
 4008b54:	1000a11e 	bne	r2,zero,4008ddc <__sfvwrite_r+0x3bc>
 4008b58:	81000017 	ldw	r4,0(r16)
 4008b5c:	b80d883a 	mov	r6,r23
 4008b60:	e00b883a 	mov	r5,fp
 4008b64:	4009d400 	call	4009d40 <memmove>
 4008b68:	80c00217 	ldw	r3,8(r16)
 4008b6c:	81000017 	ldw	r4,0(r16)
 4008b70:	9005883a 	mov	r2,r18
 4008b74:	1ce7c83a 	sub	r19,r3,r19
 4008b78:	25cf883a 	add	r7,r4,r23
 4008b7c:	84c00215 	stw	r19,8(r16)
 4008b80:	81c00015 	stw	r7,0(r16)
 4008b84:	a0c00217 	ldw	r3,8(r20)
 4008b88:	e0b9883a 	add	fp,fp,r2
 4008b8c:	90a5c83a 	sub	r18,r18,r2
 4008b90:	18a7c83a 	sub	r19,r3,r2
 4008b94:	a4c00215 	stw	r19,8(r20)
 4008b98:	983fce26 	beq	r19,zero,4008ad4 <__alt_data_end+0xfc008ad4>
 4008b9c:	80c0030b 	ldhu	r3,12(r16)
 4008ba0:	903fe61e 	bne	r18,zero,4008b3c <__alt_data_end+0xfc008b3c>
 4008ba4:	8f000017 	ldw	fp,0(r17)
 4008ba8:	8c800117 	ldw	r18,4(r17)
 4008bac:	8c400204 	addi	r17,r17,8
 4008bb0:	003fe106 	br	4008b38 <__alt_data_end+0xfc008b38>
 4008bb4:	8cc00017 	ldw	r19,0(r17)
 4008bb8:	8c800117 	ldw	r18,4(r17)
 4008bbc:	8c400204 	addi	r17,r17,8
 4008bc0:	003fb306 	br	4008a90 <__alt_data_end+0xfc008a90>
 4008bc4:	0005883a 	mov	r2,zero
 4008bc8:	f800283a 	ret
 4008bcc:	81000017 	ldw	r4,0(r16)
 4008bd0:	80800417 	ldw	r2,16(r16)
 4008bd4:	11005a36 	bltu	r2,r4,4008d40 <__sfvwrite_r+0x320>
 4008bd8:	85c00517 	ldw	r23,20(r16)
 4008bdc:	95c05836 	bltu	r18,r23,4008d40 <__sfvwrite_r+0x320>
 4008be0:	00a00034 	movhi	r2,32768
 4008be4:	10bfffc4 	addi	r2,r2,-1
 4008be8:	9009883a 	mov	r4,r18
 4008bec:	1480012e 	bgeu	r2,r18,4008bf4 <__sfvwrite_r+0x1d4>
 4008bf0:	1009883a 	mov	r4,r2
 4008bf4:	b80b883a 	mov	r5,r23
 4008bf8:	40032740 	call	4003274 <__divsi3>
 4008bfc:	b80b883a 	mov	r5,r23
 4008c00:	1009883a 	mov	r4,r2
 4008c04:	40034280 	call	4003428 <__mulsi3>
 4008c08:	81400717 	ldw	r5,28(r16)
 4008c0c:	80c00917 	ldw	r3,36(r16)
 4008c10:	100f883a 	mov	r7,r2
 4008c14:	e00d883a 	mov	r6,fp
 4008c18:	a809883a 	mov	r4,r21
 4008c1c:	183ee83a 	callr	r3
 4008c20:	00bfd816 	blt	zero,r2,4008b84 <__alt_data_end+0xfc008b84>
 4008c24:	8080030b 	ldhu	r2,12(r16)
 4008c28:	10801014 	ori	r2,r2,64
 4008c2c:	8080030d 	sth	r2,12(r16)
 4008c30:	00bfffc4 	movi	r2,-1
 4008c34:	003fa806 	br	4008ad8 <__alt_data_end+0xfc008ad8>
 4008c38:	0027883a 	mov	r19,zero
 4008c3c:	0011883a 	mov	r8,zero
 4008c40:	0039883a 	mov	fp,zero
 4008c44:	0025883a 	mov	r18,zero
 4008c48:	90001f26 	beq	r18,zero,4008cc8 <__sfvwrite_r+0x2a8>
 4008c4c:	40005a26 	beq	r8,zero,4008db8 <__sfvwrite_r+0x398>
 4008c50:	982d883a 	mov	r22,r19
 4008c54:	94c0012e 	bgeu	r18,r19,4008c5c <__sfvwrite_r+0x23c>
 4008c58:	902d883a 	mov	r22,r18
 4008c5c:	81000017 	ldw	r4,0(r16)
 4008c60:	80800417 	ldw	r2,16(r16)
 4008c64:	b02f883a 	mov	r23,r22
 4008c68:	81c00517 	ldw	r7,20(r16)
 4008c6c:	1100032e 	bgeu	r2,r4,4008c7c <__sfvwrite_r+0x25c>
 4008c70:	80c00217 	ldw	r3,8(r16)
 4008c74:	38c7883a 	add	r3,r7,r3
 4008c78:	1d801816 	blt	r3,r22,4008cdc <__sfvwrite_r+0x2bc>
 4008c7c:	b1c03e16 	blt	r22,r7,4008d78 <__sfvwrite_r+0x358>
 4008c80:	80800917 	ldw	r2,36(r16)
 4008c84:	81400717 	ldw	r5,28(r16)
 4008c88:	e00d883a 	mov	r6,fp
 4008c8c:	da000115 	stw	r8,4(sp)
 4008c90:	a809883a 	mov	r4,r21
 4008c94:	103ee83a 	callr	r2
 4008c98:	102f883a 	mov	r23,r2
 4008c9c:	da000117 	ldw	r8,4(sp)
 4008ca0:	00bfe00e 	bge	zero,r2,4008c24 <__alt_data_end+0xfc008c24>
 4008ca4:	9de7c83a 	sub	r19,r19,r23
 4008ca8:	98001f26 	beq	r19,zero,4008d28 <__sfvwrite_r+0x308>
 4008cac:	a0800217 	ldw	r2,8(r20)
 4008cb0:	e5f9883a 	add	fp,fp,r23
 4008cb4:	95e5c83a 	sub	r18,r18,r23
 4008cb8:	15efc83a 	sub	r23,r2,r23
 4008cbc:	a5c00215 	stw	r23,8(r20)
 4008cc0:	b83f8426 	beq	r23,zero,4008ad4 <__alt_data_end+0xfc008ad4>
 4008cc4:	903fe11e 	bne	r18,zero,4008c4c <__alt_data_end+0xfc008c4c>
 4008cc8:	8f000017 	ldw	fp,0(r17)
 4008ccc:	8c800117 	ldw	r18,4(r17)
 4008cd0:	0011883a 	mov	r8,zero
 4008cd4:	8c400204 	addi	r17,r17,8
 4008cd8:	003fdb06 	br	4008c48 <__alt_data_end+0xfc008c48>
 4008cdc:	180d883a 	mov	r6,r3
 4008ce0:	e00b883a 	mov	r5,fp
 4008ce4:	da000115 	stw	r8,4(sp)
 4008ce8:	d8c00015 	stw	r3,0(sp)
 4008cec:	4009d400 	call	4009d40 <memmove>
 4008cf0:	d8c00017 	ldw	r3,0(sp)
 4008cf4:	80800017 	ldw	r2,0(r16)
 4008cf8:	800b883a 	mov	r5,r16
 4008cfc:	a809883a 	mov	r4,r21
 4008d00:	10c5883a 	add	r2,r2,r3
 4008d04:	80800015 	stw	r2,0(r16)
 4008d08:	d8c00015 	stw	r3,0(sp)
 4008d0c:	40081b00 	call	40081b0 <_fflush_r>
 4008d10:	d8c00017 	ldw	r3,0(sp)
 4008d14:	da000117 	ldw	r8,4(sp)
 4008d18:	103fc21e 	bne	r2,zero,4008c24 <__alt_data_end+0xfc008c24>
 4008d1c:	182f883a 	mov	r23,r3
 4008d20:	9de7c83a 	sub	r19,r19,r23
 4008d24:	983fe11e 	bne	r19,zero,4008cac <__alt_data_end+0xfc008cac>
 4008d28:	800b883a 	mov	r5,r16
 4008d2c:	a809883a 	mov	r4,r21
 4008d30:	40081b00 	call	40081b0 <_fflush_r>
 4008d34:	103fbb1e 	bne	r2,zero,4008c24 <__alt_data_end+0xfc008c24>
 4008d38:	0011883a 	mov	r8,zero
 4008d3c:	003fdb06 	br	4008cac <__alt_data_end+0xfc008cac>
 4008d40:	94c0012e 	bgeu	r18,r19,4008d48 <__sfvwrite_r+0x328>
 4008d44:	9027883a 	mov	r19,r18
 4008d48:	980d883a 	mov	r6,r19
 4008d4c:	e00b883a 	mov	r5,fp
 4008d50:	4009d400 	call	4009d40 <memmove>
 4008d54:	80800217 	ldw	r2,8(r16)
 4008d58:	80c00017 	ldw	r3,0(r16)
 4008d5c:	14c5c83a 	sub	r2,r2,r19
 4008d60:	1cc7883a 	add	r3,r3,r19
 4008d64:	80800215 	stw	r2,8(r16)
 4008d68:	80c00015 	stw	r3,0(r16)
 4008d6c:	10004326 	beq	r2,zero,4008e7c <__sfvwrite_r+0x45c>
 4008d70:	9805883a 	mov	r2,r19
 4008d74:	003f8306 	br	4008b84 <__alt_data_end+0xfc008b84>
 4008d78:	b00d883a 	mov	r6,r22
 4008d7c:	e00b883a 	mov	r5,fp
 4008d80:	da000115 	stw	r8,4(sp)
 4008d84:	4009d400 	call	4009d40 <memmove>
 4008d88:	80800217 	ldw	r2,8(r16)
 4008d8c:	80c00017 	ldw	r3,0(r16)
 4008d90:	da000117 	ldw	r8,4(sp)
 4008d94:	1585c83a 	sub	r2,r2,r22
 4008d98:	1dad883a 	add	r22,r3,r22
 4008d9c:	80800215 	stw	r2,8(r16)
 4008da0:	85800015 	stw	r22,0(r16)
 4008da4:	003fbf06 	br	4008ca4 <__alt_data_end+0xfc008ca4>
 4008da8:	81000017 	ldw	r4,0(r16)
 4008dac:	9027883a 	mov	r19,r18
 4008db0:	902f883a 	mov	r23,r18
 4008db4:	003f6906 	br	4008b5c <__alt_data_end+0xfc008b5c>
 4008db8:	900d883a 	mov	r6,r18
 4008dbc:	01400284 	movi	r5,10
 4008dc0:	e009883a 	mov	r4,fp
 4008dc4:	4009b140 	call	4009b14 <memchr>
 4008dc8:	10003e26 	beq	r2,zero,4008ec4 <__sfvwrite_r+0x4a4>
 4008dcc:	10800044 	addi	r2,r2,1
 4008dd0:	1727c83a 	sub	r19,r2,fp
 4008dd4:	02000044 	movi	r8,1
 4008dd8:	003f9d06 	br	4008c50 <__alt_data_end+0xfc008c50>
 4008ddc:	80800517 	ldw	r2,20(r16)
 4008de0:	81400417 	ldw	r5,16(r16)
 4008de4:	81c00017 	ldw	r7,0(r16)
 4008de8:	10a7883a 	add	r19,r2,r2
 4008dec:	9885883a 	add	r2,r19,r2
 4008df0:	1026d7fa 	srli	r19,r2,31
 4008df4:	396dc83a 	sub	r22,r7,r5
 4008df8:	b1000044 	addi	r4,r22,1
 4008dfc:	9885883a 	add	r2,r19,r2
 4008e00:	1027d07a 	srai	r19,r2,1
 4008e04:	2485883a 	add	r2,r4,r18
 4008e08:	980d883a 	mov	r6,r19
 4008e0c:	9880022e 	bgeu	r19,r2,4008e18 <__sfvwrite_r+0x3f8>
 4008e10:	1027883a 	mov	r19,r2
 4008e14:	100d883a 	mov	r6,r2
 4008e18:	18c1000c 	andi	r3,r3,1024
 4008e1c:	18001c26 	beq	r3,zero,4008e90 <__sfvwrite_r+0x470>
 4008e20:	300b883a 	mov	r5,r6
 4008e24:	a809883a 	mov	r4,r21
 4008e28:	40093080 	call	4009308 <_malloc_r>
 4008e2c:	102f883a 	mov	r23,r2
 4008e30:	10002926 	beq	r2,zero,4008ed8 <__sfvwrite_r+0x4b8>
 4008e34:	81400417 	ldw	r5,16(r16)
 4008e38:	b00d883a 	mov	r6,r22
 4008e3c:	1009883a 	mov	r4,r2
 4008e40:	4009bf80 	call	4009bf8 <memcpy>
 4008e44:	8080030b 	ldhu	r2,12(r16)
 4008e48:	00fedfc4 	movi	r3,-1153
 4008e4c:	10c4703a 	and	r2,r2,r3
 4008e50:	10802014 	ori	r2,r2,128
 4008e54:	8080030d 	sth	r2,12(r16)
 4008e58:	bd89883a 	add	r4,r23,r22
 4008e5c:	9d8fc83a 	sub	r7,r19,r22
 4008e60:	85c00415 	stw	r23,16(r16)
 4008e64:	84c00515 	stw	r19,20(r16)
 4008e68:	81000015 	stw	r4,0(r16)
 4008e6c:	9027883a 	mov	r19,r18
 4008e70:	81c00215 	stw	r7,8(r16)
 4008e74:	902f883a 	mov	r23,r18
 4008e78:	003f3806 	br	4008b5c <__alt_data_end+0xfc008b5c>
 4008e7c:	800b883a 	mov	r5,r16
 4008e80:	a809883a 	mov	r4,r21
 4008e84:	40081b00 	call	40081b0 <_fflush_r>
 4008e88:	103fb926 	beq	r2,zero,4008d70 <__alt_data_end+0xfc008d70>
 4008e8c:	003f6506 	br	4008c24 <__alt_data_end+0xfc008c24>
 4008e90:	a809883a 	mov	r4,r21
 4008e94:	400b1e40 	call	400b1e4 <_realloc_r>
 4008e98:	102f883a 	mov	r23,r2
 4008e9c:	103fee1e 	bne	r2,zero,4008e58 <__alt_data_end+0xfc008e58>
 4008ea0:	81400417 	ldw	r5,16(r16)
 4008ea4:	a809883a 	mov	r4,r21
 4008ea8:	40087100 	call	4008710 <_free_r>
 4008eac:	8080030b 	ldhu	r2,12(r16)
 4008eb0:	00ffdfc4 	movi	r3,-129
 4008eb4:	1884703a 	and	r2,r3,r2
 4008eb8:	00c00304 	movi	r3,12
 4008ebc:	a8c00015 	stw	r3,0(r21)
 4008ec0:	003f5906 	br	4008c28 <__alt_data_end+0xfc008c28>
 4008ec4:	94c00044 	addi	r19,r18,1
 4008ec8:	02000044 	movi	r8,1
 4008ecc:	003f6006 	br	4008c50 <__alt_data_end+0xfc008c50>
 4008ed0:	00bfffc4 	movi	r2,-1
 4008ed4:	003f0006 	br	4008ad8 <__alt_data_end+0xfc008ad8>
 4008ed8:	00800304 	movi	r2,12
 4008edc:	a8800015 	stw	r2,0(r21)
 4008ee0:	8080030b 	ldhu	r2,12(r16)
 4008ee4:	003f5006 	br	4008c28 <__alt_data_end+0xfc008c28>

04008ee8 <_fwalk>:
 4008ee8:	defff704 	addi	sp,sp,-36
 4008eec:	dd000415 	stw	r20,16(sp)
 4008ef0:	dfc00815 	stw	ra,32(sp)
 4008ef4:	ddc00715 	stw	r23,28(sp)
 4008ef8:	dd800615 	stw	r22,24(sp)
 4008efc:	dd400515 	stw	r21,20(sp)
 4008f00:	dcc00315 	stw	r19,12(sp)
 4008f04:	dc800215 	stw	r18,8(sp)
 4008f08:	dc400115 	stw	r17,4(sp)
 4008f0c:	dc000015 	stw	r16,0(sp)
 4008f10:	2500b804 	addi	r20,r4,736
 4008f14:	a0002326 	beq	r20,zero,4008fa4 <_fwalk+0xbc>
 4008f18:	282b883a 	mov	r21,r5
 4008f1c:	002f883a 	mov	r23,zero
 4008f20:	05800044 	movi	r22,1
 4008f24:	04ffffc4 	movi	r19,-1
 4008f28:	a4400117 	ldw	r17,4(r20)
 4008f2c:	a4800217 	ldw	r18,8(r20)
 4008f30:	8c7fffc4 	addi	r17,r17,-1
 4008f34:	88000d16 	blt	r17,zero,4008f6c <_fwalk+0x84>
 4008f38:	94000304 	addi	r16,r18,12
 4008f3c:	94800384 	addi	r18,r18,14
 4008f40:	8080000b 	ldhu	r2,0(r16)
 4008f44:	8c7fffc4 	addi	r17,r17,-1
 4008f48:	813ffd04 	addi	r4,r16,-12
 4008f4c:	b080042e 	bgeu	r22,r2,4008f60 <_fwalk+0x78>
 4008f50:	9080000f 	ldh	r2,0(r18)
 4008f54:	14c00226 	beq	r2,r19,4008f60 <_fwalk+0x78>
 4008f58:	a83ee83a 	callr	r21
 4008f5c:	b8aeb03a 	or	r23,r23,r2
 4008f60:	84001a04 	addi	r16,r16,104
 4008f64:	94801a04 	addi	r18,r18,104
 4008f68:	8cfff51e 	bne	r17,r19,4008f40 <__alt_data_end+0xfc008f40>
 4008f6c:	a5000017 	ldw	r20,0(r20)
 4008f70:	a03fed1e 	bne	r20,zero,4008f28 <__alt_data_end+0xfc008f28>
 4008f74:	b805883a 	mov	r2,r23
 4008f78:	dfc00817 	ldw	ra,32(sp)
 4008f7c:	ddc00717 	ldw	r23,28(sp)
 4008f80:	dd800617 	ldw	r22,24(sp)
 4008f84:	dd400517 	ldw	r21,20(sp)
 4008f88:	dd000417 	ldw	r20,16(sp)
 4008f8c:	dcc00317 	ldw	r19,12(sp)
 4008f90:	dc800217 	ldw	r18,8(sp)
 4008f94:	dc400117 	ldw	r17,4(sp)
 4008f98:	dc000017 	ldw	r16,0(sp)
 4008f9c:	dec00904 	addi	sp,sp,36
 4008fa0:	f800283a 	ret
 4008fa4:	002f883a 	mov	r23,zero
 4008fa8:	003ff206 	br	4008f74 <__alt_data_end+0xfc008f74>

04008fac <_fwalk_reent>:
 4008fac:	defff704 	addi	sp,sp,-36
 4008fb0:	dd000415 	stw	r20,16(sp)
 4008fb4:	dfc00815 	stw	ra,32(sp)
 4008fb8:	ddc00715 	stw	r23,28(sp)
 4008fbc:	dd800615 	stw	r22,24(sp)
 4008fc0:	dd400515 	stw	r21,20(sp)
 4008fc4:	dcc00315 	stw	r19,12(sp)
 4008fc8:	dc800215 	stw	r18,8(sp)
 4008fcc:	dc400115 	stw	r17,4(sp)
 4008fd0:	dc000015 	stw	r16,0(sp)
 4008fd4:	2500b804 	addi	r20,r4,736
 4008fd8:	a0002326 	beq	r20,zero,4009068 <_fwalk_reent+0xbc>
 4008fdc:	282b883a 	mov	r21,r5
 4008fe0:	2027883a 	mov	r19,r4
 4008fe4:	002f883a 	mov	r23,zero
 4008fe8:	05800044 	movi	r22,1
 4008fec:	04bfffc4 	movi	r18,-1
 4008ff0:	a4400117 	ldw	r17,4(r20)
 4008ff4:	a4000217 	ldw	r16,8(r20)
 4008ff8:	8c7fffc4 	addi	r17,r17,-1
 4008ffc:	88000c16 	blt	r17,zero,4009030 <_fwalk_reent+0x84>
 4009000:	84000304 	addi	r16,r16,12
 4009004:	8080000b 	ldhu	r2,0(r16)
 4009008:	8c7fffc4 	addi	r17,r17,-1
 400900c:	817ffd04 	addi	r5,r16,-12
 4009010:	b080052e 	bgeu	r22,r2,4009028 <_fwalk_reent+0x7c>
 4009014:	8080008f 	ldh	r2,2(r16)
 4009018:	9809883a 	mov	r4,r19
 400901c:	14800226 	beq	r2,r18,4009028 <_fwalk_reent+0x7c>
 4009020:	a83ee83a 	callr	r21
 4009024:	b8aeb03a 	or	r23,r23,r2
 4009028:	84001a04 	addi	r16,r16,104
 400902c:	8cbff51e 	bne	r17,r18,4009004 <__alt_data_end+0xfc009004>
 4009030:	a5000017 	ldw	r20,0(r20)
 4009034:	a03fee1e 	bne	r20,zero,4008ff0 <__alt_data_end+0xfc008ff0>
 4009038:	b805883a 	mov	r2,r23
 400903c:	dfc00817 	ldw	ra,32(sp)
 4009040:	ddc00717 	ldw	r23,28(sp)
 4009044:	dd800617 	ldw	r22,24(sp)
 4009048:	dd400517 	ldw	r21,20(sp)
 400904c:	dd000417 	ldw	r20,16(sp)
 4009050:	dcc00317 	ldw	r19,12(sp)
 4009054:	dc800217 	ldw	r18,8(sp)
 4009058:	dc400117 	ldw	r17,4(sp)
 400905c:	dc000017 	ldw	r16,0(sp)
 4009060:	dec00904 	addi	sp,sp,36
 4009064:	f800283a 	ret
 4009068:	002f883a 	mov	r23,zero
 400906c:	003ff206 	br	4009038 <__alt_data_end+0xfc009038>

04009070 <_setlocale_r>:
 4009070:	30001b26 	beq	r6,zero,40090e0 <_setlocale_r+0x70>
 4009074:	01410074 	movhi	r5,1025
 4009078:	defffe04 	addi	sp,sp,-8
 400907c:	29578004 	addi	r5,r5,24064
 4009080:	3009883a 	mov	r4,r6
 4009084:	dc000015 	stw	r16,0(sp)
 4009088:	dfc00115 	stw	ra,4(sp)
 400908c:	3021883a 	mov	r16,r6
 4009090:	400b94c0 	call	400b94c <strcmp>
 4009094:	1000061e 	bne	r2,zero,40090b0 <_setlocale_r+0x40>
 4009098:	00810074 	movhi	r2,1025
 400909c:	10977f04 	addi	r2,r2,24060
 40090a0:	dfc00117 	ldw	ra,4(sp)
 40090a4:	dc000017 	ldw	r16,0(sp)
 40090a8:	dec00204 	addi	sp,sp,8
 40090ac:	f800283a 	ret
 40090b0:	01410074 	movhi	r5,1025
 40090b4:	29577f04 	addi	r5,r5,24060
 40090b8:	8009883a 	mov	r4,r16
 40090bc:	400b94c0 	call	400b94c <strcmp>
 40090c0:	103ff526 	beq	r2,zero,4009098 <__alt_data_end+0xfc009098>
 40090c4:	01410074 	movhi	r5,1025
 40090c8:	29576a04 	addi	r5,r5,23976
 40090cc:	8009883a 	mov	r4,r16
 40090d0:	400b94c0 	call	400b94c <strcmp>
 40090d4:	103ff026 	beq	r2,zero,4009098 <__alt_data_end+0xfc009098>
 40090d8:	0005883a 	mov	r2,zero
 40090dc:	003ff006 	br	40090a0 <__alt_data_end+0xfc0090a0>
 40090e0:	00810074 	movhi	r2,1025
 40090e4:	10977f04 	addi	r2,r2,24060
 40090e8:	f800283a 	ret

040090ec <__locale_charset>:
 40090ec:	00810074 	movhi	r2,1025
 40090f0:	10990904 	addi	r2,r2,25636
 40090f4:	f800283a 	ret

040090f8 <__locale_mb_cur_max>:
 40090f8:	00810074 	movhi	r2,1025
 40090fc:	109eb704 	addi	r2,r2,31452
 4009100:	10800017 	ldw	r2,0(r2)
 4009104:	f800283a 	ret

04009108 <__locale_msgcharset>:
 4009108:	00810074 	movhi	r2,1025
 400910c:	10990104 	addi	r2,r2,25604
 4009110:	f800283a 	ret

04009114 <__locale_cjk_lang>:
 4009114:	0005883a 	mov	r2,zero
 4009118:	f800283a 	ret

0400911c <_localeconv_r>:
 400911c:	00810074 	movhi	r2,1025
 4009120:	10991104 	addi	r2,r2,25668
 4009124:	f800283a 	ret

04009128 <setlocale>:
 4009128:	00810074 	movhi	r2,1025
 400912c:	109eb604 	addi	r2,r2,31448
 4009130:	280d883a 	mov	r6,r5
 4009134:	200b883a 	mov	r5,r4
 4009138:	11000017 	ldw	r4,0(r2)
 400913c:	40090701 	jmpi	4009070 <_setlocale_r>

04009140 <localeconv>:
 4009140:	00810074 	movhi	r2,1025
 4009144:	10991104 	addi	r2,r2,25668
 4009148:	f800283a 	ret

0400914c <__smakebuf_r>:
 400914c:	2880030b 	ldhu	r2,12(r5)
 4009150:	10c0008c 	andi	r3,r2,2
 4009154:	1800411e 	bne	r3,zero,400925c <__smakebuf_r+0x110>
 4009158:	deffec04 	addi	sp,sp,-80
 400915c:	dc000f15 	stw	r16,60(sp)
 4009160:	2821883a 	mov	r16,r5
 4009164:	2940038f 	ldh	r5,14(r5)
 4009168:	dc401015 	stw	r17,64(sp)
 400916c:	dfc01315 	stw	ra,76(sp)
 4009170:	dcc01215 	stw	r19,72(sp)
 4009174:	dc801115 	stw	r18,68(sp)
 4009178:	2023883a 	mov	r17,r4
 400917c:	28001c16 	blt	r5,zero,40091f0 <__smakebuf_r+0xa4>
 4009180:	d80d883a 	mov	r6,sp
 4009184:	400d7140 	call	400d714 <_fstat_r>
 4009188:	10001816 	blt	r2,zero,40091ec <__smakebuf_r+0xa0>
 400918c:	d8800117 	ldw	r2,4(sp)
 4009190:	00e00014 	movui	r3,32768
 4009194:	10bc000c 	andi	r2,r2,61440
 4009198:	14c80020 	cmpeqi	r19,r2,8192
 400919c:	10c03726 	beq	r2,r3,400927c <__smakebuf_r+0x130>
 40091a0:	80c0030b 	ldhu	r3,12(r16)
 40091a4:	18c20014 	ori	r3,r3,2048
 40091a8:	80c0030d 	sth	r3,12(r16)
 40091ac:	00c80004 	movi	r3,8192
 40091b0:	10c0521e 	bne	r2,r3,40092fc <__smakebuf_r+0x1b0>
 40091b4:	8140038f 	ldh	r5,14(r16)
 40091b8:	8809883a 	mov	r4,r17
 40091bc:	400d7700 	call	400d770 <_isatty_r>
 40091c0:	10004c26 	beq	r2,zero,40092f4 <__smakebuf_r+0x1a8>
 40091c4:	8080030b 	ldhu	r2,12(r16)
 40091c8:	80c010c4 	addi	r3,r16,67
 40091cc:	80c00015 	stw	r3,0(r16)
 40091d0:	10800054 	ori	r2,r2,1
 40091d4:	8080030d 	sth	r2,12(r16)
 40091d8:	00800044 	movi	r2,1
 40091dc:	80c00415 	stw	r3,16(r16)
 40091e0:	80800515 	stw	r2,20(r16)
 40091e4:	04810004 	movi	r18,1024
 40091e8:	00000706 	br	4009208 <__smakebuf_r+0xbc>
 40091ec:	8080030b 	ldhu	r2,12(r16)
 40091f0:	10c0200c 	andi	r3,r2,128
 40091f4:	18001f1e 	bne	r3,zero,4009274 <__smakebuf_r+0x128>
 40091f8:	04810004 	movi	r18,1024
 40091fc:	10820014 	ori	r2,r2,2048
 4009200:	8080030d 	sth	r2,12(r16)
 4009204:	0027883a 	mov	r19,zero
 4009208:	900b883a 	mov	r5,r18
 400920c:	8809883a 	mov	r4,r17
 4009210:	40093080 	call	4009308 <_malloc_r>
 4009214:	10002c26 	beq	r2,zero,40092c8 <__smakebuf_r+0x17c>
 4009218:	80c0030b 	ldhu	r3,12(r16)
 400921c:	01010074 	movhi	r4,1025
 4009220:	21209104 	addi	r4,r4,-32188
 4009224:	89000f15 	stw	r4,60(r17)
 4009228:	18c02014 	ori	r3,r3,128
 400922c:	80c0030d 	sth	r3,12(r16)
 4009230:	80800015 	stw	r2,0(r16)
 4009234:	80800415 	stw	r2,16(r16)
 4009238:	84800515 	stw	r18,20(r16)
 400923c:	98001a1e 	bne	r19,zero,40092a8 <__smakebuf_r+0x15c>
 4009240:	dfc01317 	ldw	ra,76(sp)
 4009244:	dcc01217 	ldw	r19,72(sp)
 4009248:	dc801117 	ldw	r18,68(sp)
 400924c:	dc401017 	ldw	r17,64(sp)
 4009250:	dc000f17 	ldw	r16,60(sp)
 4009254:	dec01404 	addi	sp,sp,80
 4009258:	f800283a 	ret
 400925c:	288010c4 	addi	r2,r5,67
 4009260:	28800015 	stw	r2,0(r5)
 4009264:	28800415 	stw	r2,16(r5)
 4009268:	00800044 	movi	r2,1
 400926c:	28800515 	stw	r2,20(r5)
 4009270:	f800283a 	ret
 4009274:	04801004 	movi	r18,64
 4009278:	003fe006 	br	40091fc <__alt_data_end+0xfc0091fc>
 400927c:	81000a17 	ldw	r4,40(r16)
 4009280:	00c10074 	movhi	r3,1025
 4009284:	18ee3a04 	addi	r3,r3,-18200
 4009288:	20ffc51e 	bne	r4,r3,40091a0 <__alt_data_end+0xfc0091a0>
 400928c:	8080030b 	ldhu	r2,12(r16)
 4009290:	04810004 	movi	r18,1024
 4009294:	84801315 	stw	r18,76(r16)
 4009298:	1484b03a 	or	r2,r2,r18
 400929c:	8080030d 	sth	r2,12(r16)
 40092a0:	0027883a 	mov	r19,zero
 40092a4:	003fd806 	br	4009208 <__alt_data_end+0xfc009208>
 40092a8:	8140038f 	ldh	r5,14(r16)
 40092ac:	8809883a 	mov	r4,r17
 40092b0:	400d7700 	call	400d770 <_isatty_r>
 40092b4:	103fe226 	beq	r2,zero,4009240 <__alt_data_end+0xfc009240>
 40092b8:	8080030b 	ldhu	r2,12(r16)
 40092bc:	10800054 	ori	r2,r2,1
 40092c0:	8080030d 	sth	r2,12(r16)
 40092c4:	003fde06 	br	4009240 <__alt_data_end+0xfc009240>
 40092c8:	8080030b 	ldhu	r2,12(r16)
 40092cc:	10c0800c 	andi	r3,r2,512
 40092d0:	183fdb1e 	bne	r3,zero,4009240 <__alt_data_end+0xfc009240>
 40092d4:	10800094 	ori	r2,r2,2
 40092d8:	80c010c4 	addi	r3,r16,67
 40092dc:	8080030d 	sth	r2,12(r16)
 40092e0:	00800044 	movi	r2,1
 40092e4:	80c00015 	stw	r3,0(r16)
 40092e8:	80c00415 	stw	r3,16(r16)
 40092ec:	80800515 	stw	r2,20(r16)
 40092f0:	003fd306 	br	4009240 <__alt_data_end+0xfc009240>
 40092f4:	04810004 	movi	r18,1024
 40092f8:	003fc306 	br	4009208 <__alt_data_end+0xfc009208>
 40092fc:	0027883a 	mov	r19,zero
 4009300:	04810004 	movi	r18,1024
 4009304:	003fc006 	br	4009208 <__alt_data_end+0xfc009208>

04009308 <_malloc_r>:
 4009308:	defff504 	addi	sp,sp,-44
 400930c:	dc800315 	stw	r18,12(sp)
 4009310:	dfc00a15 	stw	ra,40(sp)
 4009314:	df000915 	stw	fp,36(sp)
 4009318:	ddc00815 	stw	r23,32(sp)
 400931c:	dd800715 	stw	r22,28(sp)
 4009320:	dd400615 	stw	r21,24(sp)
 4009324:	dd000515 	stw	r20,20(sp)
 4009328:	dcc00415 	stw	r19,16(sp)
 400932c:	dc400215 	stw	r17,8(sp)
 4009330:	dc000115 	stw	r16,4(sp)
 4009334:	288002c4 	addi	r2,r5,11
 4009338:	00c00584 	movi	r3,22
 400933c:	2025883a 	mov	r18,r4
 4009340:	18807f2e 	bgeu	r3,r2,4009540 <_malloc_r+0x238>
 4009344:	047ffe04 	movi	r17,-8
 4009348:	1462703a 	and	r17,r2,r17
 400934c:	8800a316 	blt	r17,zero,40095dc <_malloc_r+0x2d4>
 4009350:	8940a236 	bltu	r17,r5,40095dc <_malloc_r+0x2d4>
 4009354:	40114080 	call	4011408 <__malloc_lock>
 4009358:	00807dc4 	movi	r2,503
 400935c:	1441e92e 	bgeu	r2,r17,4009b04 <_malloc_r+0x7fc>
 4009360:	8804d27a 	srli	r2,r17,9
 4009364:	1000a126 	beq	r2,zero,40095ec <_malloc_r+0x2e4>
 4009368:	00c00104 	movi	r3,4
 400936c:	18811e36 	bltu	r3,r2,40097e8 <_malloc_r+0x4e0>
 4009370:	8804d1ba 	srli	r2,r17,6
 4009374:	12000e44 	addi	r8,r2,57
 4009378:	11c00e04 	addi	r7,r2,56
 400937c:	4209883a 	add	r4,r8,r8
 4009380:	04c10074 	movhi	r19,1025
 4009384:	2109883a 	add	r4,r4,r4
 4009388:	9cd91f04 	addi	r19,r19,25724
 400938c:	2109883a 	add	r4,r4,r4
 4009390:	9909883a 	add	r4,r19,r4
 4009394:	24000117 	ldw	r16,4(r4)
 4009398:	213ffe04 	addi	r4,r4,-8
 400939c:	24009726 	beq	r4,r16,40095fc <_malloc_r+0x2f4>
 40093a0:	80800117 	ldw	r2,4(r16)
 40093a4:	01bfff04 	movi	r6,-4
 40093a8:	014003c4 	movi	r5,15
 40093ac:	1184703a 	and	r2,r2,r6
 40093b0:	1447c83a 	sub	r3,r2,r17
 40093b4:	28c00716 	blt	r5,r3,40093d4 <_malloc_r+0xcc>
 40093b8:	1800920e 	bge	r3,zero,4009604 <_malloc_r+0x2fc>
 40093bc:	84000317 	ldw	r16,12(r16)
 40093c0:	24008e26 	beq	r4,r16,40095fc <_malloc_r+0x2f4>
 40093c4:	80800117 	ldw	r2,4(r16)
 40093c8:	1184703a 	and	r2,r2,r6
 40093cc:	1447c83a 	sub	r3,r2,r17
 40093d0:	28fff90e 	bge	r5,r3,40093b8 <__alt_data_end+0xfc0093b8>
 40093d4:	3809883a 	mov	r4,r7
 40093d8:	01810074 	movhi	r6,1025
 40093dc:	9c000417 	ldw	r16,16(r19)
 40093e0:	31991f04 	addi	r6,r6,25724
 40093e4:	32000204 	addi	r8,r6,8
 40093e8:	82013426 	beq	r16,r8,40098bc <_malloc_r+0x5b4>
 40093ec:	80c00117 	ldw	r3,4(r16)
 40093f0:	00bfff04 	movi	r2,-4
 40093f4:	188e703a 	and	r7,r3,r2
 40093f8:	3c45c83a 	sub	r2,r7,r17
 40093fc:	00c003c4 	movi	r3,15
 4009400:	18811f16 	blt	r3,r2,4009880 <_malloc_r+0x578>
 4009404:	32000515 	stw	r8,20(r6)
 4009408:	32000415 	stw	r8,16(r6)
 400940c:	10007f0e 	bge	r2,zero,400960c <_malloc_r+0x304>
 4009410:	00807fc4 	movi	r2,511
 4009414:	11c0fd36 	bltu	r2,r7,400980c <_malloc_r+0x504>
 4009418:	3806d0fa 	srli	r3,r7,3
 400941c:	01c00044 	movi	r7,1
 4009420:	30800117 	ldw	r2,4(r6)
 4009424:	19400044 	addi	r5,r3,1
 4009428:	294b883a 	add	r5,r5,r5
 400942c:	1807d0ba 	srai	r3,r3,2
 4009430:	294b883a 	add	r5,r5,r5
 4009434:	294b883a 	add	r5,r5,r5
 4009438:	298b883a 	add	r5,r5,r6
 400943c:	38c6983a 	sll	r3,r7,r3
 4009440:	29c00017 	ldw	r7,0(r5)
 4009444:	2a7ffe04 	addi	r9,r5,-8
 4009448:	1886b03a 	or	r3,r3,r2
 400944c:	82400315 	stw	r9,12(r16)
 4009450:	81c00215 	stw	r7,8(r16)
 4009454:	30c00115 	stw	r3,4(r6)
 4009458:	2c000015 	stw	r16,0(r5)
 400945c:	3c000315 	stw	r16,12(r7)
 4009460:	2005d0ba 	srai	r2,r4,2
 4009464:	01400044 	movi	r5,1
 4009468:	288a983a 	sll	r5,r5,r2
 400946c:	19406f36 	bltu	r3,r5,400962c <_malloc_r+0x324>
 4009470:	28c4703a 	and	r2,r5,r3
 4009474:	10000a1e 	bne	r2,zero,40094a0 <_malloc_r+0x198>
 4009478:	00bfff04 	movi	r2,-4
 400947c:	294b883a 	add	r5,r5,r5
 4009480:	2088703a 	and	r4,r4,r2
 4009484:	28c4703a 	and	r2,r5,r3
 4009488:	21000104 	addi	r4,r4,4
 400948c:	1000041e 	bne	r2,zero,40094a0 <_malloc_r+0x198>
 4009490:	294b883a 	add	r5,r5,r5
 4009494:	28c4703a 	and	r2,r5,r3
 4009498:	21000104 	addi	r4,r4,4
 400949c:	103ffc26 	beq	r2,zero,4009490 <__alt_data_end+0xfc009490>
 40094a0:	02bfff04 	movi	r10,-4
 40094a4:	024003c4 	movi	r9,15
 40094a8:	21800044 	addi	r6,r4,1
 40094ac:	318d883a 	add	r6,r6,r6
 40094b0:	318d883a 	add	r6,r6,r6
 40094b4:	318d883a 	add	r6,r6,r6
 40094b8:	998d883a 	add	r6,r19,r6
 40094bc:	333ffe04 	addi	r12,r6,-8
 40094c0:	2017883a 	mov	r11,r4
 40094c4:	31800104 	addi	r6,r6,4
 40094c8:	34000017 	ldw	r16,0(r6)
 40094cc:	31fffd04 	addi	r7,r6,-12
 40094d0:	81c0041e 	bne	r16,r7,40094e4 <_malloc_r+0x1dc>
 40094d4:	0000fb06 	br	40098c4 <_malloc_r+0x5bc>
 40094d8:	1801030e 	bge	r3,zero,40098e8 <_malloc_r+0x5e0>
 40094dc:	84000317 	ldw	r16,12(r16)
 40094e0:	81c0f826 	beq	r16,r7,40098c4 <_malloc_r+0x5bc>
 40094e4:	80800117 	ldw	r2,4(r16)
 40094e8:	1284703a 	and	r2,r2,r10
 40094ec:	1447c83a 	sub	r3,r2,r17
 40094f0:	48fff90e 	bge	r9,r3,40094d8 <__alt_data_end+0xfc0094d8>
 40094f4:	80800317 	ldw	r2,12(r16)
 40094f8:	81000217 	ldw	r4,8(r16)
 40094fc:	89400054 	ori	r5,r17,1
 4009500:	81400115 	stw	r5,4(r16)
 4009504:	20800315 	stw	r2,12(r4)
 4009508:	11000215 	stw	r4,8(r2)
 400950c:	8463883a 	add	r17,r16,r17
 4009510:	9c400515 	stw	r17,20(r19)
 4009514:	9c400415 	stw	r17,16(r19)
 4009518:	18800054 	ori	r2,r3,1
 400951c:	88800115 	stw	r2,4(r17)
 4009520:	8a000315 	stw	r8,12(r17)
 4009524:	8a000215 	stw	r8,8(r17)
 4009528:	88e3883a 	add	r17,r17,r3
 400952c:	88c00015 	stw	r3,0(r17)
 4009530:	9009883a 	mov	r4,r18
 4009534:	401142c0 	call	401142c <__malloc_unlock>
 4009538:	80800204 	addi	r2,r16,8
 400953c:	00001b06 	br	40095ac <_malloc_r+0x2a4>
 4009540:	04400404 	movi	r17,16
 4009544:	89402536 	bltu	r17,r5,40095dc <_malloc_r+0x2d4>
 4009548:	40114080 	call	4011408 <__malloc_lock>
 400954c:	00800184 	movi	r2,6
 4009550:	01000084 	movi	r4,2
 4009554:	04c10074 	movhi	r19,1025
 4009558:	1085883a 	add	r2,r2,r2
 400955c:	9cd91f04 	addi	r19,r19,25724
 4009560:	1085883a 	add	r2,r2,r2
 4009564:	9885883a 	add	r2,r19,r2
 4009568:	14000117 	ldw	r16,4(r2)
 400956c:	10fffe04 	addi	r3,r2,-8
 4009570:	80c0d926 	beq	r16,r3,40098d8 <_malloc_r+0x5d0>
 4009574:	80c00117 	ldw	r3,4(r16)
 4009578:	81000317 	ldw	r4,12(r16)
 400957c:	00bfff04 	movi	r2,-4
 4009580:	1884703a 	and	r2,r3,r2
 4009584:	81400217 	ldw	r5,8(r16)
 4009588:	8085883a 	add	r2,r16,r2
 400958c:	10c00117 	ldw	r3,4(r2)
 4009590:	29000315 	stw	r4,12(r5)
 4009594:	21400215 	stw	r5,8(r4)
 4009598:	18c00054 	ori	r3,r3,1
 400959c:	10c00115 	stw	r3,4(r2)
 40095a0:	9009883a 	mov	r4,r18
 40095a4:	401142c0 	call	401142c <__malloc_unlock>
 40095a8:	80800204 	addi	r2,r16,8
 40095ac:	dfc00a17 	ldw	ra,40(sp)
 40095b0:	df000917 	ldw	fp,36(sp)
 40095b4:	ddc00817 	ldw	r23,32(sp)
 40095b8:	dd800717 	ldw	r22,28(sp)
 40095bc:	dd400617 	ldw	r21,24(sp)
 40095c0:	dd000517 	ldw	r20,20(sp)
 40095c4:	dcc00417 	ldw	r19,16(sp)
 40095c8:	dc800317 	ldw	r18,12(sp)
 40095cc:	dc400217 	ldw	r17,8(sp)
 40095d0:	dc000117 	ldw	r16,4(sp)
 40095d4:	dec00b04 	addi	sp,sp,44
 40095d8:	f800283a 	ret
 40095dc:	00800304 	movi	r2,12
 40095e0:	90800015 	stw	r2,0(r18)
 40095e4:	0005883a 	mov	r2,zero
 40095e8:	003ff006 	br	40095ac <__alt_data_end+0xfc0095ac>
 40095ec:	01002004 	movi	r4,128
 40095f0:	02001004 	movi	r8,64
 40095f4:	01c00fc4 	movi	r7,63
 40095f8:	003f6106 	br	4009380 <__alt_data_end+0xfc009380>
 40095fc:	4009883a 	mov	r4,r8
 4009600:	003f7506 	br	40093d8 <__alt_data_end+0xfc0093d8>
 4009604:	81000317 	ldw	r4,12(r16)
 4009608:	003fde06 	br	4009584 <__alt_data_end+0xfc009584>
 400960c:	81c5883a 	add	r2,r16,r7
 4009610:	11400117 	ldw	r5,4(r2)
 4009614:	9009883a 	mov	r4,r18
 4009618:	29400054 	ori	r5,r5,1
 400961c:	11400115 	stw	r5,4(r2)
 4009620:	401142c0 	call	401142c <__malloc_unlock>
 4009624:	80800204 	addi	r2,r16,8
 4009628:	003fe006 	br	40095ac <__alt_data_end+0xfc0095ac>
 400962c:	9c000217 	ldw	r16,8(r19)
 4009630:	00bfff04 	movi	r2,-4
 4009634:	85800117 	ldw	r22,4(r16)
 4009638:	b0ac703a 	and	r22,r22,r2
 400963c:	b4400336 	bltu	r22,r17,400964c <_malloc_r+0x344>
 4009640:	b445c83a 	sub	r2,r22,r17
 4009644:	00c003c4 	movi	r3,15
 4009648:	18805d16 	blt	r3,r2,40097c0 <_malloc_r+0x4b8>
 400964c:	05c10074 	movhi	r23,1025
 4009650:	008100b4 	movhi	r2,1026
 4009654:	10a5ad04 	addi	r2,r2,-26956
 4009658:	bddeb804 	addi	r23,r23,31456
 400965c:	15400017 	ldw	r21,0(r2)
 4009660:	b8c00017 	ldw	r3,0(r23)
 4009664:	00bfffc4 	movi	r2,-1
 4009668:	858d883a 	add	r6,r16,r22
 400966c:	8d6b883a 	add	r21,r17,r21
 4009670:	1880ea26 	beq	r3,r2,4009a1c <_malloc_r+0x714>
 4009674:	ad4403c4 	addi	r21,r21,4111
 4009678:	00bc0004 	movi	r2,-4096
 400967c:	a8aa703a 	and	r21,r21,r2
 4009680:	a80b883a 	mov	r5,r21
 4009684:	9009883a 	mov	r4,r18
 4009688:	d9800015 	stw	r6,0(sp)
 400968c:	400b7bc0 	call	400b7bc <_sbrk_r>
 4009690:	1029883a 	mov	r20,r2
 4009694:	00bfffc4 	movi	r2,-1
 4009698:	d9800017 	ldw	r6,0(sp)
 400969c:	a080e826 	beq	r20,r2,4009a40 <_malloc_r+0x738>
 40096a0:	a180a636 	bltu	r20,r6,400993c <_malloc_r+0x634>
 40096a4:	070100b4 	movhi	fp,1026
 40096a8:	e725c004 	addi	fp,fp,-26880
 40096ac:	e0800017 	ldw	r2,0(fp)
 40096b0:	a887883a 	add	r3,r21,r2
 40096b4:	e0c00015 	stw	r3,0(fp)
 40096b8:	3500e626 	beq	r6,r20,4009a54 <_malloc_r+0x74c>
 40096bc:	b9000017 	ldw	r4,0(r23)
 40096c0:	00bfffc4 	movi	r2,-1
 40096c4:	2080ee26 	beq	r4,r2,4009a80 <_malloc_r+0x778>
 40096c8:	a185c83a 	sub	r2,r20,r6
 40096cc:	10c5883a 	add	r2,r2,r3
 40096d0:	e0800015 	stw	r2,0(fp)
 40096d4:	a0c001cc 	andi	r3,r20,7
 40096d8:	1800bc26 	beq	r3,zero,40099cc <_malloc_r+0x6c4>
 40096dc:	a0e9c83a 	sub	r20,r20,r3
 40096e0:	00840204 	movi	r2,4104
 40096e4:	a5000204 	addi	r20,r20,8
 40096e8:	10c7c83a 	sub	r3,r2,r3
 40096ec:	a545883a 	add	r2,r20,r21
 40096f0:	1083ffcc 	andi	r2,r2,4095
 40096f4:	18abc83a 	sub	r21,r3,r2
 40096f8:	a80b883a 	mov	r5,r21
 40096fc:	9009883a 	mov	r4,r18
 4009700:	400b7bc0 	call	400b7bc <_sbrk_r>
 4009704:	00ffffc4 	movi	r3,-1
 4009708:	10c0e126 	beq	r2,r3,4009a90 <_malloc_r+0x788>
 400970c:	1505c83a 	sub	r2,r2,r20
 4009710:	1545883a 	add	r2,r2,r21
 4009714:	10800054 	ori	r2,r2,1
 4009718:	e0c00017 	ldw	r3,0(fp)
 400971c:	9d000215 	stw	r20,8(r19)
 4009720:	a0800115 	stw	r2,4(r20)
 4009724:	a8c7883a 	add	r3,r21,r3
 4009728:	e0c00015 	stw	r3,0(fp)
 400972c:	84c00e26 	beq	r16,r19,4009768 <_malloc_r+0x460>
 4009730:	018003c4 	movi	r6,15
 4009734:	3580a72e 	bgeu	r6,r22,40099d4 <_malloc_r+0x6cc>
 4009738:	81400117 	ldw	r5,4(r16)
 400973c:	013ffe04 	movi	r4,-8
 4009740:	b0bffd04 	addi	r2,r22,-12
 4009744:	1104703a 	and	r2,r2,r4
 4009748:	2900004c 	andi	r4,r5,1
 400974c:	2088b03a 	or	r4,r4,r2
 4009750:	81000115 	stw	r4,4(r16)
 4009754:	01400144 	movi	r5,5
 4009758:	8089883a 	add	r4,r16,r2
 400975c:	21400115 	stw	r5,4(r4)
 4009760:	21400215 	stw	r5,8(r4)
 4009764:	3080cd36 	bltu	r6,r2,4009a9c <_malloc_r+0x794>
 4009768:	008100b4 	movhi	r2,1026
 400976c:	10a5ac04 	addi	r2,r2,-26960
 4009770:	11000017 	ldw	r4,0(r2)
 4009774:	20c0012e 	bgeu	r4,r3,400977c <_malloc_r+0x474>
 4009778:	10c00015 	stw	r3,0(r2)
 400977c:	008100b4 	movhi	r2,1026
 4009780:	10a5ab04 	addi	r2,r2,-26964
 4009784:	11000017 	ldw	r4,0(r2)
 4009788:	9c000217 	ldw	r16,8(r19)
 400978c:	20c0012e 	bgeu	r4,r3,4009794 <_malloc_r+0x48c>
 4009790:	10c00015 	stw	r3,0(r2)
 4009794:	80c00117 	ldw	r3,4(r16)
 4009798:	00bfff04 	movi	r2,-4
 400979c:	1886703a 	and	r3,r3,r2
 40097a0:	1c45c83a 	sub	r2,r3,r17
 40097a4:	1c400236 	bltu	r3,r17,40097b0 <_malloc_r+0x4a8>
 40097a8:	00c003c4 	movi	r3,15
 40097ac:	18800416 	blt	r3,r2,40097c0 <_malloc_r+0x4b8>
 40097b0:	9009883a 	mov	r4,r18
 40097b4:	401142c0 	call	401142c <__malloc_unlock>
 40097b8:	0005883a 	mov	r2,zero
 40097bc:	003f7b06 	br	40095ac <__alt_data_end+0xfc0095ac>
 40097c0:	88c00054 	ori	r3,r17,1
 40097c4:	80c00115 	stw	r3,4(r16)
 40097c8:	8463883a 	add	r17,r16,r17
 40097cc:	10800054 	ori	r2,r2,1
 40097d0:	9c400215 	stw	r17,8(r19)
 40097d4:	88800115 	stw	r2,4(r17)
 40097d8:	9009883a 	mov	r4,r18
 40097dc:	401142c0 	call	401142c <__malloc_unlock>
 40097e0:	80800204 	addi	r2,r16,8
 40097e4:	003f7106 	br	40095ac <__alt_data_end+0xfc0095ac>
 40097e8:	00c00504 	movi	r3,20
 40097ec:	18804a2e 	bgeu	r3,r2,4009918 <_malloc_r+0x610>
 40097f0:	00c01504 	movi	r3,84
 40097f4:	18806e36 	bltu	r3,r2,40099b0 <_malloc_r+0x6a8>
 40097f8:	8804d33a 	srli	r2,r17,12
 40097fc:	12001bc4 	addi	r8,r2,111
 4009800:	11c01b84 	addi	r7,r2,110
 4009804:	4209883a 	add	r4,r8,r8
 4009808:	003edd06 	br	4009380 <__alt_data_end+0xfc009380>
 400980c:	3804d27a 	srli	r2,r7,9
 4009810:	00c00104 	movi	r3,4
 4009814:	1880442e 	bgeu	r3,r2,4009928 <_malloc_r+0x620>
 4009818:	00c00504 	movi	r3,20
 400981c:	18808136 	bltu	r3,r2,4009a24 <_malloc_r+0x71c>
 4009820:	11401704 	addi	r5,r2,92
 4009824:	10c016c4 	addi	r3,r2,91
 4009828:	294b883a 	add	r5,r5,r5
 400982c:	294b883a 	add	r5,r5,r5
 4009830:	294b883a 	add	r5,r5,r5
 4009834:	994b883a 	add	r5,r19,r5
 4009838:	28800017 	ldw	r2,0(r5)
 400983c:	01810074 	movhi	r6,1025
 4009840:	297ffe04 	addi	r5,r5,-8
 4009844:	31991f04 	addi	r6,r6,25724
 4009848:	28806526 	beq	r5,r2,40099e0 <_malloc_r+0x6d8>
 400984c:	01bfff04 	movi	r6,-4
 4009850:	10c00117 	ldw	r3,4(r2)
 4009854:	1986703a 	and	r3,r3,r6
 4009858:	38c0022e 	bgeu	r7,r3,4009864 <_malloc_r+0x55c>
 400985c:	10800217 	ldw	r2,8(r2)
 4009860:	28bffb1e 	bne	r5,r2,4009850 <__alt_data_end+0xfc009850>
 4009864:	11400317 	ldw	r5,12(r2)
 4009868:	98c00117 	ldw	r3,4(r19)
 400986c:	81400315 	stw	r5,12(r16)
 4009870:	80800215 	stw	r2,8(r16)
 4009874:	2c000215 	stw	r16,8(r5)
 4009878:	14000315 	stw	r16,12(r2)
 400987c:	003ef806 	br	4009460 <__alt_data_end+0xfc009460>
 4009880:	88c00054 	ori	r3,r17,1
 4009884:	80c00115 	stw	r3,4(r16)
 4009888:	8463883a 	add	r17,r16,r17
 400988c:	34400515 	stw	r17,20(r6)
 4009890:	34400415 	stw	r17,16(r6)
 4009894:	10c00054 	ori	r3,r2,1
 4009898:	8a000315 	stw	r8,12(r17)
 400989c:	8a000215 	stw	r8,8(r17)
 40098a0:	88c00115 	stw	r3,4(r17)
 40098a4:	88a3883a 	add	r17,r17,r2
 40098a8:	88800015 	stw	r2,0(r17)
 40098ac:	9009883a 	mov	r4,r18
 40098b0:	401142c0 	call	401142c <__malloc_unlock>
 40098b4:	80800204 	addi	r2,r16,8
 40098b8:	003f3c06 	br	40095ac <__alt_data_end+0xfc0095ac>
 40098bc:	30c00117 	ldw	r3,4(r6)
 40098c0:	003ee706 	br	4009460 <__alt_data_end+0xfc009460>
 40098c4:	5ac00044 	addi	r11,r11,1
 40098c8:	588000cc 	andi	r2,r11,3
 40098cc:	31800204 	addi	r6,r6,8
 40098d0:	103efd1e 	bne	r2,zero,40094c8 <__alt_data_end+0xfc0094c8>
 40098d4:	00002406 	br	4009968 <_malloc_r+0x660>
 40098d8:	14000317 	ldw	r16,12(r2)
 40098dc:	143f251e 	bne	r2,r16,4009574 <__alt_data_end+0xfc009574>
 40098e0:	21000084 	addi	r4,r4,2
 40098e4:	003ebc06 	br	40093d8 <__alt_data_end+0xfc0093d8>
 40098e8:	8085883a 	add	r2,r16,r2
 40098ec:	10c00117 	ldw	r3,4(r2)
 40098f0:	81000317 	ldw	r4,12(r16)
 40098f4:	81400217 	ldw	r5,8(r16)
 40098f8:	18c00054 	ori	r3,r3,1
 40098fc:	10c00115 	stw	r3,4(r2)
 4009900:	29000315 	stw	r4,12(r5)
 4009904:	21400215 	stw	r5,8(r4)
 4009908:	9009883a 	mov	r4,r18
 400990c:	401142c0 	call	401142c <__malloc_unlock>
 4009910:	80800204 	addi	r2,r16,8
 4009914:	003f2506 	br	40095ac <__alt_data_end+0xfc0095ac>
 4009918:	12001704 	addi	r8,r2,92
 400991c:	11c016c4 	addi	r7,r2,91
 4009920:	4209883a 	add	r4,r8,r8
 4009924:	003e9606 	br	4009380 <__alt_data_end+0xfc009380>
 4009928:	3804d1ba 	srli	r2,r7,6
 400992c:	11400e44 	addi	r5,r2,57
 4009930:	10c00e04 	addi	r3,r2,56
 4009934:	294b883a 	add	r5,r5,r5
 4009938:	003fbc06 	br	400982c <__alt_data_end+0xfc00982c>
 400993c:	84ff5926 	beq	r16,r19,40096a4 <__alt_data_end+0xfc0096a4>
 4009940:	00810074 	movhi	r2,1025
 4009944:	10991f04 	addi	r2,r2,25724
 4009948:	14000217 	ldw	r16,8(r2)
 400994c:	00bfff04 	movi	r2,-4
 4009950:	80c00117 	ldw	r3,4(r16)
 4009954:	1886703a 	and	r3,r3,r2
 4009958:	003f9106 	br	40097a0 <__alt_data_end+0xfc0097a0>
 400995c:	60800217 	ldw	r2,8(r12)
 4009960:	213fffc4 	addi	r4,r4,-1
 4009964:	1300651e 	bne	r2,r12,4009afc <_malloc_r+0x7f4>
 4009968:	208000cc 	andi	r2,r4,3
 400996c:	633ffe04 	addi	r12,r12,-8
 4009970:	103ffa1e 	bne	r2,zero,400995c <__alt_data_end+0xfc00995c>
 4009974:	98800117 	ldw	r2,4(r19)
 4009978:	0146303a 	nor	r3,zero,r5
 400997c:	1884703a 	and	r2,r3,r2
 4009980:	98800115 	stw	r2,4(r19)
 4009984:	294b883a 	add	r5,r5,r5
 4009988:	117f2836 	bltu	r2,r5,400962c <__alt_data_end+0xfc00962c>
 400998c:	283f2726 	beq	r5,zero,400962c <__alt_data_end+0xfc00962c>
 4009990:	2886703a 	and	r3,r5,r2
 4009994:	5809883a 	mov	r4,r11
 4009998:	183ec31e 	bne	r3,zero,40094a8 <__alt_data_end+0xfc0094a8>
 400999c:	294b883a 	add	r5,r5,r5
 40099a0:	2886703a 	and	r3,r5,r2
 40099a4:	21000104 	addi	r4,r4,4
 40099a8:	183ffc26 	beq	r3,zero,400999c <__alt_data_end+0xfc00999c>
 40099ac:	003ebe06 	br	40094a8 <__alt_data_end+0xfc0094a8>
 40099b0:	00c05504 	movi	r3,340
 40099b4:	18801236 	bltu	r3,r2,4009a00 <_malloc_r+0x6f8>
 40099b8:	8804d3fa 	srli	r2,r17,15
 40099bc:	12001e04 	addi	r8,r2,120
 40099c0:	11c01dc4 	addi	r7,r2,119
 40099c4:	4209883a 	add	r4,r8,r8
 40099c8:	003e6d06 	br	4009380 <__alt_data_end+0xfc009380>
 40099cc:	00c40004 	movi	r3,4096
 40099d0:	003f4606 	br	40096ec <__alt_data_end+0xfc0096ec>
 40099d4:	00800044 	movi	r2,1
 40099d8:	a0800115 	stw	r2,4(r20)
 40099dc:	003f7406 	br	40097b0 <__alt_data_end+0xfc0097b0>
 40099e0:	1805d0ba 	srai	r2,r3,2
 40099e4:	01c00044 	movi	r7,1
 40099e8:	30c00117 	ldw	r3,4(r6)
 40099ec:	388e983a 	sll	r7,r7,r2
 40099f0:	2805883a 	mov	r2,r5
 40099f4:	38c6b03a 	or	r3,r7,r3
 40099f8:	30c00115 	stw	r3,4(r6)
 40099fc:	003f9b06 	br	400986c <__alt_data_end+0xfc00986c>
 4009a00:	00c15504 	movi	r3,1364
 4009a04:	18801a36 	bltu	r3,r2,4009a70 <_malloc_r+0x768>
 4009a08:	8804d4ba 	srli	r2,r17,18
 4009a0c:	12001f44 	addi	r8,r2,125
 4009a10:	11c01f04 	addi	r7,r2,124
 4009a14:	4209883a 	add	r4,r8,r8
 4009a18:	003e5906 	br	4009380 <__alt_data_end+0xfc009380>
 4009a1c:	ad400404 	addi	r21,r21,16
 4009a20:	003f1706 	br	4009680 <__alt_data_end+0xfc009680>
 4009a24:	00c01504 	movi	r3,84
 4009a28:	18802336 	bltu	r3,r2,4009ab8 <_malloc_r+0x7b0>
 4009a2c:	3804d33a 	srli	r2,r7,12
 4009a30:	11401bc4 	addi	r5,r2,111
 4009a34:	10c01b84 	addi	r3,r2,110
 4009a38:	294b883a 	add	r5,r5,r5
 4009a3c:	003f7b06 	br	400982c <__alt_data_end+0xfc00982c>
 4009a40:	9c000217 	ldw	r16,8(r19)
 4009a44:	00bfff04 	movi	r2,-4
 4009a48:	80c00117 	ldw	r3,4(r16)
 4009a4c:	1886703a 	and	r3,r3,r2
 4009a50:	003f5306 	br	40097a0 <__alt_data_end+0xfc0097a0>
 4009a54:	3083ffcc 	andi	r2,r6,4095
 4009a58:	103f181e 	bne	r2,zero,40096bc <__alt_data_end+0xfc0096bc>
 4009a5c:	99000217 	ldw	r4,8(r19)
 4009a60:	b545883a 	add	r2,r22,r21
 4009a64:	10800054 	ori	r2,r2,1
 4009a68:	20800115 	stw	r2,4(r4)
 4009a6c:	003f3e06 	br	4009768 <__alt_data_end+0xfc009768>
 4009a70:	01003f84 	movi	r4,254
 4009a74:	02001fc4 	movi	r8,127
 4009a78:	01c01f84 	movi	r7,126
 4009a7c:	003e4006 	br	4009380 <__alt_data_end+0xfc009380>
 4009a80:	00810074 	movhi	r2,1025
 4009a84:	109eb804 	addi	r2,r2,31456
 4009a88:	15000015 	stw	r20,0(r2)
 4009a8c:	003f1106 	br	40096d4 <__alt_data_end+0xfc0096d4>
 4009a90:	00800044 	movi	r2,1
 4009a94:	002b883a 	mov	r21,zero
 4009a98:	003f1f06 	br	4009718 <__alt_data_end+0xfc009718>
 4009a9c:	81400204 	addi	r5,r16,8
 4009aa0:	9009883a 	mov	r4,r18
 4009aa4:	40087100 	call	4008710 <_free_r>
 4009aa8:	008100b4 	movhi	r2,1026
 4009aac:	10a5c004 	addi	r2,r2,-26880
 4009ab0:	10c00017 	ldw	r3,0(r2)
 4009ab4:	003f2c06 	br	4009768 <__alt_data_end+0xfc009768>
 4009ab8:	00c05504 	movi	r3,340
 4009abc:	18800536 	bltu	r3,r2,4009ad4 <_malloc_r+0x7cc>
 4009ac0:	3804d3fa 	srli	r2,r7,15
 4009ac4:	11401e04 	addi	r5,r2,120
 4009ac8:	10c01dc4 	addi	r3,r2,119
 4009acc:	294b883a 	add	r5,r5,r5
 4009ad0:	003f5606 	br	400982c <__alt_data_end+0xfc00982c>
 4009ad4:	00c15504 	movi	r3,1364
 4009ad8:	18800536 	bltu	r3,r2,4009af0 <_malloc_r+0x7e8>
 4009adc:	3804d4ba 	srli	r2,r7,18
 4009ae0:	11401f44 	addi	r5,r2,125
 4009ae4:	10c01f04 	addi	r3,r2,124
 4009ae8:	294b883a 	add	r5,r5,r5
 4009aec:	003f4f06 	br	400982c <__alt_data_end+0xfc00982c>
 4009af0:	01403f84 	movi	r5,254
 4009af4:	00c01f84 	movi	r3,126
 4009af8:	003f4c06 	br	400982c <__alt_data_end+0xfc00982c>
 4009afc:	98800117 	ldw	r2,4(r19)
 4009b00:	003fa006 	br	4009984 <__alt_data_end+0xfc009984>
 4009b04:	8808d0fa 	srli	r4,r17,3
 4009b08:	20800044 	addi	r2,r4,1
 4009b0c:	1085883a 	add	r2,r2,r2
 4009b10:	003e9006 	br	4009554 <__alt_data_end+0xfc009554>

04009b14 <memchr>:
 4009b14:	208000cc 	andi	r2,r4,3
 4009b18:	280f883a 	mov	r7,r5
 4009b1c:	10003426 	beq	r2,zero,4009bf0 <memchr+0xdc>
 4009b20:	30bfffc4 	addi	r2,r6,-1
 4009b24:	30001a26 	beq	r6,zero,4009b90 <memchr+0x7c>
 4009b28:	20c00003 	ldbu	r3,0(r4)
 4009b2c:	29803fcc 	andi	r6,r5,255
 4009b30:	30c0051e 	bne	r6,r3,4009b48 <memchr+0x34>
 4009b34:	00001806 	br	4009b98 <memchr+0x84>
 4009b38:	10001526 	beq	r2,zero,4009b90 <memchr+0x7c>
 4009b3c:	20c00003 	ldbu	r3,0(r4)
 4009b40:	10bfffc4 	addi	r2,r2,-1
 4009b44:	30c01426 	beq	r6,r3,4009b98 <memchr+0x84>
 4009b48:	21000044 	addi	r4,r4,1
 4009b4c:	20c000cc 	andi	r3,r4,3
 4009b50:	183ff91e 	bne	r3,zero,4009b38 <__alt_data_end+0xfc009b38>
 4009b54:	020000c4 	movi	r8,3
 4009b58:	40801136 	bltu	r8,r2,4009ba0 <memchr+0x8c>
 4009b5c:	10000c26 	beq	r2,zero,4009b90 <memchr+0x7c>
 4009b60:	20c00003 	ldbu	r3,0(r4)
 4009b64:	29403fcc 	andi	r5,r5,255
 4009b68:	28c00b26 	beq	r5,r3,4009b98 <memchr+0x84>
 4009b6c:	20c00044 	addi	r3,r4,1
 4009b70:	39803fcc 	andi	r6,r7,255
 4009b74:	2089883a 	add	r4,r4,r2
 4009b78:	00000306 	br	4009b88 <memchr+0x74>
 4009b7c:	18c00044 	addi	r3,r3,1
 4009b80:	197fffc3 	ldbu	r5,-1(r3)
 4009b84:	31400526 	beq	r6,r5,4009b9c <memchr+0x88>
 4009b88:	1805883a 	mov	r2,r3
 4009b8c:	20fffb1e 	bne	r4,r3,4009b7c <__alt_data_end+0xfc009b7c>
 4009b90:	0005883a 	mov	r2,zero
 4009b94:	f800283a 	ret
 4009b98:	2005883a 	mov	r2,r4
 4009b9c:	f800283a 	ret
 4009ba0:	28c03fcc 	andi	r3,r5,255
 4009ba4:	1812923a 	slli	r9,r3,8
 4009ba8:	02ffbff4 	movhi	r11,65279
 4009bac:	02a02074 	movhi	r10,32897
 4009bb0:	48d2b03a 	or	r9,r9,r3
 4009bb4:	4806943a 	slli	r3,r9,16
 4009bb8:	5affbfc4 	addi	r11,r11,-257
 4009bbc:	52a02004 	addi	r10,r10,-32640
 4009bc0:	48d2b03a 	or	r9,r9,r3
 4009bc4:	20c00017 	ldw	r3,0(r4)
 4009bc8:	48c6f03a 	xor	r3,r9,r3
 4009bcc:	1acd883a 	add	r6,r3,r11
 4009bd0:	00c6303a 	nor	r3,zero,r3
 4009bd4:	30c6703a 	and	r3,r6,r3
 4009bd8:	1a86703a 	and	r3,r3,r10
 4009bdc:	183fe01e 	bne	r3,zero,4009b60 <__alt_data_end+0xfc009b60>
 4009be0:	10bfff04 	addi	r2,r2,-4
 4009be4:	21000104 	addi	r4,r4,4
 4009be8:	40bff636 	bltu	r8,r2,4009bc4 <__alt_data_end+0xfc009bc4>
 4009bec:	003fdb06 	br	4009b5c <__alt_data_end+0xfc009b5c>
 4009bf0:	3005883a 	mov	r2,r6
 4009bf4:	003fd706 	br	4009b54 <__alt_data_end+0xfc009b54>

04009bf8 <memcpy>:
 4009bf8:	defffd04 	addi	sp,sp,-12
 4009bfc:	dfc00215 	stw	ra,8(sp)
 4009c00:	dc400115 	stw	r17,4(sp)
 4009c04:	dc000015 	stw	r16,0(sp)
 4009c08:	00c003c4 	movi	r3,15
 4009c0c:	2005883a 	mov	r2,r4
 4009c10:	1980452e 	bgeu	r3,r6,4009d28 <memcpy+0x130>
 4009c14:	2906b03a 	or	r3,r5,r4
 4009c18:	18c000cc 	andi	r3,r3,3
 4009c1c:	1800441e 	bne	r3,zero,4009d30 <memcpy+0x138>
 4009c20:	347ffc04 	addi	r17,r6,-16
 4009c24:	8822d13a 	srli	r17,r17,4
 4009c28:	28c00104 	addi	r3,r5,4
 4009c2c:	23400104 	addi	r13,r4,4
 4009c30:	8820913a 	slli	r16,r17,4
 4009c34:	2b000204 	addi	r12,r5,8
 4009c38:	22c00204 	addi	r11,r4,8
 4009c3c:	84000504 	addi	r16,r16,20
 4009c40:	2a800304 	addi	r10,r5,12
 4009c44:	22400304 	addi	r9,r4,12
 4009c48:	2c21883a 	add	r16,r5,r16
 4009c4c:	2811883a 	mov	r8,r5
 4009c50:	200f883a 	mov	r7,r4
 4009c54:	41000017 	ldw	r4,0(r8)
 4009c58:	1fc00017 	ldw	ra,0(r3)
 4009c5c:	63c00017 	ldw	r15,0(r12)
 4009c60:	39000015 	stw	r4,0(r7)
 4009c64:	53800017 	ldw	r14,0(r10)
 4009c68:	6fc00015 	stw	ra,0(r13)
 4009c6c:	5bc00015 	stw	r15,0(r11)
 4009c70:	4b800015 	stw	r14,0(r9)
 4009c74:	18c00404 	addi	r3,r3,16
 4009c78:	39c00404 	addi	r7,r7,16
 4009c7c:	42000404 	addi	r8,r8,16
 4009c80:	6b400404 	addi	r13,r13,16
 4009c84:	63000404 	addi	r12,r12,16
 4009c88:	5ac00404 	addi	r11,r11,16
 4009c8c:	52800404 	addi	r10,r10,16
 4009c90:	4a400404 	addi	r9,r9,16
 4009c94:	1c3fef1e 	bne	r3,r16,4009c54 <__alt_data_end+0xfc009c54>
 4009c98:	89c00044 	addi	r7,r17,1
 4009c9c:	380e913a 	slli	r7,r7,4
 4009ca0:	310003cc 	andi	r4,r6,15
 4009ca4:	02c000c4 	movi	r11,3
 4009ca8:	11c7883a 	add	r3,r2,r7
 4009cac:	29cb883a 	add	r5,r5,r7
 4009cb0:	5900212e 	bgeu	r11,r4,4009d38 <memcpy+0x140>
 4009cb4:	1813883a 	mov	r9,r3
 4009cb8:	2811883a 	mov	r8,r5
 4009cbc:	200f883a 	mov	r7,r4
 4009cc0:	42800017 	ldw	r10,0(r8)
 4009cc4:	4a400104 	addi	r9,r9,4
 4009cc8:	39ffff04 	addi	r7,r7,-4
 4009ccc:	4abfff15 	stw	r10,-4(r9)
 4009cd0:	42000104 	addi	r8,r8,4
 4009cd4:	59fffa36 	bltu	r11,r7,4009cc0 <__alt_data_end+0xfc009cc0>
 4009cd8:	213fff04 	addi	r4,r4,-4
 4009cdc:	2008d0ba 	srli	r4,r4,2
 4009ce0:	318000cc 	andi	r6,r6,3
 4009ce4:	21000044 	addi	r4,r4,1
 4009ce8:	2109883a 	add	r4,r4,r4
 4009cec:	2109883a 	add	r4,r4,r4
 4009cf0:	1907883a 	add	r3,r3,r4
 4009cf4:	290b883a 	add	r5,r5,r4
 4009cf8:	30000626 	beq	r6,zero,4009d14 <memcpy+0x11c>
 4009cfc:	198d883a 	add	r6,r3,r6
 4009d00:	29c00003 	ldbu	r7,0(r5)
 4009d04:	18c00044 	addi	r3,r3,1
 4009d08:	29400044 	addi	r5,r5,1
 4009d0c:	19ffffc5 	stb	r7,-1(r3)
 4009d10:	19bffb1e 	bne	r3,r6,4009d00 <__alt_data_end+0xfc009d00>
 4009d14:	dfc00217 	ldw	ra,8(sp)
 4009d18:	dc400117 	ldw	r17,4(sp)
 4009d1c:	dc000017 	ldw	r16,0(sp)
 4009d20:	dec00304 	addi	sp,sp,12
 4009d24:	f800283a 	ret
 4009d28:	2007883a 	mov	r3,r4
 4009d2c:	003ff206 	br	4009cf8 <__alt_data_end+0xfc009cf8>
 4009d30:	2007883a 	mov	r3,r4
 4009d34:	003ff106 	br	4009cfc <__alt_data_end+0xfc009cfc>
 4009d38:	200d883a 	mov	r6,r4
 4009d3c:	003fee06 	br	4009cf8 <__alt_data_end+0xfc009cf8>

04009d40 <memmove>:
 4009d40:	2005883a 	mov	r2,r4
 4009d44:	29000b2e 	bgeu	r5,r4,4009d74 <memmove+0x34>
 4009d48:	298f883a 	add	r7,r5,r6
 4009d4c:	21c0092e 	bgeu	r4,r7,4009d74 <memmove+0x34>
 4009d50:	2187883a 	add	r3,r4,r6
 4009d54:	198bc83a 	sub	r5,r3,r6
 4009d58:	30004826 	beq	r6,zero,4009e7c <memmove+0x13c>
 4009d5c:	39ffffc4 	addi	r7,r7,-1
 4009d60:	39000003 	ldbu	r4,0(r7)
 4009d64:	18ffffc4 	addi	r3,r3,-1
 4009d68:	19000005 	stb	r4,0(r3)
 4009d6c:	28fffb1e 	bne	r5,r3,4009d5c <__alt_data_end+0xfc009d5c>
 4009d70:	f800283a 	ret
 4009d74:	00c003c4 	movi	r3,15
 4009d78:	1980412e 	bgeu	r3,r6,4009e80 <memmove+0x140>
 4009d7c:	2886b03a 	or	r3,r5,r2
 4009d80:	18c000cc 	andi	r3,r3,3
 4009d84:	1800401e 	bne	r3,zero,4009e88 <memmove+0x148>
 4009d88:	33fffc04 	addi	r15,r6,-16
 4009d8c:	781ed13a 	srli	r15,r15,4
 4009d90:	28c00104 	addi	r3,r5,4
 4009d94:	13400104 	addi	r13,r2,4
 4009d98:	781c913a 	slli	r14,r15,4
 4009d9c:	2b000204 	addi	r12,r5,8
 4009da0:	12c00204 	addi	r11,r2,8
 4009da4:	73800504 	addi	r14,r14,20
 4009da8:	2a800304 	addi	r10,r5,12
 4009dac:	12400304 	addi	r9,r2,12
 4009db0:	2b9d883a 	add	r14,r5,r14
 4009db4:	2811883a 	mov	r8,r5
 4009db8:	100f883a 	mov	r7,r2
 4009dbc:	41000017 	ldw	r4,0(r8)
 4009dc0:	39c00404 	addi	r7,r7,16
 4009dc4:	18c00404 	addi	r3,r3,16
 4009dc8:	393ffc15 	stw	r4,-16(r7)
 4009dcc:	193ffc17 	ldw	r4,-16(r3)
 4009dd0:	6b400404 	addi	r13,r13,16
 4009dd4:	5ac00404 	addi	r11,r11,16
 4009dd8:	693ffc15 	stw	r4,-16(r13)
 4009ddc:	61000017 	ldw	r4,0(r12)
 4009de0:	4a400404 	addi	r9,r9,16
 4009de4:	42000404 	addi	r8,r8,16
 4009de8:	593ffc15 	stw	r4,-16(r11)
 4009dec:	51000017 	ldw	r4,0(r10)
 4009df0:	63000404 	addi	r12,r12,16
 4009df4:	52800404 	addi	r10,r10,16
 4009df8:	493ffc15 	stw	r4,-16(r9)
 4009dfc:	1bbfef1e 	bne	r3,r14,4009dbc <__alt_data_end+0xfc009dbc>
 4009e00:	79000044 	addi	r4,r15,1
 4009e04:	2008913a 	slli	r4,r4,4
 4009e08:	328003cc 	andi	r10,r6,15
 4009e0c:	02c000c4 	movi	r11,3
 4009e10:	1107883a 	add	r3,r2,r4
 4009e14:	290b883a 	add	r5,r5,r4
 4009e18:	5a801e2e 	bgeu	r11,r10,4009e94 <memmove+0x154>
 4009e1c:	1813883a 	mov	r9,r3
 4009e20:	2811883a 	mov	r8,r5
 4009e24:	500f883a 	mov	r7,r10
 4009e28:	41000017 	ldw	r4,0(r8)
 4009e2c:	4a400104 	addi	r9,r9,4
 4009e30:	39ffff04 	addi	r7,r7,-4
 4009e34:	493fff15 	stw	r4,-4(r9)
 4009e38:	42000104 	addi	r8,r8,4
 4009e3c:	59fffa36 	bltu	r11,r7,4009e28 <__alt_data_end+0xfc009e28>
 4009e40:	513fff04 	addi	r4,r10,-4
 4009e44:	2008d0ba 	srli	r4,r4,2
 4009e48:	318000cc 	andi	r6,r6,3
 4009e4c:	21000044 	addi	r4,r4,1
 4009e50:	2109883a 	add	r4,r4,r4
 4009e54:	2109883a 	add	r4,r4,r4
 4009e58:	1907883a 	add	r3,r3,r4
 4009e5c:	290b883a 	add	r5,r5,r4
 4009e60:	30000b26 	beq	r6,zero,4009e90 <memmove+0x150>
 4009e64:	198d883a 	add	r6,r3,r6
 4009e68:	29c00003 	ldbu	r7,0(r5)
 4009e6c:	18c00044 	addi	r3,r3,1
 4009e70:	29400044 	addi	r5,r5,1
 4009e74:	19ffffc5 	stb	r7,-1(r3)
 4009e78:	19bffb1e 	bne	r3,r6,4009e68 <__alt_data_end+0xfc009e68>
 4009e7c:	f800283a 	ret
 4009e80:	1007883a 	mov	r3,r2
 4009e84:	003ff606 	br	4009e60 <__alt_data_end+0xfc009e60>
 4009e88:	1007883a 	mov	r3,r2
 4009e8c:	003ff506 	br	4009e64 <__alt_data_end+0xfc009e64>
 4009e90:	f800283a 	ret
 4009e94:	500d883a 	mov	r6,r10
 4009e98:	003ff106 	br	4009e60 <__alt_data_end+0xfc009e60>

04009e9c <memset>:
 4009e9c:	20c000cc 	andi	r3,r4,3
 4009ea0:	2005883a 	mov	r2,r4
 4009ea4:	18004426 	beq	r3,zero,4009fb8 <memset+0x11c>
 4009ea8:	31ffffc4 	addi	r7,r6,-1
 4009eac:	30004026 	beq	r6,zero,4009fb0 <memset+0x114>
 4009eb0:	2813883a 	mov	r9,r5
 4009eb4:	200d883a 	mov	r6,r4
 4009eb8:	2007883a 	mov	r3,r4
 4009ebc:	00000406 	br	4009ed0 <memset+0x34>
 4009ec0:	3a3fffc4 	addi	r8,r7,-1
 4009ec4:	31800044 	addi	r6,r6,1
 4009ec8:	38003926 	beq	r7,zero,4009fb0 <memset+0x114>
 4009ecc:	400f883a 	mov	r7,r8
 4009ed0:	18c00044 	addi	r3,r3,1
 4009ed4:	32400005 	stb	r9,0(r6)
 4009ed8:	1a0000cc 	andi	r8,r3,3
 4009edc:	403ff81e 	bne	r8,zero,4009ec0 <__alt_data_end+0xfc009ec0>
 4009ee0:	010000c4 	movi	r4,3
 4009ee4:	21c02d2e 	bgeu	r4,r7,4009f9c <memset+0x100>
 4009ee8:	29003fcc 	andi	r4,r5,255
 4009eec:	200c923a 	slli	r6,r4,8
 4009ef0:	3108b03a 	or	r4,r6,r4
 4009ef4:	200c943a 	slli	r6,r4,16
 4009ef8:	218cb03a 	or	r6,r4,r6
 4009efc:	010003c4 	movi	r4,15
 4009f00:	21c0182e 	bgeu	r4,r7,4009f64 <memset+0xc8>
 4009f04:	3b3ffc04 	addi	r12,r7,-16
 4009f08:	6018d13a 	srli	r12,r12,4
 4009f0c:	1a000104 	addi	r8,r3,4
 4009f10:	1ac00204 	addi	r11,r3,8
 4009f14:	6008913a 	slli	r4,r12,4
 4009f18:	1a800304 	addi	r10,r3,12
 4009f1c:	1813883a 	mov	r9,r3
 4009f20:	21000504 	addi	r4,r4,20
 4009f24:	1909883a 	add	r4,r3,r4
 4009f28:	49800015 	stw	r6,0(r9)
 4009f2c:	41800015 	stw	r6,0(r8)
 4009f30:	59800015 	stw	r6,0(r11)
 4009f34:	51800015 	stw	r6,0(r10)
 4009f38:	42000404 	addi	r8,r8,16
 4009f3c:	4a400404 	addi	r9,r9,16
 4009f40:	5ac00404 	addi	r11,r11,16
 4009f44:	52800404 	addi	r10,r10,16
 4009f48:	413ff71e 	bne	r8,r4,4009f28 <__alt_data_end+0xfc009f28>
 4009f4c:	63000044 	addi	r12,r12,1
 4009f50:	6018913a 	slli	r12,r12,4
 4009f54:	39c003cc 	andi	r7,r7,15
 4009f58:	010000c4 	movi	r4,3
 4009f5c:	1b07883a 	add	r3,r3,r12
 4009f60:	21c00e2e 	bgeu	r4,r7,4009f9c <memset+0x100>
 4009f64:	1813883a 	mov	r9,r3
 4009f68:	3811883a 	mov	r8,r7
 4009f6c:	010000c4 	movi	r4,3
 4009f70:	49800015 	stw	r6,0(r9)
 4009f74:	423fff04 	addi	r8,r8,-4
 4009f78:	4a400104 	addi	r9,r9,4
 4009f7c:	223ffc36 	bltu	r4,r8,4009f70 <__alt_data_end+0xfc009f70>
 4009f80:	393fff04 	addi	r4,r7,-4
 4009f84:	2008d0ba 	srli	r4,r4,2
 4009f88:	39c000cc 	andi	r7,r7,3
 4009f8c:	21000044 	addi	r4,r4,1
 4009f90:	2109883a 	add	r4,r4,r4
 4009f94:	2109883a 	add	r4,r4,r4
 4009f98:	1907883a 	add	r3,r3,r4
 4009f9c:	38000526 	beq	r7,zero,4009fb4 <memset+0x118>
 4009fa0:	19cf883a 	add	r7,r3,r7
 4009fa4:	19400005 	stb	r5,0(r3)
 4009fa8:	18c00044 	addi	r3,r3,1
 4009fac:	38fffd1e 	bne	r7,r3,4009fa4 <__alt_data_end+0xfc009fa4>
 4009fb0:	f800283a 	ret
 4009fb4:	f800283a 	ret
 4009fb8:	2007883a 	mov	r3,r4
 4009fbc:	300f883a 	mov	r7,r6
 4009fc0:	003fc706 	br	4009ee0 <__alt_data_end+0xfc009ee0>

04009fc4 <_Balloc>:
 4009fc4:	20801317 	ldw	r2,76(r4)
 4009fc8:	defffc04 	addi	sp,sp,-16
 4009fcc:	dc400115 	stw	r17,4(sp)
 4009fd0:	dc000015 	stw	r16,0(sp)
 4009fd4:	dfc00315 	stw	ra,12(sp)
 4009fd8:	dc800215 	stw	r18,8(sp)
 4009fdc:	2023883a 	mov	r17,r4
 4009fe0:	2821883a 	mov	r16,r5
 4009fe4:	10000f26 	beq	r2,zero,400a024 <_Balloc+0x60>
 4009fe8:	8407883a 	add	r3,r16,r16
 4009fec:	18c7883a 	add	r3,r3,r3
 4009ff0:	10c7883a 	add	r3,r2,r3
 4009ff4:	18800017 	ldw	r2,0(r3)
 4009ff8:	10001126 	beq	r2,zero,400a040 <_Balloc+0x7c>
 4009ffc:	11000017 	ldw	r4,0(r2)
 400a000:	19000015 	stw	r4,0(r3)
 400a004:	10000415 	stw	zero,16(r2)
 400a008:	10000315 	stw	zero,12(r2)
 400a00c:	dfc00317 	ldw	ra,12(sp)
 400a010:	dc800217 	ldw	r18,8(sp)
 400a014:	dc400117 	ldw	r17,4(sp)
 400a018:	dc000017 	ldw	r16,0(sp)
 400a01c:	dec00404 	addi	sp,sp,16
 400a020:	f800283a 	ret
 400a024:	01800844 	movi	r6,33
 400a028:	01400104 	movi	r5,4
 400a02c:	400d32c0 	call	400d32c <_calloc_r>
 400a030:	88801315 	stw	r2,76(r17)
 400a034:	103fec1e 	bne	r2,zero,4009fe8 <__alt_data_end+0xfc009fe8>
 400a038:	0005883a 	mov	r2,zero
 400a03c:	003ff306 	br	400a00c <__alt_data_end+0xfc00a00c>
 400a040:	01400044 	movi	r5,1
 400a044:	2c24983a 	sll	r18,r5,r16
 400a048:	8809883a 	mov	r4,r17
 400a04c:	91800144 	addi	r6,r18,5
 400a050:	318d883a 	add	r6,r6,r6
 400a054:	318d883a 	add	r6,r6,r6
 400a058:	400d32c0 	call	400d32c <_calloc_r>
 400a05c:	103ff626 	beq	r2,zero,400a038 <__alt_data_end+0xfc00a038>
 400a060:	14000115 	stw	r16,4(r2)
 400a064:	14800215 	stw	r18,8(r2)
 400a068:	003fe606 	br	400a004 <__alt_data_end+0xfc00a004>

0400a06c <_Bfree>:
 400a06c:	28000826 	beq	r5,zero,400a090 <_Bfree+0x24>
 400a070:	28c00117 	ldw	r3,4(r5)
 400a074:	20801317 	ldw	r2,76(r4)
 400a078:	18c7883a 	add	r3,r3,r3
 400a07c:	18c7883a 	add	r3,r3,r3
 400a080:	10c5883a 	add	r2,r2,r3
 400a084:	10c00017 	ldw	r3,0(r2)
 400a088:	28c00015 	stw	r3,0(r5)
 400a08c:	11400015 	stw	r5,0(r2)
 400a090:	f800283a 	ret

0400a094 <__multadd>:
 400a094:	defff704 	addi	sp,sp,-36
 400a098:	dc800215 	stw	r18,8(sp)
 400a09c:	2c800417 	ldw	r18,16(r5)
 400a0a0:	dd800615 	stw	r22,24(sp)
 400a0a4:	dd400515 	stw	r21,20(sp)
 400a0a8:	dd000415 	stw	r20,16(sp)
 400a0ac:	dcc00315 	stw	r19,12(sp)
 400a0b0:	dc400115 	stw	r17,4(sp)
 400a0b4:	dc000015 	stw	r16,0(sp)
 400a0b8:	dfc00815 	stw	ra,32(sp)
 400a0bc:	ddc00715 	stw	r23,28(sp)
 400a0c0:	2827883a 	mov	r19,r5
 400a0c4:	2029883a 	mov	r20,r4
 400a0c8:	3023883a 	mov	r17,r6
 400a0cc:	3821883a 	mov	r16,r7
 400a0d0:	2d400504 	addi	r21,r5,20
 400a0d4:	002d883a 	mov	r22,zero
 400a0d8:	adc00017 	ldw	r23,0(r21)
 400a0dc:	880b883a 	mov	r5,r17
 400a0e0:	ad400104 	addi	r21,r21,4
 400a0e4:	b93fffcc 	andi	r4,r23,65535
 400a0e8:	40034280 	call	4003428 <__mulsi3>
 400a0ec:	b808d43a 	srli	r4,r23,16
 400a0f0:	880b883a 	mov	r5,r17
 400a0f4:	1421883a 	add	r16,r2,r16
 400a0f8:	40034280 	call	4003428 <__mulsi3>
 400a0fc:	800ed43a 	srli	r7,r16,16
 400a100:	80ffffcc 	andi	r3,r16,65535
 400a104:	b5800044 	addi	r22,r22,1
 400a108:	11c5883a 	add	r2,r2,r7
 400a10c:	100e943a 	slli	r7,r2,16
 400a110:	1020d43a 	srli	r16,r2,16
 400a114:	38c7883a 	add	r3,r7,r3
 400a118:	a8ffff15 	stw	r3,-4(r21)
 400a11c:	b4bfee16 	blt	r22,r18,400a0d8 <__alt_data_end+0xfc00a0d8>
 400a120:	80000926 	beq	r16,zero,400a148 <__multadd+0xb4>
 400a124:	98800217 	ldw	r2,8(r19)
 400a128:	9080130e 	bge	r18,r2,400a178 <__multadd+0xe4>
 400a12c:	90800144 	addi	r2,r18,5
 400a130:	1085883a 	add	r2,r2,r2
 400a134:	1085883a 	add	r2,r2,r2
 400a138:	9885883a 	add	r2,r19,r2
 400a13c:	14000015 	stw	r16,0(r2)
 400a140:	94800044 	addi	r18,r18,1
 400a144:	9c800415 	stw	r18,16(r19)
 400a148:	9805883a 	mov	r2,r19
 400a14c:	dfc00817 	ldw	ra,32(sp)
 400a150:	ddc00717 	ldw	r23,28(sp)
 400a154:	dd800617 	ldw	r22,24(sp)
 400a158:	dd400517 	ldw	r21,20(sp)
 400a15c:	dd000417 	ldw	r20,16(sp)
 400a160:	dcc00317 	ldw	r19,12(sp)
 400a164:	dc800217 	ldw	r18,8(sp)
 400a168:	dc400117 	ldw	r17,4(sp)
 400a16c:	dc000017 	ldw	r16,0(sp)
 400a170:	dec00904 	addi	sp,sp,36
 400a174:	f800283a 	ret
 400a178:	99400117 	ldw	r5,4(r19)
 400a17c:	a009883a 	mov	r4,r20
 400a180:	29400044 	addi	r5,r5,1
 400a184:	4009fc40 	call	4009fc4 <_Balloc>
 400a188:	99800417 	ldw	r6,16(r19)
 400a18c:	99400304 	addi	r5,r19,12
 400a190:	11000304 	addi	r4,r2,12
 400a194:	31800084 	addi	r6,r6,2
 400a198:	318d883a 	add	r6,r6,r6
 400a19c:	318d883a 	add	r6,r6,r6
 400a1a0:	1023883a 	mov	r17,r2
 400a1a4:	4009bf80 	call	4009bf8 <memcpy>
 400a1a8:	98000a26 	beq	r19,zero,400a1d4 <__multadd+0x140>
 400a1ac:	98c00117 	ldw	r3,4(r19)
 400a1b0:	a0801317 	ldw	r2,76(r20)
 400a1b4:	18c7883a 	add	r3,r3,r3
 400a1b8:	18c7883a 	add	r3,r3,r3
 400a1bc:	10c5883a 	add	r2,r2,r3
 400a1c0:	10c00017 	ldw	r3,0(r2)
 400a1c4:	98c00015 	stw	r3,0(r19)
 400a1c8:	14c00015 	stw	r19,0(r2)
 400a1cc:	8827883a 	mov	r19,r17
 400a1d0:	003fd606 	br	400a12c <__alt_data_end+0xfc00a12c>
 400a1d4:	8827883a 	mov	r19,r17
 400a1d8:	003fd406 	br	400a12c <__alt_data_end+0xfc00a12c>

0400a1dc <__s2b>:
 400a1dc:	defff904 	addi	sp,sp,-28
 400a1e0:	dc400115 	stw	r17,4(sp)
 400a1e4:	dc000015 	stw	r16,0(sp)
 400a1e8:	2023883a 	mov	r17,r4
 400a1ec:	2821883a 	mov	r16,r5
 400a1f0:	39000204 	addi	r4,r7,8
 400a1f4:	01400244 	movi	r5,9
 400a1f8:	dcc00315 	stw	r19,12(sp)
 400a1fc:	dc800215 	stw	r18,8(sp)
 400a200:	dfc00615 	stw	ra,24(sp)
 400a204:	dd400515 	stw	r21,20(sp)
 400a208:	dd000415 	stw	r20,16(sp)
 400a20c:	3825883a 	mov	r18,r7
 400a210:	3027883a 	mov	r19,r6
 400a214:	40032740 	call	4003274 <__divsi3>
 400a218:	00c00044 	movi	r3,1
 400a21c:	000b883a 	mov	r5,zero
 400a220:	1880030e 	bge	r3,r2,400a230 <__s2b+0x54>
 400a224:	18c7883a 	add	r3,r3,r3
 400a228:	29400044 	addi	r5,r5,1
 400a22c:	18bffd16 	blt	r3,r2,400a224 <__alt_data_end+0xfc00a224>
 400a230:	8809883a 	mov	r4,r17
 400a234:	4009fc40 	call	4009fc4 <_Balloc>
 400a238:	d8c00717 	ldw	r3,28(sp)
 400a23c:	10c00515 	stw	r3,20(r2)
 400a240:	00c00044 	movi	r3,1
 400a244:	10c00415 	stw	r3,16(r2)
 400a248:	00c00244 	movi	r3,9
 400a24c:	1cc0210e 	bge	r3,r19,400a2d4 <__s2b+0xf8>
 400a250:	80eb883a 	add	r21,r16,r3
 400a254:	a829883a 	mov	r20,r21
 400a258:	84e1883a 	add	r16,r16,r19
 400a25c:	a1c00007 	ldb	r7,0(r20)
 400a260:	01800284 	movi	r6,10
 400a264:	a5000044 	addi	r20,r20,1
 400a268:	100b883a 	mov	r5,r2
 400a26c:	39fff404 	addi	r7,r7,-48
 400a270:	8809883a 	mov	r4,r17
 400a274:	400a0940 	call	400a094 <__multadd>
 400a278:	a43ff81e 	bne	r20,r16,400a25c <__alt_data_end+0xfc00a25c>
 400a27c:	ace1883a 	add	r16,r21,r19
 400a280:	843ffe04 	addi	r16,r16,-8
 400a284:	9c800a0e 	bge	r19,r18,400a2b0 <__s2b+0xd4>
 400a288:	94e5c83a 	sub	r18,r18,r19
 400a28c:	84a5883a 	add	r18,r16,r18
 400a290:	81c00007 	ldb	r7,0(r16)
 400a294:	01800284 	movi	r6,10
 400a298:	84000044 	addi	r16,r16,1
 400a29c:	100b883a 	mov	r5,r2
 400a2a0:	39fff404 	addi	r7,r7,-48
 400a2a4:	8809883a 	mov	r4,r17
 400a2a8:	400a0940 	call	400a094 <__multadd>
 400a2ac:	84bff81e 	bne	r16,r18,400a290 <__alt_data_end+0xfc00a290>
 400a2b0:	dfc00617 	ldw	ra,24(sp)
 400a2b4:	dd400517 	ldw	r21,20(sp)
 400a2b8:	dd000417 	ldw	r20,16(sp)
 400a2bc:	dcc00317 	ldw	r19,12(sp)
 400a2c0:	dc800217 	ldw	r18,8(sp)
 400a2c4:	dc400117 	ldw	r17,4(sp)
 400a2c8:	dc000017 	ldw	r16,0(sp)
 400a2cc:	dec00704 	addi	sp,sp,28
 400a2d0:	f800283a 	ret
 400a2d4:	84000284 	addi	r16,r16,10
 400a2d8:	1827883a 	mov	r19,r3
 400a2dc:	003fe906 	br	400a284 <__alt_data_end+0xfc00a284>

0400a2e0 <__hi0bits>:
 400a2e0:	20bfffec 	andhi	r2,r4,65535
 400a2e4:	1000141e 	bne	r2,zero,400a338 <__hi0bits+0x58>
 400a2e8:	2008943a 	slli	r4,r4,16
 400a2ec:	00800404 	movi	r2,16
 400a2f0:	20ffc02c 	andhi	r3,r4,65280
 400a2f4:	1800021e 	bne	r3,zero,400a300 <__hi0bits+0x20>
 400a2f8:	2008923a 	slli	r4,r4,8
 400a2fc:	10800204 	addi	r2,r2,8
 400a300:	20fc002c 	andhi	r3,r4,61440
 400a304:	1800021e 	bne	r3,zero,400a310 <__hi0bits+0x30>
 400a308:	2008913a 	slli	r4,r4,4
 400a30c:	10800104 	addi	r2,r2,4
 400a310:	20f0002c 	andhi	r3,r4,49152
 400a314:	1800031e 	bne	r3,zero,400a324 <__hi0bits+0x44>
 400a318:	2109883a 	add	r4,r4,r4
 400a31c:	10800084 	addi	r2,r2,2
 400a320:	2109883a 	add	r4,r4,r4
 400a324:	20000316 	blt	r4,zero,400a334 <__hi0bits+0x54>
 400a328:	2110002c 	andhi	r4,r4,16384
 400a32c:	2000041e 	bne	r4,zero,400a340 <__hi0bits+0x60>
 400a330:	00800804 	movi	r2,32
 400a334:	f800283a 	ret
 400a338:	0005883a 	mov	r2,zero
 400a33c:	003fec06 	br	400a2f0 <__alt_data_end+0xfc00a2f0>
 400a340:	10800044 	addi	r2,r2,1
 400a344:	f800283a 	ret

0400a348 <__lo0bits>:
 400a348:	20c00017 	ldw	r3,0(r4)
 400a34c:	188001cc 	andi	r2,r3,7
 400a350:	10000826 	beq	r2,zero,400a374 <__lo0bits+0x2c>
 400a354:	1880004c 	andi	r2,r3,1
 400a358:	1000211e 	bne	r2,zero,400a3e0 <__lo0bits+0x98>
 400a35c:	1880008c 	andi	r2,r3,2
 400a360:	1000211e 	bne	r2,zero,400a3e8 <__lo0bits+0xa0>
 400a364:	1806d0ba 	srli	r3,r3,2
 400a368:	00800084 	movi	r2,2
 400a36c:	20c00015 	stw	r3,0(r4)
 400a370:	f800283a 	ret
 400a374:	18bfffcc 	andi	r2,r3,65535
 400a378:	10001326 	beq	r2,zero,400a3c8 <__lo0bits+0x80>
 400a37c:	0005883a 	mov	r2,zero
 400a380:	19403fcc 	andi	r5,r3,255
 400a384:	2800021e 	bne	r5,zero,400a390 <__lo0bits+0x48>
 400a388:	1806d23a 	srli	r3,r3,8
 400a38c:	10800204 	addi	r2,r2,8
 400a390:	194003cc 	andi	r5,r3,15
 400a394:	2800021e 	bne	r5,zero,400a3a0 <__lo0bits+0x58>
 400a398:	1806d13a 	srli	r3,r3,4
 400a39c:	10800104 	addi	r2,r2,4
 400a3a0:	194000cc 	andi	r5,r3,3
 400a3a4:	2800021e 	bne	r5,zero,400a3b0 <__lo0bits+0x68>
 400a3a8:	1806d0ba 	srli	r3,r3,2
 400a3ac:	10800084 	addi	r2,r2,2
 400a3b0:	1940004c 	andi	r5,r3,1
 400a3b4:	2800081e 	bne	r5,zero,400a3d8 <__lo0bits+0x90>
 400a3b8:	1806d07a 	srli	r3,r3,1
 400a3bc:	1800051e 	bne	r3,zero,400a3d4 <__lo0bits+0x8c>
 400a3c0:	00800804 	movi	r2,32
 400a3c4:	f800283a 	ret
 400a3c8:	1806d43a 	srli	r3,r3,16
 400a3cc:	00800404 	movi	r2,16
 400a3d0:	003feb06 	br	400a380 <__alt_data_end+0xfc00a380>
 400a3d4:	10800044 	addi	r2,r2,1
 400a3d8:	20c00015 	stw	r3,0(r4)
 400a3dc:	f800283a 	ret
 400a3e0:	0005883a 	mov	r2,zero
 400a3e4:	f800283a 	ret
 400a3e8:	1806d07a 	srli	r3,r3,1
 400a3ec:	00800044 	movi	r2,1
 400a3f0:	20c00015 	stw	r3,0(r4)
 400a3f4:	f800283a 	ret

0400a3f8 <__i2b>:
 400a3f8:	defffd04 	addi	sp,sp,-12
 400a3fc:	dc000015 	stw	r16,0(sp)
 400a400:	04000044 	movi	r16,1
 400a404:	dc400115 	stw	r17,4(sp)
 400a408:	2823883a 	mov	r17,r5
 400a40c:	800b883a 	mov	r5,r16
 400a410:	dfc00215 	stw	ra,8(sp)
 400a414:	4009fc40 	call	4009fc4 <_Balloc>
 400a418:	14400515 	stw	r17,20(r2)
 400a41c:	14000415 	stw	r16,16(r2)
 400a420:	dfc00217 	ldw	ra,8(sp)
 400a424:	dc400117 	ldw	r17,4(sp)
 400a428:	dc000017 	ldw	r16,0(sp)
 400a42c:	dec00304 	addi	sp,sp,12
 400a430:	f800283a 	ret

0400a434 <__multiply>:
 400a434:	deffef04 	addi	sp,sp,-68
 400a438:	dc400815 	stw	r17,32(sp)
 400a43c:	dc000715 	stw	r16,28(sp)
 400a440:	34400417 	ldw	r17,16(r6)
 400a444:	2c000417 	ldw	r16,16(r5)
 400a448:	dd800d15 	stw	r22,52(sp)
 400a44c:	dc800915 	stw	r18,36(sp)
 400a450:	dfc01015 	stw	ra,64(sp)
 400a454:	df000f15 	stw	fp,60(sp)
 400a458:	ddc00e15 	stw	r23,56(sp)
 400a45c:	dd400c15 	stw	r21,48(sp)
 400a460:	dd000b15 	stw	r20,44(sp)
 400a464:	dcc00a15 	stw	r19,40(sp)
 400a468:	2825883a 	mov	r18,r5
 400a46c:	302d883a 	mov	r22,r6
 400a470:	8440050e 	bge	r16,r17,400a488 <__multiply+0x54>
 400a474:	8007883a 	mov	r3,r16
 400a478:	3025883a 	mov	r18,r6
 400a47c:	8821883a 	mov	r16,r17
 400a480:	282d883a 	mov	r22,r5
 400a484:	1823883a 	mov	r17,r3
 400a488:	90800217 	ldw	r2,8(r18)
 400a48c:	8447883a 	add	r3,r16,r17
 400a490:	d8c00215 	stw	r3,8(sp)
 400a494:	91400117 	ldw	r5,4(r18)
 400a498:	10c0010e 	bge	r2,r3,400a4a0 <__multiply+0x6c>
 400a49c:	29400044 	addi	r5,r5,1
 400a4a0:	4009fc40 	call	4009fc4 <_Balloc>
 400a4a4:	d8c00217 	ldw	r3,8(sp)
 400a4a8:	d8800615 	stw	r2,24(sp)
 400a4ac:	18eb883a 	add	r21,r3,r3
 400a4b0:	ad6b883a 	add	r21,r21,r21
 400a4b4:	10c00504 	addi	r3,r2,20
 400a4b8:	1d6b883a 	add	r21,r3,r21
 400a4bc:	d8c00115 	stw	r3,4(sp)
 400a4c0:	dd400315 	stw	r21,12(sp)
 400a4c4:	1805883a 	mov	r2,r3
 400a4c8:	1d40042e 	bgeu	r3,r21,400a4dc <__multiply+0xa8>
 400a4cc:	d8c00317 	ldw	r3,12(sp)
 400a4d0:	10000015 	stw	zero,0(r2)
 400a4d4:	10800104 	addi	r2,r2,4
 400a4d8:	10fffc36 	bltu	r2,r3,400a4cc <__alt_data_end+0xfc00a4cc>
 400a4dc:	8c63883a 	add	r17,r17,r17
 400a4e0:	b5800504 	addi	r22,r22,20
 400a4e4:	8c63883a 	add	r17,r17,r17
 400a4e8:	94800504 	addi	r18,r18,20
 400a4ec:	8421883a 	add	r16,r16,r16
 400a4f0:	b463883a 	add	r17,r22,r17
 400a4f4:	8421883a 	add	r16,r16,r16
 400a4f8:	dd800015 	stw	r22,0(sp)
 400a4fc:	dc800415 	stw	r18,16(sp)
 400a500:	dc400515 	stw	r17,20(sp)
 400a504:	9429883a 	add	r20,r18,r16
 400a508:	b4404f2e 	bgeu	r22,r17,400a648 <__multiply+0x214>
 400a50c:	d8c00017 	ldw	r3,0(sp)
 400a510:	1c800017 	ldw	r18,0(r3)
 400a514:	947fffcc 	andi	r17,r18,65535
 400a518:	88001e26 	beq	r17,zero,400a594 <__multiply+0x160>
 400a51c:	dd800117 	ldw	r22,4(sp)
 400a520:	dd400417 	ldw	r21,16(sp)
 400a524:	0027883a 	mov	r19,zero
 400a528:	ac800017 	ldw	r18,0(r21)
 400a52c:	b4000017 	ldw	r16,0(r22)
 400a530:	880b883a 	mov	r5,r17
 400a534:	913fffcc 	andi	r4,r18,65535
 400a538:	40034280 	call	4003428 <__mulsi3>
 400a53c:	9008d43a 	srli	r4,r18,16
 400a540:	84bfffcc 	andi	r18,r16,65535
 400a544:	1485883a 	add	r2,r2,r18
 400a548:	14e5883a 	add	r18,r2,r19
 400a54c:	8020d43a 	srli	r16,r16,16
 400a550:	9026d43a 	srli	r19,r18,16
 400a554:	880b883a 	mov	r5,r17
 400a558:	40034280 	call	4003428 <__mulsi3>
 400a55c:	1405883a 	add	r2,r2,r16
 400a560:	14e1883a 	add	r16,r2,r19
 400a564:	90ffffcc 	andi	r3,r18,65535
 400a568:	8024943a 	slli	r18,r16,16
 400a56c:	ad400104 	addi	r21,r21,4
 400a570:	b005883a 	mov	r2,r22
 400a574:	90c6b03a 	or	r3,r18,r3
 400a578:	b0c00015 	stw	r3,0(r22)
 400a57c:	8026d43a 	srli	r19,r16,16
 400a580:	b5800104 	addi	r22,r22,4
 400a584:	ad3fe836 	bltu	r21,r20,400a528 <__alt_data_end+0xfc00a528>
 400a588:	d8c00017 	ldw	r3,0(sp)
 400a58c:	14c00115 	stw	r19,4(r2)
 400a590:	1c800017 	ldw	r18,0(r3)
 400a594:	9024d43a 	srli	r18,r18,16
 400a598:	90002226 	beq	r18,zero,400a624 <__multiply+0x1f0>
 400a59c:	d8c00117 	ldw	r3,4(sp)
 400a5a0:	dd800417 	ldw	r22,16(sp)
 400a5a4:	002f883a 	mov	r23,zero
 400a5a8:	1f000017 	ldw	fp,0(r3)
 400a5ac:	1823883a 	mov	r17,r3
 400a5b0:	182b883a 	mov	r21,r3
 400a5b4:	e021883a 	mov	r16,fp
 400a5b8:	00000106 	br	400a5c0 <__multiply+0x18c>
 400a5bc:	982b883a 	mov	r21,r19
 400a5c0:	b100000b 	ldhu	r4,0(r22)
 400a5c4:	8020d43a 	srli	r16,r16,16
 400a5c8:	900b883a 	mov	r5,r18
 400a5cc:	40034280 	call	4003428 <__mulsi3>
 400a5d0:	1405883a 	add	r2,r2,r16
 400a5d4:	15ef883a 	add	r23,r2,r23
 400a5d8:	b804943a 	slli	r2,r23,16
 400a5dc:	e0ffffcc 	andi	r3,fp,65535
 400a5e0:	8c400104 	addi	r17,r17,4
 400a5e4:	10c6b03a 	or	r3,r2,r3
 400a5e8:	88ffff15 	stw	r3,-4(r17)
 400a5ec:	b5800104 	addi	r22,r22,4
 400a5f0:	b13fff17 	ldw	r4,-4(r22)
 400a5f4:	acc00104 	addi	r19,r21,4
 400a5f8:	900b883a 	mov	r5,r18
 400a5fc:	2008d43a 	srli	r4,r4,16
 400a600:	9c000017 	ldw	r16,0(r19)
 400a604:	40034280 	call	4003428 <__mulsi3>
 400a608:	b806d43a 	srli	r3,r23,16
 400a60c:	813fffcc 	andi	r4,r16,65535
 400a610:	1105883a 	add	r2,r2,r4
 400a614:	10f9883a 	add	fp,r2,r3
 400a618:	e02ed43a 	srli	r23,fp,16
 400a61c:	b53fe736 	bltu	r22,r20,400a5bc <__alt_data_end+0xfc00a5bc>
 400a620:	af000115 	stw	fp,4(r21)
 400a624:	d8c00017 	ldw	r3,0(sp)
 400a628:	d9000517 	ldw	r4,20(sp)
 400a62c:	18c00104 	addi	r3,r3,4
 400a630:	d8c00015 	stw	r3,0(sp)
 400a634:	d8c00117 	ldw	r3,4(sp)
 400a638:	18c00104 	addi	r3,r3,4
 400a63c:	d8c00115 	stw	r3,4(sp)
 400a640:	d8c00017 	ldw	r3,0(sp)
 400a644:	193fb136 	bltu	r3,r4,400a50c <__alt_data_end+0xfc00a50c>
 400a648:	d8c00217 	ldw	r3,8(sp)
 400a64c:	00c00c0e 	bge	zero,r3,400a680 <__multiply+0x24c>
 400a650:	d8c00317 	ldw	r3,12(sp)
 400a654:	18bfff17 	ldw	r2,-4(r3)
 400a658:	1d7fff04 	addi	r21,r3,-4
 400a65c:	10000326 	beq	r2,zero,400a66c <__multiply+0x238>
 400a660:	00000706 	br	400a680 <__multiply+0x24c>
 400a664:	a8800017 	ldw	r2,0(r21)
 400a668:	1000051e 	bne	r2,zero,400a680 <__multiply+0x24c>
 400a66c:	d8c00217 	ldw	r3,8(sp)
 400a670:	ad7fff04 	addi	r21,r21,-4
 400a674:	18ffffc4 	addi	r3,r3,-1
 400a678:	d8c00215 	stw	r3,8(sp)
 400a67c:	183ff91e 	bne	r3,zero,400a664 <__alt_data_end+0xfc00a664>
 400a680:	d8c00617 	ldw	r3,24(sp)
 400a684:	d9000217 	ldw	r4,8(sp)
 400a688:	1805883a 	mov	r2,r3
 400a68c:	19000415 	stw	r4,16(r3)
 400a690:	dfc01017 	ldw	ra,64(sp)
 400a694:	df000f17 	ldw	fp,60(sp)
 400a698:	ddc00e17 	ldw	r23,56(sp)
 400a69c:	dd800d17 	ldw	r22,52(sp)
 400a6a0:	dd400c17 	ldw	r21,48(sp)
 400a6a4:	dd000b17 	ldw	r20,44(sp)
 400a6a8:	dcc00a17 	ldw	r19,40(sp)
 400a6ac:	dc800917 	ldw	r18,36(sp)
 400a6b0:	dc400817 	ldw	r17,32(sp)
 400a6b4:	dc000717 	ldw	r16,28(sp)
 400a6b8:	dec01104 	addi	sp,sp,68
 400a6bc:	f800283a 	ret

0400a6c0 <__pow5mult>:
 400a6c0:	defffa04 	addi	sp,sp,-24
 400a6c4:	dcc00315 	stw	r19,12(sp)
 400a6c8:	dc000015 	stw	r16,0(sp)
 400a6cc:	dfc00515 	stw	ra,20(sp)
 400a6d0:	dd000415 	stw	r20,16(sp)
 400a6d4:	dc800215 	stw	r18,8(sp)
 400a6d8:	dc400115 	stw	r17,4(sp)
 400a6dc:	308000cc 	andi	r2,r6,3
 400a6e0:	3021883a 	mov	r16,r6
 400a6e4:	2027883a 	mov	r19,r4
 400a6e8:	10002f1e 	bne	r2,zero,400a7a8 <__pow5mult+0xe8>
 400a6ec:	2825883a 	mov	r18,r5
 400a6f0:	8021d0ba 	srai	r16,r16,2
 400a6f4:	80001a26 	beq	r16,zero,400a760 <__pow5mult+0xa0>
 400a6f8:	9c401217 	ldw	r17,72(r19)
 400a6fc:	8800061e 	bne	r17,zero,400a718 <__pow5mult+0x58>
 400a700:	00003406 	br	400a7d4 <__pow5mult+0x114>
 400a704:	8021d07a 	srai	r16,r16,1
 400a708:	80001526 	beq	r16,zero,400a760 <__pow5mult+0xa0>
 400a70c:	88800017 	ldw	r2,0(r17)
 400a710:	10001c26 	beq	r2,zero,400a784 <__pow5mult+0xc4>
 400a714:	1023883a 	mov	r17,r2
 400a718:	8080004c 	andi	r2,r16,1
 400a71c:	103ff926 	beq	r2,zero,400a704 <__alt_data_end+0xfc00a704>
 400a720:	880d883a 	mov	r6,r17
 400a724:	900b883a 	mov	r5,r18
 400a728:	9809883a 	mov	r4,r19
 400a72c:	400a4340 	call	400a434 <__multiply>
 400a730:	90001b26 	beq	r18,zero,400a7a0 <__pow5mult+0xe0>
 400a734:	91000117 	ldw	r4,4(r18)
 400a738:	98c01317 	ldw	r3,76(r19)
 400a73c:	8021d07a 	srai	r16,r16,1
 400a740:	2109883a 	add	r4,r4,r4
 400a744:	2109883a 	add	r4,r4,r4
 400a748:	1907883a 	add	r3,r3,r4
 400a74c:	19000017 	ldw	r4,0(r3)
 400a750:	91000015 	stw	r4,0(r18)
 400a754:	1c800015 	stw	r18,0(r3)
 400a758:	1025883a 	mov	r18,r2
 400a75c:	803feb1e 	bne	r16,zero,400a70c <__alt_data_end+0xfc00a70c>
 400a760:	9005883a 	mov	r2,r18
 400a764:	dfc00517 	ldw	ra,20(sp)
 400a768:	dd000417 	ldw	r20,16(sp)
 400a76c:	dcc00317 	ldw	r19,12(sp)
 400a770:	dc800217 	ldw	r18,8(sp)
 400a774:	dc400117 	ldw	r17,4(sp)
 400a778:	dc000017 	ldw	r16,0(sp)
 400a77c:	dec00604 	addi	sp,sp,24
 400a780:	f800283a 	ret
 400a784:	880d883a 	mov	r6,r17
 400a788:	880b883a 	mov	r5,r17
 400a78c:	9809883a 	mov	r4,r19
 400a790:	400a4340 	call	400a434 <__multiply>
 400a794:	88800015 	stw	r2,0(r17)
 400a798:	10000015 	stw	zero,0(r2)
 400a79c:	003fdd06 	br	400a714 <__alt_data_end+0xfc00a714>
 400a7a0:	1025883a 	mov	r18,r2
 400a7a4:	003fd706 	br	400a704 <__alt_data_end+0xfc00a704>
 400a7a8:	10bfffc4 	addi	r2,r2,-1
 400a7ac:	1085883a 	add	r2,r2,r2
 400a7b0:	00c10074 	movhi	r3,1025
 400a7b4:	18d78304 	addi	r3,r3,24076
 400a7b8:	1085883a 	add	r2,r2,r2
 400a7bc:	1885883a 	add	r2,r3,r2
 400a7c0:	11800017 	ldw	r6,0(r2)
 400a7c4:	000f883a 	mov	r7,zero
 400a7c8:	400a0940 	call	400a094 <__multadd>
 400a7cc:	1025883a 	mov	r18,r2
 400a7d0:	003fc706 	br	400a6f0 <__alt_data_end+0xfc00a6f0>
 400a7d4:	05000044 	movi	r20,1
 400a7d8:	a00b883a 	mov	r5,r20
 400a7dc:	9809883a 	mov	r4,r19
 400a7e0:	4009fc40 	call	4009fc4 <_Balloc>
 400a7e4:	1023883a 	mov	r17,r2
 400a7e8:	00809c44 	movi	r2,625
 400a7ec:	88800515 	stw	r2,20(r17)
 400a7f0:	8d000415 	stw	r20,16(r17)
 400a7f4:	9c401215 	stw	r17,72(r19)
 400a7f8:	88000015 	stw	zero,0(r17)
 400a7fc:	003fc606 	br	400a718 <__alt_data_end+0xfc00a718>

0400a800 <__lshift>:
 400a800:	defff904 	addi	sp,sp,-28
 400a804:	dd400515 	stw	r21,20(sp)
 400a808:	dcc00315 	stw	r19,12(sp)
 400a80c:	302bd17a 	srai	r21,r6,5
 400a810:	2cc00417 	ldw	r19,16(r5)
 400a814:	28800217 	ldw	r2,8(r5)
 400a818:	dd000415 	stw	r20,16(sp)
 400a81c:	ace7883a 	add	r19,r21,r19
 400a820:	dc800215 	stw	r18,8(sp)
 400a824:	dc400115 	stw	r17,4(sp)
 400a828:	dc000015 	stw	r16,0(sp)
 400a82c:	dfc00615 	stw	ra,24(sp)
 400a830:	9c000044 	addi	r16,r19,1
 400a834:	2823883a 	mov	r17,r5
 400a838:	3029883a 	mov	r20,r6
 400a83c:	2025883a 	mov	r18,r4
 400a840:	29400117 	ldw	r5,4(r5)
 400a844:	1400030e 	bge	r2,r16,400a854 <__lshift+0x54>
 400a848:	1085883a 	add	r2,r2,r2
 400a84c:	29400044 	addi	r5,r5,1
 400a850:	143ffd16 	blt	r2,r16,400a848 <__alt_data_end+0xfc00a848>
 400a854:	9009883a 	mov	r4,r18
 400a858:	4009fc40 	call	4009fc4 <_Balloc>
 400a85c:	10c00504 	addi	r3,r2,20
 400a860:	0540070e 	bge	zero,r21,400a880 <__lshift+0x80>
 400a864:	ad6b883a 	add	r21,r21,r21
 400a868:	ad6b883a 	add	r21,r21,r21
 400a86c:	1809883a 	mov	r4,r3
 400a870:	1d47883a 	add	r3,r3,r21
 400a874:	20000015 	stw	zero,0(r4)
 400a878:	21000104 	addi	r4,r4,4
 400a87c:	193ffd1e 	bne	r3,r4,400a874 <__alt_data_end+0xfc00a874>
 400a880:	8a000417 	ldw	r8,16(r17)
 400a884:	89000504 	addi	r4,r17,20
 400a888:	a18007cc 	andi	r6,r20,31
 400a88c:	4211883a 	add	r8,r8,r8
 400a890:	4211883a 	add	r8,r8,r8
 400a894:	2211883a 	add	r8,r4,r8
 400a898:	30002326 	beq	r6,zero,400a928 <__lshift+0x128>
 400a89c:	02400804 	movi	r9,32
 400a8a0:	4993c83a 	sub	r9,r9,r6
 400a8a4:	000b883a 	mov	r5,zero
 400a8a8:	21c00017 	ldw	r7,0(r4)
 400a8ac:	1815883a 	mov	r10,r3
 400a8b0:	18c00104 	addi	r3,r3,4
 400a8b4:	398e983a 	sll	r7,r7,r6
 400a8b8:	21000104 	addi	r4,r4,4
 400a8bc:	394ab03a 	or	r5,r7,r5
 400a8c0:	197fff15 	stw	r5,-4(r3)
 400a8c4:	217fff17 	ldw	r5,-4(r4)
 400a8c8:	2a4ad83a 	srl	r5,r5,r9
 400a8cc:	223ff636 	bltu	r4,r8,400a8a8 <__alt_data_end+0xfc00a8a8>
 400a8d0:	51400115 	stw	r5,4(r10)
 400a8d4:	28001a1e 	bne	r5,zero,400a940 <__lshift+0x140>
 400a8d8:	843fffc4 	addi	r16,r16,-1
 400a8dc:	14000415 	stw	r16,16(r2)
 400a8e0:	88000826 	beq	r17,zero,400a904 <__lshift+0x104>
 400a8e4:	89000117 	ldw	r4,4(r17)
 400a8e8:	90c01317 	ldw	r3,76(r18)
 400a8ec:	2109883a 	add	r4,r4,r4
 400a8f0:	2109883a 	add	r4,r4,r4
 400a8f4:	1907883a 	add	r3,r3,r4
 400a8f8:	19000017 	ldw	r4,0(r3)
 400a8fc:	89000015 	stw	r4,0(r17)
 400a900:	1c400015 	stw	r17,0(r3)
 400a904:	dfc00617 	ldw	ra,24(sp)
 400a908:	dd400517 	ldw	r21,20(sp)
 400a90c:	dd000417 	ldw	r20,16(sp)
 400a910:	dcc00317 	ldw	r19,12(sp)
 400a914:	dc800217 	ldw	r18,8(sp)
 400a918:	dc400117 	ldw	r17,4(sp)
 400a91c:	dc000017 	ldw	r16,0(sp)
 400a920:	dec00704 	addi	sp,sp,28
 400a924:	f800283a 	ret
 400a928:	21400017 	ldw	r5,0(r4)
 400a92c:	18c00104 	addi	r3,r3,4
 400a930:	21000104 	addi	r4,r4,4
 400a934:	197fff15 	stw	r5,-4(r3)
 400a938:	223ffb36 	bltu	r4,r8,400a928 <__alt_data_end+0xfc00a928>
 400a93c:	003fe606 	br	400a8d8 <__alt_data_end+0xfc00a8d8>
 400a940:	9c000084 	addi	r16,r19,2
 400a944:	003fe406 	br	400a8d8 <__alt_data_end+0xfc00a8d8>

0400a948 <__mcmp>:
 400a948:	20800417 	ldw	r2,16(r4)
 400a94c:	28c00417 	ldw	r3,16(r5)
 400a950:	10c5c83a 	sub	r2,r2,r3
 400a954:	1000111e 	bne	r2,zero,400a99c <__mcmp+0x54>
 400a958:	18c7883a 	add	r3,r3,r3
 400a95c:	18c7883a 	add	r3,r3,r3
 400a960:	21000504 	addi	r4,r4,20
 400a964:	29400504 	addi	r5,r5,20
 400a968:	20c5883a 	add	r2,r4,r3
 400a96c:	28cb883a 	add	r5,r5,r3
 400a970:	00000106 	br	400a978 <__mcmp+0x30>
 400a974:	20800a2e 	bgeu	r4,r2,400a9a0 <__mcmp+0x58>
 400a978:	10bfff04 	addi	r2,r2,-4
 400a97c:	297fff04 	addi	r5,r5,-4
 400a980:	11800017 	ldw	r6,0(r2)
 400a984:	28c00017 	ldw	r3,0(r5)
 400a988:	30fffa26 	beq	r6,r3,400a974 <__alt_data_end+0xfc00a974>
 400a98c:	30c00236 	bltu	r6,r3,400a998 <__mcmp+0x50>
 400a990:	00800044 	movi	r2,1
 400a994:	f800283a 	ret
 400a998:	00bfffc4 	movi	r2,-1
 400a99c:	f800283a 	ret
 400a9a0:	0005883a 	mov	r2,zero
 400a9a4:	f800283a 	ret

0400a9a8 <__mdiff>:
 400a9a8:	28c00417 	ldw	r3,16(r5)
 400a9ac:	30800417 	ldw	r2,16(r6)
 400a9b0:	defffa04 	addi	sp,sp,-24
 400a9b4:	dcc00315 	stw	r19,12(sp)
 400a9b8:	dc800215 	stw	r18,8(sp)
 400a9bc:	dfc00515 	stw	ra,20(sp)
 400a9c0:	dd000415 	stw	r20,16(sp)
 400a9c4:	dc400115 	stw	r17,4(sp)
 400a9c8:	dc000015 	stw	r16,0(sp)
 400a9cc:	1887c83a 	sub	r3,r3,r2
 400a9d0:	2825883a 	mov	r18,r5
 400a9d4:	3027883a 	mov	r19,r6
 400a9d8:	1800141e 	bne	r3,zero,400aa2c <__mdiff+0x84>
 400a9dc:	1085883a 	add	r2,r2,r2
 400a9e0:	1085883a 	add	r2,r2,r2
 400a9e4:	2a000504 	addi	r8,r5,20
 400a9e8:	34000504 	addi	r16,r6,20
 400a9ec:	4087883a 	add	r3,r8,r2
 400a9f0:	8085883a 	add	r2,r16,r2
 400a9f4:	00000106 	br	400a9fc <__mdiff+0x54>
 400a9f8:	40c0592e 	bgeu	r8,r3,400ab60 <__mdiff+0x1b8>
 400a9fc:	18ffff04 	addi	r3,r3,-4
 400aa00:	10bfff04 	addi	r2,r2,-4
 400aa04:	19c00017 	ldw	r7,0(r3)
 400aa08:	11400017 	ldw	r5,0(r2)
 400aa0c:	397ffa26 	beq	r7,r5,400a9f8 <__alt_data_end+0xfc00a9f8>
 400aa10:	3940592e 	bgeu	r7,r5,400ab78 <__mdiff+0x1d0>
 400aa14:	9005883a 	mov	r2,r18
 400aa18:	4023883a 	mov	r17,r8
 400aa1c:	9825883a 	mov	r18,r19
 400aa20:	05000044 	movi	r20,1
 400aa24:	1027883a 	mov	r19,r2
 400aa28:	00000406 	br	400aa3c <__mdiff+0x94>
 400aa2c:	18005616 	blt	r3,zero,400ab88 <__mdiff+0x1e0>
 400aa30:	34400504 	addi	r17,r6,20
 400aa34:	2c000504 	addi	r16,r5,20
 400aa38:	0029883a 	mov	r20,zero
 400aa3c:	91400117 	ldw	r5,4(r18)
 400aa40:	4009fc40 	call	4009fc4 <_Balloc>
 400aa44:	92400417 	ldw	r9,16(r18)
 400aa48:	9b000417 	ldw	r12,16(r19)
 400aa4c:	12c00504 	addi	r11,r2,20
 400aa50:	4a51883a 	add	r8,r9,r9
 400aa54:	6319883a 	add	r12,r12,r12
 400aa58:	4211883a 	add	r8,r8,r8
 400aa5c:	6319883a 	add	r12,r12,r12
 400aa60:	15000315 	stw	r20,12(r2)
 400aa64:	8211883a 	add	r8,r16,r8
 400aa68:	8b19883a 	add	r12,r17,r12
 400aa6c:	0007883a 	mov	r3,zero
 400aa70:	81400017 	ldw	r5,0(r16)
 400aa74:	89c00017 	ldw	r7,0(r17)
 400aa78:	59800104 	addi	r6,r11,4
 400aa7c:	293fffcc 	andi	r4,r5,65535
 400aa80:	20c7883a 	add	r3,r4,r3
 400aa84:	393fffcc 	andi	r4,r7,65535
 400aa88:	1909c83a 	sub	r4,r3,r4
 400aa8c:	280ad43a 	srli	r5,r5,16
 400aa90:	380ed43a 	srli	r7,r7,16
 400aa94:	2007d43a 	srai	r3,r4,16
 400aa98:	213fffcc 	andi	r4,r4,65535
 400aa9c:	29cbc83a 	sub	r5,r5,r7
 400aaa0:	28c7883a 	add	r3,r5,r3
 400aaa4:	180a943a 	slli	r5,r3,16
 400aaa8:	8c400104 	addi	r17,r17,4
 400aaac:	84000104 	addi	r16,r16,4
 400aab0:	2908b03a 	or	r4,r5,r4
 400aab4:	59000015 	stw	r4,0(r11)
 400aab8:	1807d43a 	srai	r3,r3,16
 400aabc:	3015883a 	mov	r10,r6
 400aac0:	3017883a 	mov	r11,r6
 400aac4:	8b3fea36 	bltu	r17,r12,400aa70 <__alt_data_end+0xfc00aa70>
 400aac8:	8200162e 	bgeu	r16,r8,400ab24 <__mdiff+0x17c>
 400aacc:	8017883a 	mov	r11,r16
 400aad0:	59400017 	ldw	r5,0(r11)
 400aad4:	31800104 	addi	r6,r6,4
 400aad8:	5ac00104 	addi	r11,r11,4
 400aadc:	293fffcc 	andi	r4,r5,65535
 400aae0:	20c7883a 	add	r3,r4,r3
 400aae4:	280ed43a 	srli	r7,r5,16
 400aae8:	180bd43a 	srai	r5,r3,16
 400aaec:	193fffcc 	andi	r4,r3,65535
 400aaf0:	3947883a 	add	r3,r7,r5
 400aaf4:	180a943a 	slli	r5,r3,16
 400aaf8:	1807d43a 	srai	r3,r3,16
 400aafc:	2908b03a 	or	r4,r5,r4
 400ab00:	313fff15 	stw	r4,-4(r6)
 400ab04:	5a3ff236 	bltu	r11,r8,400aad0 <__alt_data_end+0xfc00aad0>
 400ab08:	0406303a 	nor	r3,zero,r16
 400ab0c:	1a07883a 	add	r3,r3,r8
 400ab10:	1806d0ba 	srli	r3,r3,2
 400ab14:	18c00044 	addi	r3,r3,1
 400ab18:	18c7883a 	add	r3,r3,r3
 400ab1c:	18c7883a 	add	r3,r3,r3
 400ab20:	50d5883a 	add	r10,r10,r3
 400ab24:	50ffff04 	addi	r3,r10,-4
 400ab28:	2000041e 	bne	r4,zero,400ab3c <__mdiff+0x194>
 400ab2c:	18ffff04 	addi	r3,r3,-4
 400ab30:	19000017 	ldw	r4,0(r3)
 400ab34:	4a7fffc4 	addi	r9,r9,-1
 400ab38:	203ffc26 	beq	r4,zero,400ab2c <__alt_data_end+0xfc00ab2c>
 400ab3c:	12400415 	stw	r9,16(r2)
 400ab40:	dfc00517 	ldw	ra,20(sp)
 400ab44:	dd000417 	ldw	r20,16(sp)
 400ab48:	dcc00317 	ldw	r19,12(sp)
 400ab4c:	dc800217 	ldw	r18,8(sp)
 400ab50:	dc400117 	ldw	r17,4(sp)
 400ab54:	dc000017 	ldw	r16,0(sp)
 400ab58:	dec00604 	addi	sp,sp,24
 400ab5c:	f800283a 	ret
 400ab60:	000b883a 	mov	r5,zero
 400ab64:	4009fc40 	call	4009fc4 <_Balloc>
 400ab68:	00c00044 	movi	r3,1
 400ab6c:	10c00415 	stw	r3,16(r2)
 400ab70:	10000515 	stw	zero,20(r2)
 400ab74:	003ff206 	br	400ab40 <__alt_data_end+0xfc00ab40>
 400ab78:	8023883a 	mov	r17,r16
 400ab7c:	0029883a 	mov	r20,zero
 400ab80:	4021883a 	mov	r16,r8
 400ab84:	003fad06 	br	400aa3c <__alt_data_end+0xfc00aa3c>
 400ab88:	9005883a 	mov	r2,r18
 400ab8c:	94400504 	addi	r17,r18,20
 400ab90:	9c000504 	addi	r16,r19,20
 400ab94:	9825883a 	mov	r18,r19
 400ab98:	05000044 	movi	r20,1
 400ab9c:	1027883a 	mov	r19,r2
 400aba0:	003fa606 	br	400aa3c <__alt_data_end+0xfc00aa3c>

0400aba4 <__ulp>:
 400aba4:	295ffc2c 	andhi	r5,r5,32752
 400aba8:	00bf3034 	movhi	r2,64704
 400abac:	2887883a 	add	r3,r5,r2
 400abb0:	00c0020e 	bge	zero,r3,400abbc <__ulp+0x18>
 400abb4:	0005883a 	mov	r2,zero
 400abb8:	f800283a 	ret
 400abbc:	00c7c83a 	sub	r3,zero,r3
 400abc0:	1807d53a 	srai	r3,r3,20
 400abc4:	008004c4 	movi	r2,19
 400abc8:	10c00b0e 	bge	r2,r3,400abf8 <__ulp+0x54>
 400abcc:	18bffb04 	addi	r2,r3,-20
 400abd0:	01000784 	movi	r4,30
 400abd4:	0007883a 	mov	r3,zero
 400abd8:	20800516 	blt	r4,r2,400abf0 <__ulp+0x4c>
 400abdc:	010007c4 	movi	r4,31
 400abe0:	2089c83a 	sub	r4,r4,r2
 400abe4:	00800044 	movi	r2,1
 400abe8:	1104983a 	sll	r2,r2,r4
 400abec:	f800283a 	ret
 400abf0:	00800044 	movi	r2,1
 400abf4:	f800283a 	ret
 400abf8:	01400234 	movhi	r5,8
 400abfc:	28c7d83a 	sra	r3,r5,r3
 400ac00:	0005883a 	mov	r2,zero
 400ac04:	f800283a 	ret

0400ac08 <__b2d>:
 400ac08:	defffa04 	addi	sp,sp,-24
 400ac0c:	dc000015 	stw	r16,0(sp)
 400ac10:	24000417 	ldw	r16,16(r4)
 400ac14:	dc400115 	stw	r17,4(sp)
 400ac18:	24400504 	addi	r17,r4,20
 400ac1c:	8421883a 	add	r16,r16,r16
 400ac20:	8421883a 	add	r16,r16,r16
 400ac24:	8c21883a 	add	r16,r17,r16
 400ac28:	dc800215 	stw	r18,8(sp)
 400ac2c:	84bfff17 	ldw	r18,-4(r16)
 400ac30:	dd000415 	stw	r20,16(sp)
 400ac34:	dcc00315 	stw	r19,12(sp)
 400ac38:	9009883a 	mov	r4,r18
 400ac3c:	2829883a 	mov	r20,r5
 400ac40:	dfc00515 	stw	ra,20(sp)
 400ac44:	400a2e00 	call	400a2e0 <__hi0bits>
 400ac48:	00c00804 	movi	r3,32
 400ac4c:	1889c83a 	sub	r4,r3,r2
 400ac50:	a1000015 	stw	r4,0(r20)
 400ac54:	01000284 	movi	r4,10
 400ac58:	84ffff04 	addi	r19,r16,-4
 400ac5c:	20801216 	blt	r4,r2,400aca8 <__b2d+0xa0>
 400ac60:	018002c4 	movi	r6,11
 400ac64:	308dc83a 	sub	r6,r6,r2
 400ac68:	9186d83a 	srl	r3,r18,r6
 400ac6c:	18cffc34 	orhi	r3,r3,16368
 400ac70:	8cc0212e 	bgeu	r17,r19,400acf8 <__b2d+0xf0>
 400ac74:	813ffe17 	ldw	r4,-8(r16)
 400ac78:	218cd83a 	srl	r6,r4,r6
 400ac7c:	10800544 	addi	r2,r2,21
 400ac80:	9084983a 	sll	r2,r18,r2
 400ac84:	1184b03a 	or	r2,r2,r6
 400ac88:	dfc00517 	ldw	ra,20(sp)
 400ac8c:	dd000417 	ldw	r20,16(sp)
 400ac90:	dcc00317 	ldw	r19,12(sp)
 400ac94:	dc800217 	ldw	r18,8(sp)
 400ac98:	dc400117 	ldw	r17,4(sp)
 400ac9c:	dc000017 	ldw	r16,0(sp)
 400aca0:	dec00604 	addi	sp,sp,24
 400aca4:	f800283a 	ret
 400aca8:	8cc00f2e 	bgeu	r17,r19,400ace8 <__b2d+0xe0>
 400acac:	117ffd44 	addi	r5,r2,-11
 400acb0:	80bffe17 	ldw	r2,-8(r16)
 400acb4:	28000e26 	beq	r5,zero,400acf0 <__b2d+0xe8>
 400acb8:	1949c83a 	sub	r4,r3,r5
 400acbc:	9164983a 	sll	r18,r18,r5
 400acc0:	1106d83a 	srl	r3,r2,r4
 400acc4:	81bffe04 	addi	r6,r16,-8
 400acc8:	948ffc34 	orhi	r18,r18,16368
 400accc:	90c6b03a 	or	r3,r18,r3
 400acd0:	89800e2e 	bgeu	r17,r6,400ad0c <__b2d+0x104>
 400acd4:	81bffd17 	ldw	r6,-12(r16)
 400acd8:	1144983a 	sll	r2,r2,r5
 400acdc:	310ad83a 	srl	r5,r6,r4
 400ace0:	2884b03a 	or	r2,r5,r2
 400ace4:	003fe806 	br	400ac88 <__alt_data_end+0xfc00ac88>
 400ace8:	10bffd44 	addi	r2,r2,-11
 400acec:	1000041e 	bne	r2,zero,400ad00 <__b2d+0xf8>
 400acf0:	90cffc34 	orhi	r3,r18,16368
 400acf4:	003fe406 	br	400ac88 <__alt_data_end+0xfc00ac88>
 400acf8:	000d883a 	mov	r6,zero
 400acfc:	003fdf06 	br	400ac7c <__alt_data_end+0xfc00ac7c>
 400ad00:	90a4983a 	sll	r18,r18,r2
 400ad04:	0005883a 	mov	r2,zero
 400ad08:	003ff906 	br	400acf0 <__alt_data_end+0xfc00acf0>
 400ad0c:	1144983a 	sll	r2,r2,r5
 400ad10:	003fdd06 	br	400ac88 <__alt_data_end+0xfc00ac88>

0400ad14 <__d2b>:
 400ad14:	defff804 	addi	sp,sp,-32
 400ad18:	dc000215 	stw	r16,8(sp)
 400ad1c:	3021883a 	mov	r16,r6
 400ad20:	dc400315 	stw	r17,12(sp)
 400ad24:	8022907a 	slli	r17,r16,1
 400ad28:	dd000615 	stw	r20,24(sp)
 400ad2c:	2829883a 	mov	r20,r5
 400ad30:	01400044 	movi	r5,1
 400ad34:	dcc00515 	stw	r19,20(sp)
 400ad38:	dc800415 	stw	r18,16(sp)
 400ad3c:	dfc00715 	stw	ra,28(sp)
 400ad40:	3825883a 	mov	r18,r7
 400ad44:	8822d57a 	srli	r17,r17,21
 400ad48:	4009fc40 	call	4009fc4 <_Balloc>
 400ad4c:	1027883a 	mov	r19,r2
 400ad50:	00800434 	movhi	r2,16
 400ad54:	10bfffc4 	addi	r2,r2,-1
 400ad58:	808c703a 	and	r6,r16,r2
 400ad5c:	88000126 	beq	r17,zero,400ad64 <__d2b+0x50>
 400ad60:	31800434 	orhi	r6,r6,16
 400ad64:	d9800015 	stw	r6,0(sp)
 400ad68:	a0002426 	beq	r20,zero,400adfc <__d2b+0xe8>
 400ad6c:	d9000104 	addi	r4,sp,4
 400ad70:	dd000115 	stw	r20,4(sp)
 400ad74:	400a3480 	call	400a348 <__lo0bits>
 400ad78:	d8c00017 	ldw	r3,0(sp)
 400ad7c:	10002f1e 	bne	r2,zero,400ae3c <__d2b+0x128>
 400ad80:	d9000117 	ldw	r4,4(sp)
 400ad84:	99000515 	stw	r4,20(r19)
 400ad88:	1821003a 	cmpeq	r16,r3,zero
 400ad8c:	01000084 	movi	r4,2
 400ad90:	2421c83a 	sub	r16,r4,r16
 400ad94:	98c00615 	stw	r3,24(r19)
 400ad98:	9c000415 	stw	r16,16(r19)
 400ad9c:	88001f1e 	bne	r17,zero,400ae1c <__d2b+0x108>
 400ada0:	10bef384 	addi	r2,r2,-1074
 400ada4:	90800015 	stw	r2,0(r18)
 400ada8:	00900034 	movhi	r2,16384
 400adac:	10bfffc4 	addi	r2,r2,-1
 400adb0:	8085883a 	add	r2,r16,r2
 400adb4:	1085883a 	add	r2,r2,r2
 400adb8:	1085883a 	add	r2,r2,r2
 400adbc:	9885883a 	add	r2,r19,r2
 400adc0:	11000517 	ldw	r4,20(r2)
 400adc4:	8020917a 	slli	r16,r16,5
 400adc8:	400a2e00 	call	400a2e0 <__hi0bits>
 400adcc:	d8c00817 	ldw	r3,32(sp)
 400add0:	8085c83a 	sub	r2,r16,r2
 400add4:	18800015 	stw	r2,0(r3)
 400add8:	9805883a 	mov	r2,r19
 400addc:	dfc00717 	ldw	ra,28(sp)
 400ade0:	dd000617 	ldw	r20,24(sp)
 400ade4:	dcc00517 	ldw	r19,20(sp)
 400ade8:	dc800417 	ldw	r18,16(sp)
 400adec:	dc400317 	ldw	r17,12(sp)
 400adf0:	dc000217 	ldw	r16,8(sp)
 400adf4:	dec00804 	addi	sp,sp,32
 400adf8:	f800283a 	ret
 400adfc:	d809883a 	mov	r4,sp
 400ae00:	400a3480 	call	400a348 <__lo0bits>
 400ae04:	d8c00017 	ldw	r3,0(sp)
 400ae08:	04000044 	movi	r16,1
 400ae0c:	9c000415 	stw	r16,16(r19)
 400ae10:	98c00515 	stw	r3,20(r19)
 400ae14:	10800804 	addi	r2,r2,32
 400ae18:	883fe126 	beq	r17,zero,400ada0 <__alt_data_end+0xfc00ada0>
 400ae1c:	00c00d44 	movi	r3,53
 400ae20:	8c7ef344 	addi	r17,r17,-1075
 400ae24:	88a3883a 	add	r17,r17,r2
 400ae28:	1885c83a 	sub	r2,r3,r2
 400ae2c:	d8c00817 	ldw	r3,32(sp)
 400ae30:	94400015 	stw	r17,0(r18)
 400ae34:	18800015 	stw	r2,0(r3)
 400ae38:	003fe706 	br	400add8 <__alt_data_end+0xfc00add8>
 400ae3c:	01000804 	movi	r4,32
 400ae40:	2089c83a 	sub	r4,r4,r2
 400ae44:	1908983a 	sll	r4,r3,r4
 400ae48:	d9400117 	ldw	r5,4(sp)
 400ae4c:	1886d83a 	srl	r3,r3,r2
 400ae50:	2148b03a 	or	r4,r4,r5
 400ae54:	99000515 	stw	r4,20(r19)
 400ae58:	d8c00015 	stw	r3,0(sp)
 400ae5c:	003fca06 	br	400ad88 <__alt_data_end+0xfc00ad88>

0400ae60 <__ratio>:
 400ae60:	defff904 	addi	sp,sp,-28
 400ae64:	dc400315 	stw	r17,12(sp)
 400ae68:	2823883a 	mov	r17,r5
 400ae6c:	d9400104 	addi	r5,sp,4
 400ae70:	dfc00615 	stw	ra,24(sp)
 400ae74:	dcc00515 	stw	r19,20(sp)
 400ae78:	dc800415 	stw	r18,16(sp)
 400ae7c:	2027883a 	mov	r19,r4
 400ae80:	dc000215 	stw	r16,8(sp)
 400ae84:	400ac080 	call	400ac08 <__b2d>
 400ae88:	d80b883a 	mov	r5,sp
 400ae8c:	8809883a 	mov	r4,r17
 400ae90:	1025883a 	mov	r18,r2
 400ae94:	1821883a 	mov	r16,r3
 400ae98:	400ac080 	call	400ac08 <__b2d>
 400ae9c:	8a000417 	ldw	r8,16(r17)
 400aea0:	99000417 	ldw	r4,16(r19)
 400aea4:	d9400117 	ldw	r5,4(sp)
 400aea8:	2209c83a 	sub	r4,r4,r8
 400aeac:	2010917a 	slli	r8,r4,5
 400aeb0:	d9000017 	ldw	r4,0(sp)
 400aeb4:	2909c83a 	sub	r4,r5,r4
 400aeb8:	4109883a 	add	r4,r8,r4
 400aebc:	01000e0e 	bge	zero,r4,400aef8 <__ratio+0x98>
 400aec0:	2008953a 	slli	r4,r4,20
 400aec4:	2421883a 	add	r16,r4,r16
 400aec8:	100d883a 	mov	r6,r2
 400aecc:	180f883a 	mov	r7,r3
 400aed0:	9009883a 	mov	r4,r18
 400aed4:	800b883a 	mov	r5,r16
 400aed8:	400eed80 	call	400eed8 <__divdf3>
 400aedc:	dfc00617 	ldw	ra,24(sp)
 400aee0:	dcc00517 	ldw	r19,20(sp)
 400aee4:	dc800417 	ldw	r18,16(sp)
 400aee8:	dc400317 	ldw	r17,12(sp)
 400aeec:	dc000217 	ldw	r16,8(sp)
 400aef0:	dec00704 	addi	sp,sp,28
 400aef4:	f800283a 	ret
 400aef8:	2008953a 	slli	r4,r4,20
 400aefc:	1907c83a 	sub	r3,r3,r4
 400af00:	003ff106 	br	400aec8 <__alt_data_end+0xfc00aec8>

0400af04 <_mprec_log10>:
 400af04:	defffe04 	addi	sp,sp,-8
 400af08:	dc000015 	stw	r16,0(sp)
 400af0c:	dfc00115 	stw	ra,4(sp)
 400af10:	008005c4 	movi	r2,23
 400af14:	2021883a 	mov	r16,r4
 400af18:	11000d0e 	bge	r2,r4,400af50 <_mprec_log10+0x4c>
 400af1c:	0005883a 	mov	r2,zero
 400af20:	00cffc34 	movhi	r3,16368
 400af24:	843fffc4 	addi	r16,r16,-1
 400af28:	000d883a 	mov	r6,zero
 400af2c:	01d00934 	movhi	r7,16420
 400af30:	1009883a 	mov	r4,r2
 400af34:	180b883a 	mov	r5,r3
 400af38:	400fb000 	call	400fb00 <__muldf3>
 400af3c:	803ff91e 	bne	r16,zero,400af24 <__alt_data_end+0xfc00af24>
 400af40:	dfc00117 	ldw	ra,4(sp)
 400af44:	dc000017 	ldw	r16,0(sp)
 400af48:	dec00204 	addi	sp,sp,8
 400af4c:	f800283a 	ret
 400af50:	202090fa 	slli	r16,r4,3
 400af54:	00810074 	movhi	r2,1025
 400af58:	10979a04 	addi	r2,r2,24168
 400af5c:	1421883a 	add	r16,r2,r16
 400af60:	80800017 	ldw	r2,0(r16)
 400af64:	80c00117 	ldw	r3,4(r16)
 400af68:	dfc00117 	ldw	ra,4(sp)
 400af6c:	dc000017 	ldw	r16,0(sp)
 400af70:	dec00204 	addi	sp,sp,8
 400af74:	f800283a 	ret

0400af78 <__copybits>:
 400af78:	297fffc4 	addi	r5,r5,-1
 400af7c:	280fd17a 	srai	r7,r5,5
 400af80:	30c00417 	ldw	r3,16(r6)
 400af84:	30800504 	addi	r2,r6,20
 400af88:	39c00044 	addi	r7,r7,1
 400af8c:	18c7883a 	add	r3,r3,r3
 400af90:	39cf883a 	add	r7,r7,r7
 400af94:	18c7883a 	add	r3,r3,r3
 400af98:	39cf883a 	add	r7,r7,r7
 400af9c:	10c7883a 	add	r3,r2,r3
 400afa0:	21cf883a 	add	r7,r4,r7
 400afa4:	10c00d2e 	bgeu	r2,r3,400afdc <__copybits+0x64>
 400afa8:	200b883a 	mov	r5,r4
 400afac:	12000017 	ldw	r8,0(r2)
 400afb0:	29400104 	addi	r5,r5,4
 400afb4:	10800104 	addi	r2,r2,4
 400afb8:	2a3fff15 	stw	r8,-4(r5)
 400afbc:	10fffb36 	bltu	r2,r3,400afac <__alt_data_end+0xfc00afac>
 400afc0:	1985c83a 	sub	r2,r3,r6
 400afc4:	10bffac4 	addi	r2,r2,-21
 400afc8:	1004d0ba 	srli	r2,r2,2
 400afcc:	10800044 	addi	r2,r2,1
 400afd0:	1085883a 	add	r2,r2,r2
 400afd4:	1085883a 	add	r2,r2,r2
 400afd8:	2089883a 	add	r4,r4,r2
 400afdc:	21c0032e 	bgeu	r4,r7,400afec <__copybits+0x74>
 400afe0:	20000015 	stw	zero,0(r4)
 400afe4:	21000104 	addi	r4,r4,4
 400afe8:	21fffd36 	bltu	r4,r7,400afe0 <__alt_data_end+0xfc00afe0>
 400afec:	f800283a 	ret

0400aff0 <__any_on>:
 400aff0:	20c00417 	ldw	r3,16(r4)
 400aff4:	2805d17a 	srai	r2,r5,5
 400aff8:	21000504 	addi	r4,r4,20
 400affc:	18800d0e 	bge	r3,r2,400b034 <__any_on+0x44>
 400b000:	18c7883a 	add	r3,r3,r3
 400b004:	18c7883a 	add	r3,r3,r3
 400b008:	20c7883a 	add	r3,r4,r3
 400b00c:	20c0192e 	bgeu	r4,r3,400b074 <__any_on+0x84>
 400b010:	18bfff17 	ldw	r2,-4(r3)
 400b014:	18ffff04 	addi	r3,r3,-4
 400b018:	1000041e 	bne	r2,zero,400b02c <__any_on+0x3c>
 400b01c:	20c0142e 	bgeu	r4,r3,400b070 <__any_on+0x80>
 400b020:	18ffff04 	addi	r3,r3,-4
 400b024:	19400017 	ldw	r5,0(r3)
 400b028:	283ffc26 	beq	r5,zero,400b01c <__alt_data_end+0xfc00b01c>
 400b02c:	00800044 	movi	r2,1
 400b030:	f800283a 	ret
 400b034:	10c00a0e 	bge	r2,r3,400b060 <__any_on+0x70>
 400b038:	1085883a 	add	r2,r2,r2
 400b03c:	1085883a 	add	r2,r2,r2
 400b040:	294007cc 	andi	r5,r5,31
 400b044:	2087883a 	add	r3,r4,r2
 400b048:	283ff026 	beq	r5,zero,400b00c <__alt_data_end+0xfc00b00c>
 400b04c:	19800017 	ldw	r6,0(r3)
 400b050:	3144d83a 	srl	r2,r6,r5
 400b054:	114a983a 	sll	r5,r2,r5
 400b058:	317ff41e 	bne	r6,r5,400b02c <__alt_data_end+0xfc00b02c>
 400b05c:	003feb06 	br	400b00c <__alt_data_end+0xfc00b00c>
 400b060:	1085883a 	add	r2,r2,r2
 400b064:	1085883a 	add	r2,r2,r2
 400b068:	2087883a 	add	r3,r4,r2
 400b06c:	003fe706 	br	400b00c <__alt_data_end+0xfc00b00c>
 400b070:	f800283a 	ret
 400b074:	0005883a 	mov	r2,zero
 400b078:	f800283a 	ret

0400b07c <_putc_r>:
 400b07c:	defffc04 	addi	sp,sp,-16
 400b080:	dc000215 	stw	r16,8(sp)
 400b084:	dfc00315 	stw	ra,12(sp)
 400b088:	2021883a 	mov	r16,r4
 400b08c:	20000226 	beq	r4,zero,400b098 <_putc_r+0x1c>
 400b090:	20800e17 	ldw	r2,56(r4)
 400b094:	10001b26 	beq	r2,zero,400b104 <_putc_r+0x88>
 400b098:	30800217 	ldw	r2,8(r6)
 400b09c:	10bfffc4 	addi	r2,r2,-1
 400b0a0:	30800215 	stw	r2,8(r6)
 400b0a4:	10000a16 	blt	r2,zero,400b0d0 <_putc_r+0x54>
 400b0a8:	30800017 	ldw	r2,0(r6)
 400b0ac:	11400005 	stb	r5,0(r2)
 400b0b0:	30800017 	ldw	r2,0(r6)
 400b0b4:	10c00044 	addi	r3,r2,1
 400b0b8:	30c00015 	stw	r3,0(r6)
 400b0bc:	10800003 	ldbu	r2,0(r2)
 400b0c0:	dfc00317 	ldw	ra,12(sp)
 400b0c4:	dc000217 	ldw	r16,8(sp)
 400b0c8:	dec00404 	addi	sp,sp,16
 400b0cc:	f800283a 	ret
 400b0d0:	30c00617 	ldw	r3,24(r6)
 400b0d4:	10c00616 	blt	r2,r3,400b0f0 <_putc_r+0x74>
 400b0d8:	30800017 	ldw	r2,0(r6)
 400b0dc:	00c00284 	movi	r3,10
 400b0e0:	11400005 	stb	r5,0(r2)
 400b0e4:	30800017 	ldw	r2,0(r6)
 400b0e8:	11400003 	ldbu	r5,0(r2)
 400b0ec:	28fff11e 	bne	r5,r3,400b0b4 <__alt_data_end+0xfc00b0b4>
 400b0f0:	8009883a 	mov	r4,r16
 400b0f4:	dfc00317 	ldw	ra,12(sp)
 400b0f8:	dc000217 	ldw	r16,8(sp)
 400b0fc:	dec00404 	addi	sp,sp,16
 400b100:	400d1201 	jmpi	400d120 <__swbuf_r>
 400b104:	d9400015 	stw	r5,0(sp)
 400b108:	d9800115 	stw	r6,4(sp)
 400b10c:	400859c0 	call	400859c <__sinit>
 400b110:	d9800117 	ldw	r6,4(sp)
 400b114:	d9400017 	ldw	r5,0(sp)
 400b118:	003fdf06 	br	400b098 <__alt_data_end+0xfc00b098>

0400b11c <putc>:
 400b11c:	00810074 	movhi	r2,1025
 400b120:	defffc04 	addi	sp,sp,-16
 400b124:	109eb604 	addi	r2,r2,31448
 400b128:	dc000115 	stw	r16,4(sp)
 400b12c:	14000017 	ldw	r16,0(r2)
 400b130:	dc400215 	stw	r17,8(sp)
 400b134:	dfc00315 	stw	ra,12(sp)
 400b138:	2023883a 	mov	r17,r4
 400b13c:	80000226 	beq	r16,zero,400b148 <putc+0x2c>
 400b140:	80800e17 	ldw	r2,56(r16)
 400b144:	10001a26 	beq	r2,zero,400b1b0 <putc+0x94>
 400b148:	28800217 	ldw	r2,8(r5)
 400b14c:	10bfffc4 	addi	r2,r2,-1
 400b150:	28800215 	stw	r2,8(r5)
 400b154:	10000b16 	blt	r2,zero,400b184 <putc+0x68>
 400b158:	28800017 	ldw	r2,0(r5)
 400b15c:	14400005 	stb	r17,0(r2)
 400b160:	28800017 	ldw	r2,0(r5)
 400b164:	10c00044 	addi	r3,r2,1
 400b168:	28c00015 	stw	r3,0(r5)
 400b16c:	10800003 	ldbu	r2,0(r2)
 400b170:	dfc00317 	ldw	ra,12(sp)
 400b174:	dc400217 	ldw	r17,8(sp)
 400b178:	dc000117 	ldw	r16,4(sp)
 400b17c:	dec00404 	addi	sp,sp,16
 400b180:	f800283a 	ret
 400b184:	28c00617 	ldw	r3,24(r5)
 400b188:	10c00e16 	blt	r2,r3,400b1c4 <putc+0xa8>
 400b18c:	28800017 	ldw	r2,0(r5)
 400b190:	01000284 	movi	r4,10
 400b194:	14400005 	stb	r17,0(r2)
 400b198:	28800017 	ldw	r2,0(r5)
 400b19c:	10c00003 	ldbu	r3,0(r2)
 400b1a0:	193ff01e 	bne	r3,r4,400b164 <__alt_data_end+0xfc00b164>
 400b1a4:	280d883a 	mov	r6,r5
 400b1a8:	180b883a 	mov	r5,r3
 400b1ac:	00000706 	br	400b1cc <putc+0xb0>
 400b1b0:	8009883a 	mov	r4,r16
 400b1b4:	d9400015 	stw	r5,0(sp)
 400b1b8:	400859c0 	call	400859c <__sinit>
 400b1bc:	d9400017 	ldw	r5,0(sp)
 400b1c0:	003fe106 	br	400b148 <__alt_data_end+0xfc00b148>
 400b1c4:	280d883a 	mov	r6,r5
 400b1c8:	880b883a 	mov	r5,r17
 400b1cc:	8009883a 	mov	r4,r16
 400b1d0:	dfc00317 	ldw	ra,12(sp)
 400b1d4:	dc400217 	ldw	r17,8(sp)
 400b1d8:	dc000117 	ldw	r16,4(sp)
 400b1dc:	dec00404 	addi	sp,sp,16
 400b1e0:	400d1201 	jmpi	400d120 <__swbuf_r>

0400b1e4 <_realloc_r>:
 400b1e4:	defff604 	addi	sp,sp,-40
 400b1e8:	dc800215 	stw	r18,8(sp)
 400b1ec:	dfc00915 	stw	ra,36(sp)
 400b1f0:	df000815 	stw	fp,32(sp)
 400b1f4:	ddc00715 	stw	r23,28(sp)
 400b1f8:	dd800615 	stw	r22,24(sp)
 400b1fc:	dd400515 	stw	r21,20(sp)
 400b200:	dd000415 	stw	r20,16(sp)
 400b204:	dcc00315 	stw	r19,12(sp)
 400b208:	dc400115 	stw	r17,4(sp)
 400b20c:	dc000015 	stw	r16,0(sp)
 400b210:	3025883a 	mov	r18,r6
 400b214:	2800b726 	beq	r5,zero,400b4f4 <_realloc_r+0x310>
 400b218:	282b883a 	mov	r21,r5
 400b21c:	2029883a 	mov	r20,r4
 400b220:	40114080 	call	4011408 <__malloc_lock>
 400b224:	a8bfff17 	ldw	r2,-4(r21)
 400b228:	043fff04 	movi	r16,-4
 400b22c:	90c002c4 	addi	r3,r18,11
 400b230:	01000584 	movi	r4,22
 400b234:	acfffe04 	addi	r19,r21,-8
 400b238:	1420703a 	and	r16,r2,r16
 400b23c:	20c0332e 	bgeu	r4,r3,400b30c <_realloc_r+0x128>
 400b240:	047ffe04 	movi	r17,-8
 400b244:	1c62703a 	and	r17,r3,r17
 400b248:	8807883a 	mov	r3,r17
 400b24c:	88005816 	blt	r17,zero,400b3b0 <_realloc_r+0x1cc>
 400b250:	8c805736 	bltu	r17,r18,400b3b0 <_realloc_r+0x1cc>
 400b254:	80c0300e 	bge	r16,r3,400b318 <_realloc_r+0x134>
 400b258:	07010074 	movhi	fp,1025
 400b25c:	e7191f04 	addi	fp,fp,25724
 400b260:	e1c00217 	ldw	r7,8(fp)
 400b264:	9c09883a 	add	r4,r19,r16
 400b268:	22000117 	ldw	r8,4(r4)
 400b26c:	21c06326 	beq	r4,r7,400b3fc <_realloc_r+0x218>
 400b270:	017fff84 	movi	r5,-2
 400b274:	414a703a 	and	r5,r8,r5
 400b278:	214b883a 	add	r5,r4,r5
 400b27c:	29800117 	ldw	r6,4(r5)
 400b280:	3180004c 	andi	r6,r6,1
 400b284:	30003f26 	beq	r6,zero,400b384 <_realloc_r+0x1a0>
 400b288:	1080004c 	andi	r2,r2,1
 400b28c:	10008326 	beq	r2,zero,400b49c <_realloc_r+0x2b8>
 400b290:	900b883a 	mov	r5,r18
 400b294:	a009883a 	mov	r4,r20
 400b298:	40093080 	call	4009308 <_malloc_r>
 400b29c:	1025883a 	mov	r18,r2
 400b2a0:	10011e26 	beq	r2,zero,400b71c <_realloc_r+0x538>
 400b2a4:	a93fff17 	ldw	r4,-4(r21)
 400b2a8:	10fffe04 	addi	r3,r2,-8
 400b2ac:	00bfff84 	movi	r2,-2
 400b2b0:	2084703a 	and	r2,r4,r2
 400b2b4:	9885883a 	add	r2,r19,r2
 400b2b8:	1880ee26 	beq	r3,r2,400b674 <_realloc_r+0x490>
 400b2bc:	81bfff04 	addi	r6,r16,-4
 400b2c0:	00800904 	movi	r2,36
 400b2c4:	1180b836 	bltu	r2,r6,400b5a8 <_realloc_r+0x3c4>
 400b2c8:	00c004c4 	movi	r3,19
 400b2cc:	19809636 	bltu	r3,r6,400b528 <_realloc_r+0x344>
 400b2d0:	9005883a 	mov	r2,r18
 400b2d4:	a807883a 	mov	r3,r21
 400b2d8:	19000017 	ldw	r4,0(r3)
 400b2dc:	11000015 	stw	r4,0(r2)
 400b2e0:	19000117 	ldw	r4,4(r3)
 400b2e4:	11000115 	stw	r4,4(r2)
 400b2e8:	18c00217 	ldw	r3,8(r3)
 400b2ec:	10c00215 	stw	r3,8(r2)
 400b2f0:	a80b883a 	mov	r5,r21
 400b2f4:	a009883a 	mov	r4,r20
 400b2f8:	40087100 	call	4008710 <_free_r>
 400b2fc:	a009883a 	mov	r4,r20
 400b300:	401142c0 	call	401142c <__malloc_unlock>
 400b304:	9005883a 	mov	r2,r18
 400b308:	00001206 	br	400b354 <_realloc_r+0x170>
 400b30c:	00c00404 	movi	r3,16
 400b310:	1823883a 	mov	r17,r3
 400b314:	003fce06 	br	400b250 <__alt_data_end+0xfc00b250>
 400b318:	a825883a 	mov	r18,r21
 400b31c:	8445c83a 	sub	r2,r16,r17
 400b320:	00c003c4 	movi	r3,15
 400b324:	18802636 	bltu	r3,r2,400b3c0 <_realloc_r+0x1dc>
 400b328:	99800117 	ldw	r6,4(r19)
 400b32c:	9c07883a 	add	r3,r19,r16
 400b330:	3180004c 	andi	r6,r6,1
 400b334:	3420b03a 	or	r16,r6,r16
 400b338:	9c000115 	stw	r16,4(r19)
 400b33c:	18800117 	ldw	r2,4(r3)
 400b340:	10800054 	ori	r2,r2,1
 400b344:	18800115 	stw	r2,4(r3)
 400b348:	a009883a 	mov	r4,r20
 400b34c:	401142c0 	call	401142c <__malloc_unlock>
 400b350:	9005883a 	mov	r2,r18
 400b354:	dfc00917 	ldw	ra,36(sp)
 400b358:	df000817 	ldw	fp,32(sp)
 400b35c:	ddc00717 	ldw	r23,28(sp)
 400b360:	dd800617 	ldw	r22,24(sp)
 400b364:	dd400517 	ldw	r21,20(sp)
 400b368:	dd000417 	ldw	r20,16(sp)
 400b36c:	dcc00317 	ldw	r19,12(sp)
 400b370:	dc800217 	ldw	r18,8(sp)
 400b374:	dc400117 	ldw	r17,4(sp)
 400b378:	dc000017 	ldw	r16,0(sp)
 400b37c:	dec00a04 	addi	sp,sp,40
 400b380:	f800283a 	ret
 400b384:	017fff04 	movi	r5,-4
 400b388:	414a703a 	and	r5,r8,r5
 400b38c:	814d883a 	add	r6,r16,r5
 400b390:	30c01f16 	blt	r6,r3,400b410 <_realloc_r+0x22c>
 400b394:	20800317 	ldw	r2,12(r4)
 400b398:	20c00217 	ldw	r3,8(r4)
 400b39c:	a825883a 	mov	r18,r21
 400b3a0:	3021883a 	mov	r16,r6
 400b3a4:	18800315 	stw	r2,12(r3)
 400b3a8:	10c00215 	stw	r3,8(r2)
 400b3ac:	003fdb06 	br	400b31c <__alt_data_end+0xfc00b31c>
 400b3b0:	00800304 	movi	r2,12
 400b3b4:	a0800015 	stw	r2,0(r20)
 400b3b8:	0005883a 	mov	r2,zero
 400b3bc:	003fe506 	br	400b354 <__alt_data_end+0xfc00b354>
 400b3c0:	98c00117 	ldw	r3,4(r19)
 400b3c4:	9c4b883a 	add	r5,r19,r17
 400b3c8:	11000054 	ori	r4,r2,1
 400b3cc:	18c0004c 	andi	r3,r3,1
 400b3d0:	1c62b03a 	or	r17,r3,r17
 400b3d4:	9c400115 	stw	r17,4(r19)
 400b3d8:	29000115 	stw	r4,4(r5)
 400b3dc:	2885883a 	add	r2,r5,r2
 400b3e0:	10c00117 	ldw	r3,4(r2)
 400b3e4:	29400204 	addi	r5,r5,8
 400b3e8:	a009883a 	mov	r4,r20
 400b3ec:	18c00054 	ori	r3,r3,1
 400b3f0:	10c00115 	stw	r3,4(r2)
 400b3f4:	40087100 	call	4008710 <_free_r>
 400b3f8:	003fd306 	br	400b348 <__alt_data_end+0xfc00b348>
 400b3fc:	017fff04 	movi	r5,-4
 400b400:	414a703a 	and	r5,r8,r5
 400b404:	89800404 	addi	r6,r17,16
 400b408:	8151883a 	add	r8,r16,r5
 400b40c:	4180590e 	bge	r8,r6,400b574 <_realloc_r+0x390>
 400b410:	1080004c 	andi	r2,r2,1
 400b414:	103f9e1e 	bne	r2,zero,400b290 <__alt_data_end+0xfc00b290>
 400b418:	adbffe17 	ldw	r22,-8(r21)
 400b41c:	00bfff04 	movi	r2,-4
 400b420:	9dadc83a 	sub	r22,r19,r22
 400b424:	b1800117 	ldw	r6,4(r22)
 400b428:	3084703a 	and	r2,r6,r2
 400b42c:	20002026 	beq	r4,zero,400b4b0 <_realloc_r+0x2cc>
 400b430:	80af883a 	add	r23,r16,r2
 400b434:	b96f883a 	add	r23,r23,r5
 400b438:	21c05f26 	beq	r4,r7,400b5b8 <_realloc_r+0x3d4>
 400b43c:	b8c01c16 	blt	r23,r3,400b4b0 <_realloc_r+0x2cc>
 400b440:	20800317 	ldw	r2,12(r4)
 400b444:	20c00217 	ldw	r3,8(r4)
 400b448:	81bfff04 	addi	r6,r16,-4
 400b44c:	01000904 	movi	r4,36
 400b450:	18800315 	stw	r2,12(r3)
 400b454:	10c00215 	stw	r3,8(r2)
 400b458:	b0c00217 	ldw	r3,8(r22)
 400b45c:	b0800317 	ldw	r2,12(r22)
 400b460:	b4800204 	addi	r18,r22,8
 400b464:	18800315 	stw	r2,12(r3)
 400b468:	10c00215 	stw	r3,8(r2)
 400b46c:	21801b36 	bltu	r4,r6,400b4dc <_realloc_r+0x2f8>
 400b470:	008004c4 	movi	r2,19
 400b474:	1180352e 	bgeu	r2,r6,400b54c <_realloc_r+0x368>
 400b478:	a8800017 	ldw	r2,0(r21)
 400b47c:	b0800215 	stw	r2,8(r22)
 400b480:	a8800117 	ldw	r2,4(r21)
 400b484:	b0800315 	stw	r2,12(r22)
 400b488:	008006c4 	movi	r2,27
 400b48c:	11807f36 	bltu	r2,r6,400b68c <_realloc_r+0x4a8>
 400b490:	b0800404 	addi	r2,r22,16
 400b494:	ad400204 	addi	r21,r21,8
 400b498:	00002d06 	br	400b550 <_realloc_r+0x36c>
 400b49c:	adbffe17 	ldw	r22,-8(r21)
 400b4a0:	00bfff04 	movi	r2,-4
 400b4a4:	9dadc83a 	sub	r22,r19,r22
 400b4a8:	b1000117 	ldw	r4,4(r22)
 400b4ac:	2084703a 	and	r2,r4,r2
 400b4b0:	b03f7726 	beq	r22,zero,400b290 <__alt_data_end+0xfc00b290>
 400b4b4:	80af883a 	add	r23,r16,r2
 400b4b8:	b8ff7516 	blt	r23,r3,400b290 <__alt_data_end+0xfc00b290>
 400b4bc:	b0800317 	ldw	r2,12(r22)
 400b4c0:	b0c00217 	ldw	r3,8(r22)
 400b4c4:	81bfff04 	addi	r6,r16,-4
 400b4c8:	01000904 	movi	r4,36
 400b4cc:	18800315 	stw	r2,12(r3)
 400b4d0:	10c00215 	stw	r3,8(r2)
 400b4d4:	b4800204 	addi	r18,r22,8
 400b4d8:	21bfe52e 	bgeu	r4,r6,400b470 <__alt_data_end+0xfc00b470>
 400b4dc:	a80b883a 	mov	r5,r21
 400b4e0:	9009883a 	mov	r4,r18
 400b4e4:	4009d400 	call	4009d40 <memmove>
 400b4e8:	b821883a 	mov	r16,r23
 400b4ec:	b027883a 	mov	r19,r22
 400b4f0:	003f8a06 	br	400b31c <__alt_data_end+0xfc00b31c>
 400b4f4:	300b883a 	mov	r5,r6
 400b4f8:	dfc00917 	ldw	ra,36(sp)
 400b4fc:	df000817 	ldw	fp,32(sp)
 400b500:	ddc00717 	ldw	r23,28(sp)
 400b504:	dd800617 	ldw	r22,24(sp)
 400b508:	dd400517 	ldw	r21,20(sp)
 400b50c:	dd000417 	ldw	r20,16(sp)
 400b510:	dcc00317 	ldw	r19,12(sp)
 400b514:	dc800217 	ldw	r18,8(sp)
 400b518:	dc400117 	ldw	r17,4(sp)
 400b51c:	dc000017 	ldw	r16,0(sp)
 400b520:	dec00a04 	addi	sp,sp,40
 400b524:	40093081 	jmpi	4009308 <_malloc_r>
 400b528:	a8c00017 	ldw	r3,0(r21)
 400b52c:	90c00015 	stw	r3,0(r18)
 400b530:	a8c00117 	ldw	r3,4(r21)
 400b534:	90c00115 	stw	r3,4(r18)
 400b538:	00c006c4 	movi	r3,27
 400b53c:	19804536 	bltu	r3,r6,400b654 <_realloc_r+0x470>
 400b540:	90800204 	addi	r2,r18,8
 400b544:	a8c00204 	addi	r3,r21,8
 400b548:	003f6306 	br	400b2d8 <__alt_data_end+0xfc00b2d8>
 400b54c:	9005883a 	mov	r2,r18
 400b550:	a8c00017 	ldw	r3,0(r21)
 400b554:	b821883a 	mov	r16,r23
 400b558:	b027883a 	mov	r19,r22
 400b55c:	10c00015 	stw	r3,0(r2)
 400b560:	a8c00117 	ldw	r3,4(r21)
 400b564:	10c00115 	stw	r3,4(r2)
 400b568:	a8c00217 	ldw	r3,8(r21)
 400b56c:	10c00215 	stw	r3,8(r2)
 400b570:	003f6a06 	br	400b31c <__alt_data_end+0xfc00b31c>
 400b574:	9c67883a 	add	r19,r19,r17
 400b578:	4445c83a 	sub	r2,r8,r17
 400b57c:	e4c00215 	stw	r19,8(fp)
 400b580:	10800054 	ori	r2,r2,1
 400b584:	98800115 	stw	r2,4(r19)
 400b588:	a8bfff17 	ldw	r2,-4(r21)
 400b58c:	a009883a 	mov	r4,r20
 400b590:	1080004c 	andi	r2,r2,1
 400b594:	1462b03a 	or	r17,r2,r17
 400b598:	ac7fff15 	stw	r17,-4(r21)
 400b59c:	401142c0 	call	401142c <__malloc_unlock>
 400b5a0:	a805883a 	mov	r2,r21
 400b5a4:	003f6b06 	br	400b354 <__alt_data_end+0xfc00b354>
 400b5a8:	a80b883a 	mov	r5,r21
 400b5ac:	9009883a 	mov	r4,r18
 400b5b0:	4009d400 	call	4009d40 <memmove>
 400b5b4:	003f4e06 	br	400b2f0 <__alt_data_end+0xfc00b2f0>
 400b5b8:	89000404 	addi	r4,r17,16
 400b5bc:	b93fbc16 	blt	r23,r4,400b4b0 <__alt_data_end+0xfc00b4b0>
 400b5c0:	b0800317 	ldw	r2,12(r22)
 400b5c4:	b0c00217 	ldw	r3,8(r22)
 400b5c8:	81bfff04 	addi	r6,r16,-4
 400b5cc:	01000904 	movi	r4,36
 400b5d0:	18800315 	stw	r2,12(r3)
 400b5d4:	10c00215 	stw	r3,8(r2)
 400b5d8:	b4800204 	addi	r18,r22,8
 400b5dc:	21804336 	bltu	r4,r6,400b6ec <_realloc_r+0x508>
 400b5e0:	008004c4 	movi	r2,19
 400b5e4:	11803f2e 	bgeu	r2,r6,400b6e4 <_realloc_r+0x500>
 400b5e8:	a8800017 	ldw	r2,0(r21)
 400b5ec:	b0800215 	stw	r2,8(r22)
 400b5f0:	a8800117 	ldw	r2,4(r21)
 400b5f4:	b0800315 	stw	r2,12(r22)
 400b5f8:	008006c4 	movi	r2,27
 400b5fc:	11803f36 	bltu	r2,r6,400b6fc <_realloc_r+0x518>
 400b600:	b0800404 	addi	r2,r22,16
 400b604:	ad400204 	addi	r21,r21,8
 400b608:	a8c00017 	ldw	r3,0(r21)
 400b60c:	10c00015 	stw	r3,0(r2)
 400b610:	a8c00117 	ldw	r3,4(r21)
 400b614:	10c00115 	stw	r3,4(r2)
 400b618:	a8c00217 	ldw	r3,8(r21)
 400b61c:	10c00215 	stw	r3,8(r2)
 400b620:	b447883a 	add	r3,r22,r17
 400b624:	bc45c83a 	sub	r2,r23,r17
 400b628:	e0c00215 	stw	r3,8(fp)
 400b62c:	10800054 	ori	r2,r2,1
 400b630:	18800115 	stw	r2,4(r3)
 400b634:	b0800117 	ldw	r2,4(r22)
 400b638:	a009883a 	mov	r4,r20
 400b63c:	1080004c 	andi	r2,r2,1
 400b640:	1462b03a 	or	r17,r2,r17
 400b644:	b4400115 	stw	r17,4(r22)
 400b648:	401142c0 	call	401142c <__malloc_unlock>
 400b64c:	9005883a 	mov	r2,r18
 400b650:	003f4006 	br	400b354 <__alt_data_end+0xfc00b354>
 400b654:	a8c00217 	ldw	r3,8(r21)
 400b658:	90c00215 	stw	r3,8(r18)
 400b65c:	a8c00317 	ldw	r3,12(r21)
 400b660:	90c00315 	stw	r3,12(r18)
 400b664:	30801126 	beq	r6,r2,400b6ac <_realloc_r+0x4c8>
 400b668:	90800404 	addi	r2,r18,16
 400b66c:	a8c00404 	addi	r3,r21,16
 400b670:	003f1906 	br	400b2d8 <__alt_data_end+0xfc00b2d8>
 400b674:	90ffff17 	ldw	r3,-4(r18)
 400b678:	00bfff04 	movi	r2,-4
 400b67c:	a825883a 	mov	r18,r21
 400b680:	1884703a 	and	r2,r3,r2
 400b684:	80a1883a 	add	r16,r16,r2
 400b688:	003f2406 	br	400b31c <__alt_data_end+0xfc00b31c>
 400b68c:	a8800217 	ldw	r2,8(r21)
 400b690:	b0800415 	stw	r2,16(r22)
 400b694:	a8800317 	ldw	r2,12(r21)
 400b698:	b0800515 	stw	r2,20(r22)
 400b69c:	31000a26 	beq	r6,r4,400b6c8 <_realloc_r+0x4e4>
 400b6a0:	b0800604 	addi	r2,r22,24
 400b6a4:	ad400404 	addi	r21,r21,16
 400b6a8:	003fa906 	br	400b550 <__alt_data_end+0xfc00b550>
 400b6ac:	a9000417 	ldw	r4,16(r21)
 400b6b0:	90800604 	addi	r2,r18,24
 400b6b4:	a8c00604 	addi	r3,r21,24
 400b6b8:	91000415 	stw	r4,16(r18)
 400b6bc:	a9000517 	ldw	r4,20(r21)
 400b6c0:	91000515 	stw	r4,20(r18)
 400b6c4:	003f0406 	br	400b2d8 <__alt_data_end+0xfc00b2d8>
 400b6c8:	a8c00417 	ldw	r3,16(r21)
 400b6cc:	ad400604 	addi	r21,r21,24
 400b6d0:	b0800804 	addi	r2,r22,32
 400b6d4:	b0c00615 	stw	r3,24(r22)
 400b6d8:	a8ffff17 	ldw	r3,-4(r21)
 400b6dc:	b0c00715 	stw	r3,28(r22)
 400b6e0:	003f9b06 	br	400b550 <__alt_data_end+0xfc00b550>
 400b6e4:	9005883a 	mov	r2,r18
 400b6e8:	003fc706 	br	400b608 <__alt_data_end+0xfc00b608>
 400b6ec:	a80b883a 	mov	r5,r21
 400b6f0:	9009883a 	mov	r4,r18
 400b6f4:	4009d400 	call	4009d40 <memmove>
 400b6f8:	003fc906 	br	400b620 <__alt_data_end+0xfc00b620>
 400b6fc:	a8800217 	ldw	r2,8(r21)
 400b700:	b0800415 	stw	r2,16(r22)
 400b704:	a8800317 	ldw	r2,12(r21)
 400b708:	b0800515 	stw	r2,20(r22)
 400b70c:	31000726 	beq	r6,r4,400b72c <_realloc_r+0x548>
 400b710:	b0800604 	addi	r2,r22,24
 400b714:	ad400404 	addi	r21,r21,16
 400b718:	003fbb06 	br	400b608 <__alt_data_end+0xfc00b608>
 400b71c:	a009883a 	mov	r4,r20
 400b720:	401142c0 	call	401142c <__malloc_unlock>
 400b724:	0005883a 	mov	r2,zero
 400b728:	003f0a06 	br	400b354 <__alt_data_end+0xfc00b354>
 400b72c:	a8c00417 	ldw	r3,16(r21)
 400b730:	ad400604 	addi	r21,r21,24
 400b734:	b0800804 	addi	r2,r22,32
 400b738:	b0c00615 	stw	r3,24(r22)
 400b73c:	a8ffff17 	ldw	r3,-4(r21)
 400b740:	b0c00715 	stw	r3,28(r22)
 400b744:	003fb006 	br	400b608 <__alt_data_end+0xfc00b608>

0400b748 <__fpclassifyd>:
 400b748:	00a00034 	movhi	r2,32768
 400b74c:	10bfffc4 	addi	r2,r2,-1
 400b750:	2884703a 	and	r2,r5,r2
 400b754:	10000726 	beq	r2,zero,400b774 <__fpclassifyd+0x2c>
 400b758:	00fffc34 	movhi	r3,65520
 400b75c:	019ff834 	movhi	r6,32736
 400b760:	28c7883a 	add	r3,r5,r3
 400b764:	31bfffc4 	addi	r6,r6,-1
 400b768:	30c00536 	bltu	r6,r3,400b780 <__fpclassifyd+0x38>
 400b76c:	00800104 	movi	r2,4
 400b770:	f800283a 	ret
 400b774:	2000021e 	bne	r4,zero,400b780 <__fpclassifyd+0x38>
 400b778:	00800084 	movi	r2,2
 400b77c:	f800283a 	ret
 400b780:	00dffc34 	movhi	r3,32752
 400b784:	019ff834 	movhi	r6,32736
 400b788:	28cb883a 	add	r5,r5,r3
 400b78c:	31bfffc4 	addi	r6,r6,-1
 400b790:	317ff62e 	bgeu	r6,r5,400b76c <__alt_data_end+0xfc00b76c>
 400b794:	01400434 	movhi	r5,16
 400b798:	297fffc4 	addi	r5,r5,-1
 400b79c:	28800236 	bltu	r5,r2,400b7a8 <__fpclassifyd+0x60>
 400b7a0:	008000c4 	movi	r2,3
 400b7a4:	f800283a 	ret
 400b7a8:	10c00226 	beq	r2,r3,400b7b4 <__fpclassifyd+0x6c>
 400b7ac:	0005883a 	mov	r2,zero
 400b7b0:	f800283a 	ret
 400b7b4:	2005003a 	cmpeq	r2,r4,zero
 400b7b8:	f800283a 	ret

0400b7bc <_sbrk_r>:
 400b7bc:	defffd04 	addi	sp,sp,-12
 400b7c0:	dc000015 	stw	r16,0(sp)
 400b7c4:	040100b4 	movhi	r16,1026
 400b7c8:	dc400115 	stw	r17,4(sp)
 400b7cc:	8425ae04 	addi	r16,r16,-26952
 400b7d0:	2023883a 	mov	r17,r4
 400b7d4:	2809883a 	mov	r4,r5
 400b7d8:	dfc00215 	stw	ra,8(sp)
 400b7dc:	80000015 	stw	zero,0(r16)
 400b7e0:	40116140 	call	4011614 <sbrk>
 400b7e4:	00ffffc4 	movi	r3,-1
 400b7e8:	10c00526 	beq	r2,r3,400b800 <_sbrk_r+0x44>
 400b7ec:	dfc00217 	ldw	ra,8(sp)
 400b7f0:	dc400117 	ldw	r17,4(sp)
 400b7f4:	dc000017 	ldw	r16,0(sp)
 400b7f8:	dec00304 	addi	sp,sp,12
 400b7fc:	f800283a 	ret
 400b800:	80c00017 	ldw	r3,0(r16)
 400b804:	183ff926 	beq	r3,zero,400b7ec <__alt_data_end+0xfc00b7ec>
 400b808:	88c00015 	stw	r3,0(r17)
 400b80c:	003ff706 	br	400b7ec <__alt_data_end+0xfc00b7ec>

0400b810 <__sread>:
 400b810:	defffe04 	addi	sp,sp,-8
 400b814:	dc000015 	stw	r16,0(sp)
 400b818:	2821883a 	mov	r16,r5
 400b81c:	2940038f 	ldh	r5,14(r5)
 400b820:	dfc00115 	stw	ra,4(sp)
 400b824:	400d8240 	call	400d824 <_read_r>
 400b828:	10000716 	blt	r2,zero,400b848 <__sread+0x38>
 400b82c:	80c01417 	ldw	r3,80(r16)
 400b830:	1887883a 	add	r3,r3,r2
 400b834:	80c01415 	stw	r3,80(r16)
 400b838:	dfc00117 	ldw	ra,4(sp)
 400b83c:	dc000017 	ldw	r16,0(sp)
 400b840:	dec00204 	addi	sp,sp,8
 400b844:	f800283a 	ret
 400b848:	80c0030b 	ldhu	r3,12(r16)
 400b84c:	18fbffcc 	andi	r3,r3,61439
 400b850:	80c0030d 	sth	r3,12(r16)
 400b854:	dfc00117 	ldw	ra,4(sp)
 400b858:	dc000017 	ldw	r16,0(sp)
 400b85c:	dec00204 	addi	sp,sp,8
 400b860:	f800283a 	ret

0400b864 <__seofread>:
 400b864:	0005883a 	mov	r2,zero
 400b868:	f800283a 	ret

0400b86c <__swrite>:
 400b86c:	2880030b 	ldhu	r2,12(r5)
 400b870:	defffb04 	addi	sp,sp,-20
 400b874:	dcc00315 	stw	r19,12(sp)
 400b878:	dc800215 	stw	r18,8(sp)
 400b87c:	dc400115 	stw	r17,4(sp)
 400b880:	dc000015 	stw	r16,0(sp)
 400b884:	dfc00415 	stw	ra,16(sp)
 400b888:	10c0400c 	andi	r3,r2,256
 400b88c:	2821883a 	mov	r16,r5
 400b890:	2023883a 	mov	r17,r4
 400b894:	3025883a 	mov	r18,r6
 400b898:	3827883a 	mov	r19,r7
 400b89c:	18000526 	beq	r3,zero,400b8b4 <__swrite+0x48>
 400b8a0:	2940038f 	ldh	r5,14(r5)
 400b8a4:	01c00084 	movi	r7,2
 400b8a8:	000d883a 	mov	r6,zero
 400b8ac:	400d7c40 	call	400d7c4 <_lseek_r>
 400b8b0:	8080030b 	ldhu	r2,12(r16)
 400b8b4:	8140038f 	ldh	r5,14(r16)
 400b8b8:	10bbffcc 	andi	r2,r2,61439
 400b8bc:	980f883a 	mov	r7,r19
 400b8c0:	900d883a 	mov	r6,r18
 400b8c4:	8809883a 	mov	r4,r17
 400b8c8:	8080030d 	sth	r2,12(r16)
 400b8cc:	dfc00417 	ldw	ra,16(sp)
 400b8d0:	dcc00317 	ldw	r19,12(sp)
 400b8d4:	dc800217 	ldw	r18,8(sp)
 400b8d8:	dc400117 	ldw	r17,4(sp)
 400b8dc:	dc000017 	ldw	r16,0(sp)
 400b8e0:	dec00504 	addi	sp,sp,20
 400b8e4:	400d2781 	jmpi	400d278 <_write_r>

0400b8e8 <__sseek>:
 400b8e8:	defffe04 	addi	sp,sp,-8
 400b8ec:	dc000015 	stw	r16,0(sp)
 400b8f0:	2821883a 	mov	r16,r5
 400b8f4:	2940038f 	ldh	r5,14(r5)
 400b8f8:	dfc00115 	stw	ra,4(sp)
 400b8fc:	400d7c40 	call	400d7c4 <_lseek_r>
 400b900:	00ffffc4 	movi	r3,-1
 400b904:	10c00826 	beq	r2,r3,400b928 <__sseek+0x40>
 400b908:	80c0030b 	ldhu	r3,12(r16)
 400b90c:	80801415 	stw	r2,80(r16)
 400b910:	18c40014 	ori	r3,r3,4096
 400b914:	80c0030d 	sth	r3,12(r16)
 400b918:	dfc00117 	ldw	ra,4(sp)
 400b91c:	dc000017 	ldw	r16,0(sp)
 400b920:	dec00204 	addi	sp,sp,8
 400b924:	f800283a 	ret
 400b928:	80c0030b 	ldhu	r3,12(r16)
 400b92c:	18fbffcc 	andi	r3,r3,61439
 400b930:	80c0030d 	sth	r3,12(r16)
 400b934:	dfc00117 	ldw	ra,4(sp)
 400b938:	dc000017 	ldw	r16,0(sp)
 400b93c:	dec00204 	addi	sp,sp,8
 400b940:	f800283a 	ret

0400b944 <__sclose>:
 400b944:	2940038f 	ldh	r5,14(r5)
 400b948:	400d2d81 	jmpi	400d2d8 <_close_r>

0400b94c <strcmp>:
 400b94c:	2144b03a 	or	r2,r4,r5
 400b950:	108000cc 	andi	r2,r2,3
 400b954:	1000171e 	bne	r2,zero,400b9b4 <strcmp+0x68>
 400b958:	20800017 	ldw	r2,0(r4)
 400b95c:	28c00017 	ldw	r3,0(r5)
 400b960:	10c0141e 	bne	r2,r3,400b9b4 <strcmp+0x68>
 400b964:	027fbff4 	movhi	r9,65279
 400b968:	4a7fbfc4 	addi	r9,r9,-257
 400b96c:	0086303a 	nor	r3,zero,r2
 400b970:	02202074 	movhi	r8,32897
 400b974:	1245883a 	add	r2,r2,r9
 400b978:	42202004 	addi	r8,r8,-32640
 400b97c:	10c4703a 	and	r2,r2,r3
 400b980:	1204703a 	and	r2,r2,r8
 400b984:	10000226 	beq	r2,zero,400b990 <strcmp+0x44>
 400b988:	00002306 	br	400ba18 <strcmp+0xcc>
 400b98c:	1000221e 	bne	r2,zero,400ba18 <strcmp+0xcc>
 400b990:	21000104 	addi	r4,r4,4
 400b994:	20c00017 	ldw	r3,0(r4)
 400b998:	29400104 	addi	r5,r5,4
 400b99c:	29800017 	ldw	r6,0(r5)
 400b9a0:	1a4f883a 	add	r7,r3,r9
 400b9a4:	00c4303a 	nor	r2,zero,r3
 400b9a8:	3884703a 	and	r2,r7,r2
 400b9ac:	1204703a 	and	r2,r2,r8
 400b9b0:	19bff626 	beq	r3,r6,400b98c <__alt_data_end+0xfc00b98c>
 400b9b4:	20800003 	ldbu	r2,0(r4)
 400b9b8:	10c03fcc 	andi	r3,r2,255
 400b9bc:	18c0201c 	xori	r3,r3,128
 400b9c0:	18ffe004 	addi	r3,r3,-128
 400b9c4:	18000c26 	beq	r3,zero,400b9f8 <strcmp+0xac>
 400b9c8:	29800007 	ldb	r6,0(r5)
 400b9cc:	19800326 	beq	r3,r6,400b9dc <strcmp+0x90>
 400b9d0:	00001306 	br	400ba20 <strcmp+0xd4>
 400b9d4:	29800007 	ldb	r6,0(r5)
 400b9d8:	11800b1e 	bne	r2,r6,400ba08 <strcmp+0xbc>
 400b9dc:	21000044 	addi	r4,r4,1
 400b9e0:	20c00003 	ldbu	r3,0(r4)
 400b9e4:	29400044 	addi	r5,r5,1
 400b9e8:	18803fcc 	andi	r2,r3,255
 400b9ec:	1080201c 	xori	r2,r2,128
 400b9f0:	10bfe004 	addi	r2,r2,-128
 400b9f4:	103ff71e 	bne	r2,zero,400b9d4 <__alt_data_end+0xfc00b9d4>
 400b9f8:	0007883a 	mov	r3,zero
 400b9fc:	28800003 	ldbu	r2,0(r5)
 400ba00:	1885c83a 	sub	r2,r3,r2
 400ba04:	f800283a 	ret
 400ba08:	28800003 	ldbu	r2,0(r5)
 400ba0c:	18c03fcc 	andi	r3,r3,255
 400ba10:	1885c83a 	sub	r2,r3,r2
 400ba14:	f800283a 	ret
 400ba18:	0005883a 	mov	r2,zero
 400ba1c:	f800283a 	ret
 400ba20:	10c03fcc 	andi	r3,r2,255
 400ba24:	003ff506 	br	400b9fc <__alt_data_end+0xfc00b9fc>

0400ba28 <__sprint_r.part.0>:
 400ba28:	28801917 	ldw	r2,100(r5)
 400ba2c:	defff604 	addi	sp,sp,-40
 400ba30:	dd400515 	stw	r21,20(sp)
 400ba34:	dfc00915 	stw	ra,36(sp)
 400ba38:	df000815 	stw	fp,32(sp)
 400ba3c:	ddc00715 	stw	r23,28(sp)
 400ba40:	dd800615 	stw	r22,24(sp)
 400ba44:	dd000415 	stw	r20,16(sp)
 400ba48:	dcc00315 	stw	r19,12(sp)
 400ba4c:	dc800215 	stw	r18,8(sp)
 400ba50:	dc400115 	stw	r17,4(sp)
 400ba54:	dc000015 	stw	r16,0(sp)
 400ba58:	1088000c 	andi	r2,r2,8192
 400ba5c:	302b883a 	mov	r21,r6
 400ba60:	10002e26 	beq	r2,zero,400bb1c <__sprint_r.part.0+0xf4>
 400ba64:	30800217 	ldw	r2,8(r6)
 400ba68:	35800017 	ldw	r22,0(r6)
 400ba6c:	10002926 	beq	r2,zero,400bb14 <__sprint_r.part.0+0xec>
 400ba70:	2827883a 	mov	r19,r5
 400ba74:	2029883a 	mov	r20,r4
 400ba78:	b5c00104 	addi	r23,r22,4
 400ba7c:	04bfffc4 	movi	r18,-1
 400ba80:	bc400017 	ldw	r17,0(r23)
 400ba84:	b4000017 	ldw	r16,0(r22)
 400ba88:	0039883a 	mov	fp,zero
 400ba8c:	8822d0ba 	srli	r17,r17,2
 400ba90:	8800031e 	bne	r17,zero,400baa0 <__sprint_r.part.0+0x78>
 400ba94:	00001806 	br	400baf8 <__sprint_r.part.0+0xd0>
 400ba98:	84000104 	addi	r16,r16,4
 400ba9c:	8f001526 	beq	r17,fp,400baf4 <__sprint_r.part.0+0xcc>
 400baa0:	81400017 	ldw	r5,0(r16)
 400baa4:	980d883a 	mov	r6,r19
 400baa8:	a009883a 	mov	r4,r20
 400baac:	400d6700 	call	400d670 <_fputwc_r>
 400bab0:	e7000044 	addi	fp,fp,1
 400bab4:	14bff81e 	bne	r2,r18,400ba98 <__alt_data_end+0xfc00ba98>
 400bab8:	9005883a 	mov	r2,r18
 400babc:	a8000215 	stw	zero,8(r21)
 400bac0:	a8000115 	stw	zero,4(r21)
 400bac4:	dfc00917 	ldw	ra,36(sp)
 400bac8:	df000817 	ldw	fp,32(sp)
 400bacc:	ddc00717 	ldw	r23,28(sp)
 400bad0:	dd800617 	ldw	r22,24(sp)
 400bad4:	dd400517 	ldw	r21,20(sp)
 400bad8:	dd000417 	ldw	r20,16(sp)
 400badc:	dcc00317 	ldw	r19,12(sp)
 400bae0:	dc800217 	ldw	r18,8(sp)
 400bae4:	dc400117 	ldw	r17,4(sp)
 400bae8:	dc000017 	ldw	r16,0(sp)
 400baec:	dec00a04 	addi	sp,sp,40
 400baf0:	f800283a 	ret
 400baf4:	a8800217 	ldw	r2,8(r21)
 400baf8:	8c63883a 	add	r17,r17,r17
 400bafc:	8c63883a 	add	r17,r17,r17
 400bb00:	1445c83a 	sub	r2,r2,r17
 400bb04:	a8800215 	stw	r2,8(r21)
 400bb08:	b5800204 	addi	r22,r22,8
 400bb0c:	bdc00204 	addi	r23,r23,8
 400bb10:	103fdb1e 	bne	r2,zero,400ba80 <__alt_data_end+0xfc00ba80>
 400bb14:	0005883a 	mov	r2,zero
 400bb18:	003fe806 	br	400babc <__alt_data_end+0xfc00babc>
 400bb1c:	4008a200 	call	4008a20 <__sfvwrite_r>
 400bb20:	003fe606 	br	400babc <__alt_data_end+0xfc00babc>

0400bb24 <__sprint_r>:
 400bb24:	30c00217 	ldw	r3,8(r6)
 400bb28:	18000126 	beq	r3,zero,400bb30 <__sprint_r+0xc>
 400bb2c:	400ba281 	jmpi	400ba28 <__sprint_r.part.0>
 400bb30:	30000115 	stw	zero,4(r6)
 400bb34:	0005883a 	mov	r2,zero
 400bb38:	f800283a 	ret

0400bb3c <___vfiprintf_internal_r>:
 400bb3c:	deffca04 	addi	sp,sp,-216
 400bb40:	dd403115 	stw	r21,196(sp)
 400bb44:	dfc03515 	stw	ra,212(sp)
 400bb48:	df003415 	stw	fp,208(sp)
 400bb4c:	ddc03315 	stw	r23,204(sp)
 400bb50:	dd803215 	stw	r22,200(sp)
 400bb54:	dd003015 	stw	r20,192(sp)
 400bb58:	dcc02f15 	stw	r19,188(sp)
 400bb5c:	dc802e15 	stw	r18,184(sp)
 400bb60:	dc402d15 	stw	r17,180(sp)
 400bb64:	dc002c15 	stw	r16,176(sp)
 400bb68:	d9002115 	stw	r4,132(sp)
 400bb6c:	d9402015 	stw	r5,128(sp)
 400bb70:	d9c02215 	stw	r7,136(sp)
 400bb74:	302b883a 	mov	r21,r6
 400bb78:	20000226 	beq	r4,zero,400bb84 <___vfiprintf_internal_r+0x48>
 400bb7c:	20800e17 	ldw	r2,56(r4)
 400bb80:	1000cf26 	beq	r2,zero,400bec0 <___vfiprintf_internal_r+0x384>
 400bb84:	d8c02017 	ldw	r3,128(sp)
 400bb88:	1880030b 	ldhu	r2,12(r3)
 400bb8c:	10c8000c 	andi	r3,r2,8192
 400bb90:	1800071e 	bne	r3,zero,400bbb0 <___vfiprintf_internal_r+0x74>
 400bb94:	d9402017 	ldw	r5,128(sp)
 400bb98:	00f7ffc4 	movi	r3,-8193
 400bb9c:	10880014 	ori	r2,r2,8192
 400bba0:	29001917 	ldw	r4,100(r5)
 400bba4:	2880030d 	sth	r2,12(r5)
 400bba8:	20c6703a 	and	r3,r4,r3
 400bbac:	28c01915 	stw	r3,100(r5)
 400bbb0:	10c0020c 	andi	r3,r2,8
 400bbb4:	1800a526 	beq	r3,zero,400be4c <___vfiprintf_internal_r+0x310>
 400bbb8:	d9002017 	ldw	r4,128(sp)
 400bbbc:	20c00417 	ldw	r3,16(r4)
 400bbc0:	1800a226 	beq	r3,zero,400be4c <___vfiprintf_internal_r+0x310>
 400bbc4:	1080068c 	andi	r2,r2,26
 400bbc8:	00c00284 	movi	r3,10
 400bbcc:	10c0a826 	beq	r2,r3,400be70 <___vfiprintf_internal_r+0x334>
 400bbd0:	d9001a04 	addi	r4,sp,104
 400bbd4:	d94019c4 	addi	r5,sp,103
 400bbd8:	04810074 	movhi	r18,1025
 400bbdc:	2145c83a 	sub	r2,r4,r5
 400bbe0:	9497cc04 	addi	r18,r18,24368
 400bbe4:	d9001e15 	stw	r4,120(sp)
 400bbe8:	d9401f15 	stw	r5,124(sp)
 400bbec:	dec01a15 	stw	sp,104(sp)
 400bbf0:	d8001c15 	stw	zero,112(sp)
 400bbf4:	d8001b15 	stw	zero,108(sp)
 400bbf8:	d811883a 	mov	r8,sp
 400bbfc:	d8002615 	stw	zero,152(sp)
 400bc00:	d8002415 	stw	zero,144(sp)
 400bc04:	d8802815 	stw	r2,160(sp)
 400bc08:	a82d883a 	mov	r22,r21
 400bc0c:	b0800007 	ldb	r2,0(r22)
 400bc10:	10040d26 	beq	r2,zero,400cc48 <___vfiprintf_internal_r+0x110c>
 400bc14:	00c00944 	movi	r3,37
 400bc18:	b029883a 	mov	r20,r22
 400bc1c:	10c0021e 	bne	r2,r3,400bc28 <___vfiprintf_internal_r+0xec>
 400bc20:	00001606 	br	400bc7c <___vfiprintf_internal_r+0x140>
 400bc24:	10c00326 	beq	r2,r3,400bc34 <___vfiprintf_internal_r+0xf8>
 400bc28:	a5000044 	addi	r20,r20,1
 400bc2c:	a0800007 	ldb	r2,0(r20)
 400bc30:	103ffc1e 	bne	r2,zero,400bc24 <__alt_data_end+0xfc00bc24>
 400bc34:	a5a1c83a 	sub	r16,r20,r22
 400bc38:	80001026 	beq	r16,zero,400bc7c <___vfiprintf_internal_r+0x140>
 400bc3c:	d8c01c17 	ldw	r3,112(sp)
 400bc40:	d8801b17 	ldw	r2,108(sp)
 400bc44:	45800015 	stw	r22,0(r8)
 400bc48:	80c7883a 	add	r3,r16,r3
 400bc4c:	10800044 	addi	r2,r2,1
 400bc50:	44000115 	stw	r16,4(r8)
 400bc54:	d8c01c15 	stw	r3,112(sp)
 400bc58:	d8801b15 	stw	r2,108(sp)
 400bc5c:	010001c4 	movi	r4,7
 400bc60:	2080750e 	bge	r4,r2,400be38 <___vfiprintf_internal_r+0x2fc>
 400bc64:	1803951e 	bne	r3,zero,400cabc <___vfiprintf_internal_r+0xf80>
 400bc68:	d8c02417 	ldw	r3,144(sp)
 400bc6c:	d8001b15 	stw	zero,108(sp)
 400bc70:	d811883a 	mov	r8,sp
 400bc74:	1c07883a 	add	r3,r3,r16
 400bc78:	d8c02415 	stw	r3,144(sp)
 400bc7c:	a0800007 	ldb	r2,0(r20)
 400bc80:	1002e026 	beq	r2,zero,400c804 <___vfiprintf_internal_r+0xcc8>
 400bc84:	a5800044 	addi	r22,r20,1
 400bc88:	a0c00047 	ldb	r3,1(r20)
 400bc8c:	d8001d85 	stb	zero,118(sp)
 400bc90:	0027883a 	mov	r19,zero
 400bc94:	d8002305 	stb	zero,140(sp)
 400bc98:	043fffc4 	movi	r16,-1
 400bc9c:	d8002515 	stw	zero,148(sp)
 400bca0:	0023883a 	mov	r17,zero
 400bca4:	05001604 	movi	r20,88
 400bca8:	05400244 	movi	r21,9
 400bcac:	402f883a 	mov	r23,r8
 400bcb0:	b5800044 	addi	r22,r22,1
 400bcb4:	18bff804 	addi	r2,r3,-32
 400bcb8:	a0827736 	bltu	r20,r2,400c698 <___vfiprintf_internal_r+0xb5c>
 400bcbc:	100490ba 	slli	r2,r2,2
 400bcc0:	01010074 	movhi	r4,1025
 400bcc4:	212f3504 	addi	r4,r4,-17196
 400bcc8:	1105883a 	add	r2,r2,r4
 400bccc:	10800017 	ldw	r2,0(r2)
 400bcd0:	1000683a 	jmp	r2
 400bcd4:	0400c398 	cmpnei	r16,zero,782
 400bcd8:	0400c698 	cmpnei	r16,zero,794
 400bcdc:	0400c698 	cmpnei	r16,zero,794
 400bce0:	0400c3b4 	movhi	r16,782
 400bce4:	0400c698 	cmpnei	r16,zero,794
 400bce8:	0400c698 	cmpnei	r16,zero,794
 400bcec:	0400c698 	cmpnei	r16,zero,794
 400bcf0:	0400c698 	cmpnei	r16,zero,794
 400bcf4:	0400c698 	cmpnei	r16,zero,794
 400bcf8:	0400c698 	cmpnei	r16,zero,794
 400bcfc:	0400c5bc 	xorhi	r16,zero,790
 400bd00:	0400c5e0 	cmpeqi	r16,zero,791
 400bd04:	0400c698 	cmpnei	r16,zero,794
 400bd08:	0400bed8 	cmpnei	r16,zero,763
 400bd0c:	0400c5f4 	movhi	r16,791
 400bd10:	0400c698 	cmpnei	r16,zero,794
 400bd14:	0400c3c0 	call	400c3c <__reset-0x3bff3c4>
 400bd18:	0400c3cc 	andi	r16,zero,783
 400bd1c:	0400c3cc 	andi	r16,zero,783
 400bd20:	0400c3cc 	andi	r16,zero,783
 400bd24:	0400c3cc 	andi	r16,zero,783
 400bd28:	0400c3cc 	andi	r16,zero,783
 400bd2c:	0400c3cc 	andi	r16,zero,783
 400bd30:	0400c3cc 	andi	r16,zero,783
 400bd34:	0400c3cc 	andi	r16,zero,783
 400bd38:	0400c3cc 	andi	r16,zero,783
 400bd3c:	0400c698 	cmpnei	r16,zero,794
 400bd40:	0400c698 	cmpnei	r16,zero,794
 400bd44:	0400c698 	cmpnei	r16,zero,794
 400bd48:	0400c698 	cmpnei	r16,zero,794
 400bd4c:	0400c698 	cmpnei	r16,zero,794
 400bd50:	0400c698 	cmpnei	r16,zero,794
 400bd54:	0400c698 	cmpnei	r16,zero,794
 400bd58:	0400c698 	cmpnei	r16,zero,794
 400bd5c:	0400c698 	cmpnei	r16,zero,794
 400bd60:	0400c698 	cmpnei	r16,zero,794
 400bd64:	0400c40c 	andi	r16,zero,784
 400bd68:	0400c698 	cmpnei	r16,zero,794
 400bd6c:	0400c698 	cmpnei	r16,zero,794
 400bd70:	0400c698 	cmpnei	r16,zero,794
 400bd74:	0400c698 	cmpnei	r16,zero,794
 400bd78:	0400c698 	cmpnei	r16,zero,794
 400bd7c:	0400c698 	cmpnei	r16,zero,794
 400bd80:	0400c698 	cmpnei	r16,zero,794
 400bd84:	0400c698 	cmpnei	r16,zero,794
 400bd88:	0400c698 	cmpnei	r16,zero,794
 400bd8c:	0400c698 	cmpnei	r16,zero,794
 400bd90:	0400c448 	cmpgei	r16,zero,785
 400bd94:	0400c698 	cmpnei	r16,zero,794
 400bd98:	0400c698 	cmpnei	r16,zero,794
 400bd9c:	0400c698 	cmpnei	r16,zero,794
 400bda0:	0400c698 	cmpnei	r16,zero,794
 400bda4:	0400c698 	cmpnei	r16,zero,794
 400bda8:	0400c4a4 	muli	r16,zero,786
 400bdac:	0400c698 	cmpnei	r16,zero,794
 400bdb0:	0400c698 	cmpnei	r16,zero,794
 400bdb4:	0400c518 	cmpnei	r16,zero,788
 400bdb8:	0400c698 	cmpnei	r16,zero,794
 400bdbc:	0400c698 	cmpnei	r16,zero,794
 400bdc0:	0400c698 	cmpnei	r16,zero,794
 400bdc4:	0400c698 	cmpnei	r16,zero,794
 400bdc8:	0400c698 	cmpnei	r16,zero,794
 400bdcc:	0400c698 	cmpnei	r16,zero,794
 400bdd0:	0400c698 	cmpnei	r16,zero,794
 400bdd4:	0400c698 	cmpnei	r16,zero,794
 400bdd8:	0400c698 	cmpnei	r16,zero,794
 400bddc:	0400c698 	cmpnei	r16,zero,794
 400bde0:	0400c2c0 	call	400c2c <__reset-0x3bff3d4>
 400bde4:	0400c2f0 	cmpltui	r16,zero,779
 400bde8:	0400c698 	cmpnei	r16,zero,794
 400bdec:	0400c698 	cmpnei	r16,zero,794
 400bdf0:	0400c698 	cmpnei	r16,zero,794
 400bdf4:	0400c640 	call	400c64 <__reset-0x3bff39c>
 400bdf8:	0400c2f0 	cmpltui	r16,zero,779
 400bdfc:	0400c698 	cmpnei	r16,zero,794
 400be00:	0400c698 	cmpnei	r16,zero,794
 400be04:	0400c198 	cmpnei	r16,zero,774
 400be08:	0400c698 	cmpnei	r16,zero,794
 400be0c:	0400c1ac 	andhi	r16,zero,774
 400be10:	0400c1e4 	muli	r16,zero,775
 400be14:	0400bee4 	muli	r16,zero,763
 400be18:	0400c18c 	andi	r16,zero,774
 400be1c:	0400c698 	cmpnei	r16,zero,794
 400be20:	0400c558 	cmpnei	r16,zero,789
 400be24:	0400c698 	cmpnei	r16,zero,794
 400be28:	0400c5a4 	muli	r16,zero,790
 400be2c:	0400c698 	cmpnei	r16,zero,794
 400be30:	0400c698 	cmpnei	r16,zero,794
 400be34:	0400c268 	cmpgeui	r16,zero,777
 400be38:	42000204 	addi	r8,r8,8
 400be3c:	d8c02417 	ldw	r3,144(sp)
 400be40:	1c07883a 	add	r3,r3,r16
 400be44:	d8c02415 	stw	r3,144(sp)
 400be48:	003f8c06 	br	400bc7c <__alt_data_end+0xfc00bc7c>
 400be4c:	d9402017 	ldw	r5,128(sp)
 400be50:	d9002117 	ldw	r4,132(sp)
 400be54:	40065900 	call	4006590 <__swsetup_r>
 400be58:	1003c11e 	bne	r2,zero,400cd60 <___vfiprintf_internal_r+0x1224>
 400be5c:	d9402017 	ldw	r5,128(sp)
 400be60:	00c00284 	movi	r3,10
 400be64:	2880030b 	ldhu	r2,12(r5)
 400be68:	1080068c 	andi	r2,r2,26
 400be6c:	10ff581e 	bne	r2,r3,400bbd0 <__alt_data_end+0xfc00bbd0>
 400be70:	d8c02017 	ldw	r3,128(sp)
 400be74:	1880038f 	ldh	r2,14(r3)
 400be78:	103f5516 	blt	r2,zero,400bbd0 <__alt_data_end+0xfc00bbd0>
 400be7c:	d9c02217 	ldw	r7,136(sp)
 400be80:	d9002117 	ldw	r4,132(sp)
 400be84:	a80d883a 	mov	r6,r21
 400be88:	180b883a 	mov	r5,r3
 400be8c:	400d0640 	call	400d064 <__sbprintf>
 400be90:	dfc03517 	ldw	ra,212(sp)
 400be94:	df003417 	ldw	fp,208(sp)
 400be98:	ddc03317 	ldw	r23,204(sp)
 400be9c:	dd803217 	ldw	r22,200(sp)
 400bea0:	dd403117 	ldw	r21,196(sp)
 400bea4:	dd003017 	ldw	r20,192(sp)
 400bea8:	dcc02f17 	ldw	r19,188(sp)
 400beac:	dc802e17 	ldw	r18,184(sp)
 400beb0:	dc402d17 	ldw	r17,180(sp)
 400beb4:	dc002c17 	ldw	r16,176(sp)
 400beb8:	dec03604 	addi	sp,sp,216
 400bebc:	f800283a 	ret
 400bec0:	400859c0 	call	400859c <__sinit>
 400bec4:	003f2f06 	br	400bb84 <__alt_data_end+0xfc00bb84>
 400bec8:	d8c02517 	ldw	r3,148(sp)
 400becc:	d8802215 	stw	r2,136(sp)
 400bed0:	00c7c83a 	sub	r3,zero,r3
 400bed4:	d8c02515 	stw	r3,148(sp)
 400bed8:	8c400114 	ori	r17,r17,4
 400bedc:	b0c00007 	ldb	r3,0(r22)
 400bee0:	003f7306 	br	400bcb0 <__alt_data_end+0xfc00bcb0>
 400bee4:	00800c04 	movi	r2,48
 400bee8:	d9402217 	ldw	r5,136(sp)
 400beec:	d8801d05 	stb	r2,116(sp)
 400bef0:	00801e04 	movi	r2,120
 400bef4:	d8801d45 	stb	r2,117(sp)
 400bef8:	d8001d85 	stb	zero,118(sp)
 400befc:	b811883a 	mov	r8,r23
 400bf00:	28c00104 	addi	r3,r5,4
 400bf04:	2cc00017 	ldw	r19,0(r5)
 400bf08:	0029883a 	mov	r20,zero
 400bf0c:	88800094 	ori	r2,r17,2
 400bf10:	80032516 	blt	r16,zero,400cba8 <___vfiprintf_internal_r+0x106c>
 400bf14:	00bfdfc4 	movi	r2,-129
 400bf18:	88a2703a 	and	r17,r17,r2
 400bf1c:	d8c02215 	stw	r3,136(sp)
 400bf20:	8c400094 	ori	r17,r17,2
 400bf24:	98032a1e 	bne	r19,zero,400cbd0 <___vfiprintf_internal_r+0x1094>
 400bf28:	00810074 	movhi	r2,1025
 400bf2c:	10976b04 	addi	r2,r2,23980
 400bf30:	d8802615 	stw	r2,152(sp)
 400bf34:	002b883a 	mov	r21,zero
 400bf38:	8001741e 	bne	r16,zero,400c50c <___vfiprintf_internal_r+0x9d0>
 400bf3c:	0021883a 	mov	r16,zero
 400bf40:	0029883a 	mov	r20,zero
 400bf44:	ddc01a04 	addi	r23,sp,104
 400bf48:	8027883a 	mov	r19,r16
 400bf4c:	8500010e 	bge	r16,r20,400bf54 <___vfiprintf_internal_r+0x418>
 400bf50:	a027883a 	mov	r19,r20
 400bf54:	ad403fcc 	andi	r21,r21,255
 400bf58:	ad40201c 	xori	r21,r21,128
 400bf5c:	ad7fe004 	addi	r21,r21,-128
 400bf60:	a8000126 	beq	r21,zero,400bf68 <___vfiprintf_internal_r+0x42c>
 400bf64:	9cc00044 	addi	r19,r19,1
 400bf68:	89c0008c 	andi	r7,r17,2
 400bf6c:	38000126 	beq	r7,zero,400bf74 <___vfiprintf_internal_r+0x438>
 400bf70:	9cc00084 	addi	r19,r19,2
 400bf74:	88c0210c 	andi	r3,r17,132
 400bf78:	1801dd1e 	bne	r3,zero,400c6f0 <___vfiprintf_internal_r+0xbb4>
 400bf7c:	d9402517 	ldw	r5,148(sp)
 400bf80:	2cebc83a 	sub	r21,r5,r19
 400bf84:	0541da0e 	bge	zero,r21,400c6f0 <___vfiprintf_internal_r+0xbb4>
 400bf88:	07000404 	movi	fp,16
 400bf8c:	d8801c17 	ldw	r2,112(sp)
 400bf90:	e543be0e 	bge	fp,r21,400ce8c <___vfiprintf_internal_r+0x1350>
 400bf94:	01410074 	movhi	r5,1025
 400bf98:	2957d004 	addi	r5,r5,24384
 400bf9c:	dc002715 	stw	r16,156(sp)
 400bfa0:	d9801b17 	ldw	r6,108(sp)
 400bfa4:	a821883a 	mov	r16,r21
 400bfa8:	d9402315 	stw	r5,140(sp)
 400bfac:	028001c4 	movi	r10,7
 400bfb0:	d9c02915 	stw	r7,164(sp)
 400bfb4:	182b883a 	mov	r21,r3
 400bfb8:	00000506 	br	400bfd0 <___vfiprintf_internal_r+0x494>
 400bfbc:	31000084 	addi	r4,r6,2
 400bfc0:	42000204 	addi	r8,r8,8
 400bfc4:	180d883a 	mov	r6,r3
 400bfc8:	843ffc04 	addi	r16,r16,-16
 400bfcc:	e4000f0e 	bge	fp,r16,400c00c <___vfiprintf_internal_r+0x4d0>
 400bfd0:	01010074 	movhi	r4,1025
 400bfd4:	10800404 	addi	r2,r2,16
 400bfd8:	30c00044 	addi	r3,r6,1
 400bfdc:	2117d004 	addi	r4,r4,24384
 400bfe0:	41000015 	stw	r4,0(r8)
 400bfe4:	47000115 	stw	fp,4(r8)
 400bfe8:	d8801c15 	stw	r2,112(sp)
 400bfec:	d8c01b15 	stw	r3,108(sp)
 400bff0:	50fff20e 	bge	r10,r3,400bfbc <__alt_data_end+0xfc00bfbc>
 400bff4:	1001b21e 	bne	r2,zero,400c6c0 <___vfiprintf_internal_r+0xb84>
 400bff8:	843ffc04 	addi	r16,r16,-16
 400bffc:	000d883a 	mov	r6,zero
 400c000:	01000044 	movi	r4,1
 400c004:	d811883a 	mov	r8,sp
 400c008:	e43ff116 	blt	fp,r16,400bfd0 <__alt_data_end+0xfc00bfd0>
 400c00c:	a807883a 	mov	r3,r21
 400c010:	d9c02917 	ldw	r7,164(sp)
 400c014:	802b883a 	mov	r21,r16
 400c018:	dc002717 	ldw	r16,156(sp)
 400c01c:	d9402317 	ldw	r5,140(sp)
 400c020:	a885883a 	add	r2,r21,r2
 400c024:	45400115 	stw	r21,4(r8)
 400c028:	41400015 	stw	r5,0(r8)
 400c02c:	d8801c15 	stw	r2,112(sp)
 400c030:	d9001b15 	stw	r4,108(sp)
 400c034:	014001c4 	movi	r5,7
 400c038:	29026216 	blt	r5,r4,400c9c4 <___vfiprintf_internal_r+0xe88>
 400c03c:	d9801d87 	ldb	r6,118(sp)
 400c040:	42000204 	addi	r8,r8,8
 400c044:	21400044 	addi	r5,r4,1
 400c048:	3001ae1e 	bne	r6,zero,400c704 <___vfiprintf_internal_r+0xbc8>
 400c04c:	3801bb26 	beq	r7,zero,400c73c <___vfiprintf_internal_r+0xc00>
 400c050:	d9001d04 	addi	r4,sp,116
 400c054:	10800084 	addi	r2,r2,2
 400c058:	41000015 	stw	r4,0(r8)
 400c05c:	01000084 	movi	r4,2
 400c060:	41000115 	stw	r4,4(r8)
 400c064:	d8801c15 	stw	r2,112(sp)
 400c068:	d9401b15 	stw	r5,108(sp)
 400c06c:	010001c4 	movi	r4,7
 400c070:	2142680e 	bge	r4,r5,400ca14 <___vfiprintf_internal_r+0xed8>
 400c074:	1002b11e 	bne	r2,zero,400cb3c <___vfiprintf_internal_r+0x1000>
 400c078:	01802004 	movi	r6,128
 400c07c:	01400044 	movi	r5,1
 400c080:	0009883a 	mov	r4,zero
 400c084:	d811883a 	mov	r8,sp
 400c088:	1981ae1e 	bne	r3,r6,400c744 <___vfiprintf_internal_r+0xc08>
 400c08c:	d8c02517 	ldw	r3,148(sp)
 400c090:	1cf9c83a 	sub	fp,r3,r19
 400c094:	0701ab0e 	bge	zero,fp,400c744 <___vfiprintf_internal_r+0xc08>
 400c098:	05400404 	movi	r21,16
 400c09c:	af03a90e 	bge	r21,fp,400cf44 <___vfiprintf_internal_r+0x1408>
 400c0a0:	01410074 	movhi	r5,1025
 400c0a4:	2957cc04 	addi	r5,r5,24368
 400c0a8:	d9402315 	stw	r5,140(sp)
 400c0ac:	01c001c4 	movi	r7,7
 400c0b0:	00000506 	br	400c0c8 <___vfiprintf_internal_r+0x58c>
 400c0b4:	21800084 	addi	r6,r4,2
 400c0b8:	42000204 	addi	r8,r8,8
 400c0bc:	1809883a 	mov	r4,r3
 400c0c0:	e73ffc04 	addi	fp,fp,-16
 400c0c4:	af000d0e 	bge	r21,fp,400c0fc <___vfiprintf_internal_r+0x5c0>
 400c0c8:	10800404 	addi	r2,r2,16
 400c0cc:	20c00044 	addi	r3,r4,1
 400c0d0:	44800015 	stw	r18,0(r8)
 400c0d4:	45400115 	stw	r21,4(r8)
 400c0d8:	d8801c15 	stw	r2,112(sp)
 400c0dc:	d8c01b15 	stw	r3,108(sp)
 400c0e0:	38fff40e 	bge	r7,r3,400c0b4 <__alt_data_end+0xfc00c0b4>
 400c0e4:	10022b1e 	bne	r2,zero,400c994 <___vfiprintf_internal_r+0xe58>
 400c0e8:	e73ffc04 	addi	fp,fp,-16
 400c0ec:	01800044 	movi	r6,1
 400c0f0:	0009883a 	mov	r4,zero
 400c0f4:	d811883a 	mov	r8,sp
 400c0f8:	af3ff316 	blt	r21,fp,400c0c8 <__alt_data_end+0xfc00c0c8>
 400c0fc:	d8c02317 	ldw	r3,140(sp)
 400c100:	1705883a 	add	r2,r2,fp
 400c104:	47000115 	stw	fp,4(r8)
 400c108:	40c00015 	stw	r3,0(r8)
 400c10c:	d8801c15 	stw	r2,112(sp)
 400c110:	d9801b15 	stw	r6,108(sp)
 400c114:	00c001c4 	movi	r3,7
 400c118:	19829416 	blt	r3,r6,400cb6c <___vfiprintf_internal_r+0x1030>
 400c11c:	8521c83a 	sub	r16,r16,r20
 400c120:	42000204 	addi	r8,r8,8
 400c124:	31400044 	addi	r5,r6,1
 400c128:	3009883a 	mov	r4,r6
 400c12c:	04018716 	blt	zero,r16,400c74c <___vfiprintf_internal_r+0xc10>
 400c130:	a085883a 	add	r2,r20,r2
 400c134:	45c00015 	stw	r23,0(r8)
 400c138:	45000115 	stw	r20,4(r8)
 400c13c:	d8801c15 	stw	r2,112(sp)
 400c140:	d9401b15 	stw	r5,108(sp)
 400c144:	00c001c4 	movi	r3,7
 400c148:	1941c20e 	bge	r3,r5,400c854 <___vfiprintf_internal_r+0xd18>
 400c14c:	1002531e 	bne	r2,zero,400ca9c <___vfiprintf_internal_r+0xf60>
 400c150:	d8001b15 	stw	zero,108(sp)
 400c154:	8c40010c 	andi	r17,r17,4
 400c158:	88023226 	beq	r17,zero,400ca24 <___vfiprintf_internal_r+0xee8>
 400c15c:	d9002517 	ldw	r4,148(sp)
 400c160:	24e3c83a 	sub	r17,r4,r19
 400c164:	04432916 	blt	zero,r17,400ce0c <___vfiprintf_internal_r+0x12d0>
 400c168:	d8802517 	ldw	r2,148(sp)
 400c16c:	14c0010e 	bge	r2,r19,400c174 <___vfiprintf_internal_r+0x638>
 400c170:	9805883a 	mov	r2,r19
 400c174:	d8c02417 	ldw	r3,144(sp)
 400c178:	1887883a 	add	r3,r3,r2
 400c17c:	d8c02415 	stw	r3,144(sp)
 400c180:	d8001b15 	stw	zero,108(sp)
 400c184:	d811883a 	mov	r8,sp
 400c188:	003ea006 	br	400bc0c <__alt_data_end+0xfc00bc0c>
 400c18c:	8c400814 	ori	r17,r17,32
 400c190:	b0c00007 	ldb	r3,0(r22)
 400c194:	003ec606 	br	400bcb0 <__alt_data_end+0xfc00bcb0>
 400c198:	b0c00007 	ldb	r3,0(r22)
 400c19c:	00801b04 	movi	r2,108
 400c1a0:	18832026 	beq	r3,r2,400ce24 <___vfiprintf_internal_r+0x12e8>
 400c1a4:	8c400414 	ori	r17,r17,16
 400c1a8:	003ec106 	br	400bcb0 <__alt_data_end+0xfc00bcb0>
 400c1ac:	9cc03fcc 	andi	r19,r19,255
 400c1b0:	b811883a 	mov	r8,r23
 400c1b4:	9803981e 	bne	r19,zero,400d018 <___vfiprintf_internal_r+0x14dc>
 400c1b8:	8880080c 	andi	r2,r17,32
 400c1bc:	1002be26 	beq	r2,zero,400ccb8 <___vfiprintf_internal_r+0x117c>
 400c1c0:	d9002217 	ldw	r4,136(sp)
 400c1c4:	d9402417 	ldw	r5,144(sp)
 400c1c8:	20800017 	ldw	r2,0(r4)
 400c1cc:	2807d7fa 	srai	r3,r5,31
 400c1d0:	21000104 	addi	r4,r4,4
 400c1d4:	d9002215 	stw	r4,136(sp)
 400c1d8:	11400015 	stw	r5,0(r2)
 400c1dc:	10c00115 	stw	r3,4(r2)
 400c1e0:	003e8a06 	br	400bc0c <__alt_data_end+0xfc00bc0c>
 400c1e4:	9cc03fcc 	andi	r19,r19,255
 400c1e8:	b811883a 	mov	r8,r23
 400c1ec:	9803871e 	bne	r19,zero,400d00c <___vfiprintf_internal_r+0x14d0>
 400c1f0:	8880080c 	andi	r2,r17,32
 400c1f4:	10009a26 	beq	r2,zero,400c460 <___vfiprintf_internal_r+0x924>
 400c1f8:	d9002217 	ldw	r4,136(sp)
 400c1fc:	d8001d85 	stb	zero,118(sp)
 400c200:	20800204 	addi	r2,r4,8
 400c204:	24c00017 	ldw	r19,0(r4)
 400c208:	25000117 	ldw	r20,4(r4)
 400c20c:	8002a416 	blt	r16,zero,400cca0 <___vfiprintf_internal_r+0x1164>
 400c210:	013fdfc4 	movi	r4,-129
 400c214:	9d06b03a 	or	r3,r19,r20
 400c218:	d8802215 	stw	r2,136(sp)
 400c21c:	8922703a 	and	r17,r17,r4
 400c220:	18009b26 	beq	r3,zero,400c490 <___vfiprintf_internal_r+0x954>
 400c224:	002b883a 	mov	r21,zero
 400c228:	ddc01a04 	addi	r23,sp,104
 400c22c:	9806d0fa 	srli	r3,r19,3
 400c230:	a008977a 	slli	r4,r20,29
 400c234:	a028d0fa 	srli	r20,r20,3
 400c238:	9cc001cc 	andi	r19,r19,7
 400c23c:	98800c04 	addi	r2,r19,48
 400c240:	bdffffc4 	addi	r23,r23,-1
 400c244:	20e6b03a 	or	r19,r4,r3
 400c248:	b8800005 	stb	r2,0(r23)
 400c24c:	9d06b03a 	or	r3,r19,r20
 400c250:	183ff61e 	bne	r3,zero,400c22c <__alt_data_end+0xfc00c22c>
 400c254:	88c0004c 	andi	r3,r17,1
 400c258:	18021f1e 	bne	r3,zero,400cad8 <___vfiprintf_internal_r+0xf9c>
 400c25c:	d9401e17 	ldw	r5,120(sp)
 400c260:	2de9c83a 	sub	r20,r5,r23
 400c264:	003f3806 	br	400bf48 <__alt_data_end+0xfc00bf48>
 400c268:	9cc03fcc 	andi	r19,r19,255
 400c26c:	b811883a 	mov	r8,r23
 400c270:	98034f1e 	bne	r19,zero,400cfb0 <___vfiprintf_internal_r+0x1474>
 400c274:	00810074 	movhi	r2,1025
 400c278:	10976b04 	addi	r2,r2,23980
 400c27c:	d8802615 	stw	r2,152(sp)
 400c280:	8880080c 	andi	r2,r17,32
 400c284:	1000ac26 	beq	r2,zero,400c538 <___vfiprintf_internal_r+0x9fc>
 400c288:	d9002217 	ldw	r4,136(sp)
 400c28c:	24c00017 	ldw	r19,0(r4)
 400c290:	25000117 	ldw	r20,4(r4)
 400c294:	21000204 	addi	r4,r4,8
 400c298:	d9002215 	stw	r4,136(sp)
 400c29c:	8880004c 	andi	r2,r17,1
 400c2a0:	1001e726 	beq	r2,zero,400ca40 <___vfiprintf_internal_r+0xf04>
 400c2a4:	9d04b03a 	or	r2,r19,r20
 400c2a8:	10025c1e 	bne	r2,zero,400cc1c <___vfiprintf_internal_r+0x10e0>
 400c2ac:	d8001d85 	stb	zero,118(sp)
 400c2b0:	80024416 	blt	r16,zero,400cbc4 <___vfiprintf_internal_r+0x1088>
 400c2b4:	00bfdfc4 	movi	r2,-129
 400c2b8:	88a2703a 	and	r17,r17,r2
 400c2bc:	003f1d06 	br	400bf34 <__alt_data_end+0xfc00bf34>
 400c2c0:	d8c02217 	ldw	r3,136(sp)
 400c2c4:	04c00044 	movi	r19,1
 400c2c8:	b811883a 	mov	r8,r23
 400c2cc:	18800017 	ldw	r2,0(r3)
 400c2d0:	18c00104 	addi	r3,r3,4
 400c2d4:	d8001d85 	stb	zero,118(sp)
 400c2d8:	d8801005 	stb	r2,64(sp)
 400c2dc:	d8c02215 	stw	r3,136(sp)
 400c2e0:	9829883a 	mov	r20,r19
 400c2e4:	ddc01004 	addi	r23,sp,64
 400c2e8:	0021883a 	mov	r16,zero
 400c2ec:	003f1e06 	br	400bf68 <__alt_data_end+0xfc00bf68>
 400c2f0:	9cc03fcc 	andi	r19,r19,255
 400c2f4:	b811883a 	mov	r8,r23
 400c2f8:	9803331e 	bne	r19,zero,400cfc8 <___vfiprintf_internal_r+0x148c>
 400c2fc:	8880080c 	andi	r2,r17,32
 400c300:	10004826 	beq	r2,zero,400c424 <___vfiprintf_internal_r+0x8e8>
 400c304:	d9002217 	ldw	r4,136(sp)
 400c308:	20800117 	ldw	r2,4(r4)
 400c30c:	24c00017 	ldw	r19,0(r4)
 400c310:	21000204 	addi	r4,r4,8
 400c314:	d9002215 	stw	r4,136(sp)
 400c318:	1029883a 	mov	r20,r2
 400c31c:	10024c16 	blt	r2,zero,400cc50 <___vfiprintf_internal_r+0x1114>
 400c320:	dd401d83 	ldbu	r21,118(sp)
 400c324:	80007116 	blt	r16,zero,400c4ec <___vfiprintf_internal_r+0x9b0>
 400c328:	00ffdfc4 	movi	r3,-129
 400c32c:	9d04b03a 	or	r2,r19,r20
 400c330:	88e2703a 	and	r17,r17,r3
 400c334:	1000d126 	beq	r2,zero,400c67c <___vfiprintf_internal_r+0xb40>
 400c338:	a0023526 	beq	r20,zero,400cc10 <___vfiprintf_internal_r+0x10d4>
 400c33c:	ddc01a04 	addi	r23,sp,104
 400c340:	4039883a 	mov	fp,r8
 400c344:	9809883a 	mov	r4,r19
 400c348:	a00b883a 	mov	r5,r20
 400c34c:	01800284 	movi	r6,10
 400c350:	000f883a 	mov	r7,zero
 400c354:	400e0680 	call	400e068 <__umoddi3>
 400c358:	10800c04 	addi	r2,r2,48
 400c35c:	bdffffc4 	addi	r23,r23,-1
 400c360:	9809883a 	mov	r4,r19
 400c364:	a00b883a 	mov	r5,r20
 400c368:	b8800005 	stb	r2,0(r23)
 400c36c:	01800284 	movi	r6,10
 400c370:	000f883a 	mov	r7,zero
 400c374:	400da6c0 	call	400da6c <__udivdi3>
 400c378:	1027883a 	mov	r19,r2
 400c37c:	10c4b03a 	or	r2,r2,r3
 400c380:	1829883a 	mov	r20,r3
 400c384:	103fef1e 	bne	r2,zero,400c344 <__alt_data_end+0xfc00c344>
 400c388:	d9001e17 	ldw	r4,120(sp)
 400c38c:	e011883a 	mov	r8,fp
 400c390:	25e9c83a 	sub	r20,r4,r23
 400c394:	003eec06 	br	400bf48 <__alt_data_end+0xfc00bf48>
 400c398:	d8802307 	ldb	r2,140(sp)
 400c39c:	1002361e 	bne	r2,zero,400cc78 <___vfiprintf_internal_r+0x113c>
 400c3a0:	00c00804 	movi	r3,32
 400c3a4:	d8c02305 	stb	r3,140(sp)
 400c3a8:	04c00044 	movi	r19,1
 400c3ac:	b0c00007 	ldb	r3,0(r22)
 400c3b0:	003e3f06 	br	400bcb0 <__alt_data_end+0xfc00bcb0>
 400c3b4:	8c400054 	ori	r17,r17,1
 400c3b8:	b0c00007 	ldb	r3,0(r22)
 400c3bc:	003e3c06 	br	400bcb0 <__alt_data_end+0xfc00bcb0>
 400c3c0:	8c402014 	ori	r17,r17,128
 400c3c4:	b0c00007 	ldb	r3,0(r22)
 400c3c8:	003e3906 	br	400bcb0 <__alt_data_end+0xfc00bcb0>
 400c3cc:	dc002715 	stw	r16,156(sp)
 400c3d0:	d8002515 	stw	zero,148(sp)
 400c3d4:	1f3ff404 	addi	fp,r3,-48
 400c3d8:	0009883a 	mov	r4,zero
 400c3dc:	b021883a 	mov	r16,r22
 400c3e0:	01400284 	movi	r5,10
 400c3e4:	40034280 	call	4003428 <__mulsi3>
 400c3e8:	80c00007 	ldb	r3,0(r16)
 400c3ec:	e089883a 	add	r4,fp,r2
 400c3f0:	b5800044 	addi	r22,r22,1
 400c3f4:	1f3ff404 	addi	fp,r3,-48
 400c3f8:	b021883a 	mov	r16,r22
 400c3fc:	af3ff82e 	bgeu	r21,fp,400c3e0 <__alt_data_end+0xfc00c3e0>
 400c400:	d9002515 	stw	r4,148(sp)
 400c404:	dc002717 	ldw	r16,156(sp)
 400c408:	003e2a06 	br	400bcb4 <__alt_data_end+0xfc00bcb4>
 400c40c:	9cc03fcc 	andi	r19,r19,255
 400c410:	b811883a 	mov	r8,r23
 400c414:	9802e91e 	bne	r19,zero,400cfbc <___vfiprintf_internal_r+0x1480>
 400c418:	8c400414 	ori	r17,r17,16
 400c41c:	8880080c 	andi	r2,r17,32
 400c420:	103fb81e 	bne	r2,zero,400c304 <__alt_data_end+0xfc00c304>
 400c424:	8880040c 	andi	r2,r17,16
 400c428:	10022e26 	beq	r2,zero,400cce4 <___vfiprintf_internal_r+0x11a8>
 400c42c:	d9402217 	ldw	r5,136(sp)
 400c430:	2cc00017 	ldw	r19,0(r5)
 400c434:	29400104 	addi	r5,r5,4
 400c438:	d9402215 	stw	r5,136(sp)
 400c43c:	9829d7fa 	srai	r20,r19,31
 400c440:	a005883a 	mov	r2,r20
 400c444:	003fb506 	br	400c31c <__alt_data_end+0xfc00c31c>
 400c448:	9cc03fcc 	andi	r19,r19,255
 400c44c:	b811883a 	mov	r8,r23
 400c450:	9802fa1e 	bne	r19,zero,400d03c <___vfiprintf_internal_r+0x1500>
 400c454:	8c400414 	ori	r17,r17,16
 400c458:	8880080c 	andi	r2,r17,32
 400c45c:	103f661e 	bne	r2,zero,400c1f8 <__alt_data_end+0xfc00c1f8>
 400c460:	8880040c 	andi	r2,r17,16
 400c464:	10020626 	beq	r2,zero,400cc80 <___vfiprintf_internal_r+0x1144>
 400c468:	d9402217 	ldw	r5,136(sp)
 400c46c:	d8001d85 	stb	zero,118(sp)
 400c470:	0029883a 	mov	r20,zero
 400c474:	28800104 	addi	r2,r5,4
 400c478:	2cc00017 	ldw	r19,0(r5)
 400c47c:	80020816 	blt	r16,zero,400cca0 <___vfiprintf_internal_r+0x1164>
 400c480:	00ffdfc4 	movi	r3,-129
 400c484:	d8802215 	stw	r2,136(sp)
 400c488:	88e2703a 	and	r17,r17,r3
 400c48c:	983f651e 	bne	r19,zero,400c224 <__alt_data_end+0xfc00c224>
 400c490:	002b883a 	mov	r21,zero
 400c494:	8002cf26 	beq	r16,zero,400cfd4 <___vfiprintf_internal_r+0x1498>
 400c498:	0027883a 	mov	r19,zero
 400c49c:	0029883a 	mov	r20,zero
 400c4a0:	003f6106 	br	400c228 <__alt_data_end+0xfc00c228>
 400c4a4:	9cc03fcc 	andi	r19,r19,255
 400c4a8:	b811883a 	mov	r8,r23
 400c4ac:	9802e01e 	bne	r19,zero,400d030 <___vfiprintf_internal_r+0x14f4>
 400c4b0:	8c400414 	ori	r17,r17,16
 400c4b4:	8880080c 	andi	r2,r17,32
 400c4b8:	1000641e 	bne	r2,zero,400c64c <___vfiprintf_internal_r+0xb10>
 400c4bc:	8880040c 	andi	r2,r17,16
 400c4c0:	1001c81e 	bne	r2,zero,400cbe4 <___vfiprintf_internal_r+0x10a8>
 400c4c4:	8880100c 	andi	r2,r17,64
 400c4c8:	d8001d85 	stb	zero,118(sp)
 400c4cc:	1002281e 	bne	r2,zero,400cd70 <___vfiprintf_internal_r+0x1234>
 400c4d0:	d9002217 	ldw	r4,136(sp)
 400c4d4:	0029883a 	mov	r20,zero
 400c4d8:	20800104 	addi	r2,r4,4
 400c4dc:	24c00017 	ldw	r19,0(r4)
 400c4e0:	8001c60e 	bge	r16,zero,400cbfc <___vfiprintf_internal_r+0x10c0>
 400c4e4:	d8802215 	stw	r2,136(sp)
 400c4e8:	002b883a 	mov	r21,zero
 400c4ec:	9d04b03a 	or	r2,r19,r20
 400c4f0:	103f911e 	bne	r2,zero,400c338 <__alt_data_end+0xfc00c338>
 400c4f4:	00800044 	movi	r2,1
 400c4f8:	10803fcc 	andi	r2,r2,255
 400c4fc:	00c00044 	movi	r3,1
 400c500:	10c05f26 	beq	r2,r3,400c680 <___vfiprintf_internal_r+0xb44>
 400c504:	00c00084 	movi	r3,2
 400c508:	10ffe31e 	bne	r2,r3,400c498 <__alt_data_end+0xfc00c498>
 400c50c:	0027883a 	mov	r19,zero
 400c510:	0029883a 	mov	r20,zero
 400c514:	00015106 	br	400ca5c <___vfiprintf_internal_r+0xf20>
 400c518:	9cc03fcc 	andi	r19,r19,255
 400c51c:	b811883a 	mov	r8,r23
 400c520:	9802c01e 	bne	r19,zero,400d024 <___vfiprintf_internal_r+0x14e8>
 400c524:	01410074 	movhi	r5,1025
 400c528:	29576604 	addi	r5,r5,23960
 400c52c:	d9402615 	stw	r5,152(sp)
 400c530:	8880080c 	andi	r2,r17,32
 400c534:	103f541e 	bne	r2,zero,400c288 <__alt_data_end+0xfc00c288>
 400c538:	8880040c 	andi	r2,r17,16
 400c53c:	1001f226 	beq	r2,zero,400cd08 <___vfiprintf_internal_r+0x11cc>
 400c540:	d9402217 	ldw	r5,136(sp)
 400c544:	0029883a 	mov	r20,zero
 400c548:	2cc00017 	ldw	r19,0(r5)
 400c54c:	29400104 	addi	r5,r5,4
 400c550:	d9402215 	stw	r5,136(sp)
 400c554:	003f5106 	br	400c29c <__alt_data_end+0xfc00c29c>
 400c558:	d8c02217 	ldw	r3,136(sp)
 400c55c:	b811883a 	mov	r8,r23
 400c560:	d8001d85 	stb	zero,118(sp)
 400c564:	1dc00017 	ldw	r23,0(r3)
 400c568:	1f000104 	addi	fp,r3,4
 400c56c:	b8025926 	beq	r23,zero,400ced4 <___vfiprintf_internal_r+0x1398>
 400c570:	80023316 	blt	r16,zero,400ce40 <___vfiprintf_internal_r+0x1304>
 400c574:	800d883a 	mov	r6,r16
 400c578:	000b883a 	mov	r5,zero
 400c57c:	b809883a 	mov	r4,r23
 400c580:	da002a15 	stw	r8,168(sp)
 400c584:	4009b140 	call	4009b14 <memchr>
 400c588:	da002a17 	ldw	r8,168(sp)
 400c58c:	10026826 	beq	r2,zero,400cf30 <___vfiprintf_internal_r+0x13f4>
 400c590:	15e9c83a 	sub	r20,r2,r23
 400c594:	dd401d83 	ldbu	r21,118(sp)
 400c598:	df002215 	stw	fp,136(sp)
 400c59c:	0021883a 	mov	r16,zero
 400c5a0:	003e6906 	br	400bf48 <__alt_data_end+0xfc00bf48>
 400c5a4:	9cc03fcc 	andi	r19,r19,255
 400c5a8:	b811883a 	mov	r8,r23
 400c5ac:	983fc126 	beq	r19,zero,400c4b4 <__alt_data_end+0xfc00c4b4>
 400c5b0:	d8c02303 	ldbu	r3,140(sp)
 400c5b4:	d8c01d85 	stb	r3,118(sp)
 400c5b8:	003fbe06 	br	400c4b4 <__alt_data_end+0xfc00c4b4>
 400c5bc:	d9002217 	ldw	r4,136(sp)
 400c5c0:	d9402217 	ldw	r5,136(sp)
 400c5c4:	21000017 	ldw	r4,0(r4)
 400c5c8:	28800104 	addi	r2,r5,4
 400c5cc:	d9002515 	stw	r4,148(sp)
 400c5d0:	203e3d16 	blt	r4,zero,400bec8 <__alt_data_end+0xfc00bec8>
 400c5d4:	d8802215 	stw	r2,136(sp)
 400c5d8:	b0c00007 	ldb	r3,0(r22)
 400c5dc:	003db406 	br	400bcb0 <__alt_data_end+0xfc00bcb0>
 400c5e0:	00c00ac4 	movi	r3,43
 400c5e4:	d8c02305 	stb	r3,140(sp)
 400c5e8:	04c00044 	movi	r19,1
 400c5ec:	b0c00007 	ldb	r3,0(r22)
 400c5f0:	003daf06 	br	400bcb0 <__alt_data_end+0xfc00bcb0>
 400c5f4:	b0c00007 	ldb	r3,0(r22)
 400c5f8:	01000a84 	movi	r4,42
 400c5fc:	b4000044 	addi	r16,r22,1
 400c600:	19025e26 	beq	r3,r4,400cf7c <___vfiprintf_internal_r+0x1440>
 400c604:	1f3ff404 	addi	fp,r3,-48
 400c608:	0009883a 	mov	r4,zero
 400c60c:	af025236 	bltu	r21,fp,400cf58 <___vfiprintf_internal_r+0x141c>
 400c610:	01400284 	movi	r5,10
 400c614:	40034280 	call	4003428 <__mulsi3>
 400c618:	80c00007 	ldb	r3,0(r16)
 400c61c:	1709883a 	add	r4,r2,fp
 400c620:	85800044 	addi	r22,r16,1
 400c624:	1f3ff404 	addi	fp,r3,-48
 400c628:	b021883a 	mov	r16,r22
 400c62c:	af3ff82e 	bgeu	r21,fp,400c610 <__alt_data_end+0xfc00c610>
 400c630:	2021883a 	mov	r16,r4
 400c634:	203d9f0e 	bge	r4,zero,400bcb4 <__alt_data_end+0xfc00bcb4>
 400c638:	043fffc4 	movi	r16,-1
 400c63c:	003d9d06 	br	400bcb4 <__alt_data_end+0xfc00bcb4>
 400c640:	8c401014 	ori	r17,r17,64
 400c644:	b0c00007 	ldb	r3,0(r22)
 400c648:	003d9906 	br	400bcb0 <__alt_data_end+0xfc00bcb0>
 400c64c:	d9002217 	ldw	r4,136(sp)
 400c650:	d8001d85 	stb	zero,118(sp)
 400c654:	20c00204 	addi	r3,r4,8
 400c658:	24c00017 	ldw	r19,0(r4)
 400c65c:	25000117 	ldw	r20,4(r4)
 400c660:	8001e716 	blt	r16,zero,400ce00 <___vfiprintf_internal_r+0x12c4>
 400c664:	013fdfc4 	movi	r4,-129
 400c668:	9d04b03a 	or	r2,r19,r20
 400c66c:	d8c02215 	stw	r3,136(sp)
 400c670:	8922703a 	and	r17,r17,r4
 400c674:	002b883a 	mov	r21,zero
 400c678:	103f2f1e 	bne	r2,zero,400c338 <__alt_data_end+0xfc00c338>
 400c67c:	803e2f26 	beq	r16,zero,400bf3c <__alt_data_end+0xfc00bf3c>
 400c680:	0027883a 	mov	r19,zero
 400c684:	9cc00c04 	addi	r19,r19,48
 400c688:	dcc019c5 	stb	r19,103(sp)
 400c68c:	dd002817 	ldw	r20,160(sp)
 400c690:	ddc019c4 	addi	r23,sp,103
 400c694:	003e2c06 	br	400bf48 <__alt_data_end+0xfc00bf48>
 400c698:	9cc03fcc 	andi	r19,r19,255
 400c69c:	b811883a 	mov	r8,r23
 400c6a0:	9802571e 	bne	r19,zero,400d000 <___vfiprintf_internal_r+0x14c4>
 400c6a4:	18005726 	beq	r3,zero,400c804 <___vfiprintf_internal_r+0xcc8>
 400c6a8:	04c00044 	movi	r19,1
 400c6ac:	d8c01005 	stb	r3,64(sp)
 400c6b0:	d8001d85 	stb	zero,118(sp)
 400c6b4:	9829883a 	mov	r20,r19
 400c6b8:	ddc01004 	addi	r23,sp,64
 400c6bc:	003f0a06 	br	400c2e8 <__alt_data_end+0xfc00c2e8>
 400c6c0:	d9402017 	ldw	r5,128(sp)
 400c6c4:	d9002117 	ldw	r4,132(sp)
 400c6c8:	d9801a04 	addi	r6,sp,104
 400c6cc:	da802a15 	stw	r10,168(sp)
 400c6d0:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400c6d4:	da802a17 	ldw	r10,168(sp)
 400c6d8:	1000501e 	bne	r2,zero,400c81c <___vfiprintf_internal_r+0xce0>
 400c6dc:	d9801b17 	ldw	r6,108(sp)
 400c6e0:	d8801c17 	ldw	r2,112(sp)
 400c6e4:	d811883a 	mov	r8,sp
 400c6e8:	31000044 	addi	r4,r6,1
 400c6ec:	003e3606 	br	400bfc8 <__alt_data_end+0xfc00bfc8>
 400c6f0:	d9001b17 	ldw	r4,108(sp)
 400c6f4:	d8801c17 	ldw	r2,112(sp)
 400c6f8:	21400044 	addi	r5,r4,1
 400c6fc:	d9801d87 	ldb	r6,118(sp)
 400c700:	303e5226 	beq	r6,zero,400c04c <__alt_data_end+0xfc00c04c>
 400c704:	01800044 	movi	r6,1
 400c708:	d9001d84 	addi	r4,sp,118
 400c70c:	1185883a 	add	r2,r2,r6
 400c710:	41000015 	stw	r4,0(r8)
 400c714:	41800115 	stw	r6,4(r8)
 400c718:	d8801c15 	stw	r2,112(sp)
 400c71c:	d9401b15 	stw	r5,108(sp)
 400c720:	010001c4 	movi	r4,7
 400c724:	2140b00e 	bge	r4,r5,400c9e8 <___vfiprintf_internal_r+0xeac>
 400c728:	1000f61e 	bne	r2,zero,400cb04 <___vfiprintf_internal_r+0xfc8>
 400c72c:	3800b31e 	bne	r7,zero,400c9fc <___vfiprintf_internal_r+0xec0>
 400c730:	0009883a 	mov	r4,zero
 400c734:	300b883a 	mov	r5,r6
 400c738:	d811883a 	mov	r8,sp
 400c73c:	01802004 	movi	r6,128
 400c740:	19be5226 	beq	r3,r6,400c08c <__alt_data_end+0xfc00c08c>
 400c744:	8521c83a 	sub	r16,r16,r20
 400c748:	043e790e 	bge	zero,r16,400c130 <__alt_data_end+0xfc00c130>
 400c74c:	05400404 	movi	r21,16
 400c750:	ac01b00e 	bge	r21,r16,400ce14 <___vfiprintf_internal_r+0x12d8>
 400c754:	01410074 	movhi	r5,1025
 400c758:	2957cc04 	addi	r5,r5,24368
 400c75c:	d9402315 	stw	r5,140(sp)
 400c760:	070001c4 	movi	fp,7
 400c764:	00000506 	br	400c77c <___vfiprintf_internal_r+0xc40>
 400c768:	21400084 	addi	r5,r4,2
 400c76c:	42000204 	addi	r8,r8,8
 400c770:	1809883a 	mov	r4,r3
 400c774:	843ffc04 	addi	r16,r16,-16
 400c778:	ac000d0e 	bge	r21,r16,400c7b0 <___vfiprintf_internal_r+0xc74>
 400c77c:	10800404 	addi	r2,r2,16
 400c780:	20c00044 	addi	r3,r4,1
 400c784:	44800015 	stw	r18,0(r8)
 400c788:	45400115 	stw	r21,4(r8)
 400c78c:	d8801c15 	stw	r2,112(sp)
 400c790:	d8c01b15 	stw	r3,108(sp)
 400c794:	e0fff40e 	bge	fp,r3,400c768 <__alt_data_end+0xfc00c768>
 400c798:	1000101e 	bne	r2,zero,400c7dc <___vfiprintf_internal_r+0xca0>
 400c79c:	843ffc04 	addi	r16,r16,-16
 400c7a0:	01400044 	movi	r5,1
 400c7a4:	0009883a 	mov	r4,zero
 400c7a8:	d811883a 	mov	r8,sp
 400c7ac:	ac3ff316 	blt	r21,r16,400c77c <__alt_data_end+0xfc00c77c>
 400c7b0:	d8c02317 	ldw	r3,140(sp)
 400c7b4:	1405883a 	add	r2,r2,r16
 400c7b8:	44000115 	stw	r16,4(r8)
 400c7bc:	40c00015 	stw	r3,0(r8)
 400c7c0:	d8801c15 	stw	r2,112(sp)
 400c7c4:	d9401b15 	stw	r5,108(sp)
 400c7c8:	00c001c4 	movi	r3,7
 400c7cc:	19401916 	blt	r3,r5,400c834 <___vfiprintf_internal_r+0xcf8>
 400c7d0:	42000204 	addi	r8,r8,8
 400c7d4:	29400044 	addi	r5,r5,1
 400c7d8:	003e5506 	br	400c130 <__alt_data_end+0xfc00c130>
 400c7dc:	d9402017 	ldw	r5,128(sp)
 400c7e0:	d9002117 	ldw	r4,132(sp)
 400c7e4:	d9801a04 	addi	r6,sp,104
 400c7e8:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400c7ec:	10000b1e 	bne	r2,zero,400c81c <___vfiprintf_internal_r+0xce0>
 400c7f0:	d9001b17 	ldw	r4,108(sp)
 400c7f4:	d8801c17 	ldw	r2,112(sp)
 400c7f8:	d811883a 	mov	r8,sp
 400c7fc:	21400044 	addi	r5,r4,1
 400c800:	003fdc06 	br	400c774 <__alt_data_end+0xfc00c774>
 400c804:	d8801c17 	ldw	r2,112(sp)
 400c808:	10000426 	beq	r2,zero,400c81c <___vfiprintf_internal_r+0xce0>
 400c80c:	d9402017 	ldw	r5,128(sp)
 400c810:	d9002117 	ldw	r4,132(sp)
 400c814:	d9801a04 	addi	r6,sp,104
 400c818:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400c81c:	d9402017 	ldw	r5,128(sp)
 400c820:	2880030b 	ldhu	r2,12(r5)
 400c824:	1080100c 	andi	r2,r2,64
 400c828:	10014d1e 	bne	r2,zero,400cd60 <___vfiprintf_internal_r+0x1224>
 400c82c:	d8802417 	ldw	r2,144(sp)
 400c830:	003d9706 	br	400be90 <__alt_data_end+0xfc00be90>
 400c834:	1000d21e 	bne	r2,zero,400cb80 <___vfiprintf_internal_r+0x1044>
 400c838:	00c00044 	movi	r3,1
 400c83c:	a005883a 	mov	r2,r20
 400c840:	ddc00015 	stw	r23,0(sp)
 400c844:	dd000115 	stw	r20,4(sp)
 400c848:	dd001c15 	stw	r20,112(sp)
 400c84c:	d8c01b15 	stw	r3,108(sp)
 400c850:	d811883a 	mov	r8,sp
 400c854:	42000204 	addi	r8,r8,8
 400c858:	8c40010c 	andi	r17,r17,4
 400c85c:	88004026 	beq	r17,zero,400c960 <___vfiprintf_internal_r+0xe24>
 400c860:	d9002517 	ldw	r4,148(sp)
 400c864:	24e3c83a 	sub	r17,r4,r19
 400c868:	04403d0e 	bge	zero,r17,400c960 <___vfiprintf_internal_r+0xe24>
 400c86c:	04000404 	movi	r16,16
 400c870:	8441a90e 	bge	r16,r17,400cf18 <___vfiprintf_internal_r+0x13dc>
 400c874:	00c10074 	movhi	r3,1025
 400c878:	18d7d004 	addi	r3,r3,24384
 400c87c:	d9001b17 	ldw	r4,108(sp)
 400c880:	d8c02315 	stw	r3,140(sp)
 400c884:	050001c4 	movi	r20,7
 400c888:	dd402117 	ldw	r21,132(sp)
 400c88c:	ddc02017 	ldw	r23,128(sp)
 400c890:	00000506 	br	400c8a8 <___vfiprintf_internal_r+0xd6c>
 400c894:	21400084 	addi	r5,r4,2
 400c898:	42000204 	addi	r8,r8,8
 400c89c:	1809883a 	mov	r4,r3
 400c8a0:	8c7ffc04 	addi	r17,r17,-16
 400c8a4:	84400f0e 	bge	r16,r17,400c8e4 <___vfiprintf_internal_r+0xda8>
 400c8a8:	01410074 	movhi	r5,1025
 400c8ac:	10800404 	addi	r2,r2,16
 400c8b0:	20c00044 	addi	r3,r4,1
 400c8b4:	2957d004 	addi	r5,r5,24384
 400c8b8:	41400015 	stw	r5,0(r8)
 400c8bc:	44000115 	stw	r16,4(r8)
 400c8c0:	d8801c15 	stw	r2,112(sp)
 400c8c4:	d8c01b15 	stw	r3,108(sp)
 400c8c8:	a0fff20e 	bge	r20,r3,400c894 <__alt_data_end+0xfc00c894>
 400c8cc:	1000141e 	bne	r2,zero,400c920 <___vfiprintf_internal_r+0xde4>
 400c8d0:	8c7ffc04 	addi	r17,r17,-16
 400c8d4:	01400044 	movi	r5,1
 400c8d8:	0009883a 	mov	r4,zero
 400c8dc:	d811883a 	mov	r8,sp
 400c8e0:	847ff116 	blt	r16,r17,400c8a8 <__alt_data_end+0xfc00c8a8>
 400c8e4:	d8c02317 	ldw	r3,140(sp)
 400c8e8:	1445883a 	add	r2,r2,r17
 400c8ec:	44400115 	stw	r17,4(r8)
 400c8f0:	40c00015 	stw	r3,0(r8)
 400c8f4:	d8801c15 	stw	r2,112(sp)
 400c8f8:	d9401b15 	stw	r5,108(sp)
 400c8fc:	00c001c4 	movi	r3,7
 400c900:	1940170e 	bge	r3,r5,400c960 <___vfiprintf_internal_r+0xe24>
 400c904:	1000101e 	bne	r2,zero,400c948 <___vfiprintf_internal_r+0xe0c>
 400c908:	d8802517 	ldw	r2,148(sp)
 400c90c:	14c11616 	blt	r2,r19,400cd68 <___vfiprintf_internal_r+0x122c>
 400c910:	d9002417 	ldw	r4,144(sp)
 400c914:	2089883a 	add	r4,r4,r2
 400c918:	d9002415 	stw	r4,144(sp)
 400c91c:	003e1806 	br	400c180 <__alt_data_end+0xfc00c180>
 400c920:	d9801a04 	addi	r6,sp,104
 400c924:	b80b883a 	mov	r5,r23
 400c928:	a809883a 	mov	r4,r21
 400c92c:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400c930:	103fba1e 	bne	r2,zero,400c81c <__alt_data_end+0xfc00c81c>
 400c934:	d9001b17 	ldw	r4,108(sp)
 400c938:	d8801c17 	ldw	r2,112(sp)
 400c93c:	d811883a 	mov	r8,sp
 400c940:	21400044 	addi	r5,r4,1
 400c944:	003fd606 	br	400c8a0 <__alt_data_end+0xfc00c8a0>
 400c948:	d9402017 	ldw	r5,128(sp)
 400c94c:	d9002117 	ldw	r4,132(sp)
 400c950:	d9801a04 	addi	r6,sp,104
 400c954:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400c958:	103fb01e 	bne	r2,zero,400c81c <__alt_data_end+0xfc00c81c>
 400c95c:	d8801c17 	ldw	r2,112(sp)
 400c960:	d8c02517 	ldw	r3,148(sp)
 400c964:	1cc0010e 	bge	r3,r19,400c96c <___vfiprintf_internal_r+0xe30>
 400c968:	9807883a 	mov	r3,r19
 400c96c:	d9002417 	ldw	r4,144(sp)
 400c970:	20c9883a 	add	r4,r4,r3
 400c974:	d9002415 	stw	r4,144(sp)
 400c978:	103e0126 	beq	r2,zero,400c180 <__alt_data_end+0xfc00c180>
 400c97c:	d9402017 	ldw	r5,128(sp)
 400c980:	d9002117 	ldw	r4,132(sp)
 400c984:	d9801a04 	addi	r6,sp,104
 400c988:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400c98c:	103dfc26 	beq	r2,zero,400c180 <__alt_data_end+0xfc00c180>
 400c990:	003fa206 	br	400c81c <__alt_data_end+0xfc00c81c>
 400c994:	d9402017 	ldw	r5,128(sp)
 400c998:	d9002117 	ldw	r4,132(sp)
 400c99c:	d9801a04 	addi	r6,sp,104
 400c9a0:	d9c02b15 	stw	r7,172(sp)
 400c9a4:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400c9a8:	d9c02b17 	ldw	r7,172(sp)
 400c9ac:	103f9b1e 	bne	r2,zero,400c81c <__alt_data_end+0xfc00c81c>
 400c9b0:	d9001b17 	ldw	r4,108(sp)
 400c9b4:	d8801c17 	ldw	r2,112(sp)
 400c9b8:	d811883a 	mov	r8,sp
 400c9bc:	21800044 	addi	r6,r4,1
 400c9c0:	003dbf06 	br	400c0c0 <__alt_data_end+0xfc00c0c0>
 400c9c4:	1000d81e 	bne	r2,zero,400cd28 <___vfiprintf_internal_r+0x11ec>
 400c9c8:	d9001d87 	ldb	r4,118(sp)
 400c9cc:	20000a26 	beq	r4,zero,400c9f8 <___vfiprintf_internal_r+0xebc>
 400c9d0:	00800044 	movi	r2,1
 400c9d4:	d9001d84 	addi	r4,sp,118
 400c9d8:	100b883a 	mov	r5,r2
 400c9dc:	d9000015 	stw	r4,0(sp)
 400c9e0:	d8800115 	stw	r2,4(sp)
 400c9e4:	d811883a 	mov	r8,sp
 400c9e8:	2809883a 	mov	r4,r5
 400c9ec:	42000204 	addi	r8,r8,8
 400c9f0:	29400044 	addi	r5,r5,1
 400c9f4:	003d9506 	br	400c04c <__alt_data_end+0xfc00c04c>
 400c9f8:	3800fd26 	beq	r7,zero,400cdf0 <___vfiprintf_internal_r+0x12b4>
 400c9fc:	00800084 	movi	r2,2
 400ca00:	d9001d04 	addi	r4,sp,116
 400ca04:	d9000015 	stw	r4,0(sp)
 400ca08:	d8800115 	stw	r2,4(sp)
 400ca0c:	01400044 	movi	r5,1
 400ca10:	d811883a 	mov	r8,sp
 400ca14:	2809883a 	mov	r4,r5
 400ca18:	42000204 	addi	r8,r8,8
 400ca1c:	29400044 	addi	r5,r5,1
 400ca20:	003f4606 	br	400c73c <__alt_data_end+0xfc00c73c>
 400ca24:	d8802517 	ldw	r2,148(sp)
 400ca28:	14c0010e 	bge	r2,r19,400ca30 <___vfiprintf_internal_r+0xef4>
 400ca2c:	9805883a 	mov	r2,r19
 400ca30:	d9402417 	ldw	r5,144(sp)
 400ca34:	288b883a 	add	r5,r5,r2
 400ca38:	d9402415 	stw	r5,144(sp)
 400ca3c:	003dd006 	br	400c180 <__alt_data_end+0xfc00c180>
 400ca40:	d8001d85 	stb	zero,118(sp)
 400ca44:	80005d16 	blt	r16,zero,400cbbc <___vfiprintf_internal_r+0x1080>
 400ca48:	00ffdfc4 	movi	r3,-129
 400ca4c:	9d04b03a 	or	r2,r19,r20
 400ca50:	88e2703a 	and	r17,r17,r3
 400ca54:	103d3726 	beq	r2,zero,400bf34 <__alt_data_end+0xfc00bf34>
 400ca58:	002b883a 	mov	r21,zero
 400ca5c:	d9002617 	ldw	r4,152(sp)
 400ca60:	ddc01a04 	addi	r23,sp,104
 400ca64:	988003cc 	andi	r2,r19,15
 400ca68:	a006973a 	slli	r3,r20,28
 400ca6c:	2085883a 	add	r2,r4,r2
 400ca70:	9826d13a 	srli	r19,r19,4
 400ca74:	10800003 	ldbu	r2,0(r2)
 400ca78:	a028d13a 	srli	r20,r20,4
 400ca7c:	bdffffc4 	addi	r23,r23,-1
 400ca80:	1ce6b03a 	or	r19,r3,r19
 400ca84:	b8800005 	stb	r2,0(r23)
 400ca88:	9d04b03a 	or	r2,r19,r20
 400ca8c:	103ff51e 	bne	r2,zero,400ca64 <__alt_data_end+0xfc00ca64>
 400ca90:	d8801e17 	ldw	r2,120(sp)
 400ca94:	15e9c83a 	sub	r20,r2,r23
 400ca98:	003d2b06 	br	400bf48 <__alt_data_end+0xfc00bf48>
 400ca9c:	d9402017 	ldw	r5,128(sp)
 400caa0:	d9002117 	ldw	r4,132(sp)
 400caa4:	d9801a04 	addi	r6,sp,104
 400caa8:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400caac:	103f5b1e 	bne	r2,zero,400c81c <__alt_data_end+0xfc00c81c>
 400cab0:	d8801c17 	ldw	r2,112(sp)
 400cab4:	d811883a 	mov	r8,sp
 400cab8:	003f6706 	br	400c858 <__alt_data_end+0xfc00c858>
 400cabc:	d9402017 	ldw	r5,128(sp)
 400cac0:	d9002117 	ldw	r4,132(sp)
 400cac4:	d9801a04 	addi	r6,sp,104
 400cac8:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400cacc:	103f531e 	bne	r2,zero,400c81c <__alt_data_end+0xfc00c81c>
 400cad0:	d811883a 	mov	r8,sp
 400cad4:	003cd906 	br	400be3c <__alt_data_end+0xfc00be3c>
 400cad8:	10803fcc 	andi	r2,r2,255
 400cadc:	1080201c 	xori	r2,r2,128
 400cae0:	10bfe004 	addi	r2,r2,-128
 400cae4:	00c00c04 	movi	r3,48
 400cae8:	10ffe926 	beq	r2,r3,400ca90 <__alt_data_end+0xfc00ca90>
 400caec:	b8ffffc5 	stb	r3,-1(r23)
 400caf0:	d8c01e17 	ldw	r3,120(sp)
 400caf4:	b8bfffc4 	addi	r2,r23,-1
 400caf8:	102f883a 	mov	r23,r2
 400cafc:	18a9c83a 	sub	r20,r3,r2
 400cb00:	003d1106 	br	400bf48 <__alt_data_end+0xfc00bf48>
 400cb04:	d9402017 	ldw	r5,128(sp)
 400cb08:	d9002117 	ldw	r4,132(sp)
 400cb0c:	d9801a04 	addi	r6,sp,104
 400cb10:	d8c02a15 	stw	r3,168(sp)
 400cb14:	d9c02b15 	stw	r7,172(sp)
 400cb18:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400cb1c:	d8c02a17 	ldw	r3,168(sp)
 400cb20:	d9c02b17 	ldw	r7,172(sp)
 400cb24:	103f3d1e 	bne	r2,zero,400c81c <__alt_data_end+0xfc00c81c>
 400cb28:	d9001b17 	ldw	r4,108(sp)
 400cb2c:	d8801c17 	ldw	r2,112(sp)
 400cb30:	d811883a 	mov	r8,sp
 400cb34:	21400044 	addi	r5,r4,1
 400cb38:	003d4406 	br	400c04c <__alt_data_end+0xfc00c04c>
 400cb3c:	d9402017 	ldw	r5,128(sp)
 400cb40:	d9002117 	ldw	r4,132(sp)
 400cb44:	d9801a04 	addi	r6,sp,104
 400cb48:	d8c02a15 	stw	r3,168(sp)
 400cb4c:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400cb50:	d8c02a17 	ldw	r3,168(sp)
 400cb54:	103f311e 	bne	r2,zero,400c81c <__alt_data_end+0xfc00c81c>
 400cb58:	d9001b17 	ldw	r4,108(sp)
 400cb5c:	d8801c17 	ldw	r2,112(sp)
 400cb60:	d811883a 	mov	r8,sp
 400cb64:	21400044 	addi	r5,r4,1
 400cb68:	003ef406 	br	400c73c <__alt_data_end+0xfc00c73c>
 400cb6c:	1000bd1e 	bne	r2,zero,400ce64 <___vfiprintf_internal_r+0x1328>
 400cb70:	01400044 	movi	r5,1
 400cb74:	0009883a 	mov	r4,zero
 400cb78:	d811883a 	mov	r8,sp
 400cb7c:	003ef106 	br	400c744 <__alt_data_end+0xfc00c744>
 400cb80:	d9402017 	ldw	r5,128(sp)
 400cb84:	d9002117 	ldw	r4,132(sp)
 400cb88:	d9801a04 	addi	r6,sp,104
 400cb8c:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400cb90:	103f221e 	bne	r2,zero,400c81c <__alt_data_end+0xfc00c81c>
 400cb94:	d9401b17 	ldw	r5,108(sp)
 400cb98:	d8801c17 	ldw	r2,112(sp)
 400cb9c:	d811883a 	mov	r8,sp
 400cba0:	29400044 	addi	r5,r5,1
 400cba4:	003d6206 	br	400c130 <__alt_data_end+0xfc00c130>
 400cba8:	01410074 	movhi	r5,1025
 400cbac:	29576b04 	addi	r5,r5,23980
 400cbb0:	d9402615 	stw	r5,152(sp)
 400cbb4:	d8c02215 	stw	r3,136(sp)
 400cbb8:	1023883a 	mov	r17,r2
 400cbbc:	9d04b03a 	or	r2,r19,r20
 400cbc0:	103fa51e 	bne	r2,zero,400ca58 <__alt_data_end+0xfc00ca58>
 400cbc4:	002b883a 	mov	r21,zero
 400cbc8:	00800084 	movi	r2,2
 400cbcc:	003e4a06 	br	400c4f8 <__alt_data_end+0xfc00c4f8>
 400cbd0:	01410074 	movhi	r5,1025
 400cbd4:	29576b04 	addi	r5,r5,23980
 400cbd8:	002b883a 	mov	r21,zero
 400cbdc:	d9402615 	stw	r5,152(sp)
 400cbe0:	003f9e06 	br	400ca5c <__alt_data_end+0xfc00ca5c>
 400cbe4:	d9402217 	ldw	r5,136(sp)
 400cbe8:	d8001d85 	stb	zero,118(sp)
 400cbec:	0029883a 	mov	r20,zero
 400cbf0:	28800104 	addi	r2,r5,4
 400cbf4:	2cc00017 	ldw	r19,0(r5)
 400cbf8:	803e3a16 	blt	r16,zero,400c4e4 <__alt_data_end+0xfc00c4e4>
 400cbfc:	00ffdfc4 	movi	r3,-129
 400cc00:	d8802215 	stw	r2,136(sp)
 400cc04:	88e2703a 	and	r17,r17,r3
 400cc08:	002b883a 	mov	r21,zero
 400cc0c:	983e9b26 	beq	r19,zero,400c67c <__alt_data_end+0xfc00c67c>
 400cc10:	00800244 	movi	r2,9
 400cc14:	14fdc936 	bltu	r2,r19,400c33c <__alt_data_end+0xfc00c33c>
 400cc18:	003e9a06 	br	400c684 <__alt_data_end+0xfc00c684>
 400cc1c:	00800c04 	movi	r2,48
 400cc20:	d8c01d45 	stb	r3,117(sp)
 400cc24:	d8801d05 	stb	r2,116(sp)
 400cc28:	d8001d85 	stb	zero,118(sp)
 400cc2c:	88c00094 	ori	r3,r17,2
 400cc30:	80009c16 	blt	r16,zero,400cea4 <___vfiprintf_internal_r+0x1368>
 400cc34:	00bfdfc4 	movi	r2,-129
 400cc38:	88a2703a 	and	r17,r17,r2
 400cc3c:	8c400094 	ori	r17,r17,2
 400cc40:	002b883a 	mov	r21,zero
 400cc44:	003f8506 	br	400ca5c <__alt_data_end+0xfc00ca5c>
 400cc48:	b029883a 	mov	r20,r22
 400cc4c:	003c0b06 	br	400bc7c <__alt_data_end+0xfc00bc7c>
 400cc50:	04e7c83a 	sub	r19,zero,r19
 400cc54:	05400b44 	movi	r21,45
 400cc58:	9804c03a 	cmpne	r2,r19,zero
 400cc5c:	0529c83a 	sub	r20,zero,r20
 400cc60:	dd401d85 	stb	r21,118(sp)
 400cc64:	a0a9c83a 	sub	r20,r20,r2
 400cc68:	80009716 	blt	r16,zero,400cec8 <___vfiprintf_internal_r+0x138c>
 400cc6c:	00bfdfc4 	movi	r2,-129
 400cc70:	88a2703a 	and	r17,r17,r2
 400cc74:	003db006 	br	400c338 <__alt_data_end+0xfc00c338>
 400cc78:	b0c00007 	ldb	r3,0(r22)
 400cc7c:	003c0c06 	br	400bcb0 <__alt_data_end+0xfc00bcb0>
 400cc80:	8880100c 	andi	r2,r17,64
 400cc84:	d8001d85 	stb	zero,118(sp)
 400cc88:	1000461e 	bne	r2,zero,400cda4 <___vfiprintf_internal_r+0x1268>
 400cc8c:	d9002217 	ldw	r4,136(sp)
 400cc90:	0029883a 	mov	r20,zero
 400cc94:	20800104 	addi	r2,r4,4
 400cc98:	24c00017 	ldw	r19,0(r4)
 400cc9c:	803df80e 	bge	r16,zero,400c480 <__alt_data_end+0xfc00c480>
 400cca0:	9d06b03a 	or	r3,r19,r20
 400cca4:	d8802215 	stw	r2,136(sp)
 400cca8:	183d5e1e 	bne	r3,zero,400c224 <__alt_data_end+0xfc00c224>
 400ccac:	002b883a 	mov	r21,zero
 400ccb0:	0005883a 	mov	r2,zero
 400ccb4:	003e1006 	br	400c4f8 <__alt_data_end+0xfc00c4f8>
 400ccb8:	8880040c 	andi	r2,r17,16
 400ccbc:	1000321e 	bne	r2,zero,400cd88 <___vfiprintf_internal_r+0x124c>
 400ccc0:	8c40100c 	andi	r17,r17,64
 400ccc4:	88008d26 	beq	r17,zero,400cefc <___vfiprintf_internal_r+0x13c0>
 400ccc8:	d9402217 	ldw	r5,136(sp)
 400cccc:	d8c02417 	ldw	r3,144(sp)
 400ccd0:	28800017 	ldw	r2,0(r5)
 400ccd4:	29400104 	addi	r5,r5,4
 400ccd8:	d9402215 	stw	r5,136(sp)
 400ccdc:	10c0000d 	sth	r3,0(r2)
 400cce0:	003bca06 	br	400bc0c <__alt_data_end+0xfc00bc0c>
 400cce4:	8880100c 	andi	r2,r17,64
 400cce8:	10003a26 	beq	r2,zero,400cdd4 <___vfiprintf_internal_r+0x1298>
 400ccec:	d8802217 	ldw	r2,136(sp)
 400ccf0:	14c0000f 	ldh	r19,0(r2)
 400ccf4:	10800104 	addi	r2,r2,4
 400ccf8:	d8802215 	stw	r2,136(sp)
 400ccfc:	9829d7fa 	srai	r20,r19,31
 400cd00:	a005883a 	mov	r2,r20
 400cd04:	003d8506 	br	400c31c <__alt_data_end+0xfc00c31c>
 400cd08:	8880100c 	andi	r2,r17,64
 400cd0c:	10002b26 	beq	r2,zero,400cdbc <___vfiprintf_internal_r+0x1280>
 400cd10:	d8802217 	ldw	r2,136(sp)
 400cd14:	0029883a 	mov	r20,zero
 400cd18:	14c0000b 	ldhu	r19,0(r2)
 400cd1c:	10800104 	addi	r2,r2,4
 400cd20:	d8802215 	stw	r2,136(sp)
 400cd24:	003d5d06 	br	400c29c <__alt_data_end+0xfc00c29c>
 400cd28:	d9402017 	ldw	r5,128(sp)
 400cd2c:	d9002117 	ldw	r4,132(sp)
 400cd30:	d9801a04 	addi	r6,sp,104
 400cd34:	d8c02a15 	stw	r3,168(sp)
 400cd38:	d9c02b15 	stw	r7,172(sp)
 400cd3c:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400cd40:	d8c02a17 	ldw	r3,168(sp)
 400cd44:	d9c02b17 	ldw	r7,172(sp)
 400cd48:	103eb41e 	bne	r2,zero,400c81c <__alt_data_end+0xfc00c81c>
 400cd4c:	d9001b17 	ldw	r4,108(sp)
 400cd50:	d8801c17 	ldw	r2,112(sp)
 400cd54:	d811883a 	mov	r8,sp
 400cd58:	21400044 	addi	r5,r4,1
 400cd5c:	003e6706 	br	400c6fc <__alt_data_end+0xfc00c6fc>
 400cd60:	00bfffc4 	movi	r2,-1
 400cd64:	003c4a06 	br	400be90 <__alt_data_end+0xfc00be90>
 400cd68:	9805883a 	mov	r2,r19
 400cd6c:	003ee806 	br	400c910 <__alt_data_end+0xfc00c910>
 400cd70:	d8c02217 	ldw	r3,136(sp)
 400cd74:	0029883a 	mov	r20,zero
 400cd78:	18800104 	addi	r2,r3,4
 400cd7c:	1cc0000b 	ldhu	r19,0(r3)
 400cd80:	803f9e0e 	bge	r16,zero,400cbfc <__alt_data_end+0xfc00cbfc>
 400cd84:	003dd706 	br	400c4e4 <__alt_data_end+0xfc00c4e4>
 400cd88:	d8c02217 	ldw	r3,136(sp)
 400cd8c:	d9002417 	ldw	r4,144(sp)
 400cd90:	18800017 	ldw	r2,0(r3)
 400cd94:	18c00104 	addi	r3,r3,4
 400cd98:	d8c02215 	stw	r3,136(sp)
 400cd9c:	11000015 	stw	r4,0(r2)
 400cda0:	003b9a06 	br	400bc0c <__alt_data_end+0xfc00bc0c>
 400cda4:	d8c02217 	ldw	r3,136(sp)
 400cda8:	0029883a 	mov	r20,zero
 400cdac:	18800104 	addi	r2,r3,4
 400cdb0:	1cc0000b 	ldhu	r19,0(r3)
 400cdb4:	803db20e 	bge	r16,zero,400c480 <__alt_data_end+0xfc00c480>
 400cdb8:	003fb906 	br	400cca0 <__alt_data_end+0xfc00cca0>
 400cdbc:	d9002217 	ldw	r4,136(sp)
 400cdc0:	0029883a 	mov	r20,zero
 400cdc4:	24c00017 	ldw	r19,0(r4)
 400cdc8:	21000104 	addi	r4,r4,4
 400cdcc:	d9002215 	stw	r4,136(sp)
 400cdd0:	003d3206 	br	400c29c <__alt_data_end+0xfc00c29c>
 400cdd4:	d8c02217 	ldw	r3,136(sp)
 400cdd8:	1cc00017 	ldw	r19,0(r3)
 400cddc:	18c00104 	addi	r3,r3,4
 400cde0:	d8c02215 	stw	r3,136(sp)
 400cde4:	9829d7fa 	srai	r20,r19,31
 400cde8:	a005883a 	mov	r2,r20
 400cdec:	003d4b06 	br	400c31c <__alt_data_end+0xfc00c31c>
 400cdf0:	0009883a 	mov	r4,zero
 400cdf4:	01400044 	movi	r5,1
 400cdf8:	d811883a 	mov	r8,sp
 400cdfc:	003e4f06 	br	400c73c <__alt_data_end+0xfc00c73c>
 400ce00:	d8c02215 	stw	r3,136(sp)
 400ce04:	002b883a 	mov	r21,zero
 400ce08:	003db806 	br	400c4ec <__alt_data_end+0xfc00c4ec>
 400ce0c:	d811883a 	mov	r8,sp
 400ce10:	003e9606 	br	400c86c <__alt_data_end+0xfc00c86c>
 400ce14:	01010074 	movhi	r4,1025
 400ce18:	2117cc04 	addi	r4,r4,24368
 400ce1c:	d9002315 	stw	r4,140(sp)
 400ce20:	003e6306 	br	400c7b0 <__alt_data_end+0xfc00c7b0>
 400ce24:	b0c00043 	ldbu	r3,1(r22)
 400ce28:	8c400814 	ori	r17,r17,32
 400ce2c:	b5800044 	addi	r22,r22,1
 400ce30:	18c03fcc 	andi	r3,r3,255
 400ce34:	18c0201c 	xori	r3,r3,128
 400ce38:	18ffe004 	addi	r3,r3,-128
 400ce3c:	003b9c06 	br	400bcb0 <__alt_data_end+0xfc00bcb0>
 400ce40:	b809883a 	mov	r4,r23
 400ce44:	da002a15 	stw	r8,168(sp)
 400ce48:	40041440 	call	4004144 <strlen>
 400ce4c:	1029883a 	mov	r20,r2
 400ce50:	dd401d83 	ldbu	r21,118(sp)
 400ce54:	df002215 	stw	fp,136(sp)
 400ce58:	0021883a 	mov	r16,zero
 400ce5c:	da002a17 	ldw	r8,168(sp)
 400ce60:	003c3906 	br	400bf48 <__alt_data_end+0xfc00bf48>
 400ce64:	d9402017 	ldw	r5,128(sp)
 400ce68:	d9002117 	ldw	r4,132(sp)
 400ce6c:	d9801a04 	addi	r6,sp,104
 400ce70:	400ba280 	call	400ba28 <__sprint_r.part.0>
 400ce74:	103e691e 	bne	r2,zero,400c81c <__alt_data_end+0xfc00c81c>
 400ce78:	d9001b17 	ldw	r4,108(sp)
 400ce7c:	d8801c17 	ldw	r2,112(sp)
 400ce80:	d811883a 	mov	r8,sp
 400ce84:	21400044 	addi	r5,r4,1
 400ce88:	003e2e06 	br	400c744 <__alt_data_end+0xfc00c744>
 400ce8c:	01010074 	movhi	r4,1025
 400ce90:	2117d004 	addi	r4,r4,24384
 400ce94:	d9002315 	stw	r4,140(sp)
 400ce98:	d9001b17 	ldw	r4,108(sp)
 400ce9c:	21000044 	addi	r4,r4,1
 400cea0:	003c5e06 	br	400c01c <__alt_data_end+0xfc00c01c>
 400cea4:	002b883a 	mov	r21,zero
 400cea8:	00800084 	movi	r2,2
 400ceac:	10803fcc 	andi	r2,r2,255
 400ceb0:	01000044 	movi	r4,1
 400ceb4:	11002b26 	beq	r2,r4,400cf64 <___vfiprintf_internal_r+0x1428>
 400ceb8:	01000084 	movi	r4,2
 400cebc:	11002b1e 	bne	r2,r4,400cf6c <___vfiprintf_internal_r+0x1430>
 400cec0:	1823883a 	mov	r17,r3
 400cec4:	003ee506 	br	400ca5c <__alt_data_end+0xfc00ca5c>
 400cec8:	8807883a 	mov	r3,r17
 400cecc:	00800044 	movi	r2,1
 400ced0:	003ff606 	br	400ceac <__alt_data_end+0xfc00ceac>
 400ced4:	00800184 	movi	r2,6
 400ced8:	1400012e 	bgeu	r2,r16,400cee0 <___vfiprintf_internal_r+0x13a4>
 400cedc:	1021883a 	mov	r16,r2
 400cee0:	8029883a 	mov	r20,r16
 400cee4:	8027883a 	mov	r19,r16
 400cee8:	80002216 	blt	r16,zero,400cf74 <___vfiprintf_internal_r+0x1438>
 400ceec:	05c10074 	movhi	r23,1025
 400cef0:	df002215 	stw	fp,136(sp)
 400cef4:	bdd77004 	addi	r23,r23,24000
 400cef8:	003cfb06 	br	400c2e8 <__alt_data_end+0xfc00c2e8>
 400cefc:	d9002217 	ldw	r4,136(sp)
 400cf00:	d9402417 	ldw	r5,144(sp)
 400cf04:	20800017 	ldw	r2,0(r4)
 400cf08:	21000104 	addi	r4,r4,4
 400cf0c:	d9002215 	stw	r4,136(sp)
 400cf10:	11400015 	stw	r5,0(r2)
 400cf14:	003b3d06 	br	400bc0c <__alt_data_end+0xfc00bc0c>
 400cf18:	01410074 	movhi	r5,1025
 400cf1c:	2957d004 	addi	r5,r5,24384
 400cf20:	d9402315 	stw	r5,140(sp)
 400cf24:	d9401b17 	ldw	r5,108(sp)
 400cf28:	29400044 	addi	r5,r5,1
 400cf2c:	003e6d06 	br	400c8e4 <__alt_data_end+0xfc00c8e4>
 400cf30:	8029883a 	mov	r20,r16
 400cf34:	dd401d83 	ldbu	r21,118(sp)
 400cf38:	df002215 	stw	fp,136(sp)
 400cf3c:	0021883a 	mov	r16,zero
 400cf40:	003c0106 	br	400bf48 <__alt_data_end+0xfc00bf48>
 400cf44:	00c10074 	movhi	r3,1025
 400cf48:	18d7cc04 	addi	r3,r3,24368
 400cf4c:	d8c02315 	stw	r3,140(sp)
 400cf50:	280d883a 	mov	r6,r5
 400cf54:	003c6906 	br	400c0fc <__alt_data_end+0xfc00c0fc>
 400cf58:	802d883a 	mov	r22,r16
 400cf5c:	0021883a 	mov	r16,zero
 400cf60:	003b5406 	br	400bcb4 <__alt_data_end+0xfc00bcb4>
 400cf64:	1823883a 	mov	r17,r3
 400cf68:	003cf306 	br	400c338 <__alt_data_end+0xfc00c338>
 400cf6c:	1823883a 	mov	r17,r3
 400cf70:	003cad06 	br	400c228 <__alt_data_end+0xfc00c228>
 400cf74:	0027883a 	mov	r19,zero
 400cf78:	003fdc06 	br	400ceec <__alt_data_end+0xfc00ceec>
 400cf7c:	d9402217 	ldw	r5,136(sp)
 400cf80:	8005883a 	mov	r2,r16
 400cf84:	b0c00043 	ldbu	r3,1(r22)
 400cf88:	2c000017 	ldw	r16,0(r5)
 400cf8c:	29000104 	addi	r4,r5,4
 400cf90:	d9002215 	stw	r4,136(sp)
 400cf94:	102d883a 	mov	r22,r2
 400cf98:	803fa50e 	bge	r16,zero,400ce30 <__alt_data_end+0xfc00ce30>
 400cf9c:	18c03fcc 	andi	r3,r3,255
 400cfa0:	18c0201c 	xori	r3,r3,128
 400cfa4:	043fffc4 	movi	r16,-1
 400cfa8:	18ffe004 	addi	r3,r3,-128
 400cfac:	003b4006 	br	400bcb0 <__alt_data_end+0xfc00bcb0>
 400cfb0:	d9402303 	ldbu	r5,140(sp)
 400cfb4:	d9401d85 	stb	r5,118(sp)
 400cfb8:	003cae06 	br	400c274 <__alt_data_end+0xfc00c274>
 400cfbc:	d8c02303 	ldbu	r3,140(sp)
 400cfc0:	d8c01d85 	stb	r3,118(sp)
 400cfc4:	003d1406 	br	400c418 <__alt_data_end+0xfc00c418>
 400cfc8:	d8c02303 	ldbu	r3,140(sp)
 400cfcc:	d8c01d85 	stb	r3,118(sp)
 400cfd0:	003cca06 	br	400c2fc <__alt_data_end+0xfc00c2fc>
 400cfd4:	8880004c 	andi	r2,r17,1
 400cfd8:	002b883a 	mov	r21,zero
 400cfdc:	10000526 	beq	r2,zero,400cff4 <___vfiprintf_internal_r+0x14b8>
 400cfe0:	00800c04 	movi	r2,48
 400cfe4:	d88019c5 	stb	r2,103(sp)
 400cfe8:	dd002817 	ldw	r20,160(sp)
 400cfec:	ddc019c4 	addi	r23,sp,103
 400cff0:	003bd506 	br	400bf48 <__alt_data_end+0xfc00bf48>
 400cff4:	0029883a 	mov	r20,zero
 400cff8:	ddc01a04 	addi	r23,sp,104
 400cffc:	003bd206 	br	400bf48 <__alt_data_end+0xfc00bf48>
 400d000:	d9002303 	ldbu	r4,140(sp)
 400d004:	d9001d85 	stb	r4,118(sp)
 400d008:	003da606 	br	400c6a4 <__alt_data_end+0xfc00c6a4>
 400d00c:	d8c02303 	ldbu	r3,140(sp)
 400d010:	d8c01d85 	stb	r3,118(sp)
 400d014:	003c7606 	br	400c1f0 <__alt_data_end+0xfc00c1f0>
 400d018:	d8c02303 	ldbu	r3,140(sp)
 400d01c:	d8c01d85 	stb	r3,118(sp)
 400d020:	003c6506 	br	400c1b8 <__alt_data_end+0xfc00c1b8>
 400d024:	d9002303 	ldbu	r4,140(sp)
 400d028:	d9001d85 	stb	r4,118(sp)
 400d02c:	003d3d06 	br	400c524 <__alt_data_end+0xfc00c524>
 400d030:	d8c02303 	ldbu	r3,140(sp)
 400d034:	d8c01d85 	stb	r3,118(sp)
 400d038:	003d1d06 	br	400c4b0 <__alt_data_end+0xfc00c4b0>
 400d03c:	d8c02303 	ldbu	r3,140(sp)
 400d040:	d8c01d85 	stb	r3,118(sp)
 400d044:	003d0306 	br	400c454 <__alt_data_end+0xfc00c454>

0400d048 <__vfiprintf_internal>:
 400d048:	00810074 	movhi	r2,1025
 400d04c:	109eb604 	addi	r2,r2,31448
 400d050:	300f883a 	mov	r7,r6
 400d054:	280d883a 	mov	r6,r5
 400d058:	200b883a 	mov	r5,r4
 400d05c:	11000017 	ldw	r4,0(r2)
 400d060:	400bb3c1 	jmpi	400bb3c <___vfiprintf_internal_r>

0400d064 <__sbprintf>:
 400d064:	2880030b 	ldhu	r2,12(r5)
 400d068:	2ac01917 	ldw	r11,100(r5)
 400d06c:	2a80038b 	ldhu	r10,14(r5)
 400d070:	2a400717 	ldw	r9,28(r5)
 400d074:	2a000917 	ldw	r8,36(r5)
 400d078:	defee204 	addi	sp,sp,-1144
 400d07c:	00c10004 	movi	r3,1024
 400d080:	dc011a15 	stw	r16,1128(sp)
 400d084:	10bfff4c 	andi	r2,r2,65533
 400d088:	2821883a 	mov	r16,r5
 400d08c:	d8cb883a 	add	r5,sp,r3
 400d090:	dc811c15 	stw	r18,1136(sp)
 400d094:	dc411b15 	stw	r17,1132(sp)
 400d098:	dfc11d15 	stw	ra,1140(sp)
 400d09c:	2025883a 	mov	r18,r4
 400d0a0:	d881030d 	sth	r2,1036(sp)
 400d0a4:	dac11915 	stw	r11,1124(sp)
 400d0a8:	da81038d 	sth	r10,1038(sp)
 400d0ac:	da410715 	stw	r9,1052(sp)
 400d0b0:	da010915 	stw	r8,1060(sp)
 400d0b4:	dec10015 	stw	sp,1024(sp)
 400d0b8:	dec10415 	stw	sp,1040(sp)
 400d0bc:	d8c10215 	stw	r3,1032(sp)
 400d0c0:	d8c10515 	stw	r3,1044(sp)
 400d0c4:	d8010615 	stw	zero,1048(sp)
 400d0c8:	400bb3c0 	call	400bb3c <___vfiprintf_internal_r>
 400d0cc:	1023883a 	mov	r17,r2
 400d0d0:	10000416 	blt	r2,zero,400d0e4 <__sbprintf+0x80>
 400d0d4:	d9410004 	addi	r5,sp,1024
 400d0d8:	9009883a 	mov	r4,r18
 400d0dc:	40081b00 	call	40081b0 <_fflush_r>
 400d0e0:	10000d1e 	bne	r2,zero,400d118 <__sbprintf+0xb4>
 400d0e4:	d881030b 	ldhu	r2,1036(sp)
 400d0e8:	1080100c 	andi	r2,r2,64
 400d0ec:	10000326 	beq	r2,zero,400d0fc <__sbprintf+0x98>
 400d0f0:	8080030b 	ldhu	r2,12(r16)
 400d0f4:	10801014 	ori	r2,r2,64
 400d0f8:	8080030d 	sth	r2,12(r16)
 400d0fc:	8805883a 	mov	r2,r17
 400d100:	dfc11d17 	ldw	ra,1140(sp)
 400d104:	dc811c17 	ldw	r18,1136(sp)
 400d108:	dc411b17 	ldw	r17,1132(sp)
 400d10c:	dc011a17 	ldw	r16,1128(sp)
 400d110:	dec11e04 	addi	sp,sp,1144
 400d114:	f800283a 	ret
 400d118:	047fffc4 	movi	r17,-1
 400d11c:	003ff106 	br	400d0e4 <__alt_data_end+0xfc00d0e4>

0400d120 <__swbuf_r>:
 400d120:	defffb04 	addi	sp,sp,-20
 400d124:	dcc00315 	stw	r19,12(sp)
 400d128:	dc800215 	stw	r18,8(sp)
 400d12c:	dc000015 	stw	r16,0(sp)
 400d130:	dfc00415 	stw	ra,16(sp)
 400d134:	dc400115 	stw	r17,4(sp)
 400d138:	2025883a 	mov	r18,r4
 400d13c:	2827883a 	mov	r19,r5
 400d140:	3021883a 	mov	r16,r6
 400d144:	20000226 	beq	r4,zero,400d150 <__swbuf_r+0x30>
 400d148:	20800e17 	ldw	r2,56(r4)
 400d14c:	10004226 	beq	r2,zero,400d258 <__swbuf_r+0x138>
 400d150:	80800617 	ldw	r2,24(r16)
 400d154:	8100030b 	ldhu	r4,12(r16)
 400d158:	80800215 	stw	r2,8(r16)
 400d15c:	2080020c 	andi	r2,r4,8
 400d160:	10003626 	beq	r2,zero,400d23c <__swbuf_r+0x11c>
 400d164:	80c00417 	ldw	r3,16(r16)
 400d168:	18003426 	beq	r3,zero,400d23c <__swbuf_r+0x11c>
 400d16c:	2088000c 	andi	r2,r4,8192
 400d170:	9c403fcc 	andi	r17,r19,255
 400d174:	10001a26 	beq	r2,zero,400d1e0 <__swbuf_r+0xc0>
 400d178:	80800017 	ldw	r2,0(r16)
 400d17c:	81000517 	ldw	r4,20(r16)
 400d180:	10c7c83a 	sub	r3,r2,r3
 400d184:	1900200e 	bge	r3,r4,400d208 <__swbuf_r+0xe8>
 400d188:	18c00044 	addi	r3,r3,1
 400d18c:	81000217 	ldw	r4,8(r16)
 400d190:	11400044 	addi	r5,r2,1
 400d194:	81400015 	stw	r5,0(r16)
 400d198:	213fffc4 	addi	r4,r4,-1
 400d19c:	81000215 	stw	r4,8(r16)
 400d1a0:	14c00005 	stb	r19,0(r2)
 400d1a4:	80800517 	ldw	r2,20(r16)
 400d1a8:	10c01e26 	beq	r2,r3,400d224 <__swbuf_r+0x104>
 400d1ac:	8080030b 	ldhu	r2,12(r16)
 400d1b0:	1080004c 	andi	r2,r2,1
 400d1b4:	10000226 	beq	r2,zero,400d1c0 <__swbuf_r+0xa0>
 400d1b8:	00800284 	movi	r2,10
 400d1bc:	88801926 	beq	r17,r2,400d224 <__swbuf_r+0x104>
 400d1c0:	8805883a 	mov	r2,r17
 400d1c4:	dfc00417 	ldw	ra,16(sp)
 400d1c8:	dcc00317 	ldw	r19,12(sp)
 400d1cc:	dc800217 	ldw	r18,8(sp)
 400d1d0:	dc400117 	ldw	r17,4(sp)
 400d1d4:	dc000017 	ldw	r16,0(sp)
 400d1d8:	dec00504 	addi	sp,sp,20
 400d1dc:	f800283a 	ret
 400d1e0:	81401917 	ldw	r5,100(r16)
 400d1e4:	00b7ffc4 	movi	r2,-8193
 400d1e8:	21080014 	ori	r4,r4,8192
 400d1ec:	2884703a 	and	r2,r5,r2
 400d1f0:	80801915 	stw	r2,100(r16)
 400d1f4:	80800017 	ldw	r2,0(r16)
 400d1f8:	8100030d 	sth	r4,12(r16)
 400d1fc:	81000517 	ldw	r4,20(r16)
 400d200:	10c7c83a 	sub	r3,r2,r3
 400d204:	193fe016 	blt	r3,r4,400d188 <__alt_data_end+0xfc00d188>
 400d208:	800b883a 	mov	r5,r16
 400d20c:	9009883a 	mov	r4,r18
 400d210:	40081b00 	call	40081b0 <_fflush_r>
 400d214:	1000071e 	bne	r2,zero,400d234 <__swbuf_r+0x114>
 400d218:	80800017 	ldw	r2,0(r16)
 400d21c:	00c00044 	movi	r3,1
 400d220:	003fda06 	br	400d18c <__alt_data_end+0xfc00d18c>
 400d224:	800b883a 	mov	r5,r16
 400d228:	9009883a 	mov	r4,r18
 400d22c:	40081b00 	call	40081b0 <_fflush_r>
 400d230:	103fe326 	beq	r2,zero,400d1c0 <__alt_data_end+0xfc00d1c0>
 400d234:	00bfffc4 	movi	r2,-1
 400d238:	003fe206 	br	400d1c4 <__alt_data_end+0xfc00d1c4>
 400d23c:	800b883a 	mov	r5,r16
 400d240:	9009883a 	mov	r4,r18
 400d244:	40065900 	call	4006590 <__swsetup_r>
 400d248:	103ffa1e 	bne	r2,zero,400d234 <__alt_data_end+0xfc00d234>
 400d24c:	8100030b 	ldhu	r4,12(r16)
 400d250:	80c00417 	ldw	r3,16(r16)
 400d254:	003fc506 	br	400d16c <__alt_data_end+0xfc00d16c>
 400d258:	400859c0 	call	400859c <__sinit>
 400d25c:	003fbc06 	br	400d150 <__alt_data_end+0xfc00d150>

0400d260 <__swbuf>:
 400d260:	00810074 	movhi	r2,1025
 400d264:	109eb604 	addi	r2,r2,31448
 400d268:	280d883a 	mov	r6,r5
 400d26c:	200b883a 	mov	r5,r4
 400d270:	11000017 	ldw	r4,0(r2)
 400d274:	400d1201 	jmpi	400d120 <__swbuf_r>

0400d278 <_write_r>:
 400d278:	defffd04 	addi	sp,sp,-12
 400d27c:	2805883a 	mov	r2,r5
 400d280:	dc000015 	stw	r16,0(sp)
 400d284:	040100b4 	movhi	r16,1026
 400d288:	dc400115 	stw	r17,4(sp)
 400d28c:	300b883a 	mov	r5,r6
 400d290:	8425ae04 	addi	r16,r16,-26952
 400d294:	2023883a 	mov	r17,r4
 400d298:	380d883a 	mov	r6,r7
 400d29c:	1009883a 	mov	r4,r2
 400d2a0:	dfc00215 	stw	ra,8(sp)
 400d2a4:	80000015 	stw	zero,0(r16)
 400d2a8:	40118d40 	call	40118d4 <write>
 400d2ac:	00ffffc4 	movi	r3,-1
 400d2b0:	10c00526 	beq	r2,r3,400d2c8 <_write_r+0x50>
 400d2b4:	dfc00217 	ldw	ra,8(sp)
 400d2b8:	dc400117 	ldw	r17,4(sp)
 400d2bc:	dc000017 	ldw	r16,0(sp)
 400d2c0:	dec00304 	addi	sp,sp,12
 400d2c4:	f800283a 	ret
 400d2c8:	80c00017 	ldw	r3,0(r16)
 400d2cc:	183ff926 	beq	r3,zero,400d2b4 <__alt_data_end+0xfc00d2b4>
 400d2d0:	88c00015 	stw	r3,0(r17)
 400d2d4:	003ff706 	br	400d2b4 <__alt_data_end+0xfc00d2b4>

0400d2d8 <_close_r>:
 400d2d8:	defffd04 	addi	sp,sp,-12
 400d2dc:	dc000015 	stw	r16,0(sp)
 400d2e0:	040100b4 	movhi	r16,1026
 400d2e4:	dc400115 	stw	r17,4(sp)
 400d2e8:	8425ae04 	addi	r16,r16,-26952
 400d2ec:	2023883a 	mov	r17,r4
 400d2f0:	2809883a 	mov	r4,r5
 400d2f4:	dfc00215 	stw	ra,8(sp)
 400d2f8:	80000015 	stw	zero,0(r16)
 400d2fc:	4010ea80 	call	4010ea8 <close>
 400d300:	00ffffc4 	movi	r3,-1
 400d304:	10c00526 	beq	r2,r3,400d31c <_close_r+0x44>
 400d308:	dfc00217 	ldw	ra,8(sp)
 400d30c:	dc400117 	ldw	r17,4(sp)
 400d310:	dc000017 	ldw	r16,0(sp)
 400d314:	dec00304 	addi	sp,sp,12
 400d318:	f800283a 	ret
 400d31c:	80c00017 	ldw	r3,0(r16)
 400d320:	183ff926 	beq	r3,zero,400d308 <__alt_data_end+0xfc00d308>
 400d324:	88c00015 	stw	r3,0(r17)
 400d328:	003ff706 	br	400d308 <__alt_data_end+0xfc00d308>

0400d32c <_calloc_r>:
 400d32c:	defffe04 	addi	sp,sp,-8
 400d330:	2805883a 	mov	r2,r5
 400d334:	dc000015 	stw	r16,0(sp)
 400d338:	300b883a 	mov	r5,r6
 400d33c:	2021883a 	mov	r16,r4
 400d340:	1009883a 	mov	r4,r2
 400d344:	dfc00115 	stw	ra,4(sp)
 400d348:	40034280 	call	4003428 <__mulsi3>
 400d34c:	100b883a 	mov	r5,r2
 400d350:	8009883a 	mov	r4,r16
 400d354:	40093080 	call	4009308 <_malloc_r>
 400d358:	10002926 	beq	r2,zero,400d400 <_calloc_r+0xd4>
 400d35c:	11bfff17 	ldw	r6,-4(r2)
 400d360:	1021883a 	mov	r16,r2
 400d364:	00bfff04 	movi	r2,-4
 400d368:	308c703a 	and	r6,r6,r2
 400d36c:	00c00904 	movi	r3,36
 400d370:	308d883a 	add	r6,r6,r2
 400d374:	19801636 	bltu	r3,r6,400d3d0 <_calloc_r+0xa4>
 400d378:	008004c4 	movi	r2,19
 400d37c:	11800b2e 	bgeu	r2,r6,400d3ac <_calloc_r+0x80>
 400d380:	80000015 	stw	zero,0(r16)
 400d384:	80000115 	stw	zero,4(r16)
 400d388:	008006c4 	movi	r2,27
 400d38c:	11801a2e 	bgeu	r2,r6,400d3f8 <_calloc_r+0xcc>
 400d390:	80000215 	stw	zero,8(r16)
 400d394:	80000315 	stw	zero,12(r16)
 400d398:	30c0151e 	bne	r6,r3,400d3f0 <_calloc_r+0xc4>
 400d39c:	80000415 	stw	zero,16(r16)
 400d3a0:	80800604 	addi	r2,r16,24
 400d3a4:	80000515 	stw	zero,20(r16)
 400d3a8:	00000106 	br	400d3b0 <_calloc_r+0x84>
 400d3ac:	8005883a 	mov	r2,r16
 400d3b0:	10000015 	stw	zero,0(r2)
 400d3b4:	10000115 	stw	zero,4(r2)
 400d3b8:	10000215 	stw	zero,8(r2)
 400d3bc:	8005883a 	mov	r2,r16
 400d3c0:	dfc00117 	ldw	ra,4(sp)
 400d3c4:	dc000017 	ldw	r16,0(sp)
 400d3c8:	dec00204 	addi	sp,sp,8
 400d3cc:	f800283a 	ret
 400d3d0:	000b883a 	mov	r5,zero
 400d3d4:	8009883a 	mov	r4,r16
 400d3d8:	4009e9c0 	call	4009e9c <memset>
 400d3dc:	8005883a 	mov	r2,r16
 400d3e0:	dfc00117 	ldw	ra,4(sp)
 400d3e4:	dc000017 	ldw	r16,0(sp)
 400d3e8:	dec00204 	addi	sp,sp,8
 400d3ec:	f800283a 	ret
 400d3f0:	80800404 	addi	r2,r16,16
 400d3f4:	003fee06 	br	400d3b0 <__alt_data_end+0xfc00d3b0>
 400d3f8:	80800204 	addi	r2,r16,8
 400d3fc:	003fec06 	br	400d3b0 <__alt_data_end+0xfc00d3b0>
 400d400:	0005883a 	mov	r2,zero
 400d404:	003fee06 	br	400d3c0 <__alt_data_end+0xfc00d3c0>

0400d408 <_fclose_r>:
 400d408:	28003926 	beq	r5,zero,400d4f0 <_fclose_r+0xe8>
 400d40c:	defffc04 	addi	sp,sp,-16
 400d410:	dc400115 	stw	r17,4(sp)
 400d414:	dc000015 	stw	r16,0(sp)
 400d418:	dfc00315 	stw	ra,12(sp)
 400d41c:	dc800215 	stw	r18,8(sp)
 400d420:	2023883a 	mov	r17,r4
 400d424:	2821883a 	mov	r16,r5
 400d428:	20000226 	beq	r4,zero,400d434 <_fclose_r+0x2c>
 400d42c:	20800e17 	ldw	r2,56(r4)
 400d430:	10002726 	beq	r2,zero,400d4d0 <_fclose_r+0xc8>
 400d434:	8080030f 	ldh	r2,12(r16)
 400d438:	1000071e 	bne	r2,zero,400d458 <_fclose_r+0x50>
 400d43c:	0005883a 	mov	r2,zero
 400d440:	dfc00317 	ldw	ra,12(sp)
 400d444:	dc800217 	ldw	r18,8(sp)
 400d448:	dc400117 	ldw	r17,4(sp)
 400d44c:	dc000017 	ldw	r16,0(sp)
 400d450:	dec00404 	addi	sp,sp,16
 400d454:	f800283a 	ret
 400d458:	800b883a 	mov	r5,r16
 400d45c:	8809883a 	mov	r4,r17
 400d460:	4007f940 	call	4007f94 <__sflush_r>
 400d464:	1025883a 	mov	r18,r2
 400d468:	80800b17 	ldw	r2,44(r16)
 400d46c:	10000426 	beq	r2,zero,400d480 <_fclose_r+0x78>
 400d470:	81400717 	ldw	r5,28(r16)
 400d474:	8809883a 	mov	r4,r17
 400d478:	103ee83a 	callr	r2
 400d47c:	10001616 	blt	r2,zero,400d4d8 <_fclose_r+0xd0>
 400d480:	8080030b 	ldhu	r2,12(r16)
 400d484:	1080200c 	andi	r2,r2,128
 400d488:	1000151e 	bne	r2,zero,400d4e0 <_fclose_r+0xd8>
 400d48c:	81400c17 	ldw	r5,48(r16)
 400d490:	28000526 	beq	r5,zero,400d4a8 <_fclose_r+0xa0>
 400d494:	80801004 	addi	r2,r16,64
 400d498:	28800226 	beq	r5,r2,400d4a4 <_fclose_r+0x9c>
 400d49c:	8809883a 	mov	r4,r17
 400d4a0:	40087100 	call	4008710 <_free_r>
 400d4a4:	80000c15 	stw	zero,48(r16)
 400d4a8:	81401117 	ldw	r5,68(r16)
 400d4ac:	28000326 	beq	r5,zero,400d4bc <_fclose_r+0xb4>
 400d4b0:	8809883a 	mov	r4,r17
 400d4b4:	40087100 	call	4008710 <_free_r>
 400d4b8:	80001115 	stw	zero,68(r16)
 400d4bc:	40085ac0 	call	40085ac <__sfp_lock_acquire>
 400d4c0:	8000030d 	sth	zero,12(r16)
 400d4c4:	40085b00 	call	40085b0 <__sfp_lock_release>
 400d4c8:	9005883a 	mov	r2,r18
 400d4cc:	003fdc06 	br	400d440 <__alt_data_end+0xfc00d440>
 400d4d0:	400859c0 	call	400859c <__sinit>
 400d4d4:	003fd706 	br	400d434 <__alt_data_end+0xfc00d434>
 400d4d8:	04bfffc4 	movi	r18,-1
 400d4dc:	003fe806 	br	400d480 <__alt_data_end+0xfc00d480>
 400d4e0:	81400417 	ldw	r5,16(r16)
 400d4e4:	8809883a 	mov	r4,r17
 400d4e8:	40087100 	call	4008710 <_free_r>
 400d4ec:	003fe706 	br	400d48c <__alt_data_end+0xfc00d48c>
 400d4f0:	0005883a 	mov	r2,zero
 400d4f4:	f800283a 	ret

0400d4f8 <fclose>:
 400d4f8:	00810074 	movhi	r2,1025
 400d4fc:	109eb604 	addi	r2,r2,31448
 400d500:	200b883a 	mov	r5,r4
 400d504:	11000017 	ldw	r4,0(r2)
 400d508:	400d4081 	jmpi	400d408 <_fclose_r>

0400d50c <__fputwc>:
 400d50c:	defff804 	addi	sp,sp,-32
 400d510:	dcc00415 	stw	r19,16(sp)
 400d514:	dc800315 	stw	r18,12(sp)
 400d518:	dc000115 	stw	r16,4(sp)
 400d51c:	dfc00715 	stw	ra,28(sp)
 400d520:	dd400615 	stw	r21,24(sp)
 400d524:	dd000515 	stw	r20,20(sp)
 400d528:	dc400215 	stw	r17,8(sp)
 400d52c:	2027883a 	mov	r19,r4
 400d530:	2825883a 	mov	r18,r5
 400d534:	3021883a 	mov	r16,r6
 400d538:	40090f80 	call	40090f8 <__locale_mb_cur_max>
 400d53c:	00c00044 	movi	r3,1
 400d540:	10c03e26 	beq	r2,r3,400d63c <__fputwc+0x130>
 400d544:	81c01704 	addi	r7,r16,92
 400d548:	900d883a 	mov	r6,r18
 400d54c:	d80b883a 	mov	r5,sp
 400d550:	9809883a 	mov	r4,r19
 400d554:	400d8840 	call	400d884 <_wcrtomb_r>
 400d558:	1029883a 	mov	r20,r2
 400d55c:	00bfffc4 	movi	r2,-1
 400d560:	a0802026 	beq	r20,r2,400d5e4 <__fputwc+0xd8>
 400d564:	d9400003 	ldbu	r5,0(sp)
 400d568:	a0001c26 	beq	r20,zero,400d5dc <__fputwc+0xd0>
 400d56c:	0023883a 	mov	r17,zero
 400d570:	05400284 	movi	r21,10
 400d574:	00000906 	br	400d59c <__fputwc+0x90>
 400d578:	80800017 	ldw	r2,0(r16)
 400d57c:	11400005 	stb	r5,0(r2)
 400d580:	80c00017 	ldw	r3,0(r16)
 400d584:	18c00044 	addi	r3,r3,1
 400d588:	80c00015 	stw	r3,0(r16)
 400d58c:	8c400044 	addi	r17,r17,1
 400d590:	dc45883a 	add	r2,sp,r17
 400d594:	8d00112e 	bgeu	r17,r20,400d5dc <__fputwc+0xd0>
 400d598:	11400003 	ldbu	r5,0(r2)
 400d59c:	80c00217 	ldw	r3,8(r16)
 400d5a0:	18ffffc4 	addi	r3,r3,-1
 400d5a4:	80c00215 	stw	r3,8(r16)
 400d5a8:	183ff30e 	bge	r3,zero,400d578 <__alt_data_end+0xfc00d578>
 400d5ac:	80800617 	ldw	r2,24(r16)
 400d5b0:	18801916 	blt	r3,r2,400d618 <__fputwc+0x10c>
 400d5b4:	80800017 	ldw	r2,0(r16)
 400d5b8:	11400005 	stb	r5,0(r2)
 400d5bc:	80800017 	ldw	r2,0(r16)
 400d5c0:	10c00003 	ldbu	r3,0(r2)
 400d5c4:	10800044 	addi	r2,r2,1
 400d5c8:	1d402326 	beq	r3,r21,400d658 <__fputwc+0x14c>
 400d5cc:	80800015 	stw	r2,0(r16)
 400d5d0:	8c400044 	addi	r17,r17,1
 400d5d4:	dc45883a 	add	r2,sp,r17
 400d5d8:	8d3fef36 	bltu	r17,r20,400d598 <__alt_data_end+0xfc00d598>
 400d5dc:	9005883a 	mov	r2,r18
 400d5e0:	00000406 	br	400d5f4 <__fputwc+0xe8>
 400d5e4:	80c0030b 	ldhu	r3,12(r16)
 400d5e8:	a005883a 	mov	r2,r20
 400d5ec:	18c01014 	ori	r3,r3,64
 400d5f0:	80c0030d 	sth	r3,12(r16)
 400d5f4:	dfc00717 	ldw	ra,28(sp)
 400d5f8:	dd400617 	ldw	r21,24(sp)
 400d5fc:	dd000517 	ldw	r20,20(sp)
 400d600:	dcc00417 	ldw	r19,16(sp)
 400d604:	dc800317 	ldw	r18,12(sp)
 400d608:	dc400217 	ldw	r17,8(sp)
 400d60c:	dc000117 	ldw	r16,4(sp)
 400d610:	dec00804 	addi	sp,sp,32
 400d614:	f800283a 	ret
 400d618:	800d883a 	mov	r6,r16
 400d61c:	29403fcc 	andi	r5,r5,255
 400d620:	9809883a 	mov	r4,r19
 400d624:	400d1200 	call	400d120 <__swbuf_r>
 400d628:	10bfffe0 	cmpeqi	r2,r2,-1
 400d62c:	10803fcc 	andi	r2,r2,255
 400d630:	103fd626 	beq	r2,zero,400d58c <__alt_data_end+0xfc00d58c>
 400d634:	00bfffc4 	movi	r2,-1
 400d638:	003fee06 	br	400d5f4 <__alt_data_end+0xfc00d5f4>
 400d63c:	90ffffc4 	addi	r3,r18,-1
 400d640:	01003f84 	movi	r4,254
 400d644:	20ffbf36 	bltu	r4,r3,400d544 <__alt_data_end+0xfc00d544>
 400d648:	900b883a 	mov	r5,r18
 400d64c:	dc800005 	stb	r18,0(sp)
 400d650:	1029883a 	mov	r20,r2
 400d654:	003fc506 	br	400d56c <__alt_data_end+0xfc00d56c>
 400d658:	800d883a 	mov	r6,r16
 400d65c:	a80b883a 	mov	r5,r21
 400d660:	9809883a 	mov	r4,r19
 400d664:	400d1200 	call	400d120 <__swbuf_r>
 400d668:	10bfffe0 	cmpeqi	r2,r2,-1
 400d66c:	003fef06 	br	400d62c <__alt_data_end+0xfc00d62c>

0400d670 <_fputwc_r>:
 400d670:	3080030b 	ldhu	r2,12(r6)
 400d674:	10c8000c 	andi	r3,r2,8192
 400d678:	1800051e 	bne	r3,zero,400d690 <_fputwc_r+0x20>
 400d67c:	30c01917 	ldw	r3,100(r6)
 400d680:	10880014 	ori	r2,r2,8192
 400d684:	3080030d 	sth	r2,12(r6)
 400d688:	18880014 	ori	r2,r3,8192
 400d68c:	30801915 	stw	r2,100(r6)
 400d690:	400d50c1 	jmpi	400d50c <__fputwc>

0400d694 <fputwc>:
 400d694:	00810074 	movhi	r2,1025
 400d698:	defffc04 	addi	sp,sp,-16
 400d69c:	109eb604 	addi	r2,r2,31448
 400d6a0:	dc000115 	stw	r16,4(sp)
 400d6a4:	14000017 	ldw	r16,0(r2)
 400d6a8:	dc400215 	stw	r17,8(sp)
 400d6ac:	dfc00315 	stw	ra,12(sp)
 400d6b0:	2023883a 	mov	r17,r4
 400d6b4:	80000226 	beq	r16,zero,400d6c0 <fputwc+0x2c>
 400d6b8:	80800e17 	ldw	r2,56(r16)
 400d6bc:	10001026 	beq	r2,zero,400d700 <fputwc+0x6c>
 400d6c0:	2880030b 	ldhu	r2,12(r5)
 400d6c4:	10c8000c 	andi	r3,r2,8192
 400d6c8:	1800051e 	bne	r3,zero,400d6e0 <fputwc+0x4c>
 400d6cc:	28c01917 	ldw	r3,100(r5)
 400d6d0:	10880014 	ori	r2,r2,8192
 400d6d4:	2880030d 	sth	r2,12(r5)
 400d6d8:	18880014 	ori	r2,r3,8192
 400d6dc:	28801915 	stw	r2,100(r5)
 400d6e0:	280d883a 	mov	r6,r5
 400d6e4:	8009883a 	mov	r4,r16
 400d6e8:	880b883a 	mov	r5,r17
 400d6ec:	dfc00317 	ldw	ra,12(sp)
 400d6f0:	dc400217 	ldw	r17,8(sp)
 400d6f4:	dc000117 	ldw	r16,4(sp)
 400d6f8:	dec00404 	addi	sp,sp,16
 400d6fc:	400d50c1 	jmpi	400d50c <__fputwc>
 400d700:	8009883a 	mov	r4,r16
 400d704:	d9400015 	stw	r5,0(sp)
 400d708:	400859c0 	call	400859c <__sinit>
 400d70c:	d9400017 	ldw	r5,0(sp)
 400d710:	003feb06 	br	400d6c0 <__alt_data_end+0xfc00d6c0>

0400d714 <_fstat_r>:
 400d714:	defffd04 	addi	sp,sp,-12
 400d718:	2805883a 	mov	r2,r5
 400d71c:	dc000015 	stw	r16,0(sp)
 400d720:	040100b4 	movhi	r16,1026
 400d724:	dc400115 	stw	r17,4(sp)
 400d728:	8425ae04 	addi	r16,r16,-26952
 400d72c:	2023883a 	mov	r17,r4
 400d730:	300b883a 	mov	r5,r6
 400d734:	1009883a 	mov	r4,r2
 400d738:	dfc00215 	stw	ra,8(sp)
 400d73c:	80000015 	stw	zero,0(r16)
 400d740:	4010fe80 	call	4010fe8 <fstat>
 400d744:	00ffffc4 	movi	r3,-1
 400d748:	10c00526 	beq	r2,r3,400d760 <_fstat_r+0x4c>
 400d74c:	dfc00217 	ldw	ra,8(sp)
 400d750:	dc400117 	ldw	r17,4(sp)
 400d754:	dc000017 	ldw	r16,0(sp)
 400d758:	dec00304 	addi	sp,sp,12
 400d75c:	f800283a 	ret
 400d760:	80c00017 	ldw	r3,0(r16)
 400d764:	183ff926 	beq	r3,zero,400d74c <__alt_data_end+0xfc00d74c>
 400d768:	88c00015 	stw	r3,0(r17)
 400d76c:	003ff706 	br	400d74c <__alt_data_end+0xfc00d74c>

0400d770 <_isatty_r>:
 400d770:	defffd04 	addi	sp,sp,-12
 400d774:	dc000015 	stw	r16,0(sp)
 400d778:	040100b4 	movhi	r16,1026
 400d77c:	dc400115 	stw	r17,4(sp)
 400d780:	8425ae04 	addi	r16,r16,-26952
 400d784:	2023883a 	mov	r17,r4
 400d788:	2809883a 	mov	r4,r5
 400d78c:	dfc00215 	stw	ra,8(sp)
 400d790:	80000015 	stw	zero,0(r16)
 400d794:	40110dc0 	call	40110dc <isatty>
 400d798:	00ffffc4 	movi	r3,-1
 400d79c:	10c00526 	beq	r2,r3,400d7b4 <_isatty_r+0x44>
 400d7a0:	dfc00217 	ldw	ra,8(sp)
 400d7a4:	dc400117 	ldw	r17,4(sp)
 400d7a8:	dc000017 	ldw	r16,0(sp)
 400d7ac:	dec00304 	addi	sp,sp,12
 400d7b0:	f800283a 	ret
 400d7b4:	80c00017 	ldw	r3,0(r16)
 400d7b8:	183ff926 	beq	r3,zero,400d7a0 <__alt_data_end+0xfc00d7a0>
 400d7bc:	88c00015 	stw	r3,0(r17)
 400d7c0:	003ff706 	br	400d7a0 <__alt_data_end+0xfc00d7a0>

0400d7c4 <_lseek_r>:
 400d7c4:	defffd04 	addi	sp,sp,-12
 400d7c8:	2805883a 	mov	r2,r5
 400d7cc:	dc000015 	stw	r16,0(sp)
 400d7d0:	040100b4 	movhi	r16,1026
 400d7d4:	dc400115 	stw	r17,4(sp)
 400d7d8:	300b883a 	mov	r5,r6
 400d7dc:	8425ae04 	addi	r16,r16,-26952
 400d7e0:	2023883a 	mov	r17,r4
 400d7e4:	380d883a 	mov	r6,r7
 400d7e8:	1009883a 	mov	r4,r2
 400d7ec:	dfc00215 	stw	ra,8(sp)
 400d7f0:	80000015 	stw	zero,0(r16)
 400d7f4:	40112b00 	call	40112b0 <lseek>
 400d7f8:	00ffffc4 	movi	r3,-1
 400d7fc:	10c00526 	beq	r2,r3,400d814 <_lseek_r+0x50>
 400d800:	dfc00217 	ldw	ra,8(sp)
 400d804:	dc400117 	ldw	r17,4(sp)
 400d808:	dc000017 	ldw	r16,0(sp)
 400d80c:	dec00304 	addi	sp,sp,12
 400d810:	f800283a 	ret
 400d814:	80c00017 	ldw	r3,0(r16)
 400d818:	183ff926 	beq	r3,zero,400d800 <__alt_data_end+0xfc00d800>
 400d81c:	88c00015 	stw	r3,0(r17)
 400d820:	003ff706 	br	400d800 <__alt_data_end+0xfc00d800>

0400d824 <_read_r>:
 400d824:	defffd04 	addi	sp,sp,-12
 400d828:	2805883a 	mov	r2,r5
 400d82c:	dc000015 	stw	r16,0(sp)
 400d830:	040100b4 	movhi	r16,1026
 400d834:	dc400115 	stw	r17,4(sp)
 400d838:	300b883a 	mov	r5,r6
 400d83c:	8425ae04 	addi	r16,r16,-26952
 400d840:	2023883a 	mov	r17,r4
 400d844:	380d883a 	mov	r6,r7
 400d848:	1009883a 	mov	r4,r2
 400d84c:	dfc00215 	stw	ra,8(sp)
 400d850:	80000015 	stw	zero,0(r16)
 400d854:	401148c0 	call	401148c <read>
 400d858:	00ffffc4 	movi	r3,-1
 400d85c:	10c00526 	beq	r2,r3,400d874 <_read_r+0x50>
 400d860:	dfc00217 	ldw	ra,8(sp)
 400d864:	dc400117 	ldw	r17,4(sp)
 400d868:	dc000017 	ldw	r16,0(sp)
 400d86c:	dec00304 	addi	sp,sp,12
 400d870:	f800283a 	ret
 400d874:	80c00017 	ldw	r3,0(r16)
 400d878:	183ff926 	beq	r3,zero,400d860 <__alt_data_end+0xfc00d860>
 400d87c:	88c00015 	stw	r3,0(r17)
 400d880:	003ff706 	br	400d860 <__alt_data_end+0xfc00d860>

0400d884 <_wcrtomb_r>:
 400d884:	defff604 	addi	sp,sp,-40
 400d888:	00810074 	movhi	r2,1025
 400d88c:	dc800815 	stw	r18,32(sp)
 400d890:	dc400715 	stw	r17,28(sp)
 400d894:	dc000615 	stw	r16,24(sp)
 400d898:	109eba04 	addi	r2,r2,31464
 400d89c:	dfc00915 	stw	ra,36(sp)
 400d8a0:	2021883a 	mov	r16,r4
 400d8a4:	3823883a 	mov	r17,r7
 400d8a8:	14800017 	ldw	r18,0(r2)
 400d8ac:	28001426 	beq	r5,zero,400d900 <_wcrtomb_r+0x7c>
 400d8b0:	d9400415 	stw	r5,16(sp)
 400d8b4:	d9800515 	stw	r6,20(sp)
 400d8b8:	40090ec0 	call	40090ec <__locale_charset>
 400d8bc:	d9800517 	ldw	r6,20(sp)
 400d8c0:	d9400417 	ldw	r5,16(sp)
 400d8c4:	100f883a 	mov	r7,r2
 400d8c8:	dc400015 	stw	r17,0(sp)
 400d8cc:	8009883a 	mov	r4,r16
 400d8d0:	903ee83a 	callr	r18
 400d8d4:	00ffffc4 	movi	r3,-1
 400d8d8:	10c0031e 	bne	r2,r3,400d8e8 <_wcrtomb_r+0x64>
 400d8dc:	88000015 	stw	zero,0(r17)
 400d8e0:	00c02284 	movi	r3,138
 400d8e4:	80c00015 	stw	r3,0(r16)
 400d8e8:	dfc00917 	ldw	ra,36(sp)
 400d8ec:	dc800817 	ldw	r18,32(sp)
 400d8f0:	dc400717 	ldw	r17,28(sp)
 400d8f4:	dc000617 	ldw	r16,24(sp)
 400d8f8:	dec00a04 	addi	sp,sp,40
 400d8fc:	f800283a 	ret
 400d900:	40090ec0 	call	40090ec <__locale_charset>
 400d904:	100f883a 	mov	r7,r2
 400d908:	dc400015 	stw	r17,0(sp)
 400d90c:	000d883a 	mov	r6,zero
 400d910:	d9400104 	addi	r5,sp,4
 400d914:	8009883a 	mov	r4,r16
 400d918:	903ee83a 	callr	r18
 400d91c:	003fed06 	br	400d8d4 <__alt_data_end+0xfc00d8d4>

0400d920 <wcrtomb>:
 400d920:	defff604 	addi	sp,sp,-40
 400d924:	00810074 	movhi	r2,1025
 400d928:	dc800615 	stw	r18,24(sp)
 400d92c:	dc400515 	stw	r17,20(sp)
 400d930:	109eb604 	addi	r2,r2,31448
 400d934:	dfc00915 	stw	ra,36(sp)
 400d938:	dd000815 	stw	r20,32(sp)
 400d93c:	dcc00715 	stw	r19,28(sp)
 400d940:	dc000415 	stw	r16,16(sp)
 400d944:	3025883a 	mov	r18,r6
 400d948:	14400017 	ldw	r17,0(r2)
 400d94c:	20001926 	beq	r4,zero,400d9b4 <wcrtomb+0x94>
 400d950:	00810074 	movhi	r2,1025
 400d954:	109eba04 	addi	r2,r2,31464
 400d958:	15000017 	ldw	r20,0(r2)
 400d95c:	2021883a 	mov	r16,r4
 400d960:	2827883a 	mov	r19,r5
 400d964:	40090ec0 	call	40090ec <__locale_charset>
 400d968:	100f883a 	mov	r7,r2
 400d96c:	dc800015 	stw	r18,0(sp)
 400d970:	980d883a 	mov	r6,r19
 400d974:	800b883a 	mov	r5,r16
 400d978:	8809883a 	mov	r4,r17
 400d97c:	a03ee83a 	callr	r20
 400d980:	00ffffc4 	movi	r3,-1
 400d984:	10c0031e 	bne	r2,r3,400d994 <wcrtomb+0x74>
 400d988:	90000015 	stw	zero,0(r18)
 400d98c:	00c02284 	movi	r3,138
 400d990:	88c00015 	stw	r3,0(r17)
 400d994:	dfc00917 	ldw	ra,36(sp)
 400d998:	dd000817 	ldw	r20,32(sp)
 400d99c:	dcc00717 	ldw	r19,28(sp)
 400d9a0:	dc800617 	ldw	r18,24(sp)
 400d9a4:	dc400517 	ldw	r17,20(sp)
 400d9a8:	dc000417 	ldw	r16,16(sp)
 400d9ac:	dec00a04 	addi	sp,sp,40
 400d9b0:	f800283a 	ret
 400d9b4:	00810074 	movhi	r2,1025
 400d9b8:	109eba04 	addi	r2,r2,31464
 400d9bc:	14000017 	ldw	r16,0(r2)
 400d9c0:	40090ec0 	call	40090ec <__locale_charset>
 400d9c4:	100f883a 	mov	r7,r2
 400d9c8:	dc800015 	stw	r18,0(sp)
 400d9cc:	000d883a 	mov	r6,zero
 400d9d0:	d9400104 	addi	r5,sp,4
 400d9d4:	8809883a 	mov	r4,r17
 400d9d8:	803ee83a 	callr	r16
 400d9dc:	003fe806 	br	400d980 <__alt_data_end+0xfc00d980>

0400d9e0 <__ascii_wctomb>:
 400d9e0:	28000526 	beq	r5,zero,400d9f8 <__ascii_wctomb+0x18>
 400d9e4:	00803fc4 	movi	r2,255
 400d9e8:	11800536 	bltu	r2,r6,400da00 <__ascii_wctomb+0x20>
 400d9ec:	29800005 	stb	r6,0(r5)
 400d9f0:	00800044 	movi	r2,1
 400d9f4:	f800283a 	ret
 400d9f8:	0005883a 	mov	r2,zero
 400d9fc:	f800283a 	ret
 400da00:	00802284 	movi	r2,138
 400da04:	20800015 	stw	r2,0(r4)
 400da08:	00bfffc4 	movi	r2,-1
 400da0c:	f800283a 	ret

0400da10 <_wctomb_r>:
 400da10:	00810074 	movhi	r2,1025
 400da14:	defff904 	addi	sp,sp,-28
 400da18:	109eba04 	addi	r2,r2,31464
 400da1c:	dfc00615 	stw	ra,24(sp)
 400da20:	dc400515 	stw	r17,20(sp)
 400da24:	dc000415 	stw	r16,16(sp)
 400da28:	3823883a 	mov	r17,r7
 400da2c:	14000017 	ldw	r16,0(r2)
 400da30:	d9000115 	stw	r4,4(sp)
 400da34:	d9400215 	stw	r5,8(sp)
 400da38:	d9800315 	stw	r6,12(sp)
 400da3c:	40090ec0 	call	40090ec <__locale_charset>
 400da40:	d9800317 	ldw	r6,12(sp)
 400da44:	d9400217 	ldw	r5,8(sp)
 400da48:	d9000117 	ldw	r4,4(sp)
 400da4c:	100f883a 	mov	r7,r2
 400da50:	dc400015 	stw	r17,0(sp)
 400da54:	803ee83a 	callr	r16
 400da58:	dfc00617 	ldw	ra,24(sp)
 400da5c:	dc400517 	ldw	r17,20(sp)
 400da60:	dc000417 	ldw	r16,16(sp)
 400da64:	dec00704 	addi	sp,sp,28
 400da68:	f800283a 	ret

0400da6c <__udivdi3>:
 400da6c:	defff404 	addi	sp,sp,-48
 400da70:	dcc00515 	stw	r19,20(sp)
 400da74:	dc000215 	stw	r16,8(sp)
 400da78:	dfc00b15 	stw	ra,44(sp)
 400da7c:	df000a15 	stw	fp,40(sp)
 400da80:	ddc00915 	stw	r23,36(sp)
 400da84:	dd800815 	stw	r22,32(sp)
 400da88:	dd400715 	stw	r21,28(sp)
 400da8c:	dd000615 	stw	r20,24(sp)
 400da90:	dc800415 	stw	r18,16(sp)
 400da94:	dc400315 	stw	r17,12(sp)
 400da98:	2027883a 	mov	r19,r4
 400da9c:	2821883a 	mov	r16,r5
 400daa0:	3800461e 	bne	r7,zero,400dbbc <__udivdi3+0x150>
 400daa4:	3023883a 	mov	r17,r6
 400daa8:	2025883a 	mov	r18,r4
 400daac:	2980572e 	bgeu	r5,r6,400dc0c <__udivdi3+0x1a0>
 400dab0:	00bfffd4 	movui	r2,65535
 400dab4:	282d883a 	mov	r22,r5
 400dab8:	1180b236 	bltu	r2,r6,400dd84 <__udivdi3+0x318>
 400dabc:	00803fc4 	movi	r2,255
 400dac0:	1185803a 	cmpltu	r2,r2,r6
 400dac4:	100490fa 	slli	r2,r2,3
 400dac8:	3086d83a 	srl	r3,r6,r2
 400dacc:	01010074 	movhi	r4,1025
 400dad0:	21172104 	addi	r4,r4,23684
 400dad4:	20c7883a 	add	r3,r4,r3
 400dad8:	18c00003 	ldbu	r3,0(r3)
 400dadc:	1885883a 	add	r2,r3,r2
 400dae0:	00c00804 	movi	r3,32
 400dae4:	1887c83a 	sub	r3,r3,r2
 400dae8:	18000526 	beq	r3,zero,400db00 <__udivdi3+0x94>
 400daec:	80e0983a 	sll	r16,r16,r3
 400daf0:	9884d83a 	srl	r2,r19,r2
 400daf4:	30e2983a 	sll	r17,r6,r3
 400daf8:	98e4983a 	sll	r18,r19,r3
 400dafc:	142cb03a 	or	r22,r2,r16
 400db00:	882ad43a 	srli	r21,r17,16
 400db04:	b009883a 	mov	r4,r22
 400db08:	8d3fffcc 	andi	r20,r17,65535
 400db0c:	a80b883a 	mov	r5,r21
 400db10:	40033d00 	call	40033d0 <__umodsi3>
 400db14:	b009883a 	mov	r4,r22
 400db18:	a80b883a 	mov	r5,r21
 400db1c:	1027883a 	mov	r19,r2
 400db20:	400336c0 	call	400336c <__udivsi3>
 400db24:	100b883a 	mov	r5,r2
 400db28:	a009883a 	mov	r4,r20
 400db2c:	102d883a 	mov	r22,r2
 400db30:	40034280 	call	4003428 <__mulsi3>
 400db34:	9826943a 	slli	r19,r19,16
 400db38:	9006d43a 	srli	r3,r18,16
 400db3c:	1cc6b03a 	or	r3,r3,r19
 400db40:	1880052e 	bgeu	r3,r2,400db58 <__udivdi3+0xec>
 400db44:	1c47883a 	add	r3,r3,r17
 400db48:	b13fffc4 	addi	r4,r22,-1
 400db4c:	1c400136 	bltu	r3,r17,400db54 <__udivdi3+0xe8>
 400db50:	18814236 	bltu	r3,r2,400e05c <__udivdi3+0x5f0>
 400db54:	202d883a 	mov	r22,r4
 400db58:	18a1c83a 	sub	r16,r3,r2
 400db5c:	8009883a 	mov	r4,r16
 400db60:	a80b883a 	mov	r5,r21
 400db64:	40033d00 	call	40033d0 <__umodsi3>
 400db68:	1027883a 	mov	r19,r2
 400db6c:	8009883a 	mov	r4,r16
 400db70:	a80b883a 	mov	r5,r21
 400db74:	9826943a 	slli	r19,r19,16
 400db78:	400336c0 	call	400336c <__udivsi3>
 400db7c:	100b883a 	mov	r5,r2
 400db80:	a009883a 	mov	r4,r20
 400db84:	94bfffcc 	andi	r18,r18,65535
 400db88:	1021883a 	mov	r16,r2
 400db8c:	94e4b03a 	or	r18,r18,r19
 400db90:	40034280 	call	4003428 <__mulsi3>
 400db94:	9080052e 	bgeu	r18,r2,400dbac <__udivdi3+0x140>
 400db98:	8ca5883a 	add	r18,r17,r18
 400db9c:	80ffffc4 	addi	r3,r16,-1
 400dba0:	94410c36 	bltu	r18,r17,400dfd4 <__udivdi3+0x568>
 400dba4:	90810b2e 	bgeu	r18,r2,400dfd4 <__udivdi3+0x568>
 400dba8:	843fff84 	addi	r16,r16,-2
 400dbac:	b004943a 	slli	r2,r22,16
 400dbb0:	0007883a 	mov	r3,zero
 400dbb4:	1404b03a 	or	r2,r2,r16
 400dbb8:	00005e06 	br	400dd34 <__udivdi3+0x2c8>
 400dbbc:	29c05b36 	bltu	r5,r7,400dd2c <__udivdi3+0x2c0>
 400dbc0:	00bfffd4 	movui	r2,65535
 400dbc4:	11c0672e 	bgeu	r2,r7,400dd64 <__udivdi3+0x2f8>
 400dbc8:	00804034 	movhi	r2,256
 400dbcc:	10bfffc4 	addi	r2,r2,-1
 400dbd0:	11c10a36 	bltu	r2,r7,400dffc <__udivdi3+0x590>
 400dbd4:	00800404 	movi	r2,16
 400dbd8:	3886d83a 	srl	r3,r7,r2
 400dbdc:	01010074 	movhi	r4,1025
 400dbe0:	21172104 	addi	r4,r4,23684
 400dbe4:	20c7883a 	add	r3,r4,r3
 400dbe8:	18c00003 	ldbu	r3,0(r3)
 400dbec:	05c00804 	movi	r23,32
 400dbf0:	1885883a 	add	r2,r3,r2
 400dbf4:	b8afc83a 	sub	r23,r23,r2
 400dbf8:	b800671e 	bne	r23,zero,400dd98 <__udivdi3+0x32c>
 400dbfc:	3c010536 	bltu	r7,r16,400e014 <__udivdi3+0x5a8>
 400dc00:	9985403a 	cmpgeu	r2,r19,r6
 400dc04:	0007883a 	mov	r3,zero
 400dc08:	00004a06 	br	400dd34 <__udivdi3+0x2c8>
 400dc0c:	3000041e 	bne	r6,zero,400dc20 <__udivdi3+0x1b4>
 400dc10:	000b883a 	mov	r5,zero
 400dc14:	01000044 	movi	r4,1
 400dc18:	400336c0 	call	400336c <__udivsi3>
 400dc1c:	1023883a 	mov	r17,r2
 400dc20:	00bfffd4 	movui	r2,65535
 400dc24:	1440532e 	bgeu	r2,r17,400dd74 <__udivdi3+0x308>
 400dc28:	00804034 	movhi	r2,256
 400dc2c:	10bfffc4 	addi	r2,r2,-1
 400dc30:	1440f436 	bltu	r2,r17,400e004 <__udivdi3+0x598>
 400dc34:	00800404 	movi	r2,16
 400dc38:	8886d83a 	srl	r3,r17,r2
 400dc3c:	01010074 	movhi	r4,1025
 400dc40:	21172104 	addi	r4,r4,23684
 400dc44:	20c7883a 	add	r3,r4,r3
 400dc48:	18c00003 	ldbu	r3,0(r3)
 400dc4c:	1885883a 	add	r2,r3,r2
 400dc50:	00c00804 	movi	r3,32
 400dc54:	1887c83a 	sub	r3,r3,r2
 400dc58:	1800a51e 	bne	r3,zero,400def0 <__udivdi3+0x484>
 400dc5c:	882ad43a 	srli	r21,r17,16
 400dc60:	8461c83a 	sub	r16,r16,r17
 400dc64:	8d3fffcc 	andi	r20,r17,65535
 400dc68:	00c00044 	movi	r3,1
 400dc6c:	a80b883a 	mov	r5,r21
 400dc70:	8009883a 	mov	r4,r16
 400dc74:	d8c00115 	stw	r3,4(sp)
 400dc78:	40033d00 	call	40033d0 <__umodsi3>
 400dc7c:	a80b883a 	mov	r5,r21
 400dc80:	8009883a 	mov	r4,r16
 400dc84:	1027883a 	mov	r19,r2
 400dc88:	400336c0 	call	400336c <__udivsi3>
 400dc8c:	a00b883a 	mov	r5,r20
 400dc90:	1009883a 	mov	r4,r2
 400dc94:	102d883a 	mov	r22,r2
 400dc98:	40034280 	call	4003428 <__mulsi3>
 400dc9c:	9826943a 	slli	r19,r19,16
 400dca0:	900ed43a 	srli	r7,r18,16
 400dca4:	d8c00117 	ldw	r3,4(sp)
 400dca8:	3cceb03a 	or	r7,r7,r19
 400dcac:	3880052e 	bgeu	r7,r2,400dcc4 <__udivdi3+0x258>
 400dcb0:	3c4f883a 	add	r7,r7,r17
 400dcb4:	b13fffc4 	addi	r4,r22,-1
 400dcb8:	3c400136 	bltu	r7,r17,400dcc0 <__udivdi3+0x254>
 400dcbc:	3880e436 	bltu	r7,r2,400e050 <__udivdi3+0x5e4>
 400dcc0:	202d883a 	mov	r22,r4
 400dcc4:	38a1c83a 	sub	r16,r7,r2
 400dcc8:	8009883a 	mov	r4,r16
 400dccc:	a80b883a 	mov	r5,r21
 400dcd0:	d8c00115 	stw	r3,4(sp)
 400dcd4:	40033d00 	call	40033d0 <__umodsi3>
 400dcd8:	1027883a 	mov	r19,r2
 400dcdc:	8009883a 	mov	r4,r16
 400dce0:	a80b883a 	mov	r5,r21
 400dce4:	9826943a 	slli	r19,r19,16
 400dce8:	400336c0 	call	400336c <__udivsi3>
 400dcec:	a00b883a 	mov	r5,r20
 400dcf0:	1009883a 	mov	r4,r2
 400dcf4:	94bfffcc 	andi	r18,r18,65535
 400dcf8:	1021883a 	mov	r16,r2
 400dcfc:	94e4b03a 	or	r18,r18,r19
 400dd00:	40034280 	call	4003428 <__mulsi3>
 400dd04:	d8c00117 	ldw	r3,4(sp)
 400dd08:	9080052e 	bgeu	r18,r2,400dd20 <__udivdi3+0x2b4>
 400dd0c:	8ca5883a 	add	r18,r17,r18
 400dd10:	813fffc4 	addi	r4,r16,-1
 400dd14:	9440ad36 	bltu	r18,r17,400dfcc <__udivdi3+0x560>
 400dd18:	9080ac2e 	bgeu	r18,r2,400dfcc <__udivdi3+0x560>
 400dd1c:	843fff84 	addi	r16,r16,-2
 400dd20:	b004943a 	slli	r2,r22,16
 400dd24:	1404b03a 	or	r2,r2,r16
 400dd28:	00000206 	br	400dd34 <__udivdi3+0x2c8>
 400dd2c:	0007883a 	mov	r3,zero
 400dd30:	0005883a 	mov	r2,zero
 400dd34:	dfc00b17 	ldw	ra,44(sp)
 400dd38:	df000a17 	ldw	fp,40(sp)
 400dd3c:	ddc00917 	ldw	r23,36(sp)
 400dd40:	dd800817 	ldw	r22,32(sp)
 400dd44:	dd400717 	ldw	r21,28(sp)
 400dd48:	dd000617 	ldw	r20,24(sp)
 400dd4c:	dcc00517 	ldw	r19,20(sp)
 400dd50:	dc800417 	ldw	r18,16(sp)
 400dd54:	dc400317 	ldw	r17,12(sp)
 400dd58:	dc000217 	ldw	r16,8(sp)
 400dd5c:	dec00c04 	addi	sp,sp,48
 400dd60:	f800283a 	ret
 400dd64:	00803fc4 	movi	r2,255
 400dd68:	11c5803a 	cmpltu	r2,r2,r7
 400dd6c:	100490fa 	slli	r2,r2,3
 400dd70:	003f9906 	br	400dbd8 <__alt_data_end+0xfc00dbd8>
 400dd74:	00803fc4 	movi	r2,255
 400dd78:	1445803a 	cmpltu	r2,r2,r17
 400dd7c:	100490fa 	slli	r2,r2,3
 400dd80:	003fad06 	br	400dc38 <__alt_data_end+0xfc00dc38>
 400dd84:	00804034 	movhi	r2,256
 400dd88:	10bfffc4 	addi	r2,r2,-1
 400dd8c:	11809f36 	bltu	r2,r6,400e00c <__udivdi3+0x5a0>
 400dd90:	00800404 	movi	r2,16
 400dd94:	003f4c06 	br	400dac8 <__alt_data_end+0xfc00dac8>
 400dd98:	3dce983a 	sll	r7,r7,r23
 400dd9c:	30b8d83a 	srl	fp,r6,r2
 400dda0:	80a2d83a 	srl	r17,r16,r2
 400dda4:	35cc983a 	sll	r6,r6,r23
 400dda8:	3f38b03a 	or	fp,r7,fp
 400ddac:	e024d43a 	srli	r18,fp,16
 400ddb0:	9884d83a 	srl	r2,r19,r2
 400ddb4:	85e0983a 	sll	r16,r16,r23
 400ddb8:	8809883a 	mov	r4,r17
 400ddbc:	900b883a 	mov	r5,r18
 400ddc0:	d9800015 	stw	r6,0(sp)
 400ddc4:	1420b03a 	or	r16,r2,r16
 400ddc8:	40033d00 	call	40033d0 <__umodsi3>
 400ddcc:	900b883a 	mov	r5,r18
 400ddd0:	8809883a 	mov	r4,r17
 400ddd4:	1029883a 	mov	r20,r2
 400ddd8:	e5bfffcc 	andi	r22,fp,65535
 400dddc:	400336c0 	call	400336c <__udivsi3>
 400dde0:	100b883a 	mov	r5,r2
 400dde4:	b009883a 	mov	r4,r22
 400dde8:	102b883a 	mov	r21,r2
 400ddec:	40034280 	call	4003428 <__mulsi3>
 400ddf0:	a028943a 	slli	r20,r20,16
 400ddf4:	8006d43a 	srli	r3,r16,16
 400ddf8:	1d06b03a 	or	r3,r3,r20
 400ddfc:	1880042e 	bgeu	r3,r2,400de10 <__udivdi3+0x3a4>
 400de00:	1f07883a 	add	r3,r3,fp
 400de04:	a93fffc4 	addi	r4,r21,-1
 400de08:	1f00892e 	bgeu	r3,fp,400e030 <__udivdi3+0x5c4>
 400de0c:	202b883a 	mov	r21,r4
 400de10:	18a3c83a 	sub	r17,r3,r2
 400de14:	8809883a 	mov	r4,r17
 400de18:	900b883a 	mov	r5,r18
 400de1c:	40033d00 	call	40033d0 <__umodsi3>
 400de20:	1029883a 	mov	r20,r2
 400de24:	8809883a 	mov	r4,r17
 400de28:	900b883a 	mov	r5,r18
 400de2c:	a028943a 	slli	r20,r20,16
 400de30:	400336c0 	call	400336c <__udivsi3>
 400de34:	100b883a 	mov	r5,r2
 400de38:	b009883a 	mov	r4,r22
 400de3c:	843fffcc 	andi	r16,r16,65535
 400de40:	1023883a 	mov	r17,r2
 400de44:	8520b03a 	or	r16,r16,r20
 400de48:	40034280 	call	4003428 <__mulsi3>
 400de4c:	8080042e 	bgeu	r16,r2,400de60 <__udivdi3+0x3f4>
 400de50:	8721883a 	add	r16,r16,fp
 400de54:	88ffffc4 	addi	r3,r17,-1
 400de58:	8700712e 	bgeu	r16,fp,400e020 <__udivdi3+0x5b4>
 400de5c:	1823883a 	mov	r17,r3
 400de60:	a80e943a 	slli	r7,r21,16
 400de64:	d8c00017 	ldw	r3,0(sp)
 400de68:	80a1c83a 	sub	r16,r16,r2
 400de6c:	3c64b03a 	or	r18,r7,r17
 400de70:	1d3fffcc 	andi	r20,r3,65535
 400de74:	9022d43a 	srli	r17,r18,16
 400de78:	95bfffcc 	andi	r22,r18,65535
 400de7c:	a00b883a 	mov	r5,r20
 400de80:	b009883a 	mov	r4,r22
 400de84:	182ad43a 	srli	r21,r3,16
 400de88:	40034280 	call	4003428 <__mulsi3>
 400de8c:	a00b883a 	mov	r5,r20
 400de90:	8809883a 	mov	r4,r17
 400de94:	1039883a 	mov	fp,r2
 400de98:	40034280 	call	4003428 <__mulsi3>
 400de9c:	8809883a 	mov	r4,r17
 400dea0:	a80b883a 	mov	r5,r21
 400dea4:	1029883a 	mov	r20,r2
 400dea8:	40034280 	call	4003428 <__mulsi3>
 400deac:	a80b883a 	mov	r5,r21
 400deb0:	b009883a 	mov	r4,r22
 400deb4:	1023883a 	mov	r17,r2
 400deb8:	40034280 	call	4003428 <__mulsi3>
 400debc:	e006d43a 	srli	r3,fp,16
 400dec0:	1505883a 	add	r2,r2,r20
 400dec4:	1887883a 	add	r3,r3,r2
 400dec8:	1d00022e 	bgeu	r3,r20,400ded4 <__udivdi3+0x468>
 400decc:	00800074 	movhi	r2,1
 400ded0:	88a3883a 	add	r17,r17,r2
 400ded4:	1804d43a 	srli	r2,r3,16
 400ded8:	1463883a 	add	r17,r2,r17
 400dedc:	84404436 	bltu	r16,r17,400dff0 <__udivdi3+0x584>
 400dee0:	84403e26 	beq	r16,r17,400dfdc <__udivdi3+0x570>
 400dee4:	9005883a 	mov	r2,r18
 400dee8:	0007883a 	mov	r3,zero
 400deec:	003f9106 	br	400dd34 <__alt_data_end+0xfc00dd34>
 400def0:	88e2983a 	sll	r17,r17,r3
 400def4:	80aed83a 	srl	r23,r16,r2
 400def8:	80e0983a 	sll	r16,r16,r3
 400defc:	882ad43a 	srli	r21,r17,16
 400df00:	9884d83a 	srl	r2,r19,r2
 400df04:	b809883a 	mov	r4,r23
 400df08:	a80b883a 	mov	r5,r21
 400df0c:	98e4983a 	sll	r18,r19,r3
 400df10:	142cb03a 	or	r22,r2,r16
 400df14:	40033d00 	call	40033d0 <__umodsi3>
 400df18:	b809883a 	mov	r4,r23
 400df1c:	a80b883a 	mov	r5,r21
 400df20:	1027883a 	mov	r19,r2
 400df24:	8d3fffcc 	andi	r20,r17,65535
 400df28:	400336c0 	call	400336c <__udivsi3>
 400df2c:	a009883a 	mov	r4,r20
 400df30:	100b883a 	mov	r5,r2
 400df34:	102f883a 	mov	r23,r2
 400df38:	40034280 	call	4003428 <__mulsi3>
 400df3c:	9826943a 	slli	r19,r19,16
 400df40:	b008d43a 	srli	r4,r22,16
 400df44:	24c8b03a 	or	r4,r4,r19
 400df48:	2080062e 	bgeu	r4,r2,400df64 <__udivdi3+0x4f8>
 400df4c:	2449883a 	add	r4,r4,r17
 400df50:	b8ffffc4 	addi	r3,r23,-1
 400df54:	24403c36 	bltu	r4,r17,400e048 <__udivdi3+0x5dc>
 400df58:	20803b2e 	bgeu	r4,r2,400e048 <__udivdi3+0x5dc>
 400df5c:	bdffff84 	addi	r23,r23,-2
 400df60:	2449883a 	add	r4,r4,r17
 400df64:	20a1c83a 	sub	r16,r4,r2
 400df68:	a80b883a 	mov	r5,r21
 400df6c:	8009883a 	mov	r4,r16
 400df70:	40033d00 	call	40033d0 <__umodsi3>
 400df74:	a80b883a 	mov	r5,r21
 400df78:	8009883a 	mov	r4,r16
 400df7c:	1027883a 	mov	r19,r2
 400df80:	400336c0 	call	400336c <__udivsi3>
 400df84:	a009883a 	mov	r4,r20
 400df88:	100b883a 	mov	r5,r2
 400df8c:	9826943a 	slli	r19,r19,16
 400df90:	1039883a 	mov	fp,r2
 400df94:	40034280 	call	4003428 <__mulsi3>
 400df98:	b13fffcc 	andi	r4,r22,65535
 400df9c:	24c8b03a 	or	r4,r4,r19
 400dfa0:	2080062e 	bgeu	r4,r2,400dfbc <__udivdi3+0x550>
 400dfa4:	2449883a 	add	r4,r4,r17
 400dfa8:	e0ffffc4 	addi	r3,fp,-1
 400dfac:	24402436 	bltu	r4,r17,400e040 <__udivdi3+0x5d4>
 400dfb0:	2080232e 	bgeu	r4,r2,400e040 <__udivdi3+0x5d4>
 400dfb4:	e73fff84 	addi	fp,fp,-2
 400dfb8:	2449883a 	add	r4,r4,r17
 400dfbc:	b82e943a 	slli	r23,r23,16
 400dfc0:	20a1c83a 	sub	r16,r4,r2
 400dfc4:	bf06b03a 	or	r3,r23,fp
 400dfc8:	003f2806 	br	400dc6c <__alt_data_end+0xfc00dc6c>
 400dfcc:	2021883a 	mov	r16,r4
 400dfd0:	003f5306 	br	400dd20 <__alt_data_end+0xfc00dd20>
 400dfd4:	1821883a 	mov	r16,r3
 400dfd8:	003ef406 	br	400dbac <__alt_data_end+0xfc00dbac>
 400dfdc:	1806943a 	slli	r3,r3,16
 400dfe0:	9de6983a 	sll	r19,r19,r23
 400dfe4:	e73fffcc 	andi	fp,fp,65535
 400dfe8:	1f07883a 	add	r3,r3,fp
 400dfec:	98ffbd2e 	bgeu	r19,r3,400dee4 <__alt_data_end+0xfc00dee4>
 400dff0:	90bfffc4 	addi	r2,r18,-1
 400dff4:	0007883a 	mov	r3,zero
 400dff8:	003f4e06 	br	400dd34 <__alt_data_end+0xfc00dd34>
 400dffc:	00800604 	movi	r2,24
 400e000:	003ef506 	br	400dbd8 <__alt_data_end+0xfc00dbd8>
 400e004:	00800604 	movi	r2,24
 400e008:	003f0b06 	br	400dc38 <__alt_data_end+0xfc00dc38>
 400e00c:	00800604 	movi	r2,24
 400e010:	003ead06 	br	400dac8 <__alt_data_end+0xfc00dac8>
 400e014:	0007883a 	mov	r3,zero
 400e018:	00800044 	movi	r2,1
 400e01c:	003f4506 	br	400dd34 <__alt_data_end+0xfc00dd34>
 400e020:	80bf8e2e 	bgeu	r16,r2,400de5c <__alt_data_end+0xfc00de5c>
 400e024:	8c7fff84 	addi	r17,r17,-2
 400e028:	8721883a 	add	r16,r16,fp
 400e02c:	003f8c06 	br	400de60 <__alt_data_end+0xfc00de60>
 400e030:	18bf762e 	bgeu	r3,r2,400de0c <__alt_data_end+0xfc00de0c>
 400e034:	ad7fff84 	addi	r21,r21,-2
 400e038:	1f07883a 	add	r3,r3,fp
 400e03c:	003f7406 	br	400de10 <__alt_data_end+0xfc00de10>
 400e040:	1839883a 	mov	fp,r3
 400e044:	003fdd06 	br	400dfbc <__alt_data_end+0xfc00dfbc>
 400e048:	182f883a 	mov	r23,r3
 400e04c:	003fc506 	br	400df64 <__alt_data_end+0xfc00df64>
 400e050:	b5bfff84 	addi	r22,r22,-2
 400e054:	3c4f883a 	add	r7,r7,r17
 400e058:	003f1a06 	br	400dcc4 <__alt_data_end+0xfc00dcc4>
 400e05c:	b5bfff84 	addi	r22,r22,-2
 400e060:	1c47883a 	add	r3,r3,r17
 400e064:	003ebc06 	br	400db58 <__alt_data_end+0xfc00db58>

0400e068 <__umoddi3>:
 400e068:	defff304 	addi	sp,sp,-52
 400e06c:	df000b15 	stw	fp,44(sp)
 400e070:	dc400415 	stw	r17,16(sp)
 400e074:	dc000315 	stw	r16,12(sp)
 400e078:	dfc00c15 	stw	ra,48(sp)
 400e07c:	ddc00a15 	stw	r23,40(sp)
 400e080:	dd800915 	stw	r22,36(sp)
 400e084:	dd400815 	stw	r21,32(sp)
 400e088:	dd000715 	stw	r20,28(sp)
 400e08c:	dcc00615 	stw	r19,24(sp)
 400e090:	dc800515 	stw	r18,20(sp)
 400e094:	2021883a 	mov	r16,r4
 400e098:	2823883a 	mov	r17,r5
 400e09c:	2839883a 	mov	fp,r5
 400e0a0:	3800401e 	bne	r7,zero,400e1a4 <__umoddi3+0x13c>
 400e0a4:	3027883a 	mov	r19,r6
 400e0a8:	2029883a 	mov	r20,r4
 400e0ac:	2980552e 	bgeu	r5,r6,400e204 <__umoddi3+0x19c>
 400e0b0:	00bfffd4 	movui	r2,65535
 400e0b4:	1180a236 	bltu	r2,r6,400e340 <__umoddi3+0x2d8>
 400e0b8:	01003fc4 	movi	r4,255
 400e0bc:	2189803a 	cmpltu	r4,r4,r6
 400e0c0:	200890fa 	slli	r4,r4,3
 400e0c4:	3104d83a 	srl	r2,r6,r4
 400e0c8:	00c10074 	movhi	r3,1025
 400e0cc:	18d72104 	addi	r3,r3,23684
 400e0d0:	1885883a 	add	r2,r3,r2
 400e0d4:	10c00003 	ldbu	r3,0(r2)
 400e0d8:	00800804 	movi	r2,32
 400e0dc:	1909883a 	add	r4,r3,r4
 400e0e0:	1125c83a 	sub	r18,r2,r4
 400e0e4:	90000526 	beq	r18,zero,400e0fc <__umoddi3+0x94>
 400e0e8:	8ca2983a 	sll	r17,r17,r18
 400e0ec:	8108d83a 	srl	r4,r16,r4
 400e0f0:	34a6983a 	sll	r19,r6,r18
 400e0f4:	84a8983a 	sll	r20,r16,r18
 400e0f8:	2478b03a 	or	fp,r4,r17
 400e0fc:	982cd43a 	srli	r22,r19,16
 400e100:	e009883a 	mov	r4,fp
 400e104:	9dffffcc 	andi	r23,r19,65535
 400e108:	b00b883a 	mov	r5,r22
 400e10c:	40033d00 	call	40033d0 <__umodsi3>
 400e110:	b00b883a 	mov	r5,r22
 400e114:	e009883a 	mov	r4,fp
 400e118:	102b883a 	mov	r21,r2
 400e11c:	400336c0 	call	400336c <__udivsi3>
 400e120:	100b883a 	mov	r5,r2
 400e124:	b809883a 	mov	r4,r23
 400e128:	40034280 	call	4003428 <__mulsi3>
 400e12c:	a82a943a 	slli	r21,r21,16
 400e130:	a006d43a 	srli	r3,r20,16
 400e134:	1d46b03a 	or	r3,r3,r21
 400e138:	1880032e 	bgeu	r3,r2,400e148 <__umoddi3+0xe0>
 400e13c:	1cc7883a 	add	r3,r3,r19
 400e140:	1cc00136 	bltu	r3,r19,400e148 <__umoddi3+0xe0>
 400e144:	18813136 	bltu	r3,r2,400e60c <__umoddi3+0x5a4>
 400e148:	18a1c83a 	sub	r16,r3,r2
 400e14c:	b00b883a 	mov	r5,r22
 400e150:	8009883a 	mov	r4,r16
 400e154:	40033d00 	call	40033d0 <__umodsi3>
 400e158:	b00b883a 	mov	r5,r22
 400e15c:	8009883a 	mov	r4,r16
 400e160:	1023883a 	mov	r17,r2
 400e164:	400336c0 	call	400336c <__udivsi3>
 400e168:	100b883a 	mov	r5,r2
 400e16c:	b809883a 	mov	r4,r23
 400e170:	8822943a 	slli	r17,r17,16
 400e174:	40034280 	call	4003428 <__mulsi3>
 400e178:	a0ffffcc 	andi	r3,r20,65535
 400e17c:	1c46b03a 	or	r3,r3,r17
 400e180:	1880042e 	bgeu	r3,r2,400e194 <__umoddi3+0x12c>
 400e184:	1cc7883a 	add	r3,r3,r19
 400e188:	1cc00236 	bltu	r3,r19,400e194 <__umoddi3+0x12c>
 400e18c:	1880012e 	bgeu	r3,r2,400e194 <__umoddi3+0x12c>
 400e190:	1cc7883a 	add	r3,r3,r19
 400e194:	1885c83a 	sub	r2,r3,r2
 400e198:	1484d83a 	srl	r2,r2,r18
 400e19c:	0007883a 	mov	r3,zero
 400e1a0:	00005306 	br	400e2f0 <__umoddi3+0x288>
 400e1a4:	29c05036 	bltu	r5,r7,400e2e8 <__umoddi3+0x280>
 400e1a8:	00bfffd4 	movui	r2,65535
 400e1ac:	11c05c2e 	bgeu	r2,r7,400e320 <__umoddi3+0x2b8>
 400e1b0:	00804034 	movhi	r2,256
 400e1b4:	10bfffc4 	addi	r2,r2,-1
 400e1b8:	11c10636 	bltu	r2,r7,400e5d4 <__umoddi3+0x56c>
 400e1bc:	01000404 	movi	r4,16
 400e1c0:	3904d83a 	srl	r2,r7,r4
 400e1c4:	00c10074 	movhi	r3,1025
 400e1c8:	18d72104 	addi	r3,r3,23684
 400e1cc:	1885883a 	add	r2,r3,r2
 400e1d0:	14c00003 	ldbu	r19,0(r2)
 400e1d4:	00c00804 	movi	r3,32
 400e1d8:	9927883a 	add	r19,r19,r4
 400e1dc:	1ce9c83a 	sub	r20,r3,r19
 400e1e0:	a0005c1e 	bne	r20,zero,400e354 <__umoddi3+0x2ec>
 400e1e4:	3c400136 	bltu	r7,r17,400e1ec <__umoddi3+0x184>
 400e1e8:	81810a36 	bltu	r16,r6,400e614 <__umoddi3+0x5ac>
 400e1ec:	8185c83a 	sub	r2,r16,r6
 400e1f0:	89e3c83a 	sub	r17,r17,r7
 400e1f4:	8089803a 	cmpltu	r4,r16,r2
 400e1f8:	8939c83a 	sub	fp,r17,r4
 400e1fc:	e007883a 	mov	r3,fp
 400e200:	00003b06 	br	400e2f0 <__umoddi3+0x288>
 400e204:	3000041e 	bne	r6,zero,400e218 <__umoddi3+0x1b0>
 400e208:	000b883a 	mov	r5,zero
 400e20c:	01000044 	movi	r4,1
 400e210:	400336c0 	call	400336c <__udivsi3>
 400e214:	1027883a 	mov	r19,r2
 400e218:	00bfffd4 	movui	r2,65535
 400e21c:	14c0442e 	bgeu	r2,r19,400e330 <__umoddi3+0x2c8>
 400e220:	00804034 	movhi	r2,256
 400e224:	10bfffc4 	addi	r2,r2,-1
 400e228:	14c0ec36 	bltu	r2,r19,400e5dc <__umoddi3+0x574>
 400e22c:	00800404 	movi	r2,16
 400e230:	9886d83a 	srl	r3,r19,r2
 400e234:	01010074 	movhi	r4,1025
 400e238:	21172104 	addi	r4,r4,23684
 400e23c:	20c7883a 	add	r3,r4,r3
 400e240:	18c00003 	ldbu	r3,0(r3)
 400e244:	1887883a 	add	r3,r3,r2
 400e248:	00800804 	movi	r2,32
 400e24c:	10e5c83a 	sub	r18,r2,r3
 400e250:	9000ab1e 	bne	r18,zero,400e500 <__umoddi3+0x498>
 400e254:	982cd43a 	srli	r22,r19,16
 400e258:	8ce3c83a 	sub	r17,r17,r19
 400e25c:	9dffffcc 	andi	r23,r19,65535
 400e260:	b00b883a 	mov	r5,r22
 400e264:	8809883a 	mov	r4,r17
 400e268:	40033d00 	call	40033d0 <__umodsi3>
 400e26c:	b00b883a 	mov	r5,r22
 400e270:	8809883a 	mov	r4,r17
 400e274:	102b883a 	mov	r21,r2
 400e278:	400336c0 	call	400336c <__udivsi3>
 400e27c:	b80b883a 	mov	r5,r23
 400e280:	1009883a 	mov	r4,r2
 400e284:	40034280 	call	4003428 <__mulsi3>
 400e288:	a82a943a 	slli	r21,r21,16
 400e28c:	a006d43a 	srli	r3,r20,16
 400e290:	1d46b03a 	or	r3,r3,r21
 400e294:	1880042e 	bgeu	r3,r2,400e2a8 <__umoddi3+0x240>
 400e298:	1cc7883a 	add	r3,r3,r19
 400e29c:	1cc00236 	bltu	r3,r19,400e2a8 <__umoddi3+0x240>
 400e2a0:	1880012e 	bgeu	r3,r2,400e2a8 <__umoddi3+0x240>
 400e2a4:	1cc7883a 	add	r3,r3,r19
 400e2a8:	18a1c83a 	sub	r16,r3,r2
 400e2ac:	b00b883a 	mov	r5,r22
 400e2b0:	8009883a 	mov	r4,r16
 400e2b4:	40033d00 	call	40033d0 <__umodsi3>
 400e2b8:	1023883a 	mov	r17,r2
 400e2bc:	b00b883a 	mov	r5,r22
 400e2c0:	8009883a 	mov	r4,r16
 400e2c4:	400336c0 	call	400336c <__udivsi3>
 400e2c8:	8822943a 	slli	r17,r17,16
 400e2cc:	b80b883a 	mov	r5,r23
 400e2d0:	1009883a 	mov	r4,r2
 400e2d4:	40034280 	call	4003428 <__mulsi3>
 400e2d8:	a53fffcc 	andi	r20,r20,65535
 400e2dc:	a446b03a 	or	r3,r20,r17
 400e2e0:	18bfac2e 	bgeu	r3,r2,400e194 <__alt_data_end+0xfc00e194>
 400e2e4:	003fa706 	br	400e184 <__alt_data_end+0xfc00e184>
 400e2e8:	2005883a 	mov	r2,r4
 400e2ec:	2807883a 	mov	r3,r5
 400e2f0:	dfc00c17 	ldw	ra,48(sp)
 400e2f4:	df000b17 	ldw	fp,44(sp)
 400e2f8:	ddc00a17 	ldw	r23,40(sp)
 400e2fc:	dd800917 	ldw	r22,36(sp)
 400e300:	dd400817 	ldw	r21,32(sp)
 400e304:	dd000717 	ldw	r20,28(sp)
 400e308:	dcc00617 	ldw	r19,24(sp)
 400e30c:	dc800517 	ldw	r18,20(sp)
 400e310:	dc400417 	ldw	r17,16(sp)
 400e314:	dc000317 	ldw	r16,12(sp)
 400e318:	dec00d04 	addi	sp,sp,52
 400e31c:	f800283a 	ret
 400e320:	04c03fc4 	movi	r19,255
 400e324:	99c9803a 	cmpltu	r4,r19,r7
 400e328:	200890fa 	slli	r4,r4,3
 400e32c:	003fa406 	br	400e1c0 <__alt_data_end+0xfc00e1c0>
 400e330:	00803fc4 	movi	r2,255
 400e334:	14c5803a 	cmpltu	r2,r2,r19
 400e338:	100490fa 	slli	r2,r2,3
 400e33c:	003fbc06 	br	400e230 <__alt_data_end+0xfc00e230>
 400e340:	00804034 	movhi	r2,256
 400e344:	10bfffc4 	addi	r2,r2,-1
 400e348:	1180a636 	bltu	r2,r6,400e5e4 <__umoddi3+0x57c>
 400e34c:	01000404 	movi	r4,16
 400e350:	003f5c06 	br	400e0c4 <__alt_data_end+0xfc00e0c4>
 400e354:	3d0e983a 	sll	r7,r7,r20
 400e358:	34ead83a 	srl	r21,r6,r19
 400e35c:	8cc6d83a 	srl	r3,r17,r19
 400e360:	8d10983a 	sll	r8,r17,r20
 400e364:	3d6ab03a 	or	r21,r7,r21
 400e368:	a82cd43a 	srli	r22,r21,16
 400e36c:	84e2d83a 	srl	r17,r16,r19
 400e370:	1809883a 	mov	r4,r3
 400e374:	b00b883a 	mov	r5,r22
 400e378:	8a22b03a 	or	r17,r17,r8
 400e37c:	3524983a 	sll	r18,r6,r20
 400e380:	dc400015 	stw	r17,0(sp)
 400e384:	d8c00115 	stw	r3,4(sp)
 400e388:	40033d00 	call	40033d0 <__umodsi3>
 400e38c:	d8c00117 	ldw	r3,4(sp)
 400e390:	b00b883a 	mov	r5,r22
 400e394:	1039883a 	mov	fp,r2
 400e398:	1809883a 	mov	r4,r3
 400e39c:	400336c0 	call	400336c <__udivsi3>
 400e3a0:	adffffcc 	andi	r23,r21,65535
 400e3a4:	100b883a 	mov	r5,r2
 400e3a8:	b809883a 	mov	r4,r23
 400e3ac:	1023883a 	mov	r17,r2
 400e3b0:	40034280 	call	4003428 <__mulsi3>
 400e3b4:	d9400017 	ldw	r5,0(sp)
 400e3b8:	e008943a 	slli	r4,fp,16
 400e3bc:	8520983a 	sll	r16,r16,r20
 400e3c0:	2806d43a 	srli	r3,r5,16
 400e3c4:	1906b03a 	or	r3,r3,r4
 400e3c8:	1880042e 	bgeu	r3,r2,400e3dc <__umoddi3+0x374>
 400e3cc:	1d47883a 	add	r3,r3,r21
 400e3d0:	893fffc4 	addi	r4,r17,-1
 400e3d4:	1d40892e 	bgeu	r3,r21,400e5fc <__umoddi3+0x594>
 400e3d8:	2023883a 	mov	r17,r4
 400e3dc:	18b9c83a 	sub	fp,r3,r2
 400e3e0:	b00b883a 	mov	r5,r22
 400e3e4:	e009883a 	mov	r4,fp
 400e3e8:	40033d00 	call	40033d0 <__umodsi3>
 400e3ec:	b00b883a 	mov	r5,r22
 400e3f0:	e009883a 	mov	r4,fp
 400e3f4:	d8800215 	stw	r2,8(sp)
 400e3f8:	400336c0 	call	400336c <__udivsi3>
 400e3fc:	100b883a 	mov	r5,r2
 400e400:	b809883a 	mov	r4,r23
 400e404:	102d883a 	mov	r22,r2
 400e408:	40034280 	call	4003428 <__mulsi3>
 400e40c:	d9800217 	ldw	r6,8(sp)
 400e410:	d8c00017 	ldw	r3,0(sp)
 400e414:	300c943a 	slli	r6,r6,16
 400e418:	1a3fffcc 	andi	r8,r3,65535
 400e41c:	4190b03a 	or	r8,r8,r6
 400e420:	4080042e 	bgeu	r8,r2,400e434 <__umoddi3+0x3cc>
 400e424:	4551883a 	add	r8,r8,r21
 400e428:	b0ffffc4 	addi	r3,r22,-1
 400e42c:	45406f2e 	bgeu	r8,r21,400e5ec <__umoddi3+0x584>
 400e430:	182d883a 	mov	r22,r3
 400e434:	880e943a 	slli	r7,r17,16
 400e438:	9006d43a 	srli	r3,r18,16
 400e43c:	91bfffcc 	andi	r6,r18,65535
 400e440:	3dacb03a 	or	r22,r7,r22
 400e444:	b02ed43a 	srli	r23,r22,16
 400e448:	b5bfffcc 	andi	r22,r22,65535
 400e44c:	300b883a 	mov	r5,r6
 400e450:	b009883a 	mov	r4,r22
 400e454:	40a3c83a 	sub	r17,r8,r2
 400e458:	d8c00115 	stw	r3,4(sp)
 400e45c:	d9800215 	stw	r6,8(sp)
 400e460:	40034280 	call	4003428 <__mulsi3>
 400e464:	d9800217 	ldw	r6,8(sp)
 400e468:	b809883a 	mov	r4,r23
 400e46c:	1039883a 	mov	fp,r2
 400e470:	300b883a 	mov	r5,r6
 400e474:	40034280 	call	4003428 <__mulsi3>
 400e478:	d8c00117 	ldw	r3,4(sp)
 400e47c:	b809883a 	mov	r4,r23
 400e480:	d8800215 	stw	r2,8(sp)
 400e484:	180b883a 	mov	r5,r3
 400e488:	40034280 	call	4003428 <__mulsi3>
 400e48c:	d8c00117 	ldw	r3,4(sp)
 400e490:	b009883a 	mov	r4,r22
 400e494:	102f883a 	mov	r23,r2
 400e498:	180b883a 	mov	r5,r3
 400e49c:	40034280 	call	4003428 <__mulsi3>
 400e4a0:	d9800217 	ldw	r6,8(sp)
 400e4a4:	e006d43a 	srli	r3,fp,16
 400e4a8:	1185883a 	add	r2,r2,r6
 400e4ac:	1885883a 	add	r2,r3,r2
 400e4b0:	1180022e 	bgeu	r2,r6,400e4bc <__umoddi3+0x454>
 400e4b4:	00c00074 	movhi	r3,1
 400e4b8:	b8ef883a 	add	r23,r23,r3
 400e4bc:	1006d43a 	srli	r3,r2,16
 400e4c0:	1004943a 	slli	r2,r2,16
 400e4c4:	e73fffcc 	andi	fp,fp,65535
 400e4c8:	1dc7883a 	add	r3,r3,r23
 400e4cc:	1739883a 	add	fp,r2,fp
 400e4d0:	88c03a36 	bltu	r17,r3,400e5bc <__umoddi3+0x554>
 400e4d4:	88c05126 	beq	r17,r3,400e61c <__umoddi3+0x5b4>
 400e4d8:	88c9c83a 	sub	r4,r17,r3
 400e4dc:	e00f883a 	mov	r7,fp
 400e4e0:	81cfc83a 	sub	r7,r16,r7
 400e4e4:	81c7803a 	cmpltu	r3,r16,r7
 400e4e8:	20c7c83a 	sub	r3,r4,r3
 400e4ec:	1cc4983a 	sll	r2,r3,r19
 400e4f0:	3d0ed83a 	srl	r7,r7,r20
 400e4f4:	1d06d83a 	srl	r3,r3,r20
 400e4f8:	11c4b03a 	or	r2,r2,r7
 400e4fc:	003f7c06 	br	400e2f0 <__alt_data_end+0xfc00e2f0>
 400e500:	9ca6983a 	sll	r19,r19,r18
 400e504:	88f8d83a 	srl	fp,r17,r3
 400e508:	80c4d83a 	srl	r2,r16,r3
 400e50c:	982cd43a 	srli	r22,r19,16
 400e510:	8ca2983a 	sll	r17,r17,r18
 400e514:	e009883a 	mov	r4,fp
 400e518:	b00b883a 	mov	r5,r22
 400e51c:	146ab03a 	or	r21,r2,r17
 400e520:	40033d00 	call	40033d0 <__umodsi3>
 400e524:	b00b883a 	mov	r5,r22
 400e528:	e009883a 	mov	r4,fp
 400e52c:	1029883a 	mov	r20,r2
 400e530:	9dffffcc 	andi	r23,r19,65535
 400e534:	400336c0 	call	400336c <__udivsi3>
 400e538:	b809883a 	mov	r4,r23
 400e53c:	100b883a 	mov	r5,r2
 400e540:	40034280 	call	4003428 <__mulsi3>
 400e544:	a008943a 	slli	r4,r20,16
 400e548:	a806d43a 	srli	r3,r21,16
 400e54c:	84a8983a 	sll	r20,r16,r18
 400e550:	1906b03a 	or	r3,r3,r4
 400e554:	1880042e 	bgeu	r3,r2,400e568 <__umoddi3+0x500>
 400e558:	1cc7883a 	add	r3,r3,r19
 400e55c:	1cc00236 	bltu	r3,r19,400e568 <__umoddi3+0x500>
 400e560:	1880012e 	bgeu	r3,r2,400e568 <__umoddi3+0x500>
 400e564:	1cc7883a 	add	r3,r3,r19
 400e568:	18a3c83a 	sub	r17,r3,r2
 400e56c:	b00b883a 	mov	r5,r22
 400e570:	8809883a 	mov	r4,r17
 400e574:	40033d00 	call	40033d0 <__umodsi3>
 400e578:	b00b883a 	mov	r5,r22
 400e57c:	8809883a 	mov	r4,r17
 400e580:	1021883a 	mov	r16,r2
 400e584:	400336c0 	call	400336c <__udivsi3>
 400e588:	100b883a 	mov	r5,r2
 400e58c:	b809883a 	mov	r4,r23
 400e590:	8020943a 	slli	r16,r16,16
 400e594:	40034280 	call	4003428 <__mulsi3>
 400e598:	a8ffffcc 	andi	r3,r21,65535
 400e59c:	1c06b03a 	or	r3,r3,r16
 400e5a0:	1880042e 	bgeu	r3,r2,400e5b4 <__umoddi3+0x54c>
 400e5a4:	1cc7883a 	add	r3,r3,r19
 400e5a8:	1cc00236 	bltu	r3,r19,400e5b4 <__umoddi3+0x54c>
 400e5ac:	1880012e 	bgeu	r3,r2,400e5b4 <__umoddi3+0x54c>
 400e5b0:	1cc7883a 	add	r3,r3,r19
 400e5b4:	18a3c83a 	sub	r17,r3,r2
 400e5b8:	003f2906 	br	400e260 <__alt_data_end+0xfc00e260>
 400e5bc:	e48fc83a 	sub	r7,fp,r18
 400e5c0:	1d49c83a 	sub	r4,r3,r21
 400e5c4:	e1f9803a 	cmpltu	fp,fp,r7
 400e5c8:	2739c83a 	sub	fp,r4,fp
 400e5cc:	8f09c83a 	sub	r4,r17,fp
 400e5d0:	003fc306 	br	400e4e0 <__alt_data_end+0xfc00e4e0>
 400e5d4:	01000604 	movi	r4,24
 400e5d8:	003ef906 	br	400e1c0 <__alt_data_end+0xfc00e1c0>
 400e5dc:	00800604 	movi	r2,24
 400e5e0:	003f1306 	br	400e230 <__alt_data_end+0xfc00e230>
 400e5e4:	01000604 	movi	r4,24
 400e5e8:	003eb606 	br	400e0c4 <__alt_data_end+0xfc00e0c4>
 400e5ec:	40bf902e 	bgeu	r8,r2,400e430 <__alt_data_end+0xfc00e430>
 400e5f0:	b5bfff84 	addi	r22,r22,-2
 400e5f4:	4551883a 	add	r8,r8,r21
 400e5f8:	003f8e06 	br	400e434 <__alt_data_end+0xfc00e434>
 400e5fc:	18bf762e 	bgeu	r3,r2,400e3d8 <__alt_data_end+0xfc00e3d8>
 400e600:	8c7fff84 	addi	r17,r17,-2
 400e604:	1d47883a 	add	r3,r3,r21
 400e608:	003f7406 	br	400e3dc <__alt_data_end+0xfc00e3dc>
 400e60c:	1cc7883a 	add	r3,r3,r19
 400e610:	003ecd06 	br	400e148 <__alt_data_end+0xfc00e148>
 400e614:	8005883a 	mov	r2,r16
 400e618:	003ef806 	br	400e1fc <__alt_data_end+0xfc00e1fc>
 400e61c:	873fe736 	bltu	r16,fp,400e5bc <__alt_data_end+0xfc00e5bc>
 400e620:	e00f883a 	mov	r7,fp
 400e624:	0009883a 	mov	r4,zero
 400e628:	003fad06 	br	400e4e0 <__alt_data_end+0xfc00e4e0>

0400e62c <__adddf3>:
 400e62c:	02c00434 	movhi	r11,16
 400e630:	5affffc4 	addi	r11,r11,-1
 400e634:	2806d7fa 	srli	r3,r5,31
 400e638:	2ad4703a 	and	r10,r5,r11
 400e63c:	3ad2703a 	and	r9,r7,r11
 400e640:	3804d53a 	srli	r2,r7,20
 400e644:	3018d77a 	srli	r12,r6,29
 400e648:	280ad53a 	srli	r5,r5,20
 400e64c:	501490fa 	slli	r10,r10,3
 400e650:	2010d77a 	srli	r8,r4,29
 400e654:	481290fa 	slli	r9,r9,3
 400e658:	380ed7fa 	srli	r7,r7,31
 400e65c:	defffb04 	addi	sp,sp,-20
 400e660:	dc800215 	stw	r18,8(sp)
 400e664:	dc400115 	stw	r17,4(sp)
 400e668:	dc000015 	stw	r16,0(sp)
 400e66c:	dfc00415 	stw	ra,16(sp)
 400e670:	dcc00315 	stw	r19,12(sp)
 400e674:	1c803fcc 	andi	r18,r3,255
 400e678:	2c01ffcc 	andi	r16,r5,2047
 400e67c:	5210b03a 	or	r8,r10,r8
 400e680:	202290fa 	slli	r17,r4,3
 400e684:	1081ffcc 	andi	r2,r2,2047
 400e688:	4b12b03a 	or	r9,r9,r12
 400e68c:	300c90fa 	slli	r6,r6,3
 400e690:	91c07526 	beq	r18,r7,400e868 <__adddf3+0x23c>
 400e694:	8087c83a 	sub	r3,r16,r2
 400e698:	00c0ab0e 	bge	zero,r3,400e948 <__adddf3+0x31c>
 400e69c:	10002a1e 	bne	r2,zero,400e748 <__adddf3+0x11c>
 400e6a0:	4984b03a 	or	r2,r9,r6
 400e6a4:	1000961e 	bne	r2,zero,400e900 <__adddf3+0x2d4>
 400e6a8:	888001cc 	andi	r2,r17,7
 400e6ac:	10000726 	beq	r2,zero,400e6cc <__adddf3+0xa0>
 400e6b0:	888003cc 	andi	r2,r17,15
 400e6b4:	00c00104 	movi	r3,4
 400e6b8:	10c00426 	beq	r2,r3,400e6cc <__adddf3+0xa0>
 400e6bc:	88c7883a 	add	r3,r17,r3
 400e6c0:	1c63803a 	cmpltu	r17,r3,r17
 400e6c4:	4451883a 	add	r8,r8,r17
 400e6c8:	1823883a 	mov	r17,r3
 400e6cc:	4080202c 	andhi	r2,r8,128
 400e6d0:	10005926 	beq	r2,zero,400e838 <__adddf3+0x20c>
 400e6d4:	84000044 	addi	r16,r16,1
 400e6d8:	0081ffc4 	movi	r2,2047
 400e6dc:	8080ba26 	beq	r16,r2,400e9c8 <__adddf3+0x39c>
 400e6e0:	00bfe034 	movhi	r2,65408
 400e6e4:	10bfffc4 	addi	r2,r2,-1
 400e6e8:	4090703a 	and	r8,r8,r2
 400e6ec:	4004977a 	slli	r2,r8,29
 400e6f0:	4010927a 	slli	r8,r8,9
 400e6f4:	8822d0fa 	srli	r17,r17,3
 400e6f8:	8401ffcc 	andi	r16,r16,2047
 400e6fc:	4010d33a 	srli	r8,r8,12
 400e700:	9007883a 	mov	r3,r18
 400e704:	1444b03a 	or	r2,r2,r17
 400e708:	8401ffcc 	andi	r16,r16,2047
 400e70c:	8020953a 	slli	r16,r16,20
 400e710:	18c03fcc 	andi	r3,r3,255
 400e714:	01000434 	movhi	r4,16
 400e718:	213fffc4 	addi	r4,r4,-1
 400e71c:	180697fa 	slli	r3,r3,31
 400e720:	4110703a 	and	r8,r8,r4
 400e724:	4410b03a 	or	r8,r8,r16
 400e728:	40c6b03a 	or	r3,r8,r3
 400e72c:	dfc00417 	ldw	ra,16(sp)
 400e730:	dcc00317 	ldw	r19,12(sp)
 400e734:	dc800217 	ldw	r18,8(sp)
 400e738:	dc400117 	ldw	r17,4(sp)
 400e73c:	dc000017 	ldw	r16,0(sp)
 400e740:	dec00504 	addi	sp,sp,20
 400e744:	f800283a 	ret
 400e748:	0081ffc4 	movi	r2,2047
 400e74c:	80bfd626 	beq	r16,r2,400e6a8 <__alt_data_end+0xfc00e6a8>
 400e750:	4a402034 	orhi	r9,r9,128
 400e754:	00800e04 	movi	r2,56
 400e758:	10c09f16 	blt	r2,r3,400e9d8 <__adddf3+0x3ac>
 400e75c:	008007c4 	movi	r2,31
 400e760:	10c0c216 	blt	r2,r3,400ea6c <__adddf3+0x440>
 400e764:	00800804 	movi	r2,32
 400e768:	10c5c83a 	sub	r2,r2,r3
 400e76c:	488a983a 	sll	r5,r9,r2
 400e770:	30c8d83a 	srl	r4,r6,r3
 400e774:	3084983a 	sll	r2,r6,r2
 400e778:	48c6d83a 	srl	r3,r9,r3
 400e77c:	290cb03a 	or	r6,r5,r4
 400e780:	1004c03a 	cmpne	r2,r2,zero
 400e784:	308cb03a 	or	r6,r6,r2
 400e788:	898dc83a 	sub	r6,r17,r6
 400e78c:	89a3803a 	cmpltu	r17,r17,r6
 400e790:	40d1c83a 	sub	r8,r8,r3
 400e794:	4451c83a 	sub	r8,r8,r17
 400e798:	3023883a 	mov	r17,r6
 400e79c:	4080202c 	andhi	r2,r8,128
 400e7a0:	10002326 	beq	r2,zero,400e830 <__adddf3+0x204>
 400e7a4:	04c02034 	movhi	r19,128
 400e7a8:	9cffffc4 	addi	r19,r19,-1
 400e7ac:	44e6703a 	and	r19,r8,r19
 400e7b0:	98007626 	beq	r19,zero,400e98c <__adddf3+0x360>
 400e7b4:	9809883a 	mov	r4,r19
 400e7b8:	4003f800 	call	4003f80 <__clzsi2>
 400e7bc:	10fffe04 	addi	r3,r2,-8
 400e7c0:	010007c4 	movi	r4,31
 400e7c4:	20c07716 	blt	r4,r3,400e9a4 <__adddf3+0x378>
 400e7c8:	00800804 	movi	r2,32
 400e7cc:	10c5c83a 	sub	r2,r2,r3
 400e7d0:	8884d83a 	srl	r2,r17,r2
 400e7d4:	98d0983a 	sll	r8,r19,r3
 400e7d8:	88e2983a 	sll	r17,r17,r3
 400e7dc:	1204b03a 	or	r2,r2,r8
 400e7e0:	1c007416 	blt	r3,r16,400e9b4 <__adddf3+0x388>
 400e7e4:	1c21c83a 	sub	r16,r3,r16
 400e7e8:	82000044 	addi	r8,r16,1
 400e7ec:	00c007c4 	movi	r3,31
 400e7f0:	1a009116 	blt	r3,r8,400ea38 <__adddf3+0x40c>
 400e7f4:	00c00804 	movi	r3,32
 400e7f8:	1a07c83a 	sub	r3,r3,r8
 400e7fc:	8a08d83a 	srl	r4,r17,r8
 400e800:	88e2983a 	sll	r17,r17,r3
 400e804:	10c6983a 	sll	r3,r2,r3
 400e808:	1210d83a 	srl	r8,r2,r8
 400e80c:	8804c03a 	cmpne	r2,r17,zero
 400e810:	1906b03a 	or	r3,r3,r4
 400e814:	18a2b03a 	or	r17,r3,r2
 400e818:	0021883a 	mov	r16,zero
 400e81c:	003fa206 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400e820:	1890b03a 	or	r8,r3,r2
 400e824:	40017d26 	beq	r8,zero,400ee1c <__adddf3+0x7f0>
 400e828:	1011883a 	mov	r8,r2
 400e82c:	1823883a 	mov	r17,r3
 400e830:	888001cc 	andi	r2,r17,7
 400e834:	103f9e1e 	bne	r2,zero,400e6b0 <__alt_data_end+0xfc00e6b0>
 400e838:	4004977a 	slli	r2,r8,29
 400e83c:	8822d0fa 	srli	r17,r17,3
 400e840:	4010d0fa 	srli	r8,r8,3
 400e844:	9007883a 	mov	r3,r18
 400e848:	1444b03a 	or	r2,r2,r17
 400e84c:	0101ffc4 	movi	r4,2047
 400e850:	81002426 	beq	r16,r4,400e8e4 <__adddf3+0x2b8>
 400e854:	8120703a 	and	r16,r16,r4
 400e858:	01000434 	movhi	r4,16
 400e85c:	213fffc4 	addi	r4,r4,-1
 400e860:	4110703a 	and	r8,r8,r4
 400e864:	003fa806 	br	400e708 <__alt_data_end+0xfc00e708>
 400e868:	8089c83a 	sub	r4,r16,r2
 400e86c:	01005e0e 	bge	zero,r4,400e9e8 <__adddf3+0x3bc>
 400e870:	10002b26 	beq	r2,zero,400e920 <__adddf3+0x2f4>
 400e874:	0081ffc4 	movi	r2,2047
 400e878:	80bf8b26 	beq	r16,r2,400e6a8 <__alt_data_end+0xfc00e6a8>
 400e87c:	4a402034 	orhi	r9,r9,128
 400e880:	00800e04 	movi	r2,56
 400e884:	1100a40e 	bge	r2,r4,400eb18 <__adddf3+0x4ec>
 400e888:	498cb03a 	or	r6,r9,r6
 400e88c:	300ac03a 	cmpne	r5,r6,zero
 400e890:	0013883a 	mov	r9,zero
 400e894:	2c4b883a 	add	r5,r5,r17
 400e898:	2c63803a 	cmpltu	r17,r5,r17
 400e89c:	4a11883a 	add	r8,r9,r8
 400e8a0:	8a11883a 	add	r8,r17,r8
 400e8a4:	2823883a 	mov	r17,r5
 400e8a8:	4080202c 	andhi	r2,r8,128
 400e8ac:	103fe026 	beq	r2,zero,400e830 <__alt_data_end+0xfc00e830>
 400e8b0:	84000044 	addi	r16,r16,1
 400e8b4:	0081ffc4 	movi	r2,2047
 400e8b8:	8080d226 	beq	r16,r2,400ec04 <__adddf3+0x5d8>
 400e8bc:	00bfe034 	movhi	r2,65408
 400e8c0:	10bfffc4 	addi	r2,r2,-1
 400e8c4:	4090703a 	and	r8,r8,r2
 400e8c8:	880ad07a 	srli	r5,r17,1
 400e8cc:	400897fa 	slli	r4,r8,31
 400e8d0:	88c0004c 	andi	r3,r17,1
 400e8d4:	28e2b03a 	or	r17,r5,r3
 400e8d8:	4010d07a 	srli	r8,r8,1
 400e8dc:	2462b03a 	or	r17,r4,r17
 400e8e0:	003f7106 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400e8e4:	4088b03a 	or	r4,r8,r2
 400e8e8:	20014526 	beq	r4,zero,400ee00 <__adddf3+0x7d4>
 400e8ec:	01000434 	movhi	r4,16
 400e8f0:	42000234 	orhi	r8,r8,8
 400e8f4:	213fffc4 	addi	r4,r4,-1
 400e8f8:	4110703a 	and	r8,r8,r4
 400e8fc:	003f8206 	br	400e708 <__alt_data_end+0xfc00e708>
 400e900:	18ffffc4 	addi	r3,r3,-1
 400e904:	1800491e 	bne	r3,zero,400ea2c <__adddf3+0x400>
 400e908:	898bc83a 	sub	r5,r17,r6
 400e90c:	8963803a 	cmpltu	r17,r17,r5
 400e910:	4251c83a 	sub	r8,r8,r9
 400e914:	4451c83a 	sub	r8,r8,r17
 400e918:	2823883a 	mov	r17,r5
 400e91c:	003f9f06 	br	400e79c <__alt_data_end+0xfc00e79c>
 400e920:	4984b03a 	or	r2,r9,r6
 400e924:	103f6026 	beq	r2,zero,400e6a8 <__alt_data_end+0xfc00e6a8>
 400e928:	213fffc4 	addi	r4,r4,-1
 400e92c:	2000931e 	bne	r4,zero,400eb7c <__adddf3+0x550>
 400e930:	898d883a 	add	r6,r17,r6
 400e934:	3463803a 	cmpltu	r17,r6,r17
 400e938:	4251883a 	add	r8,r8,r9
 400e93c:	8a11883a 	add	r8,r17,r8
 400e940:	3023883a 	mov	r17,r6
 400e944:	003fd806 	br	400e8a8 <__alt_data_end+0xfc00e8a8>
 400e948:	1800541e 	bne	r3,zero,400ea9c <__adddf3+0x470>
 400e94c:	80800044 	addi	r2,r16,1
 400e950:	1081ffcc 	andi	r2,r2,2047
 400e954:	00c00044 	movi	r3,1
 400e958:	1880a00e 	bge	r3,r2,400ebdc <__adddf3+0x5b0>
 400e95c:	8989c83a 	sub	r4,r17,r6
 400e960:	8905803a 	cmpltu	r2,r17,r4
 400e964:	4267c83a 	sub	r19,r8,r9
 400e968:	98a7c83a 	sub	r19,r19,r2
 400e96c:	9880202c 	andhi	r2,r19,128
 400e970:	10006326 	beq	r2,zero,400eb00 <__adddf3+0x4d4>
 400e974:	3463c83a 	sub	r17,r6,r17
 400e978:	4a07c83a 	sub	r3,r9,r8
 400e97c:	344d803a 	cmpltu	r6,r6,r17
 400e980:	19a7c83a 	sub	r19,r3,r6
 400e984:	3825883a 	mov	r18,r7
 400e988:	983f8a1e 	bne	r19,zero,400e7b4 <__alt_data_end+0xfc00e7b4>
 400e98c:	8809883a 	mov	r4,r17
 400e990:	4003f800 	call	4003f80 <__clzsi2>
 400e994:	10800804 	addi	r2,r2,32
 400e998:	10fffe04 	addi	r3,r2,-8
 400e99c:	010007c4 	movi	r4,31
 400e9a0:	20ff890e 	bge	r4,r3,400e7c8 <__alt_data_end+0xfc00e7c8>
 400e9a4:	10bff604 	addi	r2,r2,-40
 400e9a8:	8884983a 	sll	r2,r17,r2
 400e9ac:	0023883a 	mov	r17,zero
 400e9b0:	1c3f8c0e 	bge	r3,r16,400e7e4 <__alt_data_end+0xfc00e7e4>
 400e9b4:	023fe034 	movhi	r8,65408
 400e9b8:	423fffc4 	addi	r8,r8,-1
 400e9bc:	80e1c83a 	sub	r16,r16,r3
 400e9c0:	1210703a 	and	r8,r2,r8
 400e9c4:	003f3806 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400e9c8:	9007883a 	mov	r3,r18
 400e9cc:	0011883a 	mov	r8,zero
 400e9d0:	0005883a 	mov	r2,zero
 400e9d4:	003f4c06 	br	400e708 <__alt_data_end+0xfc00e708>
 400e9d8:	498cb03a 	or	r6,r9,r6
 400e9dc:	300cc03a 	cmpne	r6,r6,zero
 400e9e0:	0007883a 	mov	r3,zero
 400e9e4:	003f6806 	br	400e788 <__alt_data_end+0xfc00e788>
 400e9e8:	20009c1e 	bne	r4,zero,400ec5c <__adddf3+0x630>
 400e9ec:	80800044 	addi	r2,r16,1
 400e9f0:	1141ffcc 	andi	r5,r2,2047
 400e9f4:	01000044 	movi	r4,1
 400e9f8:	2140670e 	bge	r4,r5,400eb98 <__adddf3+0x56c>
 400e9fc:	0101ffc4 	movi	r4,2047
 400ea00:	11007f26 	beq	r2,r4,400ec00 <__adddf3+0x5d4>
 400ea04:	898d883a 	add	r6,r17,r6
 400ea08:	4247883a 	add	r3,r8,r9
 400ea0c:	3451803a 	cmpltu	r8,r6,r17
 400ea10:	40d1883a 	add	r8,r8,r3
 400ea14:	402297fa 	slli	r17,r8,31
 400ea18:	300cd07a 	srli	r6,r6,1
 400ea1c:	4010d07a 	srli	r8,r8,1
 400ea20:	1021883a 	mov	r16,r2
 400ea24:	89a2b03a 	or	r17,r17,r6
 400ea28:	003f1f06 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400ea2c:	0081ffc4 	movi	r2,2047
 400ea30:	80bf481e 	bne	r16,r2,400e754 <__alt_data_end+0xfc00e754>
 400ea34:	003f1c06 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400ea38:	843ff844 	addi	r16,r16,-31
 400ea3c:	01000804 	movi	r4,32
 400ea40:	1406d83a 	srl	r3,r2,r16
 400ea44:	41005026 	beq	r8,r4,400eb88 <__adddf3+0x55c>
 400ea48:	01001004 	movi	r4,64
 400ea4c:	2211c83a 	sub	r8,r4,r8
 400ea50:	1204983a 	sll	r2,r2,r8
 400ea54:	88a2b03a 	or	r17,r17,r2
 400ea58:	8822c03a 	cmpne	r17,r17,zero
 400ea5c:	1c62b03a 	or	r17,r3,r17
 400ea60:	0011883a 	mov	r8,zero
 400ea64:	0021883a 	mov	r16,zero
 400ea68:	003f7106 	br	400e830 <__alt_data_end+0xfc00e830>
 400ea6c:	193ff804 	addi	r4,r3,-32
 400ea70:	00800804 	movi	r2,32
 400ea74:	4908d83a 	srl	r4,r9,r4
 400ea78:	18804526 	beq	r3,r2,400eb90 <__adddf3+0x564>
 400ea7c:	00801004 	movi	r2,64
 400ea80:	10c5c83a 	sub	r2,r2,r3
 400ea84:	4886983a 	sll	r3,r9,r2
 400ea88:	198cb03a 	or	r6,r3,r6
 400ea8c:	300cc03a 	cmpne	r6,r6,zero
 400ea90:	218cb03a 	or	r6,r4,r6
 400ea94:	0007883a 	mov	r3,zero
 400ea98:	003f3b06 	br	400e788 <__alt_data_end+0xfc00e788>
 400ea9c:	80002a26 	beq	r16,zero,400eb48 <__adddf3+0x51c>
 400eaa0:	0101ffc4 	movi	r4,2047
 400eaa4:	11006826 	beq	r2,r4,400ec48 <__adddf3+0x61c>
 400eaa8:	00c7c83a 	sub	r3,zero,r3
 400eaac:	42002034 	orhi	r8,r8,128
 400eab0:	01000e04 	movi	r4,56
 400eab4:	20c07c16 	blt	r4,r3,400eca8 <__adddf3+0x67c>
 400eab8:	010007c4 	movi	r4,31
 400eabc:	20c0da16 	blt	r4,r3,400ee28 <__adddf3+0x7fc>
 400eac0:	01000804 	movi	r4,32
 400eac4:	20c9c83a 	sub	r4,r4,r3
 400eac8:	4114983a 	sll	r10,r8,r4
 400eacc:	88cad83a 	srl	r5,r17,r3
 400ead0:	8908983a 	sll	r4,r17,r4
 400ead4:	40c6d83a 	srl	r3,r8,r3
 400ead8:	5162b03a 	or	r17,r10,r5
 400eadc:	2008c03a 	cmpne	r4,r4,zero
 400eae0:	8922b03a 	or	r17,r17,r4
 400eae4:	3463c83a 	sub	r17,r6,r17
 400eae8:	48c7c83a 	sub	r3,r9,r3
 400eaec:	344d803a 	cmpltu	r6,r6,r17
 400eaf0:	1991c83a 	sub	r8,r3,r6
 400eaf4:	1021883a 	mov	r16,r2
 400eaf8:	3825883a 	mov	r18,r7
 400eafc:	003f2706 	br	400e79c <__alt_data_end+0xfc00e79c>
 400eb00:	24d0b03a 	or	r8,r4,r19
 400eb04:	40001b1e 	bne	r8,zero,400eb74 <__adddf3+0x548>
 400eb08:	0005883a 	mov	r2,zero
 400eb0c:	0007883a 	mov	r3,zero
 400eb10:	0021883a 	mov	r16,zero
 400eb14:	003f4d06 	br	400e84c <__alt_data_end+0xfc00e84c>
 400eb18:	008007c4 	movi	r2,31
 400eb1c:	11003c16 	blt	r2,r4,400ec10 <__adddf3+0x5e4>
 400eb20:	00800804 	movi	r2,32
 400eb24:	1105c83a 	sub	r2,r2,r4
 400eb28:	488e983a 	sll	r7,r9,r2
 400eb2c:	310ad83a 	srl	r5,r6,r4
 400eb30:	3084983a 	sll	r2,r6,r2
 400eb34:	4912d83a 	srl	r9,r9,r4
 400eb38:	394ab03a 	or	r5,r7,r5
 400eb3c:	1004c03a 	cmpne	r2,r2,zero
 400eb40:	288ab03a 	or	r5,r5,r2
 400eb44:	003f5306 	br	400e894 <__alt_data_end+0xfc00e894>
 400eb48:	4448b03a 	or	r4,r8,r17
 400eb4c:	20003e26 	beq	r4,zero,400ec48 <__adddf3+0x61c>
 400eb50:	00c6303a 	nor	r3,zero,r3
 400eb54:	18003a1e 	bne	r3,zero,400ec40 <__adddf3+0x614>
 400eb58:	3463c83a 	sub	r17,r6,r17
 400eb5c:	4a07c83a 	sub	r3,r9,r8
 400eb60:	344d803a 	cmpltu	r6,r6,r17
 400eb64:	1991c83a 	sub	r8,r3,r6
 400eb68:	1021883a 	mov	r16,r2
 400eb6c:	3825883a 	mov	r18,r7
 400eb70:	003f0a06 	br	400e79c <__alt_data_end+0xfc00e79c>
 400eb74:	2023883a 	mov	r17,r4
 400eb78:	003f0d06 	br	400e7b0 <__alt_data_end+0xfc00e7b0>
 400eb7c:	0081ffc4 	movi	r2,2047
 400eb80:	80bf3f1e 	bne	r16,r2,400e880 <__alt_data_end+0xfc00e880>
 400eb84:	003ec806 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400eb88:	0005883a 	mov	r2,zero
 400eb8c:	003fb106 	br	400ea54 <__alt_data_end+0xfc00ea54>
 400eb90:	0007883a 	mov	r3,zero
 400eb94:	003fbc06 	br	400ea88 <__alt_data_end+0xfc00ea88>
 400eb98:	4444b03a 	or	r2,r8,r17
 400eb9c:	8000871e 	bne	r16,zero,400edbc <__adddf3+0x790>
 400eba0:	1000ba26 	beq	r2,zero,400ee8c <__adddf3+0x860>
 400eba4:	4984b03a 	or	r2,r9,r6
 400eba8:	103ebf26 	beq	r2,zero,400e6a8 <__alt_data_end+0xfc00e6a8>
 400ebac:	8985883a 	add	r2,r17,r6
 400ebb0:	4247883a 	add	r3,r8,r9
 400ebb4:	1451803a 	cmpltu	r8,r2,r17
 400ebb8:	40d1883a 	add	r8,r8,r3
 400ebbc:	40c0202c 	andhi	r3,r8,128
 400ebc0:	1023883a 	mov	r17,r2
 400ebc4:	183f1a26 	beq	r3,zero,400e830 <__alt_data_end+0xfc00e830>
 400ebc8:	00bfe034 	movhi	r2,65408
 400ebcc:	10bfffc4 	addi	r2,r2,-1
 400ebd0:	2021883a 	mov	r16,r4
 400ebd4:	4090703a 	and	r8,r8,r2
 400ebd8:	003eb306 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400ebdc:	4444b03a 	or	r2,r8,r17
 400ebe0:	8000291e 	bne	r16,zero,400ec88 <__adddf3+0x65c>
 400ebe4:	10004b1e 	bne	r2,zero,400ed14 <__adddf3+0x6e8>
 400ebe8:	4990b03a 	or	r8,r9,r6
 400ebec:	40008b26 	beq	r8,zero,400ee1c <__adddf3+0x7f0>
 400ebf0:	4811883a 	mov	r8,r9
 400ebf4:	3023883a 	mov	r17,r6
 400ebf8:	3825883a 	mov	r18,r7
 400ebfc:	003eaa06 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400ec00:	1021883a 	mov	r16,r2
 400ec04:	0011883a 	mov	r8,zero
 400ec08:	0005883a 	mov	r2,zero
 400ec0c:	003f0f06 	br	400e84c <__alt_data_end+0xfc00e84c>
 400ec10:	217ff804 	addi	r5,r4,-32
 400ec14:	00800804 	movi	r2,32
 400ec18:	494ad83a 	srl	r5,r9,r5
 400ec1c:	20807d26 	beq	r4,r2,400ee14 <__adddf3+0x7e8>
 400ec20:	00801004 	movi	r2,64
 400ec24:	1109c83a 	sub	r4,r2,r4
 400ec28:	4912983a 	sll	r9,r9,r4
 400ec2c:	498cb03a 	or	r6,r9,r6
 400ec30:	300cc03a 	cmpne	r6,r6,zero
 400ec34:	298ab03a 	or	r5,r5,r6
 400ec38:	0013883a 	mov	r9,zero
 400ec3c:	003f1506 	br	400e894 <__alt_data_end+0xfc00e894>
 400ec40:	0101ffc4 	movi	r4,2047
 400ec44:	113f9a1e 	bne	r2,r4,400eab0 <__alt_data_end+0xfc00eab0>
 400ec48:	4811883a 	mov	r8,r9
 400ec4c:	3023883a 	mov	r17,r6
 400ec50:	1021883a 	mov	r16,r2
 400ec54:	3825883a 	mov	r18,r7
 400ec58:	003e9306 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400ec5c:	8000161e 	bne	r16,zero,400ecb8 <__adddf3+0x68c>
 400ec60:	444ab03a 	or	r5,r8,r17
 400ec64:	28005126 	beq	r5,zero,400edac <__adddf3+0x780>
 400ec68:	0108303a 	nor	r4,zero,r4
 400ec6c:	20004d1e 	bne	r4,zero,400eda4 <__adddf3+0x778>
 400ec70:	89a3883a 	add	r17,r17,r6
 400ec74:	4253883a 	add	r9,r8,r9
 400ec78:	898d803a 	cmpltu	r6,r17,r6
 400ec7c:	3251883a 	add	r8,r6,r9
 400ec80:	1021883a 	mov	r16,r2
 400ec84:	003f0806 	br	400e8a8 <__alt_data_end+0xfc00e8a8>
 400ec88:	1000301e 	bne	r2,zero,400ed4c <__adddf3+0x720>
 400ec8c:	4984b03a 	or	r2,r9,r6
 400ec90:	10007126 	beq	r2,zero,400ee58 <__adddf3+0x82c>
 400ec94:	4811883a 	mov	r8,r9
 400ec98:	3023883a 	mov	r17,r6
 400ec9c:	3825883a 	mov	r18,r7
 400eca0:	0401ffc4 	movi	r16,2047
 400eca4:	003e8006 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400eca8:	4462b03a 	or	r17,r8,r17
 400ecac:	8822c03a 	cmpne	r17,r17,zero
 400ecb0:	0007883a 	mov	r3,zero
 400ecb4:	003f8b06 	br	400eae4 <__alt_data_end+0xfc00eae4>
 400ecb8:	0141ffc4 	movi	r5,2047
 400ecbc:	11403b26 	beq	r2,r5,400edac <__adddf3+0x780>
 400ecc0:	0109c83a 	sub	r4,zero,r4
 400ecc4:	42002034 	orhi	r8,r8,128
 400ecc8:	01400e04 	movi	r5,56
 400eccc:	29006716 	blt	r5,r4,400ee6c <__adddf3+0x840>
 400ecd0:	014007c4 	movi	r5,31
 400ecd4:	29007016 	blt	r5,r4,400ee98 <__adddf3+0x86c>
 400ecd8:	01400804 	movi	r5,32
 400ecdc:	290bc83a 	sub	r5,r5,r4
 400ece0:	4154983a 	sll	r10,r8,r5
 400ece4:	890ed83a 	srl	r7,r17,r4
 400ece8:	894a983a 	sll	r5,r17,r5
 400ecec:	4108d83a 	srl	r4,r8,r4
 400ecf0:	51e2b03a 	or	r17,r10,r7
 400ecf4:	280ac03a 	cmpne	r5,r5,zero
 400ecf8:	8962b03a 	or	r17,r17,r5
 400ecfc:	89a3883a 	add	r17,r17,r6
 400ed00:	2253883a 	add	r9,r4,r9
 400ed04:	898d803a 	cmpltu	r6,r17,r6
 400ed08:	3251883a 	add	r8,r6,r9
 400ed0c:	1021883a 	mov	r16,r2
 400ed10:	003ee506 	br	400e8a8 <__alt_data_end+0xfc00e8a8>
 400ed14:	4984b03a 	or	r2,r9,r6
 400ed18:	103e6326 	beq	r2,zero,400e6a8 <__alt_data_end+0xfc00e6a8>
 400ed1c:	8987c83a 	sub	r3,r17,r6
 400ed20:	88c9803a 	cmpltu	r4,r17,r3
 400ed24:	4245c83a 	sub	r2,r8,r9
 400ed28:	1105c83a 	sub	r2,r2,r4
 400ed2c:	1100202c 	andhi	r4,r2,128
 400ed30:	203ebb26 	beq	r4,zero,400e820 <__alt_data_end+0xfc00e820>
 400ed34:	3463c83a 	sub	r17,r6,r17
 400ed38:	4a07c83a 	sub	r3,r9,r8
 400ed3c:	344d803a 	cmpltu	r6,r6,r17
 400ed40:	1991c83a 	sub	r8,r3,r6
 400ed44:	3825883a 	mov	r18,r7
 400ed48:	003e5706 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400ed4c:	4984b03a 	or	r2,r9,r6
 400ed50:	10002e26 	beq	r2,zero,400ee0c <__adddf3+0x7e0>
 400ed54:	4004d0fa 	srli	r2,r8,3
 400ed58:	8822d0fa 	srli	r17,r17,3
 400ed5c:	4010977a 	slli	r8,r8,29
 400ed60:	10c0022c 	andhi	r3,r2,8
 400ed64:	4462b03a 	or	r17,r8,r17
 400ed68:	18000826 	beq	r3,zero,400ed8c <__adddf3+0x760>
 400ed6c:	4808d0fa 	srli	r4,r9,3
 400ed70:	20c0022c 	andhi	r3,r4,8
 400ed74:	1800051e 	bne	r3,zero,400ed8c <__adddf3+0x760>
 400ed78:	300cd0fa 	srli	r6,r6,3
 400ed7c:	4806977a 	slli	r3,r9,29
 400ed80:	2005883a 	mov	r2,r4
 400ed84:	3825883a 	mov	r18,r7
 400ed88:	19a2b03a 	or	r17,r3,r6
 400ed8c:	8810d77a 	srli	r8,r17,29
 400ed90:	100490fa 	slli	r2,r2,3
 400ed94:	882290fa 	slli	r17,r17,3
 400ed98:	0401ffc4 	movi	r16,2047
 400ed9c:	4090b03a 	or	r8,r8,r2
 400eda0:	003e4106 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400eda4:	0141ffc4 	movi	r5,2047
 400eda8:	117fc71e 	bne	r2,r5,400ecc8 <__alt_data_end+0xfc00ecc8>
 400edac:	4811883a 	mov	r8,r9
 400edb0:	3023883a 	mov	r17,r6
 400edb4:	1021883a 	mov	r16,r2
 400edb8:	003e3b06 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400edbc:	10002f26 	beq	r2,zero,400ee7c <__adddf3+0x850>
 400edc0:	4984b03a 	or	r2,r9,r6
 400edc4:	10001126 	beq	r2,zero,400ee0c <__adddf3+0x7e0>
 400edc8:	4004d0fa 	srli	r2,r8,3
 400edcc:	8822d0fa 	srli	r17,r17,3
 400edd0:	4010977a 	slli	r8,r8,29
 400edd4:	10c0022c 	andhi	r3,r2,8
 400edd8:	4462b03a 	or	r17,r8,r17
 400eddc:	183feb26 	beq	r3,zero,400ed8c <__alt_data_end+0xfc00ed8c>
 400ede0:	4808d0fa 	srli	r4,r9,3
 400ede4:	20c0022c 	andhi	r3,r4,8
 400ede8:	183fe81e 	bne	r3,zero,400ed8c <__alt_data_end+0xfc00ed8c>
 400edec:	300cd0fa 	srli	r6,r6,3
 400edf0:	4806977a 	slli	r3,r9,29
 400edf4:	2005883a 	mov	r2,r4
 400edf8:	19a2b03a 	or	r17,r3,r6
 400edfc:	003fe306 	br	400ed8c <__alt_data_end+0xfc00ed8c>
 400ee00:	0011883a 	mov	r8,zero
 400ee04:	0005883a 	mov	r2,zero
 400ee08:	003e3f06 	br	400e708 <__alt_data_end+0xfc00e708>
 400ee0c:	0401ffc4 	movi	r16,2047
 400ee10:	003e2506 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400ee14:	0013883a 	mov	r9,zero
 400ee18:	003f8406 	br	400ec2c <__alt_data_end+0xfc00ec2c>
 400ee1c:	0005883a 	mov	r2,zero
 400ee20:	0007883a 	mov	r3,zero
 400ee24:	003e8906 	br	400e84c <__alt_data_end+0xfc00e84c>
 400ee28:	197ff804 	addi	r5,r3,-32
 400ee2c:	01000804 	movi	r4,32
 400ee30:	414ad83a 	srl	r5,r8,r5
 400ee34:	19002426 	beq	r3,r4,400eec8 <__adddf3+0x89c>
 400ee38:	01001004 	movi	r4,64
 400ee3c:	20c7c83a 	sub	r3,r4,r3
 400ee40:	40c6983a 	sll	r3,r8,r3
 400ee44:	1c46b03a 	or	r3,r3,r17
 400ee48:	1806c03a 	cmpne	r3,r3,zero
 400ee4c:	28e2b03a 	or	r17,r5,r3
 400ee50:	0007883a 	mov	r3,zero
 400ee54:	003f2306 	br	400eae4 <__alt_data_end+0xfc00eae4>
 400ee58:	0007883a 	mov	r3,zero
 400ee5c:	5811883a 	mov	r8,r11
 400ee60:	00bfffc4 	movi	r2,-1
 400ee64:	0401ffc4 	movi	r16,2047
 400ee68:	003e7806 	br	400e84c <__alt_data_end+0xfc00e84c>
 400ee6c:	4462b03a 	or	r17,r8,r17
 400ee70:	8822c03a 	cmpne	r17,r17,zero
 400ee74:	0009883a 	mov	r4,zero
 400ee78:	003fa006 	br	400ecfc <__alt_data_end+0xfc00ecfc>
 400ee7c:	4811883a 	mov	r8,r9
 400ee80:	3023883a 	mov	r17,r6
 400ee84:	0401ffc4 	movi	r16,2047
 400ee88:	003e0706 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400ee8c:	4811883a 	mov	r8,r9
 400ee90:	3023883a 	mov	r17,r6
 400ee94:	003e0406 	br	400e6a8 <__alt_data_end+0xfc00e6a8>
 400ee98:	21fff804 	addi	r7,r4,-32
 400ee9c:	01400804 	movi	r5,32
 400eea0:	41ced83a 	srl	r7,r8,r7
 400eea4:	21400a26 	beq	r4,r5,400eed0 <__adddf3+0x8a4>
 400eea8:	01401004 	movi	r5,64
 400eeac:	2909c83a 	sub	r4,r5,r4
 400eeb0:	4108983a 	sll	r4,r8,r4
 400eeb4:	2448b03a 	or	r4,r4,r17
 400eeb8:	2008c03a 	cmpne	r4,r4,zero
 400eebc:	3922b03a 	or	r17,r7,r4
 400eec0:	0009883a 	mov	r4,zero
 400eec4:	003f8d06 	br	400ecfc <__alt_data_end+0xfc00ecfc>
 400eec8:	0007883a 	mov	r3,zero
 400eecc:	003fdd06 	br	400ee44 <__alt_data_end+0xfc00ee44>
 400eed0:	0009883a 	mov	r4,zero
 400eed4:	003ff706 	br	400eeb4 <__alt_data_end+0xfc00eeb4>

0400eed8 <__divdf3>:
 400eed8:	defff004 	addi	sp,sp,-64
 400eedc:	dc800815 	stw	r18,32(sp)
 400eee0:	2824d53a 	srli	r18,r5,20
 400eee4:	dd800c15 	stw	r22,48(sp)
 400eee8:	282cd7fa 	srli	r22,r5,31
 400eeec:	dc000615 	stw	r16,24(sp)
 400eef0:	04000434 	movhi	r16,16
 400eef4:	843fffc4 	addi	r16,r16,-1
 400eef8:	dfc00f15 	stw	ra,60(sp)
 400eefc:	df000e15 	stw	fp,56(sp)
 400ef00:	ddc00d15 	stw	r23,52(sp)
 400ef04:	dd400b15 	stw	r21,44(sp)
 400ef08:	dd000a15 	stw	r20,40(sp)
 400ef0c:	dcc00915 	stw	r19,36(sp)
 400ef10:	dc400715 	stw	r17,28(sp)
 400ef14:	9481ffcc 	andi	r18,r18,2047
 400ef18:	2c20703a 	and	r16,r5,r16
 400ef1c:	b2003fcc 	andi	r8,r22,255
 400ef20:	90006126 	beq	r18,zero,400f0a8 <__divdf3+0x1d0>
 400ef24:	0081ffc4 	movi	r2,2047
 400ef28:	202b883a 	mov	r21,r4
 400ef2c:	90803726 	beq	r18,r2,400f00c <__divdf3+0x134>
 400ef30:	80800434 	orhi	r2,r16,16
 400ef34:	100490fa 	slli	r2,r2,3
 400ef38:	2020d77a 	srli	r16,r4,29
 400ef3c:	202a90fa 	slli	r21,r4,3
 400ef40:	94bf0044 	addi	r18,r18,-1023
 400ef44:	80a0b03a 	or	r16,r16,r2
 400ef48:	0013883a 	mov	r9,zero
 400ef4c:	000b883a 	mov	r5,zero
 400ef50:	3806d53a 	srli	r3,r7,20
 400ef54:	382ed7fa 	srli	r23,r7,31
 400ef58:	04400434 	movhi	r17,16
 400ef5c:	8c7fffc4 	addi	r17,r17,-1
 400ef60:	18c1ffcc 	andi	r3,r3,2047
 400ef64:	3029883a 	mov	r20,r6
 400ef68:	3c62703a 	and	r17,r7,r17
 400ef6c:	bf003fcc 	andi	fp,r23,255
 400ef70:	18006e26 	beq	r3,zero,400f12c <__divdf3+0x254>
 400ef74:	0081ffc4 	movi	r2,2047
 400ef78:	18806626 	beq	r3,r2,400f114 <__divdf3+0x23c>
 400ef7c:	88800434 	orhi	r2,r17,16
 400ef80:	100490fa 	slli	r2,r2,3
 400ef84:	3022d77a 	srli	r17,r6,29
 400ef88:	302890fa 	slli	r20,r6,3
 400ef8c:	18ff0044 	addi	r3,r3,-1023
 400ef90:	88a2b03a 	or	r17,r17,r2
 400ef94:	000f883a 	mov	r7,zero
 400ef98:	b5e6f03a 	xor	r19,r22,r23
 400ef9c:	3a4cb03a 	or	r6,r7,r9
 400efa0:	008003c4 	movi	r2,15
 400efa4:	9809883a 	mov	r4,r19
 400efa8:	90c7c83a 	sub	r3,r18,r3
 400efac:	9cc03fcc 	andi	r19,r19,255
 400efb0:	11809636 	bltu	r2,r6,400f20c <__divdf3+0x334>
 400efb4:	300c90ba 	slli	r6,r6,2
 400efb8:	00810074 	movhi	r2,1025
 400efbc:	10bbf304 	addi	r2,r2,-4148
 400efc0:	308d883a 	add	r6,r6,r2
 400efc4:	30800017 	ldw	r2,0(r6)
 400efc8:	1000683a 	jmp	r2
 400efcc:	0400f20c 	andi	r16,zero,968
 400efd0:	0400f044 	movi	r16,961
 400efd4:	0400f1fc 	xorhi	r16,zero,967
 400efd8:	0400f038 	rdprs	r16,zero,960
 400efdc:	0400f1fc 	xorhi	r16,zero,967
 400efe0:	0400f1d0 	cmplti	r16,zero,967
 400efe4:	0400f1fc 	xorhi	r16,zero,967
 400efe8:	0400f038 	rdprs	r16,zero,960
 400efec:	0400f044 	movi	r16,961
 400eff0:	0400f044 	movi	r16,961
 400eff4:	0400f1d0 	cmplti	r16,zero,967
 400eff8:	0400f038 	rdprs	r16,zero,960
 400effc:	0400f028 	cmpgeui	r16,zero,960
 400f000:	0400f028 	cmpgeui	r16,zero,960
 400f004:	0400f028 	cmpgeui	r16,zero,960
 400f008:	0400f594 	movui	r16,982
 400f00c:	2404b03a 	or	r2,r4,r16
 400f010:	10006c1e 	bne	r2,zero,400f1c4 <__divdf3+0x2ec>
 400f014:	02400204 	movi	r9,8
 400f018:	0021883a 	mov	r16,zero
 400f01c:	002b883a 	mov	r21,zero
 400f020:	01400084 	movi	r5,2
 400f024:	003fca06 	br	400ef50 <__alt_data_end+0xfc00ef50>
 400f028:	8023883a 	mov	r17,r16
 400f02c:	a829883a 	mov	r20,r21
 400f030:	4039883a 	mov	fp,r8
 400f034:	280f883a 	mov	r7,r5
 400f038:	00800084 	movi	r2,2
 400f03c:	3881601e 	bne	r7,r2,400f5c0 <__divdf3+0x6e8>
 400f040:	e027883a 	mov	r19,fp
 400f044:	9900004c 	andi	r4,r19,1
 400f048:	0081ffc4 	movi	r2,2047
 400f04c:	0021883a 	mov	r16,zero
 400f050:	002b883a 	mov	r21,zero
 400f054:	1004953a 	slli	r2,r2,20
 400f058:	20c03fcc 	andi	r3,r4,255
 400f05c:	01400434 	movhi	r5,16
 400f060:	297fffc4 	addi	r5,r5,-1
 400f064:	180697fa 	slli	r3,r3,31
 400f068:	8160703a 	and	r16,r16,r5
 400f06c:	80a0b03a 	or	r16,r16,r2
 400f070:	80c6b03a 	or	r3,r16,r3
 400f074:	a805883a 	mov	r2,r21
 400f078:	dfc00f17 	ldw	ra,60(sp)
 400f07c:	df000e17 	ldw	fp,56(sp)
 400f080:	ddc00d17 	ldw	r23,52(sp)
 400f084:	dd800c17 	ldw	r22,48(sp)
 400f088:	dd400b17 	ldw	r21,44(sp)
 400f08c:	dd000a17 	ldw	r20,40(sp)
 400f090:	dcc00917 	ldw	r19,36(sp)
 400f094:	dc800817 	ldw	r18,32(sp)
 400f098:	dc400717 	ldw	r17,28(sp)
 400f09c:	dc000617 	ldw	r16,24(sp)
 400f0a0:	dec01004 	addi	sp,sp,64
 400f0a4:	f800283a 	ret
 400f0a8:	2404b03a 	or	r2,r4,r16
 400f0ac:	2023883a 	mov	r17,r4
 400f0b0:	10003f26 	beq	r2,zero,400f1b0 <__divdf3+0x2d8>
 400f0b4:	80015e26 	beq	r16,zero,400f630 <__divdf3+0x758>
 400f0b8:	8009883a 	mov	r4,r16
 400f0bc:	d9800215 	stw	r6,8(sp)
 400f0c0:	d9c00515 	stw	r7,20(sp)
 400f0c4:	da000415 	stw	r8,16(sp)
 400f0c8:	4003f800 	call	4003f80 <__clzsi2>
 400f0cc:	d9800217 	ldw	r6,8(sp)
 400f0d0:	d9c00517 	ldw	r7,20(sp)
 400f0d4:	da000417 	ldw	r8,16(sp)
 400f0d8:	113ffd44 	addi	r4,r2,-11
 400f0dc:	00c00704 	movi	r3,28
 400f0e0:	19014f16 	blt	r3,r4,400f620 <__divdf3+0x748>
 400f0e4:	00c00744 	movi	r3,29
 400f0e8:	157ffe04 	addi	r21,r2,-8
 400f0ec:	1907c83a 	sub	r3,r3,r4
 400f0f0:	8560983a 	sll	r16,r16,r21
 400f0f4:	88c6d83a 	srl	r3,r17,r3
 400f0f8:	8d6a983a 	sll	r21,r17,r21
 400f0fc:	1c20b03a 	or	r16,r3,r16
 400f100:	1080fcc4 	addi	r2,r2,1011
 400f104:	00a5c83a 	sub	r18,zero,r2
 400f108:	0013883a 	mov	r9,zero
 400f10c:	000b883a 	mov	r5,zero
 400f110:	003f8f06 	br	400ef50 <__alt_data_end+0xfc00ef50>
 400f114:	3444b03a 	or	r2,r6,r17
 400f118:	1000231e 	bne	r2,zero,400f1a8 <__divdf3+0x2d0>
 400f11c:	0023883a 	mov	r17,zero
 400f120:	0029883a 	mov	r20,zero
 400f124:	01c00084 	movi	r7,2
 400f128:	003f9b06 	br	400ef98 <__alt_data_end+0xfc00ef98>
 400f12c:	3444b03a 	or	r2,r6,r17
 400f130:	10001926 	beq	r2,zero,400f198 <__divdf3+0x2c0>
 400f134:	88014b26 	beq	r17,zero,400f664 <__divdf3+0x78c>
 400f138:	8809883a 	mov	r4,r17
 400f13c:	d9400115 	stw	r5,4(sp)
 400f140:	d9800215 	stw	r6,8(sp)
 400f144:	da000415 	stw	r8,16(sp)
 400f148:	da400315 	stw	r9,12(sp)
 400f14c:	4003f800 	call	4003f80 <__clzsi2>
 400f150:	d9400117 	ldw	r5,4(sp)
 400f154:	d9800217 	ldw	r6,8(sp)
 400f158:	da000417 	ldw	r8,16(sp)
 400f15c:	da400317 	ldw	r9,12(sp)
 400f160:	113ffd44 	addi	r4,r2,-11
 400f164:	00c00704 	movi	r3,28
 400f168:	19013a16 	blt	r3,r4,400f654 <__divdf3+0x77c>
 400f16c:	00c00744 	movi	r3,29
 400f170:	153ffe04 	addi	r20,r2,-8
 400f174:	1907c83a 	sub	r3,r3,r4
 400f178:	8d22983a 	sll	r17,r17,r20
 400f17c:	30c6d83a 	srl	r3,r6,r3
 400f180:	3528983a 	sll	r20,r6,r20
 400f184:	1c62b03a 	or	r17,r3,r17
 400f188:	1080fcc4 	addi	r2,r2,1011
 400f18c:	0087c83a 	sub	r3,zero,r2
 400f190:	000f883a 	mov	r7,zero
 400f194:	003f8006 	br	400ef98 <__alt_data_end+0xfc00ef98>
 400f198:	0023883a 	mov	r17,zero
 400f19c:	0029883a 	mov	r20,zero
 400f1a0:	01c00044 	movi	r7,1
 400f1a4:	003f7c06 	br	400ef98 <__alt_data_end+0xfc00ef98>
 400f1a8:	01c000c4 	movi	r7,3
 400f1ac:	003f7a06 	br	400ef98 <__alt_data_end+0xfc00ef98>
 400f1b0:	02400104 	movi	r9,4
 400f1b4:	0021883a 	mov	r16,zero
 400f1b8:	002b883a 	mov	r21,zero
 400f1bc:	01400044 	movi	r5,1
 400f1c0:	003f6306 	br	400ef50 <__alt_data_end+0xfc00ef50>
 400f1c4:	02400304 	movi	r9,12
 400f1c8:	014000c4 	movi	r5,3
 400f1cc:	003f6006 	br	400ef50 <__alt_data_end+0xfc00ef50>
 400f1d0:	04000434 	movhi	r16,16
 400f1d4:	0009883a 	mov	r4,zero
 400f1d8:	843fffc4 	addi	r16,r16,-1
 400f1dc:	057fffc4 	movi	r21,-1
 400f1e0:	0081ffc4 	movi	r2,2047
 400f1e4:	003f9b06 	br	400f054 <__alt_data_end+0xfc00f054>
 400f1e8:	00c00044 	movi	r3,1
 400f1ec:	1887c83a 	sub	r3,r3,r2
 400f1f0:	01000e04 	movi	r4,56
 400f1f4:	20c1530e 	bge	r4,r3,400f744 <__divdf3+0x86c>
 400f1f8:	9900004c 	andi	r4,r19,1
 400f1fc:	0005883a 	mov	r2,zero
 400f200:	0021883a 	mov	r16,zero
 400f204:	002b883a 	mov	r21,zero
 400f208:	003f9206 	br	400f054 <__alt_data_end+0xfc00f054>
 400f20c:	8c012e36 	bltu	r17,r16,400f6c8 <__divdf3+0x7f0>
 400f210:	84412c26 	beq	r16,r17,400f6c4 <__divdf3+0x7ec>
 400f214:	a82f883a 	mov	r23,r21
 400f218:	18ffffc4 	addi	r3,r3,-1
 400f21c:	002b883a 	mov	r21,zero
 400f220:	a004d63a 	srli	r2,r20,24
 400f224:	8822923a 	slli	r17,r17,8
 400f228:	a028923a 	slli	r20,r20,8
 400f22c:	8009883a 	mov	r4,r16
 400f230:	88acb03a 	or	r22,r17,r2
 400f234:	dd000015 	stw	r20,0(sp)
 400f238:	b028d43a 	srli	r20,r22,16
 400f23c:	d8c00215 	stw	r3,8(sp)
 400f240:	b4bfffcc 	andi	r18,r22,65535
 400f244:	a00b883a 	mov	r5,r20
 400f248:	400336c0 	call	400336c <__udivsi3>
 400f24c:	100b883a 	mov	r5,r2
 400f250:	9009883a 	mov	r4,r18
 400f254:	1023883a 	mov	r17,r2
 400f258:	40034280 	call	4003428 <__mulsi3>
 400f25c:	8009883a 	mov	r4,r16
 400f260:	a00b883a 	mov	r5,r20
 400f264:	1039883a 	mov	fp,r2
 400f268:	40033d00 	call	40033d0 <__umodsi3>
 400f26c:	1004943a 	slli	r2,r2,16
 400f270:	b808d43a 	srli	r4,r23,16
 400f274:	d8c00217 	ldw	r3,8(sp)
 400f278:	2084b03a 	or	r2,r4,r2
 400f27c:	1700062e 	bgeu	r2,fp,400f298 <__divdf3+0x3c0>
 400f280:	1585883a 	add	r2,r2,r22
 400f284:	893fffc4 	addi	r4,r17,-1
 400f288:	15811d36 	bltu	r2,r22,400f700 <__divdf3+0x828>
 400f28c:	17011c2e 	bgeu	r2,fp,400f700 <__divdf3+0x828>
 400f290:	8c7fff84 	addi	r17,r17,-2
 400f294:	1585883a 	add	r2,r2,r22
 400f298:	1739c83a 	sub	fp,r2,fp
 400f29c:	a00b883a 	mov	r5,r20
 400f2a0:	e009883a 	mov	r4,fp
 400f2a4:	d8c00215 	stw	r3,8(sp)
 400f2a8:	400336c0 	call	400336c <__udivsi3>
 400f2ac:	100b883a 	mov	r5,r2
 400f2b0:	9009883a 	mov	r4,r18
 400f2b4:	1021883a 	mov	r16,r2
 400f2b8:	40034280 	call	4003428 <__mulsi3>
 400f2bc:	a00b883a 	mov	r5,r20
 400f2c0:	e009883a 	mov	r4,fp
 400f2c4:	d8800415 	stw	r2,16(sp)
 400f2c8:	40033d00 	call	40033d0 <__umodsi3>
 400f2cc:	1004943a 	slli	r2,r2,16
 400f2d0:	da000417 	ldw	r8,16(sp)
 400f2d4:	bdffffcc 	andi	r23,r23,65535
 400f2d8:	b884b03a 	or	r2,r23,r2
 400f2dc:	d8c00217 	ldw	r3,8(sp)
 400f2e0:	1200062e 	bgeu	r2,r8,400f2fc <__divdf3+0x424>
 400f2e4:	1585883a 	add	r2,r2,r22
 400f2e8:	813fffc4 	addi	r4,r16,-1
 400f2ec:	15810236 	bltu	r2,r22,400f6f8 <__divdf3+0x820>
 400f2f0:	1201012e 	bgeu	r2,r8,400f6f8 <__divdf3+0x820>
 400f2f4:	843fff84 	addi	r16,r16,-2
 400f2f8:	1585883a 	add	r2,r2,r22
 400f2fc:	8822943a 	slli	r17,r17,16
 400f300:	d9800017 	ldw	r6,0(sp)
 400f304:	1211c83a 	sub	r8,r2,r8
 400f308:	8c22b03a 	or	r17,r17,r16
 400f30c:	373fffcc 	andi	fp,r6,65535
 400f310:	8abfffcc 	andi	r10,r17,65535
 400f314:	8820d43a 	srli	r16,r17,16
 400f318:	5009883a 	mov	r4,r10
 400f31c:	e00b883a 	mov	r5,fp
 400f320:	302ed43a 	srli	r23,r6,16
 400f324:	d8c00215 	stw	r3,8(sp)
 400f328:	da000415 	stw	r8,16(sp)
 400f32c:	da800115 	stw	r10,4(sp)
 400f330:	40034280 	call	4003428 <__mulsi3>
 400f334:	800b883a 	mov	r5,r16
 400f338:	e009883a 	mov	r4,fp
 400f33c:	d8800515 	stw	r2,20(sp)
 400f340:	40034280 	call	4003428 <__mulsi3>
 400f344:	8009883a 	mov	r4,r16
 400f348:	b80b883a 	mov	r5,r23
 400f34c:	d8800315 	stw	r2,12(sp)
 400f350:	40034280 	call	4003428 <__mulsi3>
 400f354:	da800117 	ldw	r10,4(sp)
 400f358:	b80b883a 	mov	r5,r23
 400f35c:	1021883a 	mov	r16,r2
 400f360:	5009883a 	mov	r4,r10
 400f364:	40034280 	call	4003428 <__mulsi3>
 400f368:	d9c00517 	ldw	r7,20(sp)
 400f36c:	da400317 	ldw	r9,12(sp)
 400f370:	d8c00217 	ldw	r3,8(sp)
 400f374:	3808d43a 	srli	r4,r7,16
 400f378:	1245883a 	add	r2,r2,r9
 400f37c:	da000417 	ldw	r8,16(sp)
 400f380:	2085883a 	add	r2,r4,r2
 400f384:	1240022e 	bgeu	r2,r9,400f390 <__divdf3+0x4b8>
 400f388:	01000074 	movhi	r4,1
 400f38c:	8121883a 	add	r16,r16,r4
 400f390:	1008d43a 	srli	r4,r2,16
 400f394:	1004943a 	slli	r2,r2,16
 400f398:	39ffffcc 	andi	r7,r7,65535
 400f39c:	2409883a 	add	r4,r4,r16
 400f3a0:	11c5883a 	add	r2,r2,r7
 400f3a4:	4100bb36 	bltu	r8,r4,400f694 <__divdf3+0x7bc>
 400f3a8:	4100d726 	beq	r8,r4,400f708 <__divdf3+0x830>
 400f3ac:	4109c83a 	sub	r4,r8,r4
 400f3b0:	a8a1c83a 	sub	r16,r21,r2
 400f3b4:	ac2b803a 	cmpltu	r21,r21,r16
 400f3b8:	256bc83a 	sub	r21,r4,r21
 400f3bc:	b540d926 	beq	r22,r21,400f724 <__divdf3+0x84c>
 400f3c0:	a00b883a 	mov	r5,r20
 400f3c4:	a809883a 	mov	r4,r21
 400f3c8:	d8c00215 	stw	r3,8(sp)
 400f3cc:	400336c0 	call	400336c <__udivsi3>
 400f3d0:	100b883a 	mov	r5,r2
 400f3d4:	9009883a 	mov	r4,r18
 400f3d8:	d8800515 	stw	r2,20(sp)
 400f3dc:	40034280 	call	4003428 <__mulsi3>
 400f3e0:	a809883a 	mov	r4,r21
 400f3e4:	a00b883a 	mov	r5,r20
 400f3e8:	d8800415 	stw	r2,16(sp)
 400f3ec:	40033d00 	call	40033d0 <__umodsi3>
 400f3f0:	1004943a 	slli	r2,r2,16
 400f3f4:	8008d43a 	srli	r4,r16,16
 400f3f8:	da000417 	ldw	r8,16(sp)
 400f3fc:	d8c00217 	ldw	r3,8(sp)
 400f400:	2084b03a 	or	r2,r4,r2
 400f404:	d9c00517 	ldw	r7,20(sp)
 400f408:	1200062e 	bgeu	r2,r8,400f424 <__divdf3+0x54c>
 400f40c:	1585883a 	add	r2,r2,r22
 400f410:	393fffc4 	addi	r4,r7,-1
 400f414:	1580c536 	bltu	r2,r22,400f72c <__divdf3+0x854>
 400f418:	1200c42e 	bgeu	r2,r8,400f72c <__divdf3+0x854>
 400f41c:	39ffff84 	addi	r7,r7,-2
 400f420:	1585883a 	add	r2,r2,r22
 400f424:	122bc83a 	sub	r21,r2,r8
 400f428:	a00b883a 	mov	r5,r20
 400f42c:	a809883a 	mov	r4,r21
 400f430:	d8c00215 	stw	r3,8(sp)
 400f434:	d9c00515 	stw	r7,20(sp)
 400f438:	400336c0 	call	400336c <__udivsi3>
 400f43c:	9009883a 	mov	r4,r18
 400f440:	100b883a 	mov	r5,r2
 400f444:	d8800415 	stw	r2,16(sp)
 400f448:	40034280 	call	4003428 <__mulsi3>
 400f44c:	a809883a 	mov	r4,r21
 400f450:	a00b883a 	mov	r5,r20
 400f454:	1025883a 	mov	r18,r2
 400f458:	40033d00 	call	40033d0 <__umodsi3>
 400f45c:	1004943a 	slli	r2,r2,16
 400f460:	813fffcc 	andi	r4,r16,65535
 400f464:	d8c00217 	ldw	r3,8(sp)
 400f468:	20a0b03a 	or	r16,r4,r2
 400f46c:	d9c00517 	ldw	r7,20(sp)
 400f470:	da000417 	ldw	r8,16(sp)
 400f474:	8480062e 	bgeu	r16,r18,400f490 <__divdf3+0x5b8>
 400f478:	85a1883a 	add	r16,r16,r22
 400f47c:	40bfffc4 	addi	r2,r8,-1
 400f480:	8580ac36 	bltu	r16,r22,400f734 <__divdf3+0x85c>
 400f484:	8480ab2e 	bgeu	r16,r18,400f734 <__divdf3+0x85c>
 400f488:	423fff84 	addi	r8,r8,-2
 400f48c:	85a1883a 	add	r16,r16,r22
 400f490:	3804943a 	slli	r2,r7,16
 400f494:	84a1c83a 	sub	r16,r16,r18
 400f498:	e009883a 	mov	r4,fp
 400f49c:	1228b03a 	or	r20,r2,r8
 400f4a0:	a1ffffcc 	andi	r7,r20,65535
 400f4a4:	a024d43a 	srli	r18,r20,16
 400f4a8:	380b883a 	mov	r5,r7
 400f4ac:	d8c00215 	stw	r3,8(sp)
 400f4b0:	d9c00515 	stw	r7,20(sp)
 400f4b4:	40034280 	call	4003428 <__mulsi3>
 400f4b8:	900b883a 	mov	r5,r18
 400f4bc:	e009883a 	mov	r4,fp
 400f4c0:	102b883a 	mov	r21,r2
 400f4c4:	40034280 	call	4003428 <__mulsi3>
 400f4c8:	900b883a 	mov	r5,r18
 400f4cc:	b809883a 	mov	r4,r23
 400f4d0:	1039883a 	mov	fp,r2
 400f4d4:	40034280 	call	4003428 <__mulsi3>
 400f4d8:	d9c00517 	ldw	r7,20(sp)
 400f4dc:	b80b883a 	mov	r5,r23
 400f4e0:	1025883a 	mov	r18,r2
 400f4e4:	3809883a 	mov	r4,r7
 400f4e8:	40034280 	call	4003428 <__mulsi3>
 400f4ec:	a808d43a 	srli	r4,r21,16
 400f4f0:	1705883a 	add	r2,r2,fp
 400f4f4:	d8c00217 	ldw	r3,8(sp)
 400f4f8:	2085883a 	add	r2,r4,r2
 400f4fc:	1700022e 	bgeu	r2,fp,400f508 <__divdf3+0x630>
 400f500:	01000074 	movhi	r4,1
 400f504:	9125883a 	add	r18,r18,r4
 400f508:	1008d43a 	srli	r4,r2,16
 400f50c:	1004943a 	slli	r2,r2,16
 400f510:	ad7fffcc 	andi	r21,r21,65535
 400f514:	2489883a 	add	r4,r4,r18
 400f518:	1545883a 	add	r2,r2,r21
 400f51c:	81003836 	bltu	r16,r4,400f600 <__divdf3+0x728>
 400f520:	81003626 	beq	r16,r4,400f5fc <__divdf3+0x724>
 400f524:	a5000054 	ori	r20,r20,1
 400f528:	1880ffc4 	addi	r2,r3,1023
 400f52c:	00bf2e0e 	bge	zero,r2,400f1e8 <__alt_data_end+0xfc00f1e8>
 400f530:	a10001cc 	andi	r4,r20,7
 400f534:	20000726 	beq	r4,zero,400f554 <__divdf3+0x67c>
 400f538:	a10003cc 	andi	r4,r20,15
 400f53c:	01400104 	movi	r5,4
 400f540:	21400426 	beq	r4,r5,400f554 <__divdf3+0x67c>
 400f544:	a149883a 	add	r4,r20,r5
 400f548:	2529803a 	cmpltu	r20,r4,r20
 400f54c:	8d23883a 	add	r17,r17,r20
 400f550:	2029883a 	mov	r20,r4
 400f554:	8900402c 	andhi	r4,r17,256
 400f558:	20000426 	beq	r4,zero,400f56c <__divdf3+0x694>
 400f55c:	18810004 	addi	r2,r3,1024
 400f560:	00ffc034 	movhi	r3,65280
 400f564:	18ffffc4 	addi	r3,r3,-1
 400f568:	88e2703a 	and	r17,r17,r3
 400f56c:	00c1ff84 	movi	r3,2046
 400f570:	18beb416 	blt	r3,r2,400f044 <__alt_data_end+0xfc00f044>
 400f574:	a028d0fa 	srli	r20,r20,3
 400f578:	882a977a 	slli	r21,r17,29
 400f57c:	8820927a 	slli	r16,r17,9
 400f580:	1081ffcc 	andi	r2,r2,2047
 400f584:	ad2ab03a 	or	r21,r21,r20
 400f588:	8020d33a 	srli	r16,r16,12
 400f58c:	9900004c 	andi	r4,r19,1
 400f590:	003eb006 	br	400f054 <__alt_data_end+0xfc00f054>
 400f594:	8080022c 	andhi	r2,r16,8
 400f598:	10001226 	beq	r2,zero,400f5e4 <__divdf3+0x70c>
 400f59c:	8880022c 	andhi	r2,r17,8
 400f5a0:	1000101e 	bne	r2,zero,400f5e4 <__divdf3+0x70c>
 400f5a4:	00800434 	movhi	r2,16
 400f5a8:	8c000234 	orhi	r16,r17,8
 400f5ac:	10bfffc4 	addi	r2,r2,-1
 400f5b0:	b809883a 	mov	r4,r23
 400f5b4:	80a0703a 	and	r16,r16,r2
 400f5b8:	a02b883a 	mov	r21,r20
 400f5bc:	003f0806 	br	400f1e0 <__alt_data_end+0xfc00f1e0>
 400f5c0:	008000c4 	movi	r2,3
 400f5c4:	3880b126 	beq	r7,r2,400f88c <__divdf3+0x9b4>
 400f5c8:	00800044 	movi	r2,1
 400f5cc:	38805b1e 	bne	r7,r2,400f73c <__divdf3+0x864>
 400f5d0:	e009883a 	mov	r4,fp
 400f5d4:	0005883a 	mov	r2,zero
 400f5d8:	0021883a 	mov	r16,zero
 400f5dc:	002b883a 	mov	r21,zero
 400f5e0:	003e9c06 	br	400f054 <__alt_data_end+0xfc00f054>
 400f5e4:	00800434 	movhi	r2,16
 400f5e8:	84000234 	orhi	r16,r16,8
 400f5ec:	10bfffc4 	addi	r2,r2,-1
 400f5f0:	b009883a 	mov	r4,r22
 400f5f4:	80a0703a 	and	r16,r16,r2
 400f5f8:	003ef906 	br	400f1e0 <__alt_data_end+0xfc00f1e0>
 400f5fc:	103fca26 	beq	r2,zero,400f528 <__alt_data_end+0xfc00f528>
 400f600:	b421883a 	add	r16,r22,r16
 400f604:	a17fffc4 	addi	r5,r20,-1
 400f608:	8580422e 	bgeu	r16,r22,400f714 <__divdf3+0x83c>
 400f60c:	2829883a 	mov	r20,r5
 400f610:	813fc41e 	bne	r16,r4,400f524 <__alt_data_end+0xfc00f524>
 400f614:	d9800017 	ldw	r6,0(sp)
 400f618:	30bfc21e 	bne	r6,r2,400f524 <__alt_data_end+0xfc00f524>
 400f61c:	003fc206 	br	400f528 <__alt_data_end+0xfc00f528>
 400f620:	143ff604 	addi	r16,r2,-40
 400f624:	8c20983a 	sll	r16,r17,r16
 400f628:	002b883a 	mov	r21,zero
 400f62c:	003eb406 	br	400f100 <__alt_data_end+0xfc00f100>
 400f630:	d9800215 	stw	r6,8(sp)
 400f634:	d9c00515 	stw	r7,20(sp)
 400f638:	da000415 	stw	r8,16(sp)
 400f63c:	4003f800 	call	4003f80 <__clzsi2>
 400f640:	10800804 	addi	r2,r2,32
 400f644:	da000417 	ldw	r8,16(sp)
 400f648:	d9c00517 	ldw	r7,20(sp)
 400f64c:	d9800217 	ldw	r6,8(sp)
 400f650:	003ea106 	br	400f0d8 <__alt_data_end+0xfc00f0d8>
 400f654:	147ff604 	addi	r17,r2,-40
 400f658:	3462983a 	sll	r17,r6,r17
 400f65c:	0029883a 	mov	r20,zero
 400f660:	003ec906 	br	400f188 <__alt_data_end+0xfc00f188>
 400f664:	3009883a 	mov	r4,r6
 400f668:	d9400115 	stw	r5,4(sp)
 400f66c:	d9800215 	stw	r6,8(sp)
 400f670:	da000415 	stw	r8,16(sp)
 400f674:	da400315 	stw	r9,12(sp)
 400f678:	4003f800 	call	4003f80 <__clzsi2>
 400f67c:	10800804 	addi	r2,r2,32
 400f680:	da400317 	ldw	r9,12(sp)
 400f684:	da000417 	ldw	r8,16(sp)
 400f688:	d9800217 	ldw	r6,8(sp)
 400f68c:	d9400117 	ldw	r5,4(sp)
 400f690:	003eb306 	br	400f160 <__alt_data_end+0xfc00f160>
 400f694:	d9800017 	ldw	r6,0(sp)
 400f698:	a9ab883a 	add	r21,r21,r6
 400f69c:	a98b803a 	cmpltu	r5,r21,r6
 400f6a0:	2d8b883a 	add	r5,r5,r22
 400f6a4:	2a11883a 	add	r8,r5,r8
 400f6a8:	897fffc4 	addi	r5,r17,-1
 400f6ac:	b2000c2e 	bgeu	r22,r8,400f6e0 <__divdf3+0x808>
 400f6b0:	41003f36 	bltu	r8,r4,400f7b0 <__divdf3+0x8d8>
 400f6b4:	22006c26 	beq	r4,r8,400f868 <__divdf3+0x990>
 400f6b8:	4109c83a 	sub	r4,r8,r4
 400f6bc:	2823883a 	mov	r17,r5
 400f6c0:	003f3b06 	br	400f3b0 <__alt_data_end+0xfc00f3b0>
 400f6c4:	ad3ed336 	bltu	r21,r20,400f214 <__alt_data_end+0xfc00f214>
 400f6c8:	a804d07a 	srli	r2,r21,1
 400f6cc:	802e97fa 	slli	r23,r16,31
 400f6d0:	a82a97fa 	slli	r21,r21,31
 400f6d4:	8020d07a 	srli	r16,r16,1
 400f6d8:	b8aeb03a 	or	r23,r23,r2
 400f6dc:	003ed006 	br	400f220 <__alt_data_end+0xfc00f220>
 400f6e0:	b23ff51e 	bne	r22,r8,400f6b8 <__alt_data_end+0xfc00f6b8>
 400f6e4:	d9800017 	ldw	r6,0(sp)
 400f6e8:	a9bff12e 	bgeu	r21,r6,400f6b0 <__alt_data_end+0xfc00f6b0>
 400f6ec:	b109c83a 	sub	r4,r22,r4
 400f6f0:	2823883a 	mov	r17,r5
 400f6f4:	003f2e06 	br	400f3b0 <__alt_data_end+0xfc00f3b0>
 400f6f8:	2021883a 	mov	r16,r4
 400f6fc:	003eff06 	br	400f2fc <__alt_data_end+0xfc00f2fc>
 400f700:	2023883a 	mov	r17,r4
 400f704:	003ee406 	br	400f298 <__alt_data_end+0xfc00f298>
 400f708:	a8bfe236 	bltu	r21,r2,400f694 <__alt_data_end+0xfc00f694>
 400f70c:	0009883a 	mov	r4,zero
 400f710:	003f2706 	br	400f3b0 <__alt_data_end+0xfc00f3b0>
 400f714:	81002d36 	bltu	r16,r4,400f7cc <__divdf3+0x8f4>
 400f718:	24005626 	beq	r4,r16,400f874 <__divdf3+0x99c>
 400f71c:	2829883a 	mov	r20,r5
 400f720:	003f8006 	br	400f524 <__alt_data_end+0xfc00f524>
 400f724:	053fffc4 	movi	r20,-1
 400f728:	003f7f06 	br	400f528 <__alt_data_end+0xfc00f528>
 400f72c:	200f883a 	mov	r7,r4
 400f730:	003f3c06 	br	400f424 <__alt_data_end+0xfc00f424>
 400f734:	1011883a 	mov	r8,r2
 400f738:	003f5506 	br	400f490 <__alt_data_end+0xfc00f490>
 400f73c:	e027883a 	mov	r19,fp
 400f740:	003f7906 	br	400f528 <__alt_data_end+0xfc00f528>
 400f744:	010007c4 	movi	r4,31
 400f748:	20c02816 	blt	r4,r3,400f7ec <__divdf3+0x914>
 400f74c:	00800804 	movi	r2,32
 400f750:	10c5c83a 	sub	r2,r2,r3
 400f754:	888a983a 	sll	r5,r17,r2
 400f758:	a0c8d83a 	srl	r4,r20,r3
 400f75c:	a084983a 	sll	r2,r20,r2
 400f760:	88e2d83a 	srl	r17,r17,r3
 400f764:	2906b03a 	or	r3,r5,r4
 400f768:	1004c03a 	cmpne	r2,r2,zero
 400f76c:	1886b03a 	or	r3,r3,r2
 400f770:	188001cc 	andi	r2,r3,7
 400f774:	10000726 	beq	r2,zero,400f794 <__divdf3+0x8bc>
 400f778:	188003cc 	andi	r2,r3,15
 400f77c:	01000104 	movi	r4,4
 400f780:	11000426 	beq	r2,r4,400f794 <__divdf3+0x8bc>
 400f784:	1805883a 	mov	r2,r3
 400f788:	10c00104 	addi	r3,r2,4
 400f78c:	1885803a 	cmpltu	r2,r3,r2
 400f790:	88a3883a 	add	r17,r17,r2
 400f794:	8880202c 	andhi	r2,r17,128
 400f798:	10002926 	beq	r2,zero,400f840 <__divdf3+0x968>
 400f79c:	9900004c 	andi	r4,r19,1
 400f7a0:	00800044 	movi	r2,1
 400f7a4:	0021883a 	mov	r16,zero
 400f7a8:	002b883a 	mov	r21,zero
 400f7ac:	003e2906 	br	400f054 <__alt_data_end+0xfc00f054>
 400f7b0:	d9800017 	ldw	r6,0(sp)
 400f7b4:	8c7fff84 	addi	r17,r17,-2
 400f7b8:	a9ab883a 	add	r21,r21,r6
 400f7bc:	a98b803a 	cmpltu	r5,r21,r6
 400f7c0:	2d8b883a 	add	r5,r5,r22
 400f7c4:	2a11883a 	add	r8,r5,r8
 400f7c8:	003ef806 	br	400f3ac <__alt_data_end+0xfc00f3ac>
 400f7cc:	d9800017 	ldw	r6,0(sp)
 400f7d0:	318f883a 	add	r7,r6,r6
 400f7d4:	398b803a 	cmpltu	r5,r7,r6
 400f7d8:	2d8d883a 	add	r6,r5,r22
 400f7dc:	81a1883a 	add	r16,r16,r6
 400f7e0:	a17fff84 	addi	r5,r20,-2
 400f7e4:	d9c00015 	stw	r7,0(sp)
 400f7e8:	003f8806 	br	400f60c <__alt_data_end+0xfc00f60c>
 400f7ec:	013ff844 	movi	r4,-31
 400f7f0:	2085c83a 	sub	r2,r4,r2
 400f7f4:	8888d83a 	srl	r4,r17,r2
 400f7f8:	00800804 	movi	r2,32
 400f7fc:	18802126 	beq	r3,r2,400f884 <__divdf3+0x9ac>
 400f800:	04001004 	movi	r16,64
 400f804:	80c7c83a 	sub	r3,r16,r3
 400f808:	88e0983a 	sll	r16,r17,r3
 400f80c:	8504b03a 	or	r2,r16,r20
 400f810:	1004c03a 	cmpne	r2,r2,zero
 400f814:	2084b03a 	or	r2,r4,r2
 400f818:	144001cc 	andi	r17,r2,7
 400f81c:	88000d1e 	bne	r17,zero,400f854 <__divdf3+0x97c>
 400f820:	0021883a 	mov	r16,zero
 400f824:	102ad0fa 	srli	r21,r2,3
 400f828:	9900004c 	andi	r4,r19,1
 400f82c:	0005883a 	mov	r2,zero
 400f830:	ac6ab03a 	or	r21,r21,r17
 400f834:	003e0706 	br	400f054 <__alt_data_end+0xfc00f054>
 400f838:	1007883a 	mov	r3,r2
 400f83c:	0023883a 	mov	r17,zero
 400f840:	8820927a 	slli	r16,r17,9
 400f844:	1805883a 	mov	r2,r3
 400f848:	8822977a 	slli	r17,r17,29
 400f84c:	8020d33a 	srli	r16,r16,12
 400f850:	003ff406 	br	400f824 <__alt_data_end+0xfc00f824>
 400f854:	10c003cc 	andi	r3,r2,15
 400f858:	01000104 	movi	r4,4
 400f85c:	193ff626 	beq	r3,r4,400f838 <__alt_data_end+0xfc00f838>
 400f860:	0023883a 	mov	r17,zero
 400f864:	003fc806 	br	400f788 <__alt_data_end+0xfc00f788>
 400f868:	a8bfd136 	bltu	r21,r2,400f7b0 <__alt_data_end+0xfc00f7b0>
 400f86c:	2823883a 	mov	r17,r5
 400f870:	003fa606 	br	400f70c <__alt_data_end+0xfc00f70c>
 400f874:	d9800017 	ldw	r6,0(sp)
 400f878:	30bfd436 	bltu	r6,r2,400f7cc <__alt_data_end+0xfc00f7cc>
 400f87c:	2829883a 	mov	r20,r5
 400f880:	003f6406 	br	400f614 <__alt_data_end+0xfc00f614>
 400f884:	0021883a 	mov	r16,zero
 400f888:	003fe006 	br	400f80c <__alt_data_end+0xfc00f80c>
 400f88c:	00800434 	movhi	r2,16
 400f890:	8c000234 	orhi	r16,r17,8
 400f894:	10bfffc4 	addi	r2,r2,-1
 400f898:	e009883a 	mov	r4,fp
 400f89c:	80a0703a 	and	r16,r16,r2
 400f8a0:	a02b883a 	mov	r21,r20
 400f8a4:	003e4e06 	br	400f1e0 <__alt_data_end+0xfc00f1e0>

0400f8a8 <__eqdf2>:
 400f8a8:	2804d53a 	srli	r2,r5,20
 400f8ac:	3806d53a 	srli	r3,r7,20
 400f8b0:	02000434 	movhi	r8,16
 400f8b4:	423fffc4 	addi	r8,r8,-1
 400f8b8:	1081ffcc 	andi	r2,r2,2047
 400f8bc:	0281ffc4 	movi	r10,2047
 400f8c0:	2a12703a 	and	r9,r5,r8
 400f8c4:	18c1ffcc 	andi	r3,r3,2047
 400f8c8:	3a10703a 	and	r8,r7,r8
 400f8cc:	280ad7fa 	srli	r5,r5,31
 400f8d0:	380ed7fa 	srli	r7,r7,31
 400f8d4:	12801026 	beq	r2,r10,400f918 <__eqdf2+0x70>
 400f8d8:	0281ffc4 	movi	r10,2047
 400f8dc:	1a800a26 	beq	r3,r10,400f908 <__eqdf2+0x60>
 400f8e0:	10c00226 	beq	r2,r3,400f8ec <__eqdf2+0x44>
 400f8e4:	00800044 	movi	r2,1
 400f8e8:	f800283a 	ret
 400f8ec:	4a3ffd1e 	bne	r9,r8,400f8e4 <__alt_data_end+0xfc00f8e4>
 400f8f0:	21bffc1e 	bne	r4,r6,400f8e4 <__alt_data_end+0xfc00f8e4>
 400f8f4:	29c00c26 	beq	r5,r7,400f928 <__eqdf2+0x80>
 400f8f8:	103ffa1e 	bne	r2,zero,400f8e4 <__alt_data_end+0xfc00f8e4>
 400f8fc:	2244b03a 	or	r2,r4,r9
 400f900:	1004c03a 	cmpne	r2,r2,zero
 400f904:	f800283a 	ret
 400f908:	3214b03a 	or	r10,r6,r8
 400f90c:	503ff426 	beq	r10,zero,400f8e0 <__alt_data_end+0xfc00f8e0>
 400f910:	00800044 	movi	r2,1
 400f914:	f800283a 	ret
 400f918:	2254b03a 	or	r10,r4,r9
 400f91c:	503fee26 	beq	r10,zero,400f8d8 <__alt_data_end+0xfc00f8d8>
 400f920:	00800044 	movi	r2,1
 400f924:	f800283a 	ret
 400f928:	0005883a 	mov	r2,zero
 400f92c:	f800283a 	ret

0400f930 <__gedf2>:
 400f930:	2804d53a 	srli	r2,r5,20
 400f934:	3806d53a 	srli	r3,r7,20
 400f938:	02000434 	movhi	r8,16
 400f93c:	423fffc4 	addi	r8,r8,-1
 400f940:	1081ffcc 	andi	r2,r2,2047
 400f944:	0241ffc4 	movi	r9,2047
 400f948:	2a14703a 	and	r10,r5,r8
 400f94c:	18c1ffcc 	andi	r3,r3,2047
 400f950:	3a10703a 	and	r8,r7,r8
 400f954:	280ad7fa 	srli	r5,r5,31
 400f958:	380ed7fa 	srli	r7,r7,31
 400f95c:	12401d26 	beq	r2,r9,400f9d4 <__gedf2+0xa4>
 400f960:	0241ffc4 	movi	r9,2047
 400f964:	1a401226 	beq	r3,r9,400f9b0 <__gedf2+0x80>
 400f968:	1000081e 	bne	r2,zero,400f98c <__gedf2+0x5c>
 400f96c:	2296b03a 	or	r11,r4,r10
 400f970:	5813003a 	cmpeq	r9,r11,zero
 400f974:	1800091e 	bne	r3,zero,400f99c <__gedf2+0x6c>
 400f978:	3218b03a 	or	r12,r6,r8
 400f97c:	6000071e 	bne	r12,zero,400f99c <__gedf2+0x6c>
 400f980:	0005883a 	mov	r2,zero
 400f984:	5800101e 	bne	r11,zero,400f9c8 <__gedf2+0x98>
 400f988:	f800283a 	ret
 400f98c:	18000c1e 	bne	r3,zero,400f9c0 <__gedf2+0x90>
 400f990:	3212b03a 	or	r9,r6,r8
 400f994:	48000c26 	beq	r9,zero,400f9c8 <__gedf2+0x98>
 400f998:	0013883a 	mov	r9,zero
 400f99c:	39c03fcc 	andi	r7,r7,255
 400f9a0:	48000826 	beq	r9,zero,400f9c4 <__gedf2+0x94>
 400f9a4:	38000926 	beq	r7,zero,400f9cc <__gedf2+0x9c>
 400f9a8:	00800044 	movi	r2,1
 400f9ac:	f800283a 	ret
 400f9b0:	3212b03a 	or	r9,r6,r8
 400f9b4:	483fec26 	beq	r9,zero,400f968 <__alt_data_end+0xfc00f968>
 400f9b8:	00bfff84 	movi	r2,-2
 400f9bc:	f800283a 	ret
 400f9c0:	39c03fcc 	andi	r7,r7,255
 400f9c4:	29c00626 	beq	r5,r7,400f9e0 <__gedf2+0xb0>
 400f9c8:	283ff726 	beq	r5,zero,400f9a8 <__alt_data_end+0xfc00f9a8>
 400f9cc:	00bfffc4 	movi	r2,-1
 400f9d0:	f800283a 	ret
 400f9d4:	2292b03a 	or	r9,r4,r10
 400f9d8:	483fe126 	beq	r9,zero,400f960 <__alt_data_end+0xfc00f960>
 400f9dc:	003ff606 	br	400f9b8 <__alt_data_end+0xfc00f9b8>
 400f9e0:	18bff916 	blt	r3,r2,400f9c8 <__alt_data_end+0xfc00f9c8>
 400f9e4:	10c00316 	blt	r2,r3,400f9f4 <__gedf2+0xc4>
 400f9e8:	42bff736 	bltu	r8,r10,400f9c8 <__alt_data_end+0xfc00f9c8>
 400f9ec:	52000326 	beq	r10,r8,400f9fc <__gedf2+0xcc>
 400f9f0:	5200042e 	bgeu	r10,r8,400fa04 <__gedf2+0xd4>
 400f9f4:	283fec1e 	bne	r5,zero,400f9a8 <__alt_data_end+0xfc00f9a8>
 400f9f8:	003ff406 	br	400f9cc <__alt_data_end+0xfc00f9cc>
 400f9fc:	313ff236 	bltu	r6,r4,400f9c8 <__alt_data_end+0xfc00f9c8>
 400fa00:	21bffc36 	bltu	r4,r6,400f9f4 <__alt_data_end+0xfc00f9f4>
 400fa04:	0005883a 	mov	r2,zero
 400fa08:	f800283a 	ret

0400fa0c <__ledf2>:
 400fa0c:	2804d53a 	srli	r2,r5,20
 400fa10:	3810d53a 	srli	r8,r7,20
 400fa14:	00c00434 	movhi	r3,16
 400fa18:	18ffffc4 	addi	r3,r3,-1
 400fa1c:	1081ffcc 	andi	r2,r2,2047
 400fa20:	0241ffc4 	movi	r9,2047
 400fa24:	28d4703a 	and	r10,r5,r3
 400fa28:	4201ffcc 	andi	r8,r8,2047
 400fa2c:	38c6703a 	and	r3,r7,r3
 400fa30:	280ad7fa 	srli	r5,r5,31
 400fa34:	380ed7fa 	srli	r7,r7,31
 400fa38:	12401f26 	beq	r2,r9,400fab8 <__ledf2+0xac>
 400fa3c:	0241ffc4 	movi	r9,2047
 400fa40:	42401426 	beq	r8,r9,400fa94 <__ledf2+0x88>
 400fa44:	1000091e 	bne	r2,zero,400fa6c <__ledf2+0x60>
 400fa48:	2296b03a 	or	r11,r4,r10
 400fa4c:	5813003a 	cmpeq	r9,r11,zero
 400fa50:	29403fcc 	andi	r5,r5,255
 400fa54:	40000a1e 	bne	r8,zero,400fa80 <__ledf2+0x74>
 400fa58:	30d8b03a 	or	r12,r6,r3
 400fa5c:	6000081e 	bne	r12,zero,400fa80 <__ledf2+0x74>
 400fa60:	0005883a 	mov	r2,zero
 400fa64:	5800111e 	bne	r11,zero,400faac <__ledf2+0xa0>
 400fa68:	f800283a 	ret
 400fa6c:	29403fcc 	andi	r5,r5,255
 400fa70:	40000c1e 	bne	r8,zero,400faa4 <__ledf2+0x98>
 400fa74:	30d2b03a 	or	r9,r6,r3
 400fa78:	48000c26 	beq	r9,zero,400faac <__ledf2+0xa0>
 400fa7c:	0013883a 	mov	r9,zero
 400fa80:	39c03fcc 	andi	r7,r7,255
 400fa84:	48000826 	beq	r9,zero,400faa8 <__ledf2+0x9c>
 400fa88:	38001126 	beq	r7,zero,400fad0 <__ledf2+0xc4>
 400fa8c:	00800044 	movi	r2,1
 400fa90:	f800283a 	ret
 400fa94:	30d2b03a 	or	r9,r6,r3
 400fa98:	483fea26 	beq	r9,zero,400fa44 <__alt_data_end+0xfc00fa44>
 400fa9c:	00800084 	movi	r2,2
 400faa0:	f800283a 	ret
 400faa4:	39c03fcc 	andi	r7,r7,255
 400faa8:	39400726 	beq	r7,r5,400fac8 <__ledf2+0xbc>
 400faac:	2800081e 	bne	r5,zero,400fad0 <__ledf2+0xc4>
 400fab0:	00800044 	movi	r2,1
 400fab4:	f800283a 	ret
 400fab8:	2292b03a 	or	r9,r4,r10
 400fabc:	483fdf26 	beq	r9,zero,400fa3c <__alt_data_end+0xfc00fa3c>
 400fac0:	00800084 	movi	r2,2
 400fac4:	f800283a 	ret
 400fac8:	4080030e 	bge	r8,r2,400fad8 <__ledf2+0xcc>
 400facc:	383fef26 	beq	r7,zero,400fa8c <__alt_data_end+0xfc00fa8c>
 400fad0:	00bfffc4 	movi	r2,-1
 400fad4:	f800283a 	ret
 400fad8:	123feb16 	blt	r2,r8,400fa88 <__alt_data_end+0xfc00fa88>
 400fadc:	1abff336 	bltu	r3,r10,400faac <__alt_data_end+0xfc00faac>
 400fae0:	50c00326 	beq	r10,r3,400faf0 <__ledf2+0xe4>
 400fae4:	50c0042e 	bgeu	r10,r3,400faf8 <__ledf2+0xec>
 400fae8:	283fe81e 	bne	r5,zero,400fa8c <__alt_data_end+0xfc00fa8c>
 400faec:	003ff806 	br	400fad0 <__alt_data_end+0xfc00fad0>
 400faf0:	313fee36 	bltu	r6,r4,400faac <__alt_data_end+0xfc00faac>
 400faf4:	21bffc36 	bltu	r4,r6,400fae8 <__alt_data_end+0xfc00fae8>
 400faf8:	0005883a 	mov	r2,zero
 400fafc:	f800283a 	ret

0400fb00 <__muldf3>:
 400fb00:	deffee04 	addi	sp,sp,-72
 400fb04:	dd000c15 	stw	r20,48(sp)
 400fb08:	2828d53a 	srli	r20,r5,20
 400fb0c:	ddc00f15 	stw	r23,60(sp)
 400fb10:	282ed7fa 	srli	r23,r5,31
 400fb14:	dc000815 	stw	r16,32(sp)
 400fb18:	04000434 	movhi	r16,16
 400fb1c:	dcc00b15 	stw	r19,44(sp)
 400fb20:	843fffc4 	addi	r16,r16,-1
 400fb24:	dfc01115 	stw	ra,68(sp)
 400fb28:	df001015 	stw	fp,64(sp)
 400fb2c:	dd800e15 	stw	r22,56(sp)
 400fb30:	dd400d15 	stw	r21,52(sp)
 400fb34:	dc800a15 	stw	r18,40(sp)
 400fb38:	dc400915 	stw	r17,36(sp)
 400fb3c:	a501ffcc 	andi	r20,r20,2047
 400fb40:	2c20703a 	and	r16,r5,r16
 400fb44:	b827883a 	mov	r19,r23
 400fb48:	ba403fcc 	andi	r9,r23,255
 400fb4c:	a0006026 	beq	r20,zero,400fcd0 <__muldf3+0x1d0>
 400fb50:	0081ffc4 	movi	r2,2047
 400fb54:	202d883a 	mov	r22,r4
 400fb58:	a0803626 	beq	r20,r2,400fc34 <__muldf3+0x134>
 400fb5c:	84000434 	orhi	r16,r16,16
 400fb60:	200ad77a 	srli	r5,r4,29
 400fb64:	800490fa 	slli	r2,r16,3
 400fb68:	202c90fa 	slli	r22,r4,3
 400fb6c:	a53f0044 	addi	r20,r20,-1023
 400fb70:	28a0b03a 	or	r16,r5,r2
 400fb74:	002b883a 	mov	r21,zero
 400fb78:	000b883a 	mov	r5,zero
 400fb7c:	3804d53a 	srli	r2,r7,20
 400fb80:	3838d7fa 	srli	fp,r7,31
 400fb84:	04400434 	movhi	r17,16
 400fb88:	8c7fffc4 	addi	r17,r17,-1
 400fb8c:	1081ffcc 	andi	r2,r2,2047
 400fb90:	3025883a 	mov	r18,r6
 400fb94:	3c62703a 	and	r17,r7,r17
 400fb98:	e2803fcc 	andi	r10,fp,255
 400fb9c:	10006d26 	beq	r2,zero,400fd54 <__muldf3+0x254>
 400fba0:	00c1ffc4 	movi	r3,2047
 400fba4:	10c06526 	beq	r2,r3,400fd3c <__muldf3+0x23c>
 400fba8:	8c400434 	orhi	r17,r17,16
 400fbac:	300ed77a 	srli	r7,r6,29
 400fbb0:	880690fa 	slli	r3,r17,3
 400fbb4:	302490fa 	slli	r18,r6,3
 400fbb8:	10bf0044 	addi	r2,r2,-1023
 400fbbc:	38e2b03a 	or	r17,r7,r3
 400fbc0:	000f883a 	mov	r7,zero
 400fbc4:	a087883a 	add	r3,r20,r2
 400fbc8:	010003c4 	movi	r4,15
 400fbcc:	3d44b03a 	or	r2,r7,r21
 400fbd0:	e5ccf03a 	xor	r6,fp,r23
 400fbd4:	1a000044 	addi	r8,r3,1
 400fbd8:	20809b36 	bltu	r4,r2,400fe48 <__muldf3+0x348>
 400fbdc:	100490ba 	slli	r2,r2,2
 400fbe0:	01010074 	movhi	r4,1025
 400fbe4:	213efd04 	addi	r4,r4,-1036
 400fbe8:	1105883a 	add	r2,r2,r4
 400fbec:	10800017 	ldw	r2,0(r2)
 400fbf0:	1000683a 	jmp	r2
 400fbf4:	0400fe48 	cmpgei	r16,zero,1017
 400fbf8:	0400fc54 	movui	r16,1009
 400fbfc:	0400fc54 	movui	r16,1009
 400fc00:	0400fc50 	cmplti	r16,zero,1009
 400fc04:	0400fe24 	muli	r16,zero,1016
 400fc08:	0400fe24 	muli	r16,zero,1016
 400fc0c:	0400fe0c 	andi	r16,zero,1016
 400fc10:	0400fc50 	cmplti	r16,zero,1009
 400fc14:	0400fe24 	muli	r16,zero,1016
 400fc18:	0400fe0c 	andi	r16,zero,1016
 400fc1c:	0400fe24 	muli	r16,zero,1016
 400fc20:	0400fc50 	cmplti	r16,zero,1009
 400fc24:	0400fe34 	movhi	r16,1016
 400fc28:	0400fe34 	movhi	r16,1016
 400fc2c:	0400fe34 	movhi	r16,1016
 400fc30:	04010194 	movui	r16,1030
 400fc34:	2404b03a 	or	r2,r4,r16
 400fc38:	1000711e 	bne	r2,zero,400fe00 <__muldf3+0x300>
 400fc3c:	05400204 	movi	r21,8
 400fc40:	0021883a 	mov	r16,zero
 400fc44:	002d883a 	mov	r22,zero
 400fc48:	01400084 	movi	r5,2
 400fc4c:	003fcb06 	br	400fb7c <__alt_data_end+0xfc00fb7c>
 400fc50:	500d883a 	mov	r6,r10
 400fc54:	00800084 	movi	r2,2
 400fc58:	38805926 	beq	r7,r2,400fdc0 <__muldf3+0x2c0>
 400fc5c:	008000c4 	movi	r2,3
 400fc60:	3881bb26 	beq	r7,r2,4010350 <__muldf3+0x850>
 400fc64:	00800044 	movi	r2,1
 400fc68:	3881961e 	bne	r7,r2,40102c4 <__muldf3+0x7c4>
 400fc6c:	3027883a 	mov	r19,r6
 400fc70:	0005883a 	mov	r2,zero
 400fc74:	0021883a 	mov	r16,zero
 400fc78:	002d883a 	mov	r22,zero
 400fc7c:	1004953a 	slli	r2,r2,20
 400fc80:	98c03fcc 	andi	r3,r19,255
 400fc84:	04400434 	movhi	r17,16
 400fc88:	8c7fffc4 	addi	r17,r17,-1
 400fc8c:	180697fa 	slli	r3,r3,31
 400fc90:	8460703a 	and	r16,r16,r17
 400fc94:	80a0b03a 	or	r16,r16,r2
 400fc98:	80c6b03a 	or	r3,r16,r3
 400fc9c:	b005883a 	mov	r2,r22
 400fca0:	dfc01117 	ldw	ra,68(sp)
 400fca4:	df001017 	ldw	fp,64(sp)
 400fca8:	ddc00f17 	ldw	r23,60(sp)
 400fcac:	dd800e17 	ldw	r22,56(sp)
 400fcb0:	dd400d17 	ldw	r21,52(sp)
 400fcb4:	dd000c17 	ldw	r20,48(sp)
 400fcb8:	dcc00b17 	ldw	r19,44(sp)
 400fcbc:	dc800a17 	ldw	r18,40(sp)
 400fcc0:	dc400917 	ldw	r17,36(sp)
 400fcc4:	dc000817 	ldw	r16,32(sp)
 400fcc8:	dec01204 	addi	sp,sp,72
 400fccc:	f800283a 	ret
 400fcd0:	2404b03a 	or	r2,r4,r16
 400fcd4:	202b883a 	mov	r21,r4
 400fcd8:	10004426 	beq	r2,zero,400fdec <__muldf3+0x2ec>
 400fcdc:	80015126 	beq	r16,zero,4010224 <__muldf3+0x724>
 400fce0:	8009883a 	mov	r4,r16
 400fce4:	d9800715 	stw	r6,28(sp)
 400fce8:	d9c00215 	stw	r7,8(sp)
 400fcec:	da400415 	stw	r9,16(sp)
 400fcf0:	4003f800 	call	4003f80 <__clzsi2>
 400fcf4:	d9800717 	ldw	r6,28(sp)
 400fcf8:	d9c00217 	ldw	r7,8(sp)
 400fcfc:	da400417 	ldw	r9,16(sp)
 400fd00:	113ffd44 	addi	r4,r2,-11
 400fd04:	00c00704 	movi	r3,28
 400fd08:	19014216 	blt	r3,r4,4010214 <__muldf3+0x714>
 400fd0c:	00c00744 	movi	r3,29
 400fd10:	15bffe04 	addi	r22,r2,-8
 400fd14:	1907c83a 	sub	r3,r3,r4
 400fd18:	85a0983a 	sll	r16,r16,r22
 400fd1c:	a8c6d83a 	srl	r3,r21,r3
 400fd20:	adac983a 	sll	r22,r21,r22
 400fd24:	1c20b03a 	or	r16,r3,r16
 400fd28:	1080fcc4 	addi	r2,r2,1011
 400fd2c:	00a9c83a 	sub	r20,zero,r2
 400fd30:	002b883a 	mov	r21,zero
 400fd34:	000b883a 	mov	r5,zero
 400fd38:	003f9006 	br	400fb7c <__alt_data_end+0xfc00fb7c>
 400fd3c:	3446b03a 	or	r3,r6,r17
 400fd40:	1800281e 	bne	r3,zero,400fde4 <__muldf3+0x2e4>
 400fd44:	0023883a 	mov	r17,zero
 400fd48:	0025883a 	mov	r18,zero
 400fd4c:	01c00084 	movi	r7,2
 400fd50:	003f9c06 	br	400fbc4 <__alt_data_end+0xfc00fbc4>
 400fd54:	3446b03a 	or	r3,r6,r17
 400fd58:	18001e26 	beq	r3,zero,400fdd4 <__muldf3+0x2d4>
 400fd5c:	88012126 	beq	r17,zero,40101e4 <__muldf3+0x6e4>
 400fd60:	8809883a 	mov	r4,r17
 400fd64:	d9400215 	stw	r5,8(sp)
 400fd68:	d9800715 	stw	r6,28(sp)
 400fd6c:	da400415 	stw	r9,16(sp)
 400fd70:	da800315 	stw	r10,12(sp)
 400fd74:	4003f800 	call	4003f80 <__clzsi2>
 400fd78:	d9400217 	ldw	r5,8(sp)
 400fd7c:	d9800717 	ldw	r6,28(sp)
 400fd80:	da400417 	ldw	r9,16(sp)
 400fd84:	da800317 	ldw	r10,12(sp)
 400fd88:	113ffd44 	addi	r4,r2,-11
 400fd8c:	00c00704 	movi	r3,28
 400fd90:	19011016 	blt	r3,r4,40101d4 <__muldf3+0x6d4>
 400fd94:	00c00744 	movi	r3,29
 400fd98:	14bffe04 	addi	r18,r2,-8
 400fd9c:	1907c83a 	sub	r3,r3,r4
 400fda0:	8ca2983a 	sll	r17,r17,r18
 400fda4:	30c6d83a 	srl	r3,r6,r3
 400fda8:	34a4983a 	sll	r18,r6,r18
 400fdac:	1c62b03a 	or	r17,r3,r17
 400fdb0:	1080fcc4 	addi	r2,r2,1011
 400fdb4:	0085c83a 	sub	r2,zero,r2
 400fdb8:	000f883a 	mov	r7,zero
 400fdbc:	003f8106 	br	400fbc4 <__alt_data_end+0xfc00fbc4>
 400fdc0:	3027883a 	mov	r19,r6
 400fdc4:	0081ffc4 	movi	r2,2047
 400fdc8:	0021883a 	mov	r16,zero
 400fdcc:	002d883a 	mov	r22,zero
 400fdd0:	003faa06 	br	400fc7c <__alt_data_end+0xfc00fc7c>
 400fdd4:	0023883a 	mov	r17,zero
 400fdd8:	0025883a 	mov	r18,zero
 400fddc:	01c00044 	movi	r7,1
 400fde0:	003f7806 	br	400fbc4 <__alt_data_end+0xfc00fbc4>
 400fde4:	01c000c4 	movi	r7,3
 400fde8:	003f7606 	br	400fbc4 <__alt_data_end+0xfc00fbc4>
 400fdec:	05400104 	movi	r21,4
 400fdf0:	0021883a 	mov	r16,zero
 400fdf4:	002d883a 	mov	r22,zero
 400fdf8:	01400044 	movi	r5,1
 400fdfc:	003f5f06 	br	400fb7c <__alt_data_end+0xfc00fb7c>
 400fe00:	05400304 	movi	r21,12
 400fe04:	014000c4 	movi	r5,3
 400fe08:	003f5c06 	br	400fb7c <__alt_data_end+0xfc00fb7c>
 400fe0c:	04000434 	movhi	r16,16
 400fe10:	0027883a 	mov	r19,zero
 400fe14:	843fffc4 	addi	r16,r16,-1
 400fe18:	05bfffc4 	movi	r22,-1
 400fe1c:	0081ffc4 	movi	r2,2047
 400fe20:	003f9606 	br	400fc7c <__alt_data_end+0xfc00fc7c>
 400fe24:	8023883a 	mov	r17,r16
 400fe28:	b025883a 	mov	r18,r22
 400fe2c:	280f883a 	mov	r7,r5
 400fe30:	003f8806 	br	400fc54 <__alt_data_end+0xfc00fc54>
 400fe34:	8023883a 	mov	r17,r16
 400fe38:	b025883a 	mov	r18,r22
 400fe3c:	480d883a 	mov	r6,r9
 400fe40:	280f883a 	mov	r7,r5
 400fe44:	003f8306 	br	400fc54 <__alt_data_end+0xfc00fc54>
 400fe48:	b026d43a 	srli	r19,r22,16
 400fe4c:	902ed43a 	srli	r23,r18,16
 400fe50:	b5bfffcc 	andi	r22,r22,65535
 400fe54:	94bfffcc 	andi	r18,r18,65535
 400fe58:	b00b883a 	mov	r5,r22
 400fe5c:	9009883a 	mov	r4,r18
 400fe60:	d8c00515 	stw	r3,20(sp)
 400fe64:	d9800715 	stw	r6,28(sp)
 400fe68:	da000615 	stw	r8,24(sp)
 400fe6c:	40034280 	call	4003428 <__mulsi3>
 400fe70:	980b883a 	mov	r5,r19
 400fe74:	9009883a 	mov	r4,r18
 400fe78:	1029883a 	mov	r20,r2
 400fe7c:	40034280 	call	4003428 <__mulsi3>
 400fe80:	b80b883a 	mov	r5,r23
 400fe84:	9809883a 	mov	r4,r19
 400fe88:	102b883a 	mov	r21,r2
 400fe8c:	40034280 	call	4003428 <__mulsi3>
 400fe90:	b809883a 	mov	r4,r23
 400fe94:	b00b883a 	mov	r5,r22
 400fe98:	1039883a 	mov	fp,r2
 400fe9c:	40034280 	call	4003428 <__mulsi3>
 400fea0:	a008d43a 	srli	r4,r20,16
 400fea4:	1545883a 	add	r2,r2,r21
 400fea8:	d8c00517 	ldw	r3,20(sp)
 400feac:	2085883a 	add	r2,r4,r2
 400feb0:	d9800717 	ldw	r6,28(sp)
 400feb4:	da000617 	ldw	r8,24(sp)
 400feb8:	1540022e 	bgeu	r2,r21,400fec4 <__muldf3+0x3c4>
 400febc:	01000074 	movhi	r4,1
 400fec0:	e139883a 	add	fp,fp,r4
 400fec4:	100e943a 	slli	r7,r2,16
 400fec8:	1004d43a 	srli	r2,r2,16
 400fecc:	882ad43a 	srli	r21,r17,16
 400fed0:	a53fffcc 	andi	r20,r20,65535
 400fed4:	8c7fffcc 	andi	r17,r17,65535
 400fed8:	3d29883a 	add	r20,r7,r20
 400fedc:	b00b883a 	mov	r5,r22
 400fee0:	8809883a 	mov	r4,r17
 400fee4:	d8c00515 	stw	r3,20(sp)
 400fee8:	d9800715 	stw	r6,28(sp)
 400feec:	da000615 	stw	r8,24(sp)
 400fef0:	dd000115 	stw	r20,4(sp)
 400fef4:	d8800015 	stw	r2,0(sp)
 400fef8:	40034280 	call	4003428 <__mulsi3>
 400fefc:	980b883a 	mov	r5,r19
 400ff00:	8809883a 	mov	r4,r17
 400ff04:	d8800215 	stw	r2,8(sp)
 400ff08:	40034280 	call	4003428 <__mulsi3>
 400ff0c:	9809883a 	mov	r4,r19
 400ff10:	a80b883a 	mov	r5,r21
 400ff14:	1029883a 	mov	r20,r2
 400ff18:	40034280 	call	4003428 <__mulsi3>
 400ff1c:	b00b883a 	mov	r5,r22
 400ff20:	a809883a 	mov	r4,r21
 400ff24:	d8800415 	stw	r2,16(sp)
 400ff28:	40034280 	call	4003428 <__mulsi3>
 400ff2c:	d9c00217 	ldw	r7,8(sp)
 400ff30:	1505883a 	add	r2,r2,r20
 400ff34:	d8c00517 	ldw	r3,20(sp)
 400ff38:	3826d43a 	srli	r19,r7,16
 400ff3c:	d9800717 	ldw	r6,28(sp)
 400ff40:	da000617 	ldw	r8,24(sp)
 400ff44:	9885883a 	add	r2,r19,r2
 400ff48:	da400417 	ldw	r9,16(sp)
 400ff4c:	1500022e 	bgeu	r2,r20,400ff58 <__muldf3+0x458>
 400ff50:	01000074 	movhi	r4,1
 400ff54:	4913883a 	add	r9,r9,r4
 400ff58:	1028d43a 	srli	r20,r2,16
 400ff5c:	1004943a 	slli	r2,r2,16
 400ff60:	802cd43a 	srli	r22,r16,16
 400ff64:	843fffcc 	andi	r16,r16,65535
 400ff68:	3cffffcc 	andi	r19,r7,65535
 400ff6c:	9009883a 	mov	r4,r18
 400ff70:	800b883a 	mov	r5,r16
 400ff74:	a269883a 	add	r20,r20,r9
 400ff78:	d8c00515 	stw	r3,20(sp)
 400ff7c:	d9800715 	stw	r6,28(sp)
 400ff80:	da000615 	stw	r8,24(sp)
 400ff84:	14e7883a 	add	r19,r2,r19
 400ff88:	40034280 	call	4003428 <__mulsi3>
 400ff8c:	9009883a 	mov	r4,r18
 400ff90:	b00b883a 	mov	r5,r22
 400ff94:	d8800315 	stw	r2,12(sp)
 400ff98:	40034280 	call	4003428 <__mulsi3>
 400ff9c:	b809883a 	mov	r4,r23
 400ffa0:	b00b883a 	mov	r5,r22
 400ffa4:	d8800215 	stw	r2,8(sp)
 400ffa8:	40034280 	call	4003428 <__mulsi3>
 400ffac:	b80b883a 	mov	r5,r23
 400ffb0:	8009883a 	mov	r4,r16
 400ffb4:	d8800415 	stw	r2,16(sp)
 400ffb8:	40034280 	call	4003428 <__mulsi3>
 400ffbc:	da800317 	ldw	r10,12(sp)
 400ffc0:	d9c00217 	ldw	r7,8(sp)
 400ffc4:	d9000017 	ldw	r4,0(sp)
 400ffc8:	502ed43a 	srli	r23,r10,16
 400ffcc:	11c5883a 	add	r2,r2,r7
 400ffd0:	24e5883a 	add	r18,r4,r19
 400ffd4:	b885883a 	add	r2,r23,r2
 400ffd8:	d8c00517 	ldw	r3,20(sp)
 400ffdc:	d9800717 	ldw	r6,28(sp)
 400ffe0:	da000617 	ldw	r8,24(sp)
 400ffe4:	da400417 	ldw	r9,16(sp)
 400ffe8:	11c0022e 	bgeu	r2,r7,400fff4 <__muldf3+0x4f4>
 400ffec:	01000074 	movhi	r4,1
 400fff0:	4913883a 	add	r9,r9,r4
 400fff4:	100ed43a 	srli	r7,r2,16
 400fff8:	1004943a 	slli	r2,r2,16
 400fffc:	55ffffcc 	andi	r23,r10,65535
 4010000:	3a53883a 	add	r9,r7,r9
 4010004:	8809883a 	mov	r4,r17
 4010008:	800b883a 	mov	r5,r16
 401000c:	d8c00515 	stw	r3,20(sp)
 4010010:	d9800715 	stw	r6,28(sp)
 4010014:	da000615 	stw	r8,24(sp)
 4010018:	da400415 	stw	r9,16(sp)
 401001c:	15ef883a 	add	r23,r2,r23
 4010020:	40034280 	call	4003428 <__mulsi3>
 4010024:	8809883a 	mov	r4,r17
 4010028:	b00b883a 	mov	r5,r22
 401002c:	d8800215 	stw	r2,8(sp)
 4010030:	40034280 	call	4003428 <__mulsi3>
 4010034:	b00b883a 	mov	r5,r22
 4010038:	a809883a 	mov	r4,r21
 401003c:	d8800315 	stw	r2,12(sp)
 4010040:	40034280 	call	4003428 <__mulsi3>
 4010044:	8009883a 	mov	r4,r16
 4010048:	a80b883a 	mov	r5,r21
 401004c:	1023883a 	mov	r17,r2
 4010050:	40034280 	call	4003428 <__mulsi3>
 4010054:	d9c00217 	ldw	r7,8(sp)
 4010058:	da800317 	ldw	r10,12(sp)
 401005c:	d8c00517 	ldw	r3,20(sp)
 4010060:	3808d43a 	srli	r4,r7,16
 4010064:	1285883a 	add	r2,r2,r10
 4010068:	d9800717 	ldw	r6,28(sp)
 401006c:	2085883a 	add	r2,r4,r2
 4010070:	da000617 	ldw	r8,24(sp)
 4010074:	da400417 	ldw	r9,16(sp)
 4010078:	1280022e 	bgeu	r2,r10,4010084 <__muldf3+0x584>
 401007c:	01000074 	movhi	r4,1
 4010080:	8923883a 	add	r17,r17,r4
 4010084:	1008943a 	slli	r4,r2,16
 4010088:	39ffffcc 	andi	r7,r7,65535
 401008c:	e4b9883a 	add	fp,fp,r18
 4010090:	21cf883a 	add	r7,r4,r7
 4010094:	e4e7803a 	cmpltu	r19,fp,r19
 4010098:	3d0f883a 	add	r7,r7,r20
 401009c:	bf39883a 	add	fp,r23,fp
 40100a0:	99c9883a 	add	r4,r19,r7
 40100a4:	e5ef803a 	cmpltu	r23,fp,r23
 40100a8:	490b883a 	add	r5,r9,r4
 40100ac:	1004d43a 	srli	r2,r2,16
 40100b0:	b965883a 	add	r18,r23,r5
 40100b4:	24c9803a 	cmpltu	r4,r4,r19
 40100b8:	3d29803a 	cmpltu	r20,r7,r20
 40100bc:	a128b03a 	or	r20,r20,r4
 40100c0:	95ef803a 	cmpltu	r23,r18,r23
 40100c4:	2a53803a 	cmpltu	r9,r5,r9
 40100c8:	a0a9883a 	add	r20,r20,r2
 40100cc:	4deeb03a 	or	r23,r9,r23
 40100d0:	a5ef883a 	add	r23,r20,r23
 40100d4:	bc63883a 	add	r17,r23,r17
 40100d8:	e004927a 	slli	r2,fp,9
 40100dc:	d9000117 	ldw	r4,4(sp)
 40100e0:	882e927a 	slli	r23,r17,9
 40100e4:	9022d5fa 	srli	r17,r18,23
 40100e8:	e038d5fa 	srli	fp,fp,23
 40100ec:	1104b03a 	or	r2,r2,r4
 40100f0:	9024927a 	slli	r18,r18,9
 40100f4:	1004c03a 	cmpne	r2,r2,zero
 40100f8:	bc62b03a 	or	r17,r23,r17
 40100fc:	1738b03a 	or	fp,r2,fp
 4010100:	8880402c 	andhi	r2,r17,256
 4010104:	e4a4b03a 	or	r18,fp,r18
 4010108:	10000726 	beq	r2,zero,4010128 <__muldf3+0x628>
 401010c:	9006d07a 	srli	r3,r18,1
 4010110:	880497fa 	slli	r2,r17,31
 4010114:	9480004c 	andi	r18,r18,1
 4010118:	8822d07a 	srli	r17,r17,1
 401011c:	1ca4b03a 	or	r18,r3,r18
 4010120:	14a4b03a 	or	r18,r2,r18
 4010124:	4007883a 	mov	r3,r8
 4010128:	1880ffc4 	addi	r2,r3,1023
 401012c:	0080460e 	bge	zero,r2,4010248 <__muldf3+0x748>
 4010130:	910001cc 	andi	r4,r18,7
 4010134:	20000726 	beq	r4,zero,4010154 <__muldf3+0x654>
 4010138:	910003cc 	andi	r4,r18,15
 401013c:	01400104 	movi	r5,4
 4010140:	21400426 	beq	r4,r5,4010154 <__muldf3+0x654>
 4010144:	9149883a 	add	r4,r18,r5
 4010148:	24a5803a 	cmpltu	r18,r4,r18
 401014c:	8ca3883a 	add	r17,r17,r18
 4010150:	2025883a 	mov	r18,r4
 4010154:	8900402c 	andhi	r4,r17,256
 4010158:	20000426 	beq	r4,zero,401016c <__muldf3+0x66c>
 401015c:	18810004 	addi	r2,r3,1024
 4010160:	00ffc034 	movhi	r3,65280
 4010164:	18ffffc4 	addi	r3,r3,-1
 4010168:	88e2703a 	and	r17,r17,r3
 401016c:	00c1ff84 	movi	r3,2046
 4010170:	18bf1316 	blt	r3,r2,400fdc0 <__alt_data_end+0xfc00fdc0>
 4010174:	882c977a 	slli	r22,r17,29
 4010178:	9024d0fa 	srli	r18,r18,3
 401017c:	8822927a 	slli	r17,r17,9
 4010180:	1081ffcc 	andi	r2,r2,2047
 4010184:	b4acb03a 	or	r22,r22,r18
 4010188:	8820d33a 	srli	r16,r17,12
 401018c:	3027883a 	mov	r19,r6
 4010190:	003eba06 	br	400fc7c <__alt_data_end+0xfc00fc7c>
 4010194:	8080022c 	andhi	r2,r16,8
 4010198:	10000926 	beq	r2,zero,40101c0 <__muldf3+0x6c0>
 401019c:	8880022c 	andhi	r2,r17,8
 40101a0:	1000071e 	bne	r2,zero,40101c0 <__muldf3+0x6c0>
 40101a4:	00800434 	movhi	r2,16
 40101a8:	8c000234 	orhi	r16,r17,8
 40101ac:	10bfffc4 	addi	r2,r2,-1
 40101b0:	e027883a 	mov	r19,fp
 40101b4:	80a0703a 	and	r16,r16,r2
 40101b8:	902d883a 	mov	r22,r18
 40101bc:	003f1706 	br	400fe1c <__alt_data_end+0xfc00fe1c>
 40101c0:	00800434 	movhi	r2,16
 40101c4:	84000234 	orhi	r16,r16,8
 40101c8:	10bfffc4 	addi	r2,r2,-1
 40101cc:	80a0703a 	and	r16,r16,r2
 40101d0:	003f1206 	br	400fe1c <__alt_data_end+0xfc00fe1c>
 40101d4:	147ff604 	addi	r17,r2,-40
 40101d8:	3462983a 	sll	r17,r6,r17
 40101dc:	0025883a 	mov	r18,zero
 40101e0:	003ef306 	br	400fdb0 <__alt_data_end+0xfc00fdb0>
 40101e4:	3009883a 	mov	r4,r6
 40101e8:	d9400215 	stw	r5,8(sp)
 40101ec:	d9800715 	stw	r6,28(sp)
 40101f0:	da400415 	stw	r9,16(sp)
 40101f4:	da800315 	stw	r10,12(sp)
 40101f8:	4003f800 	call	4003f80 <__clzsi2>
 40101fc:	10800804 	addi	r2,r2,32
 4010200:	da800317 	ldw	r10,12(sp)
 4010204:	da400417 	ldw	r9,16(sp)
 4010208:	d9800717 	ldw	r6,28(sp)
 401020c:	d9400217 	ldw	r5,8(sp)
 4010210:	003edd06 	br	400fd88 <__alt_data_end+0xfc00fd88>
 4010214:	143ff604 	addi	r16,r2,-40
 4010218:	ac20983a 	sll	r16,r21,r16
 401021c:	002d883a 	mov	r22,zero
 4010220:	003ec106 	br	400fd28 <__alt_data_end+0xfc00fd28>
 4010224:	d9800715 	stw	r6,28(sp)
 4010228:	d9c00215 	stw	r7,8(sp)
 401022c:	da400415 	stw	r9,16(sp)
 4010230:	4003f800 	call	4003f80 <__clzsi2>
 4010234:	10800804 	addi	r2,r2,32
 4010238:	da400417 	ldw	r9,16(sp)
 401023c:	d9c00217 	ldw	r7,8(sp)
 4010240:	d9800717 	ldw	r6,28(sp)
 4010244:	003eae06 	br	400fd00 <__alt_data_end+0xfc00fd00>
 4010248:	00c00044 	movi	r3,1
 401024c:	1887c83a 	sub	r3,r3,r2
 4010250:	01000e04 	movi	r4,56
 4010254:	20fe8516 	blt	r4,r3,400fc6c <__alt_data_end+0xfc00fc6c>
 4010258:	010007c4 	movi	r4,31
 401025c:	20c01b16 	blt	r4,r3,40102cc <__muldf3+0x7cc>
 4010260:	00800804 	movi	r2,32
 4010264:	10c5c83a 	sub	r2,r2,r3
 4010268:	888a983a 	sll	r5,r17,r2
 401026c:	90c8d83a 	srl	r4,r18,r3
 4010270:	9084983a 	sll	r2,r18,r2
 4010274:	88e2d83a 	srl	r17,r17,r3
 4010278:	2906b03a 	or	r3,r5,r4
 401027c:	1004c03a 	cmpne	r2,r2,zero
 4010280:	1886b03a 	or	r3,r3,r2
 4010284:	188001cc 	andi	r2,r3,7
 4010288:	10000726 	beq	r2,zero,40102a8 <__muldf3+0x7a8>
 401028c:	188003cc 	andi	r2,r3,15
 4010290:	01000104 	movi	r4,4
 4010294:	11000426 	beq	r2,r4,40102a8 <__muldf3+0x7a8>
 4010298:	1805883a 	mov	r2,r3
 401029c:	10c00104 	addi	r3,r2,4
 40102a0:	1885803a 	cmpltu	r2,r3,r2
 40102a4:	88a3883a 	add	r17,r17,r2
 40102a8:	8880202c 	andhi	r2,r17,128
 40102ac:	10001c26 	beq	r2,zero,4010320 <__muldf3+0x820>
 40102b0:	3027883a 	mov	r19,r6
 40102b4:	00800044 	movi	r2,1
 40102b8:	0021883a 	mov	r16,zero
 40102bc:	002d883a 	mov	r22,zero
 40102c0:	003e6e06 	br	400fc7c <__alt_data_end+0xfc00fc7c>
 40102c4:	4007883a 	mov	r3,r8
 40102c8:	003f9706 	br	4010128 <__alt_data_end+0xfc010128>
 40102cc:	017ff844 	movi	r5,-31
 40102d0:	2885c83a 	sub	r2,r5,r2
 40102d4:	888ad83a 	srl	r5,r17,r2
 40102d8:	00800804 	movi	r2,32
 40102dc:	18801a26 	beq	r3,r2,4010348 <__muldf3+0x848>
 40102e0:	01001004 	movi	r4,64
 40102e4:	20c7c83a 	sub	r3,r4,r3
 40102e8:	88e2983a 	sll	r17,r17,r3
 40102ec:	8ca4b03a 	or	r18,r17,r18
 40102f0:	9004c03a 	cmpne	r2,r18,zero
 40102f4:	2884b03a 	or	r2,r5,r2
 40102f8:	144001cc 	andi	r17,r2,7
 40102fc:	88000d1e 	bne	r17,zero,4010334 <__muldf3+0x834>
 4010300:	0021883a 	mov	r16,zero
 4010304:	102cd0fa 	srli	r22,r2,3
 4010308:	3027883a 	mov	r19,r6
 401030c:	0005883a 	mov	r2,zero
 4010310:	b46cb03a 	or	r22,r22,r17
 4010314:	003e5906 	br	400fc7c <__alt_data_end+0xfc00fc7c>
 4010318:	1007883a 	mov	r3,r2
 401031c:	0023883a 	mov	r17,zero
 4010320:	8820927a 	slli	r16,r17,9
 4010324:	1805883a 	mov	r2,r3
 4010328:	8822977a 	slli	r17,r17,29
 401032c:	8020d33a 	srli	r16,r16,12
 4010330:	003ff406 	br	4010304 <__alt_data_end+0xfc010304>
 4010334:	10c003cc 	andi	r3,r2,15
 4010338:	01000104 	movi	r4,4
 401033c:	193ff626 	beq	r3,r4,4010318 <__alt_data_end+0xfc010318>
 4010340:	0023883a 	mov	r17,zero
 4010344:	003fd506 	br	401029c <__alt_data_end+0xfc01029c>
 4010348:	0023883a 	mov	r17,zero
 401034c:	003fe706 	br	40102ec <__alt_data_end+0xfc0102ec>
 4010350:	00800434 	movhi	r2,16
 4010354:	8c000234 	orhi	r16,r17,8
 4010358:	10bfffc4 	addi	r2,r2,-1
 401035c:	3027883a 	mov	r19,r6
 4010360:	80a0703a 	and	r16,r16,r2
 4010364:	902d883a 	mov	r22,r18
 4010368:	003eac06 	br	400fe1c <__alt_data_end+0xfc00fe1c>

0401036c <__subdf3>:
 401036c:	02000434 	movhi	r8,16
 4010370:	423fffc4 	addi	r8,r8,-1
 4010374:	defffb04 	addi	sp,sp,-20
 4010378:	2a14703a 	and	r10,r5,r8
 401037c:	3812d53a 	srli	r9,r7,20
 4010380:	3a10703a 	and	r8,r7,r8
 4010384:	2006d77a 	srli	r3,r4,29
 4010388:	3004d77a 	srli	r2,r6,29
 401038c:	dc000015 	stw	r16,0(sp)
 4010390:	501490fa 	slli	r10,r10,3
 4010394:	2820d53a 	srli	r16,r5,20
 4010398:	401090fa 	slli	r8,r8,3
 401039c:	dc800215 	stw	r18,8(sp)
 40103a0:	dc400115 	stw	r17,4(sp)
 40103a4:	dfc00415 	stw	ra,16(sp)
 40103a8:	202290fa 	slli	r17,r4,3
 40103ac:	dcc00315 	stw	r19,12(sp)
 40103b0:	4a41ffcc 	andi	r9,r9,2047
 40103b4:	0101ffc4 	movi	r4,2047
 40103b8:	2824d7fa 	srli	r18,r5,31
 40103bc:	8401ffcc 	andi	r16,r16,2047
 40103c0:	50c6b03a 	or	r3,r10,r3
 40103c4:	380ed7fa 	srli	r7,r7,31
 40103c8:	408ab03a 	or	r5,r8,r2
 40103cc:	300c90fa 	slli	r6,r6,3
 40103d0:	49009626 	beq	r9,r4,401062c <__subdf3+0x2c0>
 40103d4:	39c0005c 	xori	r7,r7,1
 40103d8:	8245c83a 	sub	r2,r16,r9
 40103dc:	3c807426 	beq	r7,r18,40105b0 <__subdf3+0x244>
 40103e0:	0080af0e 	bge	zero,r2,40106a0 <__subdf3+0x334>
 40103e4:	48002a1e 	bne	r9,zero,4010490 <__subdf3+0x124>
 40103e8:	2988b03a 	or	r4,r5,r6
 40103ec:	20009a1e 	bne	r4,zero,4010658 <__subdf3+0x2ec>
 40103f0:	888001cc 	andi	r2,r17,7
 40103f4:	10000726 	beq	r2,zero,4010414 <__subdf3+0xa8>
 40103f8:	888003cc 	andi	r2,r17,15
 40103fc:	01000104 	movi	r4,4
 4010400:	11000426 	beq	r2,r4,4010414 <__subdf3+0xa8>
 4010404:	890b883a 	add	r5,r17,r4
 4010408:	2c63803a 	cmpltu	r17,r5,r17
 401040c:	1c47883a 	add	r3,r3,r17
 4010410:	2823883a 	mov	r17,r5
 4010414:	1880202c 	andhi	r2,r3,128
 4010418:	10005926 	beq	r2,zero,4010580 <__subdf3+0x214>
 401041c:	84000044 	addi	r16,r16,1
 4010420:	0081ffc4 	movi	r2,2047
 4010424:	8080be26 	beq	r16,r2,4010720 <__subdf3+0x3b4>
 4010428:	017fe034 	movhi	r5,65408
 401042c:	297fffc4 	addi	r5,r5,-1
 4010430:	1946703a 	and	r3,r3,r5
 4010434:	1804977a 	slli	r2,r3,29
 4010438:	1806927a 	slli	r3,r3,9
 401043c:	8822d0fa 	srli	r17,r17,3
 4010440:	8401ffcc 	andi	r16,r16,2047
 4010444:	180ad33a 	srli	r5,r3,12
 4010448:	9100004c 	andi	r4,r18,1
 401044c:	1444b03a 	or	r2,r2,r17
 4010450:	80c1ffcc 	andi	r3,r16,2047
 4010454:	1820953a 	slli	r16,r3,20
 4010458:	20c03fcc 	andi	r3,r4,255
 401045c:	180897fa 	slli	r4,r3,31
 4010460:	00c00434 	movhi	r3,16
 4010464:	18ffffc4 	addi	r3,r3,-1
 4010468:	28c6703a 	and	r3,r5,r3
 401046c:	1c06b03a 	or	r3,r3,r16
 4010470:	1906b03a 	or	r3,r3,r4
 4010474:	dfc00417 	ldw	ra,16(sp)
 4010478:	dcc00317 	ldw	r19,12(sp)
 401047c:	dc800217 	ldw	r18,8(sp)
 4010480:	dc400117 	ldw	r17,4(sp)
 4010484:	dc000017 	ldw	r16,0(sp)
 4010488:	dec00504 	addi	sp,sp,20
 401048c:	f800283a 	ret
 4010490:	0101ffc4 	movi	r4,2047
 4010494:	813fd626 	beq	r16,r4,40103f0 <__alt_data_end+0xfc0103f0>
 4010498:	29402034 	orhi	r5,r5,128
 401049c:	01000e04 	movi	r4,56
 40104a0:	2080a316 	blt	r4,r2,4010730 <__subdf3+0x3c4>
 40104a4:	010007c4 	movi	r4,31
 40104a8:	2080c616 	blt	r4,r2,40107c4 <__subdf3+0x458>
 40104ac:	01000804 	movi	r4,32
 40104b0:	2089c83a 	sub	r4,r4,r2
 40104b4:	2910983a 	sll	r8,r5,r4
 40104b8:	308ed83a 	srl	r7,r6,r2
 40104bc:	3108983a 	sll	r4,r6,r4
 40104c0:	2884d83a 	srl	r2,r5,r2
 40104c4:	41ccb03a 	or	r6,r8,r7
 40104c8:	2008c03a 	cmpne	r4,r4,zero
 40104cc:	310cb03a 	or	r6,r6,r4
 40104d0:	898dc83a 	sub	r6,r17,r6
 40104d4:	89a3803a 	cmpltu	r17,r17,r6
 40104d8:	1887c83a 	sub	r3,r3,r2
 40104dc:	1c47c83a 	sub	r3,r3,r17
 40104e0:	3023883a 	mov	r17,r6
 40104e4:	1880202c 	andhi	r2,r3,128
 40104e8:	10002326 	beq	r2,zero,4010578 <__subdf3+0x20c>
 40104ec:	04c02034 	movhi	r19,128
 40104f0:	9cffffc4 	addi	r19,r19,-1
 40104f4:	1ce6703a 	and	r19,r3,r19
 40104f8:	98007a26 	beq	r19,zero,40106e4 <__subdf3+0x378>
 40104fc:	9809883a 	mov	r4,r19
 4010500:	4003f800 	call	4003f80 <__clzsi2>
 4010504:	113ffe04 	addi	r4,r2,-8
 4010508:	00c007c4 	movi	r3,31
 401050c:	19007b16 	blt	r3,r4,40106fc <__subdf3+0x390>
 4010510:	00800804 	movi	r2,32
 4010514:	1105c83a 	sub	r2,r2,r4
 4010518:	8884d83a 	srl	r2,r17,r2
 401051c:	9906983a 	sll	r3,r19,r4
 4010520:	8922983a 	sll	r17,r17,r4
 4010524:	10c4b03a 	or	r2,r2,r3
 4010528:	24007816 	blt	r4,r16,401070c <__subdf3+0x3a0>
 401052c:	2421c83a 	sub	r16,r4,r16
 4010530:	80c00044 	addi	r3,r16,1
 4010534:	010007c4 	movi	r4,31
 4010538:	20c09516 	blt	r4,r3,4010790 <__subdf3+0x424>
 401053c:	01400804 	movi	r5,32
 4010540:	28cbc83a 	sub	r5,r5,r3
 4010544:	88c8d83a 	srl	r4,r17,r3
 4010548:	8962983a 	sll	r17,r17,r5
 401054c:	114a983a 	sll	r5,r2,r5
 4010550:	10c6d83a 	srl	r3,r2,r3
 4010554:	8804c03a 	cmpne	r2,r17,zero
 4010558:	290ab03a 	or	r5,r5,r4
 401055c:	28a2b03a 	or	r17,r5,r2
 4010560:	0021883a 	mov	r16,zero
 4010564:	003fa206 	br	40103f0 <__alt_data_end+0xfc0103f0>
 4010568:	2090b03a 	or	r8,r4,r2
 401056c:	40018e26 	beq	r8,zero,4010ba8 <__subdf3+0x83c>
 4010570:	1007883a 	mov	r3,r2
 4010574:	2023883a 	mov	r17,r4
 4010578:	888001cc 	andi	r2,r17,7
 401057c:	103f9e1e 	bne	r2,zero,40103f8 <__alt_data_end+0xfc0103f8>
 4010580:	1804977a 	slli	r2,r3,29
 4010584:	8822d0fa 	srli	r17,r17,3
 4010588:	1810d0fa 	srli	r8,r3,3
 401058c:	9100004c 	andi	r4,r18,1
 4010590:	1444b03a 	or	r2,r2,r17
 4010594:	00c1ffc4 	movi	r3,2047
 4010598:	80c02826 	beq	r16,r3,401063c <__subdf3+0x2d0>
 401059c:	01400434 	movhi	r5,16
 40105a0:	297fffc4 	addi	r5,r5,-1
 40105a4:	80e0703a 	and	r16,r16,r3
 40105a8:	414a703a 	and	r5,r8,r5
 40105ac:	003fa806 	br	4010450 <__alt_data_end+0xfc010450>
 40105b0:	0080630e 	bge	zero,r2,4010740 <__subdf3+0x3d4>
 40105b4:	48003026 	beq	r9,zero,4010678 <__subdf3+0x30c>
 40105b8:	0101ffc4 	movi	r4,2047
 40105bc:	813f8c26 	beq	r16,r4,40103f0 <__alt_data_end+0xfc0103f0>
 40105c0:	29402034 	orhi	r5,r5,128
 40105c4:	01000e04 	movi	r4,56
 40105c8:	2080a90e 	bge	r4,r2,4010870 <__subdf3+0x504>
 40105cc:	298cb03a 	or	r6,r5,r6
 40105d0:	3012c03a 	cmpne	r9,r6,zero
 40105d4:	0005883a 	mov	r2,zero
 40105d8:	4c53883a 	add	r9,r9,r17
 40105dc:	4c63803a 	cmpltu	r17,r9,r17
 40105e0:	10c7883a 	add	r3,r2,r3
 40105e4:	88c7883a 	add	r3,r17,r3
 40105e8:	4823883a 	mov	r17,r9
 40105ec:	1880202c 	andhi	r2,r3,128
 40105f0:	1000d026 	beq	r2,zero,4010934 <__subdf3+0x5c8>
 40105f4:	84000044 	addi	r16,r16,1
 40105f8:	0081ffc4 	movi	r2,2047
 40105fc:	8080fe26 	beq	r16,r2,40109f8 <__subdf3+0x68c>
 4010600:	00bfe034 	movhi	r2,65408
 4010604:	10bfffc4 	addi	r2,r2,-1
 4010608:	1886703a 	and	r3,r3,r2
 401060c:	880ad07a 	srli	r5,r17,1
 4010610:	180497fa 	slli	r2,r3,31
 4010614:	8900004c 	andi	r4,r17,1
 4010618:	2922b03a 	or	r17,r5,r4
 401061c:	1806d07a 	srli	r3,r3,1
 4010620:	1462b03a 	or	r17,r2,r17
 4010624:	3825883a 	mov	r18,r7
 4010628:	003f7106 	br	40103f0 <__alt_data_end+0xfc0103f0>
 401062c:	2984b03a 	or	r2,r5,r6
 4010630:	103f6826 	beq	r2,zero,40103d4 <__alt_data_end+0xfc0103d4>
 4010634:	39c03fcc 	andi	r7,r7,255
 4010638:	003f6706 	br	40103d8 <__alt_data_end+0xfc0103d8>
 401063c:	4086b03a 	or	r3,r8,r2
 4010640:	18015226 	beq	r3,zero,4010b8c <__subdf3+0x820>
 4010644:	00c00434 	movhi	r3,16
 4010648:	41400234 	orhi	r5,r8,8
 401064c:	18ffffc4 	addi	r3,r3,-1
 4010650:	28ca703a 	and	r5,r5,r3
 4010654:	003f7e06 	br	4010450 <__alt_data_end+0xfc010450>
 4010658:	10bfffc4 	addi	r2,r2,-1
 401065c:	1000491e 	bne	r2,zero,4010784 <__subdf3+0x418>
 4010660:	898fc83a 	sub	r7,r17,r6
 4010664:	89e3803a 	cmpltu	r17,r17,r7
 4010668:	1947c83a 	sub	r3,r3,r5
 401066c:	1c47c83a 	sub	r3,r3,r17
 4010670:	3823883a 	mov	r17,r7
 4010674:	003f9b06 	br	40104e4 <__alt_data_end+0xfc0104e4>
 4010678:	2988b03a 	or	r4,r5,r6
 401067c:	203f5c26 	beq	r4,zero,40103f0 <__alt_data_end+0xfc0103f0>
 4010680:	10bfffc4 	addi	r2,r2,-1
 4010684:	1000931e 	bne	r2,zero,40108d4 <__subdf3+0x568>
 4010688:	898d883a 	add	r6,r17,r6
 401068c:	3463803a 	cmpltu	r17,r6,r17
 4010690:	1947883a 	add	r3,r3,r5
 4010694:	88c7883a 	add	r3,r17,r3
 4010698:	3023883a 	mov	r17,r6
 401069c:	003fd306 	br	40105ec <__alt_data_end+0xfc0105ec>
 40106a0:	1000541e 	bne	r2,zero,40107f4 <__subdf3+0x488>
 40106a4:	80800044 	addi	r2,r16,1
 40106a8:	1081ffcc 	andi	r2,r2,2047
 40106ac:	01000044 	movi	r4,1
 40106b0:	2080a20e 	bge	r4,r2,401093c <__subdf3+0x5d0>
 40106b4:	8989c83a 	sub	r4,r17,r6
 40106b8:	8905803a 	cmpltu	r2,r17,r4
 40106bc:	1967c83a 	sub	r19,r3,r5
 40106c0:	98a7c83a 	sub	r19,r19,r2
 40106c4:	9880202c 	andhi	r2,r19,128
 40106c8:	10006326 	beq	r2,zero,4010858 <__subdf3+0x4ec>
 40106cc:	3463c83a 	sub	r17,r6,r17
 40106d0:	28c7c83a 	sub	r3,r5,r3
 40106d4:	344d803a 	cmpltu	r6,r6,r17
 40106d8:	19a7c83a 	sub	r19,r3,r6
 40106dc:	3825883a 	mov	r18,r7
 40106e0:	983f861e 	bne	r19,zero,40104fc <__alt_data_end+0xfc0104fc>
 40106e4:	8809883a 	mov	r4,r17
 40106e8:	4003f800 	call	4003f80 <__clzsi2>
 40106ec:	10800804 	addi	r2,r2,32
 40106f0:	113ffe04 	addi	r4,r2,-8
 40106f4:	00c007c4 	movi	r3,31
 40106f8:	193f850e 	bge	r3,r4,4010510 <__alt_data_end+0xfc010510>
 40106fc:	10bff604 	addi	r2,r2,-40
 4010700:	8884983a 	sll	r2,r17,r2
 4010704:	0023883a 	mov	r17,zero
 4010708:	243f880e 	bge	r4,r16,401052c <__alt_data_end+0xfc01052c>
 401070c:	00ffe034 	movhi	r3,65408
 4010710:	18ffffc4 	addi	r3,r3,-1
 4010714:	8121c83a 	sub	r16,r16,r4
 4010718:	10c6703a 	and	r3,r2,r3
 401071c:	003f3406 	br	40103f0 <__alt_data_end+0xfc0103f0>
 4010720:	9100004c 	andi	r4,r18,1
 4010724:	000b883a 	mov	r5,zero
 4010728:	0005883a 	mov	r2,zero
 401072c:	003f4806 	br	4010450 <__alt_data_end+0xfc010450>
 4010730:	298cb03a 	or	r6,r5,r6
 4010734:	300cc03a 	cmpne	r6,r6,zero
 4010738:	0005883a 	mov	r2,zero
 401073c:	003f6406 	br	40104d0 <__alt_data_end+0xfc0104d0>
 4010740:	10009a1e 	bne	r2,zero,40109ac <__subdf3+0x640>
 4010744:	82400044 	addi	r9,r16,1
 4010748:	4881ffcc 	andi	r2,r9,2047
 401074c:	02800044 	movi	r10,1
 4010750:	5080670e 	bge	r10,r2,40108f0 <__subdf3+0x584>
 4010754:	0081ffc4 	movi	r2,2047
 4010758:	4880af26 	beq	r9,r2,4010a18 <__subdf3+0x6ac>
 401075c:	898d883a 	add	r6,r17,r6
 4010760:	1945883a 	add	r2,r3,r5
 4010764:	3447803a 	cmpltu	r3,r6,r17
 4010768:	1887883a 	add	r3,r3,r2
 401076c:	182297fa 	slli	r17,r3,31
 4010770:	300cd07a 	srli	r6,r6,1
 4010774:	1806d07a 	srli	r3,r3,1
 4010778:	4821883a 	mov	r16,r9
 401077c:	89a2b03a 	or	r17,r17,r6
 4010780:	003f1b06 	br	40103f0 <__alt_data_end+0xfc0103f0>
 4010784:	0101ffc4 	movi	r4,2047
 4010788:	813f441e 	bne	r16,r4,401049c <__alt_data_end+0xfc01049c>
 401078c:	003f1806 	br	40103f0 <__alt_data_end+0xfc0103f0>
 4010790:	843ff844 	addi	r16,r16,-31
 4010794:	01400804 	movi	r5,32
 4010798:	1408d83a 	srl	r4,r2,r16
 401079c:	19405026 	beq	r3,r5,40108e0 <__subdf3+0x574>
 40107a0:	01401004 	movi	r5,64
 40107a4:	28c7c83a 	sub	r3,r5,r3
 40107a8:	10c4983a 	sll	r2,r2,r3
 40107ac:	88a2b03a 	or	r17,r17,r2
 40107b0:	8822c03a 	cmpne	r17,r17,zero
 40107b4:	2462b03a 	or	r17,r4,r17
 40107b8:	0007883a 	mov	r3,zero
 40107bc:	0021883a 	mov	r16,zero
 40107c0:	003f6d06 	br	4010578 <__alt_data_end+0xfc010578>
 40107c4:	11fff804 	addi	r7,r2,-32
 40107c8:	01000804 	movi	r4,32
 40107cc:	29ced83a 	srl	r7,r5,r7
 40107d0:	11004526 	beq	r2,r4,40108e8 <__subdf3+0x57c>
 40107d4:	01001004 	movi	r4,64
 40107d8:	2089c83a 	sub	r4,r4,r2
 40107dc:	2904983a 	sll	r2,r5,r4
 40107e0:	118cb03a 	or	r6,r2,r6
 40107e4:	300cc03a 	cmpne	r6,r6,zero
 40107e8:	398cb03a 	or	r6,r7,r6
 40107ec:	0005883a 	mov	r2,zero
 40107f0:	003f3706 	br	40104d0 <__alt_data_end+0xfc0104d0>
 40107f4:	80002a26 	beq	r16,zero,40108a0 <__subdf3+0x534>
 40107f8:	0101ffc4 	movi	r4,2047
 40107fc:	49006626 	beq	r9,r4,4010998 <__subdf3+0x62c>
 4010800:	0085c83a 	sub	r2,zero,r2
 4010804:	18c02034 	orhi	r3,r3,128
 4010808:	01000e04 	movi	r4,56
 401080c:	20807e16 	blt	r4,r2,4010a08 <__subdf3+0x69c>
 4010810:	010007c4 	movi	r4,31
 4010814:	2080e716 	blt	r4,r2,4010bb4 <__subdf3+0x848>
 4010818:	01000804 	movi	r4,32
 401081c:	2089c83a 	sub	r4,r4,r2
 4010820:	1914983a 	sll	r10,r3,r4
 4010824:	8890d83a 	srl	r8,r17,r2
 4010828:	8908983a 	sll	r4,r17,r4
 401082c:	1884d83a 	srl	r2,r3,r2
 4010830:	5222b03a 	or	r17,r10,r8
 4010834:	2006c03a 	cmpne	r3,r4,zero
 4010838:	88e2b03a 	or	r17,r17,r3
 401083c:	3463c83a 	sub	r17,r6,r17
 4010840:	2885c83a 	sub	r2,r5,r2
 4010844:	344d803a 	cmpltu	r6,r6,r17
 4010848:	1187c83a 	sub	r3,r2,r6
 401084c:	4821883a 	mov	r16,r9
 4010850:	3825883a 	mov	r18,r7
 4010854:	003f2306 	br	40104e4 <__alt_data_end+0xfc0104e4>
 4010858:	24d0b03a 	or	r8,r4,r19
 401085c:	40001b1e 	bne	r8,zero,40108cc <__subdf3+0x560>
 4010860:	0005883a 	mov	r2,zero
 4010864:	0009883a 	mov	r4,zero
 4010868:	0021883a 	mov	r16,zero
 401086c:	003f4906 	br	4010594 <__alt_data_end+0xfc010594>
 4010870:	010007c4 	movi	r4,31
 4010874:	20803a16 	blt	r4,r2,4010960 <__subdf3+0x5f4>
 4010878:	01000804 	movi	r4,32
 401087c:	2089c83a 	sub	r4,r4,r2
 4010880:	2912983a 	sll	r9,r5,r4
 4010884:	3090d83a 	srl	r8,r6,r2
 4010888:	3108983a 	sll	r4,r6,r4
 401088c:	2884d83a 	srl	r2,r5,r2
 4010890:	4a12b03a 	or	r9,r9,r8
 4010894:	2008c03a 	cmpne	r4,r4,zero
 4010898:	4912b03a 	or	r9,r9,r4
 401089c:	003f4e06 	br	40105d8 <__alt_data_end+0xfc0105d8>
 40108a0:	1c48b03a 	or	r4,r3,r17
 40108a4:	20003c26 	beq	r4,zero,4010998 <__subdf3+0x62c>
 40108a8:	0084303a 	nor	r2,zero,r2
 40108ac:	1000381e 	bne	r2,zero,4010990 <__subdf3+0x624>
 40108b0:	3463c83a 	sub	r17,r6,r17
 40108b4:	28c5c83a 	sub	r2,r5,r3
 40108b8:	344d803a 	cmpltu	r6,r6,r17
 40108bc:	1187c83a 	sub	r3,r2,r6
 40108c0:	4821883a 	mov	r16,r9
 40108c4:	3825883a 	mov	r18,r7
 40108c8:	003f0606 	br	40104e4 <__alt_data_end+0xfc0104e4>
 40108cc:	2023883a 	mov	r17,r4
 40108d0:	003f0906 	br	40104f8 <__alt_data_end+0xfc0104f8>
 40108d4:	0101ffc4 	movi	r4,2047
 40108d8:	813f3a1e 	bne	r16,r4,40105c4 <__alt_data_end+0xfc0105c4>
 40108dc:	003ec406 	br	40103f0 <__alt_data_end+0xfc0103f0>
 40108e0:	0005883a 	mov	r2,zero
 40108e4:	003fb106 	br	40107ac <__alt_data_end+0xfc0107ac>
 40108e8:	0005883a 	mov	r2,zero
 40108ec:	003fbc06 	br	40107e0 <__alt_data_end+0xfc0107e0>
 40108f0:	1c44b03a 	or	r2,r3,r17
 40108f4:	80008e1e 	bne	r16,zero,4010b30 <__subdf3+0x7c4>
 40108f8:	1000c826 	beq	r2,zero,4010c1c <__subdf3+0x8b0>
 40108fc:	2984b03a 	or	r2,r5,r6
 4010900:	103ebb26 	beq	r2,zero,40103f0 <__alt_data_end+0xfc0103f0>
 4010904:	8989883a 	add	r4,r17,r6
 4010908:	1945883a 	add	r2,r3,r5
 401090c:	2447803a 	cmpltu	r3,r4,r17
 4010910:	1887883a 	add	r3,r3,r2
 4010914:	1880202c 	andhi	r2,r3,128
 4010918:	2023883a 	mov	r17,r4
 401091c:	103f1626 	beq	r2,zero,4010578 <__alt_data_end+0xfc010578>
 4010920:	00bfe034 	movhi	r2,65408
 4010924:	10bfffc4 	addi	r2,r2,-1
 4010928:	5021883a 	mov	r16,r10
 401092c:	1886703a 	and	r3,r3,r2
 4010930:	003eaf06 	br	40103f0 <__alt_data_end+0xfc0103f0>
 4010934:	3825883a 	mov	r18,r7
 4010938:	003f0f06 	br	4010578 <__alt_data_end+0xfc010578>
 401093c:	1c44b03a 	or	r2,r3,r17
 4010940:	8000251e 	bne	r16,zero,40109d8 <__subdf3+0x66c>
 4010944:	1000661e 	bne	r2,zero,4010ae0 <__subdf3+0x774>
 4010948:	2990b03a 	or	r8,r5,r6
 401094c:	40009626 	beq	r8,zero,4010ba8 <__subdf3+0x83c>
 4010950:	2807883a 	mov	r3,r5
 4010954:	3023883a 	mov	r17,r6
 4010958:	3825883a 	mov	r18,r7
 401095c:	003ea406 	br	40103f0 <__alt_data_end+0xfc0103f0>
 4010960:	127ff804 	addi	r9,r2,-32
 4010964:	01000804 	movi	r4,32
 4010968:	2a52d83a 	srl	r9,r5,r9
 401096c:	11008c26 	beq	r2,r4,4010ba0 <__subdf3+0x834>
 4010970:	01001004 	movi	r4,64
 4010974:	2085c83a 	sub	r2,r4,r2
 4010978:	2884983a 	sll	r2,r5,r2
 401097c:	118cb03a 	or	r6,r2,r6
 4010980:	300cc03a 	cmpne	r6,r6,zero
 4010984:	4992b03a 	or	r9,r9,r6
 4010988:	0005883a 	mov	r2,zero
 401098c:	003f1206 	br	40105d8 <__alt_data_end+0xfc0105d8>
 4010990:	0101ffc4 	movi	r4,2047
 4010994:	493f9c1e 	bne	r9,r4,4010808 <__alt_data_end+0xfc010808>
 4010998:	2807883a 	mov	r3,r5
 401099c:	3023883a 	mov	r17,r6
 40109a0:	4821883a 	mov	r16,r9
 40109a4:	3825883a 	mov	r18,r7
 40109a8:	003e9106 	br	40103f0 <__alt_data_end+0xfc0103f0>
 40109ac:	80001f1e 	bne	r16,zero,4010a2c <__subdf3+0x6c0>
 40109b0:	1c48b03a 	or	r4,r3,r17
 40109b4:	20005a26 	beq	r4,zero,4010b20 <__subdf3+0x7b4>
 40109b8:	0084303a 	nor	r2,zero,r2
 40109bc:	1000561e 	bne	r2,zero,4010b18 <__subdf3+0x7ac>
 40109c0:	89a3883a 	add	r17,r17,r6
 40109c4:	1945883a 	add	r2,r3,r5
 40109c8:	898d803a 	cmpltu	r6,r17,r6
 40109cc:	3087883a 	add	r3,r6,r2
 40109d0:	4821883a 	mov	r16,r9
 40109d4:	003f0506 	br	40105ec <__alt_data_end+0xfc0105ec>
 40109d8:	10002b1e 	bne	r2,zero,4010a88 <__subdf3+0x71c>
 40109dc:	2984b03a 	or	r2,r5,r6
 40109e0:	10008026 	beq	r2,zero,4010be4 <__subdf3+0x878>
 40109e4:	2807883a 	mov	r3,r5
 40109e8:	3023883a 	mov	r17,r6
 40109ec:	3825883a 	mov	r18,r7
 40109f0:	0401ffc4 	movi	r16,2047
 40109f4:	003e7e06 	br	40103f0 <__alt_data_end+0xfc0103f0>
 40109f8:	3809883a 	mov	r4,r7
 40109fc:	0011883a 	mov	r8,zero
 4010a00:	0005883a 	mov	r2,zero
 4010a04:	003ee306 	br	4010594 <__alt_data_end+0xfc010594>
 4010a08:	1c62b03a 	or	r17,r3,r17
 4010a0c:	8822c03a 	cmpne	r17,r17,zero
 4010a10:	0005883a 	mov	r2,zero
 4010a14:	003f8906 	br	401083c <__alt_data_end+0xfc01083c>
 4010a18:	3809883a 	mov	r4,r7
 4010a1c:	4821883a 	mov	r16,r9
 4010a20:	0011883a 	mov	r8,zero
 4010a24:	0005883a 	mov	r2,zero
 4010a28:	003eda06 	br	4010594 <__alt_data_end+0xfc010594>
 4010a2c:	0101ffc4 	movi	r4,2047
 4010a30:	49003b26 	beq	r9,r4,4010b20 <__subdf3+0x7b4>
 4010a34:	0085c83a 	sub	r2,zero,r2
 4010a38:	18c02034 	orhi	r3,r3,128
 4010a3c:	01000e04 	movi	r4,56
 4010a40:	20806e16 	blt	r4,r2,4010bfc <__subdf3+0x890>
 4010a44:	010007c4 	movi	r4,31
 4010a48:	20807716 	blt	r4,r2,4010c28 <__subdf3+0x8bc>
 4010a4c:	01000804 	movi	r4,32
 4010a50:	2089c83a 	sub	r4,r4,r2
 4010a54:	1914983a 	sll	r10,r3,r4
 4010a58:	8890d83a 	srl	r8,r17,r2
 4010a5c:	8908983a 	sll	r4,r17,r4
 4010a60:	1884d83a 	srl	r2,r3,r2
 4010a64:	5222b03a 	or	r17,r10,r8
 4010a68:	2006c03a 	cmpne	r3,r4,zero
 4010a6c:	88e2b03a 	or	r17,r17,r3
 4010a70:	89a3883a 	add	r17,r17,r6
 4010a74:	1145883a 	add	r2,r2,r5
 4010a78:	898d803a 	cmpltu	r6,r17,r6
 4010a7c:	3087883a 	add	r3,r6,r2
 4010a80:	4821883a 	mov	r16,r9
 4010a84:	003ed906 	br	40105ec <__alt_data_end+0xfc0105ec>
 4010a88:	2984b03a 	or	r2,r5,r6
 4010a8c:	10004226 	beq	r2,zero,4010b98 <__subdf3+0x82c>
 4010a90:	1808d0fa 	srli	r4,r3,3
 4010a94:	8822d0fa 	srli	r17,r17,3
 4010a98:	1806977a 	slli	r3,r3,29
 4010a9c:	2080022c 	andhi	r2,r4,8
 4010aa0:	1c62b03a 	or	r17,r3,r17
 4010aa4:	10000826 	beq	r2,zero,4010ac8 <__subdf3+0x75c>
 4010aa8:	2812d0fa 	srli	r9,r5,3
 4010aac:	4880022c 	andhi	r2,r9,8
 4010ab0:	1000051e 	bne	r2,zero,4010ac8 <__subdf3+0x75c>
 4010ab4:	300cd0fa 	srli	r6,r6,3
 4010ab8:	2804977a 	slli	r2,r5,29
 4010abc:	4809883a 	mov	r4,r9
 4010ac0:	3825883a 	mov	r18,r7
 4010ac4:	11a2b03a 	or	r17,r2,r6
 4010ac8:	8806d77a 	srli	r3,r17,29
 4010acc:	200890fa 	slli	r4,r4,3
 4010ad0:	882290fa 	slli	r17,r17,3
 4010ad4:	0401ffc4 	movi	r16,2047
 4010ad8:	1906b03a 	or	r3,r3,r4
 4010adc:	003e4406 	br	40103f0 <__alt_data_end+0xfc0103f0>
 4010ae0:	2984b03a 	or	r2,r5,r6
 4010ae4:	103e4226 	beq	r2,zero,40103f0 <__alt_data_end+0xfc0103f0>
 4010ae8:	8989c83a 	sub	r4,r17,r6
 4010aec:	8911803a 	cmpltu	r8,r17,r4
 4010af0:	1945c83a 	sub	r2,r3,r5
 4010af4:	1205c83a 	sub	r2,r2,r8
 4010af8:	1200202c 	andhi	r8,r2,128
 4010afc:	403e9a26 	beq	r8,zero,4010568 <__alt_data_end+0xfc010568>
 4010b00:	3463c83a 	sub	r17,r6,r17
 4010b04:	28c5c83a 	sub	r2,r5,r3
 4010b08:	344d803a 	cmpltu	r6,r6,r17
 4010b0c:	1187c83a 	sub	r3,r2,r6
 4010b10:	3825883a 	mov	r18,r7
 4010b14:	003e3606 	br	40103f0 <__alt_data_end+0xfc0103f0>
 4010b18:	0101ffc4 	movi	r4,2047
 4010b1c:	493fc71e 	bne	r9,r4,4010a3c <__alt_data_end+0xfc010a3c>
 4010b20:	2807883a 	mov	r3,r5
 4010b24:	3023883a 	mov	r17,r6
 4010b28:	4821883a 	mov	r16,r9
 4010b2c:	003e3006 	br	40103f0 <__alt_data_end+0xfc0103f0>
 4010b30:	10003626 	beq	r2,zero,4010c0c <__subdf3+0x8a0>
 4010b34:	2984b03a 	or	r2,r5,r6
 4010b38:	10001726 	beq	r2,zero,4010b98 <__subdf3+0x82c>
 4010b3c:	1808d0fa 	srli	r4,r3,3
 4010b40:	8822d0fa 	srli	r17,r17,3
 4010b44:	1806977a 	slli	r3,r3,29
 4010b48:	2080022c 	andhi	r2,r4,8
 4010b4c:	1c62b03a 	or	r17,r3,r17
 4010b50:	10000726 	beq	r2,zero,4010b70 <__subdf3+0x804>
 4010b54:	2812d0fa 	srli	r9,r5,3
 4010b58:	4880022c 	andhi	r2,r9,8
 4010b5c:	1000041e 	bne	r2,zero,4010b70 <__subdf3+0x804>
 4010b60:	300cd0fa 	srli	r6,r6,3
 4010b64:	2804977a 	slli	r2,r5,29
 4010b68:	4809883a 	mov	r4,r9
 4010b6c:	11a2b03a 	or	r17,r2,r6
 4010b70:	8806d77a 	srli	r3,r17,29
 4010b74:	200890fa 	slli	r4,r4,3
 4010b78:	882290fa 	slli	r17,r17,3
 4010b7c:	3825883a 	mov	r18,r7
 4010b80:	1906b03a 	or	r3,r3,r4
 4010b84:	0401ffc4 	movi	r16,2047
 4010b88:	003e1906 	br	40103f0 <__alt_data_end+0xfc0103f0>
 4010b8c:	000b883a 	mov	r5,zero
 4010b90:	0005883a 	mov	r2,zero
 4010b94:	003e2e06 	br	4010450 <__alt_data_end+0xfc010450>
 4010b98:	0401ffc4 	movi	r16,2047
 4010b9c:	003e1406 	br	40103f0 <__alt_data_end+0xfc0103f0>
 4010ba0:	0005883a 	mov	r2,zero
 4010ba4:	003f7506 	br	401097c <__alt_data_end+0xfc01097c>
 4010ba8:	0005883a 	mov	r2,zero
 4010bac:	0009883a 	mov	r4,zero
 4010bb0:	003e7806 	br	4010594 <__alt_data_end+0xfc010594>
 4010bb4:	123ff804 	addi	r8,r2,-32
 4010bb8:	01000804 	movi	r4,32
 4010bbc:	1a10d83a 	srl	r8,r3,r8
 4010bc0:	11002526 	beq	r2,r4,4010c58 <__subdf3+0x8ec>
 4010bc4:	01001004 	movi	r4,64
 4010bc8:	2085c83a 	sub	r2,r4,r2
 4010bcc:	1884983a 	sll	r2,r3,r2
 4010bd0:	1444b03a 	or	r2,r2,r17
 4010bd4:	1004c03a 	cmpne	r2,r2,zero
 4010bd8:	40a2b03a 	or	r17,r8,r2
 4010bdc:	0005883a 	mov	r2,zero
 4010be0:	003f1606 	br	401083c <__alt_data_end+0xfc01083c>
 4010be4:	02000434 	movhi	r8,16
 4010be8:	0009883a 	mov	r4,zero
 4010bec:	423fffc4 	addi	r8,r8,-1
 4010bf0:	00bfffc4 	movi	r2,-1
 4010bf4:	0401ffc4 	movi	r16,2047
 4010bf8:	003e6606 	br	4010594 <__alt_data_end+0xfc010594>
 4010bfc:	1c62b03a 	or	r17,r3,r17
 4010c00:	8822c03a 	cmpne	r17,r17,zero
 4010c04:	0005883a 	mov	r2,zero
 4010c08:	003f9906 	br	4010a70 <__alt_data_end+0xfc010a70>
 4010c0c:	2807883a 	mov	r3,r5
 4010c10:	3023883a 	mov	r17,r6
 4010c14:	0401ffc4 	movi	r16,2047
 4010c18:	003df506 	br	40103f0 <__alt_data_end+0xfc0103f0>
 4010c1c:	2807883a 	mov	r3,r5
 4010c20:	3023883a 	mov	r17,r6
 4010c24:	003df206 	br	40103f0 <__alt_data_end+0xfc0103f0>
 4010c28:	123ff804 	addi	r8,r2,-32
 4010c2c:	01000804 	movi	r4,32
 4010c30:	1a10d83a 	srl	r8,r3,r8
 4010c34:	11000a26 	beq	r2,r4,4010c60 <__subdf3+0x8f4>
 4010c38:	01001004 	movi	r4,64
 4010c3c:	2085c83a 	sub	r2,r4,r2
 4010c40:	1884983a 	sll	r2,r3,r2
 4010c44:	1444b03a 	or	r2,r2,r17
 4010c48:	1004c03a 	cmpne	r2,r2,zero
 4010c4c:	40a2b03a 	or	r17,r8,r2
 4010c50:	0005883a 	mov	r2,zero
 4010c54:	003f8606 	br	4010a70 <__alt_data_end+0xfc010a70>
 4010c58:	0005883a 	mov	r2,zero
 4010c5c:	003fdc06 	br	4010bd0 <__alt_data_end+0xfc010bd0>
 4010c60:	0005883a 	mov	r2,zero
 4010c64:	003ff706 	br	4010c44 <__alt_data_end+0xfc010c44>

04010c68 <__fixdfsi>:
 4010c68:	280cd53a 	srli	r6,r5,20
 4010c6c:	00c00434 	movhi	r3,16
 4010c70:	18ffffc4 	addi	r3,r3,-1
 4010c74:	3181ffcc 	andi	r6,r6,2047
 4010c78:	01c0ff84 	movi	r7,1022
 4010c7c:	28c6703a 	and	r3,r5,r3
 4010c80:	280ad7fa 	srli	r5,r5,31
 4010c84:	3980120e 	bge	r7,r6,4010cd0 <__fixdfsi+0x68>
 4010c88:	00810744 	movi	r2,1053
 4010c8c:	11800c16 	blt	r2,r6,4010cc0 <__fixdfsi+0x58>
 4010c90:	00810cc4 	movi	r2,1075
 4010c94:	1185c83a 	sub	r2,r2,r6
 4010c98:	01c007c4 	movi	r7,31
 4010c9c:	18c00434 	orhi	r3,r3,16
 4010ca0:	38800d16 	blt	r7,r2,4010cd8 <__fixdfsi+0x70>
 4010ca4:	31befb44 	addi	r6,r6,-1043
 4010ca8:	2084d83a 	srl	r2,r4,r2
 4010cac:	1986983a 	sll	r3,r3,r6
 4010cb0:	1884b03a 	or	r2,r3,r2
 4010cb4:	28000726 	beq	r5,zero,4010cd4 <__fixdfsi+0x6c>
 4010cb8:	0085c83a 	sub	r2,zero,r2
 4010cbc:	f800283a 	ret
 4010cc0:	00a00034 	movhi	r2,32768
 4010cc4:	10bfffc4 	addi	r2,r2,-1
 4010cc8:	2885883a 	add	r2,r5,r2
 4010ccc:	f800283a 	ret
 4010cd0:	0005883a 	mov	r2,zero
 4010cd4:	f800283a 	ret
 4010cd8:	008104c4 	movi	r2,1043
 4010cdc:	1185c83a 	sub	r2,r2,r6
 4010ce0:	1884d83a 	srl	r2,r3,r2
 4010ce4:	003ff306 	br	4010cb4 <__alt_data_end+0xfc010cb4>

04010ce8 <__floatsidf>:
 4010ce8:	defffd04 	addi	sp,sp,-12
 4010cec:	dfc00215 	stw	ra,8(sp)
 4010cf0:	dc400115 	stw	r17,4(sp)
 4010cf4:	dc000015 	stw	r16,0(sp)
 4010cf8:	20002b26 	beq	r4,zero,4010da8 <__floatsidf+0xc0>
 4010cfc:	2023883a 	mov	r17,r4
 4010d00:	2020d7fa 	srli	r16,r4,31
 4010d04:	20002d16 	blt	r4,zero,4010dbc <__floatsidf+0xd4>
 4010d08:	8809883a 	mov	r4,r17
 4010d0c:	4003f800 	call	4003f80 <__clzsi2>
 4010d10:	01410784 	movi	r5,1054
 4010d14:	288bc83a 	sub	r5,r5,r2
 4010d18:	01010cc4 	movi	r4,1075
 4010d1c:	2149c83a 	sub	r4,r4,r5
 4010d20:	00c007c4 	movi	r3,31
 4010d24:	1900160e 	bge	r3,r4,4010d80 <__floatsidf+0x98>
 4010d28:	00c104c4 	movi	r3,1043
 4010d2c:	1947c83a 	sub	r3,r3,r5
 4010d30:	88c6983a 	sll	r3,r17,r3
 4010d34:	00800434 	movhi	r2,16
 4010d38:	10bfffc4 	addi	r2,r2,-1
 4010d3c:	1886703a 	and	r3,r3,r2
 4010d40:	2941ffcc 	andi	r5,r5,2047
 4010d44:	800d883a 	mov	r6,r16
 4010d48:	0005883a 	mov	r2,zero
 4010d4c:	280a953a 	slli	r5,r5,20
 4010d50:	31803fcc 	andi	r6,r6,255
 4010d54:	01000434 	movhi	r4,16
 4010d58:	300c97fa 	slli	r6,r6,31
 4010d5c:	213fffc4 	addi	r4,r4,-1
 4010d60:	1906703a 	and	r3,r3,r4
 4010d64:	1946b03a 	or	r3,r3,r5
 4010d68:	1986b03a 	or	r3,r3,r6
 4010d6c:	dfc00217 	ldw	ra,8(sp)
 4010d70:	dc400117 	ldw	r17,4(sp)
 4010d74:	dc000017 	ldw	r16,0(sp)
 4010d78:	dec00304 	addi	sp,sp,12
 4010d7c:	f800283a 	ret
 4010d80:	00c002c4 	movi	r3,11
 4010d84:	1887c83a 	sub	r3,r3,r2
 4010d88:	88c6d83a 	srl	r3,r17,r3
 4010d8c:	8904983a 	sll	r2,r17,r4
 4010d90:	01000434 	movhi	r4,16
 4010d94:	213fffc4 	addi	r4,r4,-1
 4010d98:	2941ffcc 	andi	r5,r5,2047
 4010d9c:	1906703a 	and	r3,r3,r4
 4010da0:	800d883a 	mov	r6,r16
 4010da4:	003fe906 	br	4010d4c <__alt_data_end+0xfc010d4c>
 4010da8:	000d883a 	mov	r6,zero
 4010dac:	000b883a 	mov	r5,zero
 4010db0:	0007883a 	mov	r3,zero
 4010db4:	0005883a 	mov	r2,zero
 4010db8:	003fe406 	br	4010d4c <__alt_data_end+0xfc010d4c>
 4010dbc:	0123c83a 	sub	r17,zero,r4
 4010dc0:	003fd106 	br	4010d08 <__alt_data_end+0xfc010d08>

04010dc4 <__floatunsidf>:
 4010dc4:	defffe04 	addi	sp,sp,-8
 4010dc8:	dc000015 	stw	r16,0(sp)
 4010dcc:	dfc00115 	stw	ra,4(sp)
 4010dd0:	2021883a 	mov	r16,r4
 4010dd4:	20002226 	beq	r4,zero,4010e60 <__floatunsidf+0x9c>
 4010dd8:	4003f800 	call	4003f80 <__clzsi2>
 4010ddc:	01010784 	movi	r4,1054
 4010de0:	2089c83a 	sub	r4,r4,r2
 4010de4:	01810cc4 	movi	r6,1075
 4010de8:	310dc83a 	sub	r6,r6,r4
 4010dec:	00c007c4 	movi	r3,31
 4010df0:	1980120e 	bge	r3,r6,4010e3c <__floatunsidf+0x78>
 4010df4:	00c104c4 	movi	r3,1043
 4010df8:	1907c83a 	sub	r3,r3,r4
 4010dfc:	80ca983a 	sll	r5,r16,r3
 4010e00:	00800434 	movhi	r2,16
 4010e04:	10bfffc4 	addi	r2,r2,-1
 4010e08:	2101ffcc 	andi	r4,r4,2047
 4010e0c:	0021883a 	mov	r16,zero
 4010e10:	288a703a 	and	r5,r5,r2
 4010e14:	2008953a 	slli	r4,r4,20
 4010e18:	00c00434 	movhi	r3,16
 4010e1c:	18ffffc4 	addi	r3,r3,-1
 4010e20:	28c6703a 	and	r3,r5,r3
 4010e24:	8005883a 	mov	r2,r16
 4010e28:	1906b03a 	or	r3,r3,r4
 4010e2c:	dfc00117 	ldw	ra,4(sp)
 4010e30:	dc000017 	ldw	r16,0(sp)
 4010e34:	dec00204 	addi	sp,sp,8
 4010e38:	f800283a 	ret
 4010e3c:	00c002c4 	movi	r3,11
 4010e40:	188bc83a 	sub	r5,r3,r2
 4010e44:	814ad83a 	srl	r5,r16,r5
 4010e48:	00c00434 	movhi	r3,16
 4010e4c:	18ffffc4 	addi	r3,r3,-1
 4010e50:	81a0983a 	sll	r16,r16,r6
 4010e54:	2101ffcc 	andi	r4,r4,2047
 4010e58:	28ca703a 	and	r5,r5,r3
 4010e5c:	003fed06 	br	4010e14 <__alt_data_end+0xfc010e14>
 4010e60:	0009883a 	mov	r4,zero
 4010e64:	000b883a 	mov	r5,zero
 4010e68:	003fea06 	br	4010e14 <__alt_data_end+0xfc010e14>

04010e6c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010e6c:	defffe04 	addi	sp,sp,-8
 4010e70:	dfc00115 	stw	ra,4(sp)
 4010e74:	df000015 	stw	fp,0(sp)
 4010e78:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4010e7c:	d0a00f17 	ldw	r2,-32708(gp)
 4010e80:	10000326 	beq	r2,zero,4010e90 <alt_get_errno+0x24>
 4010e84:	d0a00f17 	ldw	r2,-32708(gp)
 4010e88:	103ee83a 	callr	r2
 4010e8c:	00000106 	br	4010e94 <alt_get_errno+0x28>
 4010e90:	d0a6fd04 	addi	r2,gp,-25612
}
 4010e94:	e037883a 	mov	sp,fp
 4010e98:	dfc00117 	ldw	ra,4(sp)
 4010e9c:	df000017 	ldw	fp,0(sp)
 4010ea0:	dec00204 	addi	sp,sp,8
 4010ea4:	f800283a 	ret

04010ea8 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 4010ea8:	defffb04 	addi	sp,sp,-20
 4010eac:	dfc00415 	stw	ra,16(sp)
 4010eb0:	df000315 	stw	fp,12(sp)
 4010eb4:	df000304 	addi	fp,sp,12
 4010eb8:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 4010ebc:	e0bfff17 	ldw	r2,-4(fp)
 4010ec0:	10000816 	blt	r2,zero,4010ee4 <close+0x3c>
 4010ec4:	01400304 	movi	r5,12
 4010ec8:	e13fff17 	ldw	r4,-4(fp)
 4010ecc:	40034280 	call	4003428 <__mulsi3>
 4010ed0:	1007883a 	mov	r3,r2
 4010ed4:	00810074 	movhi	r2,1025
 4010ed8:	109a2b04 	addi	r2,r2,26796
 4010edc:	1885883a 	add	r2,r3,r2
 4010ee0:	00000106 	br	4010ee8 <close+0x40>
 4010ee4:	0005883a 	mov	r2,zero
 4010ee8:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 4010eec:	e0bffd17 	ldw	r2,-12(fp)
 4010ef0:	10001926 	beq	r2,zero,4010f58 <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 4010ef4:	e0bffd17 	ldw	r2,-12(fp)
 4010ef8:	10800017 	ldw	r2,0(r2)
 4010efc:	10800417 	ldw	r2,16(r2)
 4010f00:	10000626 	beq	r2,zero,4010f1c <close+0x74>
 4010f04:	e0bffd17 	ldw	r2,-12(fp)
 4010f08:	10800017 	ldw	r2,0(r2)
 4010f0c:	10800417 	ldw	r2,16(r2)
 4010f10:	e13ffd17 	ldw	r4,-12(fp)
 4010f14:	103ee83a 	callr	r2
 4010f18:	00000106 	br	4010f20 <close+0x78>
 4010f1c:	0005883a 	mov	r2,zero
 4010f20:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 4010f24:	e13fff17 	ldw	r4,-4(fp)
 4010f28:	40115900 	call	4011590 <alt_release_fd>
    if (rval < 0)
 4010f2c:	e0bffe17 	ldw	r2,-8(fp)
 4010f30:	1000070e 	bge	r2,zero,4010f50 <close+0xa8>
    {
      ALT_ERRNO = -rval;
 4010f34:	4010e6c0 	call	4010e6c <alt_get_errno>
 4010f38:	1007883a 	mov	r3,r2
 4010f3c:	e0bffe17 	ldw	r2,-8(fp)
 4010f40:	0085c83a 	sub	r2,zero,r2
 4010f44:	18800015 	stw	r2,0(r3)
      return -1;
 4010f48:	00bfffc4 	movi	r2,-1
 4010f4c:	00000706 	br	4010f6c <close+0xc4>
    }
    return 0;
 4010f50:	0005883a 	mov	r2,zero
 4010f54:	00000506 	br	4010f6c <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4010f58:	4010e6c0 	call	4010e6c <alt_get_errno>
 4010f5c:	1007883a 	mov	r3,r2
 4010f60:	00801444 	movi	r2,81
 4010f64:	18800015 	stw	r2,0(r3)
    return -1;
 4010f68:	00bfffc4 	movi	r2,-1
  }
}
 4010f6c:	e037883a 	mov	sp,fp
 4010f70:	dfc00117 	ldw	ra,4(sp)
 4010f74:	df000017 	ldw	fp,0(sp)
 4010f78:	dec00204 	addi	sp,sp,8
 4010f7c:	f800283a 	ret

04010f80 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 4010f80:	defffc04 	addi	sp,sp,-16
 4010f84:	df000315 	stw	fp,12(sp)
 4010f88:	df000304 	addi	fp,sp,12
 4010f8c:	e13ffd15 	stw	r4,-12(fp)
 4010f90:	e17ffe15 	stw	r5,-8(fp)
 4010f94:	e1bfff15 	stw	r6,-4(fp)
  return len;
 4010f98:	e0bfff17 	ldw	r2,-4(fp)
}
 4010f9c:	e037883a 	mov	sp,fp
 4010fa0:	df000017 	ldw	fp,0(sp)
 4010fa4:	dec00104 	addi	sp,sp,4
 4010fa8:	f800283a 	ret

04010fac <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010fac:	defffe04 	addi	sp,sp,-8
 4010fb0:	dfc00115 	stw	ra,4(sp)
 4010fb4:	df000015 	stw	fp,0(sp)
 4010fb8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4010fbc:	d0a00f17 	ldw	r2,-32708(gp)
 4010fc0:	10000326 	beq	r2,zero,4010fd0 <alt_get_errno+0x24>
 4010fc4:	d0a00f17 	ldw	r2,-32708(gp)
 4010fc8:	103ee83a 	callr	r2
 4010fcc:	00000106 	br	4010fd4 <alt_get_errno+0x28>
 4010fd0:	d0a6fd04 	addi	r2,gp,-25612
}
 4010fd4:	e037883a 	mov	sp,fp
 4010fd8:	dfc00117 	ldw	ra,4(sp)
 4010fdc:	df000017 	ldw	fp,0(sp)
 4010fe0:	dec00204 	addi	sp,sp,8
 4010fe4:	f800283a 	ret

04010fe8 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 4010fe8:	defffb04 	addi	sp,sp,-20
 4010fec:	dfc00415 	stw	ra,16(sp)
 4010ff0:	df000315 	stw	fp,12(sp)
 4010ff4:	df000304 	addi	fp,sp,12
 4010ff8:	e13ffe15 	stw	r4,-8(fp)
 4010ffc:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4011000:	e0bffe17 	ldw	r2,-8(fp)
 4011004:	10000816 	blt	r2,zero,4011028 <fstat+0x40>
 4011008:	01400304 	movi	r5,12
 401100c:	e13ffe17 	ldw	r4,-8(fp)
 4011010:	40034280 	call	4003428 <__mulsi3>
 4011014:	1007883a 	mov	r3,r2
 4011018:	00810074 	movhi	r2,1025
 401101c:	109a2b04 	addi	r2,r2,26796
 4011020:	1885883a 	add	r2,r3,r2
 4011024:	00000106 	br	401102c <fstat+0x44>
 4011028:	0005883a 	mov	r2,zero
 401102c:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
 4011030:	e0bffd17 	ldw	r2,-12(fp)
 4011034:	10001026 	beq	r2,zero,4011078 <fstat+0x90>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 4011038:	e0bffd17 	ldw	r2,-12(fp)
 401103c:	10800017 	ldw	r2,0(r2)
 4011040:	10800817 	ldw	r2,32(r2)
 4011044:	10000726 	beq	r2,zero,4011064 <fstat+0x7c>
    {
      return fd->dev->fstat(fd, st);
 4011048:	e0bffd17 	ldw	r2,-12(fp)
 401104c:	10800017 	ldw	r2,0(r2)
 4011050:	10800817 	ldw	r2,32(r2)
 4011054:	e17fff17 	ldw	r5,-4(fp)
 4011058:	e13ffd17 	ldw	r4,-12(fp)
 401105c:	103ee83a 	callr	r2
 4011060:	00000a06 	br	401108c <fstat+0xa4>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 4011064:	e0bfff17 	ldw	r2,-4(fp)
 4011068:	00c80004 	movi	r3,8192
 401106c:	10c00115 	stw	r3,4(r2)
      return 0;
 4011070:	0005883a 	mov	r2,zero
 4011074:	00000506 	br	401108c <fstat+0xa4>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4011078:	4010fac0 	call	4010fac <alt_get_errno>
 401107c:	1007883a 	mov	r3,r2
 4011080:	00801444 	movi	r2,81
 4011084:	18800015 	stw	r2,0(r3)
    return -1;
 4011088:	00bfffc4 	movi	r2,-1
  }
}
 401108c:	e037883a 	mov	sp,fp
 4011090:	dfc00117 	ldw	ra,4(sp)
 4011094:	df000017 	ldw	fp,0(sp)
 4011098:	dec00204 	addi	sp,sp,8
 401109c:	f800283a 	ret

040110a0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40110a0:	defffe04 	addi	sp,sp,-8
 40110a4:	dfc00115 	stw	ra,4(sp)
 40110a8:	df000015 	stw	fp,0(sp)
 40110ac:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40110b0:	d0a00f17 	ldw	r2,-32708(gp)
 40110b4:	10000326 	beq	r2,zero,40110c4 <alt_get_errno+0x24>
 40110b8:	d0a00f17 	ldw	r2,-32708(gp)
 40110bc:	103ee83a 	callr	r2
 40110c0:	00000106 	br	40110c8 <alt_get_errno+0x28>
 40110c4:	d0a6fd04 	addi	r2,gp,-25612
}
 40110c8:	e037883a 	mov	sp,fp
 40110cc:	dfc00117 	ldw	ra,4(sp)
 40110d0:	df000017 	ldw	fp,0(sp)
 40110d4:	dec00204 	addi	sp,sp,8
 40110d8:	f800283a 	ret

040110dc <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 40110dc:	deffed04 	addi	sp,sp,-76
 40110e0:	dfc01215 	stw	ra,72(sp)
 40110e4:	df001115 	stw	fp,68(sp)
 40110e8:	df001104 	addi	fp,sp,68
 40110ec:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40110f0:	e0bfff17 	ldw	r2,-4(fp)
 40110f4:	10000816 	blt	r2,zero,4011118 <isatty+0x3c>
 40110f8:	01400304 	movi	r5,12
 40110fc:	e13fff17 	ldw	r4,-4(fp)
 4011100:	40034280 	call	4003428 <__mulsi3>
 4011104:	1007883a 	mov	r3,r2
 4011108:	00810074 	movhi	r2,1025
 401110c:	109a2b04 	addi	r2,r2,26796
 4011110:	1885883a 	add	r2,r3,r2
 4011114:	00000106 	br	401111c <isatty+0x40>
 4011118:	0005883a 	mov	r2,zero
 401111c:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
 4011120:	e0bfef17 	ldw	r2,-68(fp)
 4011124:	10000e26 	beq	r2,zero,4011160 <isatty+0x84>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 4011128:	e0bfef17 	ldw	r2,-68(fp)
 401112c:	10800017 	ldw	r2,0(r2)
 4011130:	10800817 	ldw	r2,32(r2)
 4011134:	1000021e 	bne	r2,zero,4011140 <isatty+0x64>
    {
      return 1;
 4011138:	00800044 	movi	r2,1
 401113c:	00000d06 	br	4011174 <isatty+0x98>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 4011140:	e0bff004 	addi	r2,fp,-64
 4011144:	100b883a 	mov	r5,r2
 4011148:	e13fff17 	ldw	r4,-4(fp)
 401114c:	4010fe80 	call	4010fe8 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 4011150:	e0bff117 	ldw	r2,-60(fp)
 4011154:	10880020 	cmpeqi	r2,r2,8192
 4011158:	10803fcc 	andi	r2,r2,255
 401115c:	00000506 	br	4011174 <isatty+0x98>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4011160:	40110a00 	call	40110a0 <alt_get_errno>
 4011164:	1007883a 	mov	r3,r2
 4011168:	00801444 	movi	r2,81
 401116c:	18800015 	stw	r2,0(r3)
    return 0;
 4011170:	0005883a 	mov	r2,zero
  }
}
 4011174:	e037883a 	mov	sp,fp
 4011178:	dfc00117 	ldw	ra,4(sp)
 401117c:	df000017 	ldw	fp,0(sp)
 4011180:	dec00204 	addi	sp,sp,8
 4011184:	f800283a 	ret

04011188 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 4011188:	defffc04 	addi	sp,sp,-16
 401118c:	df000315 	stw	fp,12(sp)
 4011190:	df000304 	addi	fp,sp,12
 4011194:	e13ffd15 	stw	r4,-12(fp)
 4011198:	e17ffe15 	stw	r5,-8(fp)
 401119c:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 40111a0:	e0fffe17 	ldw	r3,-8(fp)
 40111a4:	e0bffd17 	ldw	r2,-12(fp)
 40111a8:	18800c26 	beq	r3,r2,40111dc <alt_load_section+0x54>
  {
    while( to != end )
 40111ac:	00000806 	br	40111d0 <alt_load_section+0x48>
    {
      *to++ = *from++;
 40111b0:	e0bffe17 	ldw	r2,-8(fp)
 40111b4:	10c00104 	addi	r3,r2,4
 40111b8:	e0fffe15 	stw	r3,-8(fp)
 40111bc:	e0fffd17 	ldw	r3,-12(fp)
 40111c0:	19000104 	addi	r4,r3,4
 40111c4:	e13ffd15 	stw	r4,-12(fp)
 40111c8:	18c00017 	ldw	r3,0(r3)
 40111cc:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 40111d0:	e0fffe17 	ldw	r3,-8(fp)
 40111d4:	e0bfff17 	ldw	r2,-4(fp)
 40111d8:	18bff51e 	bne	r3,r2,40111b0 <__alt_data_end+0xfc0111b0>
    {
      *to++ = *from++;
    }
  }
}
 40111dc:	0001883a 	nop
 40111e0:	e037883a 	mov	sp,fp
 40111e4:	df000017 	ldw	fp,0(sp)
 40111e8:	dec00104 	addi	sp,sp,4
 40111ec:	f800283a 	ret

040111f0 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 40111f0:	defffe04 	addi	sp,sp,-8
 40111f4:	dfc00115 	stw	ra,4(sp)
 40111f8:	df000015 	stw	fp,0(sp)
 40111fc:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 4011200:	01810074 	movhi	r6,1025
 4011204:	319ec704 	addi	r6,r6,31516
 4011208:	01410074 	movhi	r5,1025
 401120c:	2957ec04 	addi	r5,r5,24496
 4011210:	01010074 	movhi	r4,1025
 4011214:	211ec704 	addi	r4,r4,31516
 4011218:	40111880 	call	4011188 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 401121c:	01810034 	movhi	r6,1024
 4011220:	31808c04 	addi	r6,r6,560
 4011224:	01410034 	movhi	r5,1024
 4011228:	29400804 	addi	r5,r5,32
 401122c:	01010034 	movhi	r4,1024
 4011230:	21000804 	addi	r4,r4,32
 4011234:	40111880 	call	4011188 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 4011238:	01810074 	movhi	r6,1025
 401123c:	3197ec04 	addi	r6,r6,24496
 4011240:	01410074 	movhi	r5,1025
 4011244:	29560904 	addi	r5,r5,22564
 4011248:	01010074 	movhi	r4,1025
 401124c:	21160904 	addi	r4,r4,22564
 4011250:	40111880 	call	4011188 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 4011254:	40146a80 	call	40146a8 <alt_dcache_flush_all>
  alt_icache_flush_all();
 4011258:	40148f80 	call	40148f8 <alt_icache_flush_all>
}
 401125c:	0001883a 	nop
 4011260:	e037883a 	mov	sp,fp
 4011264:	dfc00117 	ldw	ra,4(sp)
 4011268:	df000017 	ldw	fp,0(sp)
 401126c:	dec00204 	addi	sp,sp,8
 4011270:	f800283a 	ret

04011274 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4011274:	defffe04 	addi	sp,sp,-8
 4011278:	dfc00115 	stw	ra,4(sp)
 401127c:	df000015 	stw	fp,0(sp)
 4011280:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4011284:	d0a00f17 	ldw	r2,-32708(gp)
 4011288:	10000326 	beq	r2,zero,4011298 <alt_get_errno+0x24>
 401128c:	d0a00f17 	ldw	r2,-32708(gp)
 4011290:	103ee83a 	callr	r2
 4011294:	00000106 	br	401129c <alt_get_errno+0x28>
 4011298:	d0a6fd04 	addi	r2,gp,-25612
}
 401129c:	e037883a 	mov	sp,fp
 40112a0:	dfc00117 	ldw	ra,4(sp)
 40112a4:	df000017 	ldw	fp,0(sp)
 40112a8:	dec00204 	addi	sp,sp,8
 40112ac:	f800283a 	ret

040112b0 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 40112b0:	defff904 	addi	sp,sp,-28
 40112b4:	dfc00615 	stw	ra,24(sp)
 40112b8:	df000515 	stw	fp,20(sp)
 40112bc:	df000504 	addi	fp,sp,20
 40112c0:	e13ffd15 	stw	r4,-12(fp)
 40112c4:	e17ffe15 	stw	r5,-8(fp)
 40112c8:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 40112cc:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40112d0:	e0bffd17 	ldw	r2,-12(fp)
 40112d4:	10000816 	blt	r2,zero,40112f8 <lseek+0x48>
 40112d8:	01400304 	movi	r5,12
 40112dc:	e13ffd17 	ldw	r4,-12(fp)
 40112e0:	40034280 	call	4003428 <__mulsi3>
 40112e4:	1007883a 	mov	r3,r2
 40112e8:	00810074 	movhi	r2,1025
 40112ec:	109a2b04 	addi	r2,r2,26796
 40112f0:	1885883a 	add	r2,r3,r2
 40112f4:	00000106 	br	40112fc <lseek+0x4c>
 40112f8:	0005883a 	mov	r2,zero
 40112fc:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
 4011300:	e0bffc17 	ldw	r2,-16(fp)
 4011304:	10001026 	beq	r2,zero,4011348 <lseek+0x98>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 4011308:	e0bffc17 	ldw	r2,-16(fp)
 401130c:	10800017 	ldw	r2,0(r2)
 4011310:	10800717 	ldw	r2,28(r2)
 4011314:	10000926 	beq	r2,zero,401133c <lseek+0x8c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 4011318:	e0bffc17 	ldw	r2,-16(fp)
 401131c:	10800017 	ldw	r2,0(r2)
 4011320:	10800717 	ldw	r2,28(r2)
 4011324:	e1bfff17 	ldw	r6,-4(fp)
 4011328:	e17ffe17 	ldw	r5,-8(fp)
 401132c:	e13ffc17 	ldw	r4,-16(fp)
 4011330:	103ee83a 	callr	r2
 4011334:	e0bffb15 	stw	r2,-20(fp)
 4011338:	00000506 	br	4011350 <lseek+0xa0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 401133c:	00bfde84 	movi	r2,-134
 4011340:	e0bffb15 	stw	r2,-20(fp)
 4011344:	00000206 	br	4011350 <lseek+0xa0>
    }
  }
  else  
  {
    rc = -EBADFD;
 4011348:	00bfebc4 	movi	r2,-81
 401134c:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
 4011350:	e0bffb17 	ldw	r2,-20(fp)
 4011354:	1000070e 	bge	r2,zero,4011374 <lseek+0xc4>
  {
    ALT_ERRNO = -rc;
 4011358:	40112740 	call	4011274 <alt_get_errno>
 401135c:	1007883a 	mov	r3,r2
 4011360:	e0bffb17 	ldw	r2,-20(fp)
 4011364:	0085c83a 	sub	r2,zero,r2
 4011368:	18800015 	stw	r2,0(r3)
    rc = -1;
 401136c:	00bfffc4 	movi	r2,-1
 4011370:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
 4011374:	e0bffb17 	ldw	r2,-20(fp)
}
 4011378:	e037883a 	mov	sp,fp
 401137c:	dfc00117 	ldw	ra,4(sp)
 4011380:	df000017 	ldw	fp,0(sp)
 4011384:	dec00204 	addi	sp,sp,8
 4011388:	f800283a 	ret

0401138c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 401138c:	defffd04 	addi	sp,sp,-12
 4011390:	dfc00215 	stw	ra,8(sp)
 4011394:	df000115 	stw	fp,4(sp)
 4011398:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 401139c:	0009883a 	mov	r4,zero
 40113a0:	4011a080 	call	4011a08 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 40113a4:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 40113a8:	4011a400 	call	4011a40 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 40113ac:	01810074 	movhi	r6,1025
 40113b0:	3197d704 	addi	r6,r6,24412
 40113b4:	01410074 	movhi	r5,1025
 40113b8:	2957d704 	addi	r5,r5,24412
 40113bc:	01010074 	movhi	r4,1025
 40113c0:	2117d704 	addi	r4,r4,24412
 40113c4:	4014c9c0 	call	4014c9c <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 40113c8:	40147a80 	call	40147a8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 40113cc:	01010074 	movhi	r4,1025
 40113d0:	21120204 	addi	r4,r4,18440
 40113d4:	40154900 	call	4015490 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 40113d8:	d0a6fe17 	ldw	r2,-25608(gp)
 40113dc:	d0e6ff17 	ldw	r3,-25604(gp)
 40113e0:	d1270017 	ldw	r4,-25600(gp)
 40113e4:	200d883a 	mov	r6,r4
 40113e8:	180b883a 	mov	r5,r3
 40113ec:	1009883a 	mov	r4,r2
 40113f0:	40009f00 	call	40009f0 <main>
 40113f4:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 40113f8:	01000044 	movi	r4,1
 40113fc:	4010ea80 	call	4010ea8 <close>
  exit (result);
 4011400:	e13fff17 	ldw	r4,-4(fp)
 4011404:	40154a40 	call	40154a4 <exit>

04011408 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 4011408:	defffe04 	addi	sp,sp,-8
 401140c:	df000115 	stw	fp,4(sp)
 4011410:	df000104 	addi	fp,sp,4
 4011414:	e13fff15 	stw	r4,-4(fp)
}
 4011418:	0001883a 	nop
 401141c:	e037883a 	mov	sp,fp
 4011420:	df000017 	ldw	fp,0(sp)
 4011424:	dec00104 	addi	sp,sp,4
 4011428:	f800283a 	ret

0401142c <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 401142c:	defffe04 	addi	sp,sp,-8
 4011430:	df000115 	stw	fp,4(sp)
 4011434:	df000104 	addi	fp,sp,4
 4011438:	e13fff15 	stw	r4,-4(fp)
}
 401143c:	0001883a 	nop
 4011440:	e037883a 	mov	sp,fp
 4011444:	df000017 	ldw	fp,0(sp)
 4011448:	dec00104 	addi	sp,sp,4
 401144c:	f800283a 	ret

04011450 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4011450:	defffe04 	addi	sp,sp,-8
 4011454:	dfc00115 	stw	ra,4(sp)
 4011458:	df000015 	stw	fp,0(sp)
 401145c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4011460:	d0a00f17 	ldw	r2,-32708(gp)
 4011464:	10000326 	beq	r2,zero,4011474 <alt_get_errno+0x24>
 4011468:	d0a00f17 	ldw	r2,-32708(gp)
 401146c:	103ee83a 	callr	r2
 4011470:	00000106 	br	4011478 <alt_get_errno+0x28>
 4011474:	d0a6fd04 	addi	r2,gp,-25612
}
 4011478:	e037883a 	mov	sp,fp
 401147c:	dfc00117 	ldw	ra,4(sp)
 4011480:	df000017 	ldw	fp,0(sp)
 4011484:	dec00204 	addi	sp,sp,8
 4011488:	f800283a 	ret

0401148c <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 401148c:	defff904 	addi	sp,sp,-28
 4011490:	dfc00615 	stw	ra,24(sp)
 4011494:	df000515 	stw	fp,20(sp)
 4011498:	df000504 	addi	fp,sp,20
 401149c:	e13ffd15 	stw	r4,-12(fp)
 40114a0:	e17ffe15 	stw	r5,-8(fp)
 40114a4:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40114a8:	e0bffd17 	ldw	r2,-12(fp)
 40114ac:	10000816 	blt	r2,zero,40114d0 <read+0x44>
 40114b0:	01400304 	movi	r5,12
 40114b4:	e13ffd17 	ldw	r4,-12(fp)
 40114b8:	40034280 	call	4003428 <__mulsi3>
 40114bc:	1007883a 	mov	r3,r2
 40114c0:	00810074 	movhi	r2,1025
 40114c4:	109a2b04 	addi	r2,r2,26796
 40114c8:	1885883a 	add	r2,r3,r2
 40114cc:	00000106 	br	40114d4 <read+0x48>
 40114d0:	0005883a 	mov	r2,zero
 40114d4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 40114d8:	e0bffb17 	ldw	r2,-20(fp)
 40114dc:	10002226 	beq	r2,zero,4011568 <read+0xdc>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 40114e0:	e0bffb17 	ldw	r2,-20(fp)
 40114e4:	10800217 	ldw	r2,8(r2)
 40114e8:	108000cc 	andi	r2,r2,3
 40114ec:	10800060 	cmpeqi	r2,r2,1
 40114f0:	1000181e 	bne	r2,zero,4011554 <read+0xc8>
        (fd->dev->read))
 40114f4:	e0bffb17 	ldw	r2,-20(fp)
 40114f8:	10800017 	ldw	r2,0(r2)
 40114fc:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 4011500:	10001426 	beq	r2,zero,4011554 <read+0xc8>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 4011504:	e0bffb17 	ldw	r2,-20(fp)
 4011508:	10800017 	ldw	r2,0(r2)
 401150c:	10800517 	ldw	r2,20(r2)
 4011510:	e0ffff17 	ldw	r3,-4(fp)
 4011514:	180d883a 	mov	r6,r3
 4011518:	e17ffe17 	ldw	r5,-8(fp)
 401151c:	e13ffb17 	ldw	r4,-20(fp)
 4011520:	103ee83a 	callr	r2
 4011524:	e0bffc15 	stw	r2,-16(fp)
 4011528:	e0bffc17 	ldw	r2,-16(fp)
 401152c:	1000070e 	bge	r2,zero,401154c <read+0xc0>
        {
          ALT_ERRNO = -rval;
 4011530:	40114500 	call	4011450 <alt_get_errno>
 4011534:	1007883a 	mov	r3,r2
 4011538:	e0bffc17 	ldw	r2,-16(fp)
 401153c:	0085c83a 	sub	r2,zero,r2
 4011540:	18800015 	stw	r2,0(r3)
          return -1;
 4011544:	00bfffc4 	movi	r2,-1
 4011548:	00000c06 	br	401157c <read+0xf0>
        }
        return rval;
 401154c:	e0bffc17 	ldw	r2,-16(fp)
 4011550:	00000a06 	br	401157c <read+0xf0>
      }
      else
      {
        ALT_ERRNO = EACCES;
 4011554:	40114500 	call	4011450 <alt_get_errno>
 4011558:	1007883a 	mov	r3,r2
 401155c:	00800344 	movi	r2,13
 4011560:	18800015 	stw	r2,0(r3)
 4011564:	00000406 	br	4011578 <read+0xec>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 4011568:	40114500 	call	4011450 <alt_get_errno>
 401156c:	1007883a 	mov	r3,r2
 4011570:	00801444 	movi	r2,81
 4011574:	18800015 	stw	r2,0(r3)
  }
  return -1;
 4011578:	00bfffc4 	movi	r2,-1
}
 401157c:	e037883a 	mov	sp,fp
 4011580:	dfc00117 	ldw	ra,4(sp)
 4011584:	df000017 	ldw	fp,0(sp)
 4011588:	dec00204 	addi	sp,sp,8
 401158c:	f800283a 	ret

04011590 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 4011590:	defffc04 	addi	sp,sp,-16
 4011594:	dfc00315 	stw	ra,12(sp)
 4011598:	df000215 	stw	fp,8(sp)
 401159c:	dc000115 	stw	r16,4(sp)
 40115a0:	df000204 	addi	fp,sp,8
 40115a4:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
 40115a8:	e0bffe17 	ldw	r2,-8(fp)
 40115ac:	108000d0 	cmplti	r2,r2,3
 40115b0:	1000111e 	bne	r2,zero,40115f8 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
 40115b4:	04010074 	movhi	r16,1025
 40115b8:	841a2b04 	addi	r16,r16,26796
 40115bc:	e0bffe17 	ldw	r2,-8(fp)
 40115c0:	01400304 	movi	r5,12
 40115c4:	1009883a 	mov	r4,r2
 40115c8:	40034280 	call	4003428 <__mulsi3>
 40115cc:	8085883a 	add	r2,r16,r2
 40115d0:	10800204 	addi	r2,r2,8
 40115d4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 40115d8:	04010074 	movhi	r16,1025
 40115dc:	841a2b04 	addi	r16,r16,26796
 40115e0:	e0bffe17 	ldw	r2,-8(fp)
 40115e4:	01400304 	movi	r5,12
 40115e8:	1009883a 	mov	r4,r2
 40115ec:	40034280 	call	4003428 <__mulsi3>
 40115f0:	8085883a 	add	r2,r16,r2
 40115f4:	10000015 	stw	zero,0(r2)
  }
}
 40115f8:	0001883a 	nop
 40115fc:	e6ffff04 	addi	sp,fp,-4
 4011600:	dfc00217 	ldw	ra,8(sp)
 4011604:	df000117 	ldw	fp,4(sp)
 4011608:	dc000017 	ldw	r16,0(sp)
 401160c:	dec00304 	addi	sp,sp,12
 4011610:	f800283a 	ret

04011614 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 4011614:	defff904 	addi	sp,sp,-28
 4011618:	df000615 	stw	fp,24(sp)
 401161c:	df000604 	addi	fp,sp,24
 4011620:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4011624:	0005303a 	rdctl	r2,status
 4011628:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 401162c:	e0fffe17 	ldw	r3,-8(fp)
 4011630:	00bfff84 	movi	r2,-2
 4011634:	1884703a 	and	r2,r3,r2
 4011638:	1001703a 	wrctl	status,r2
  
  return context;
 401163c:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 4011640:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 4011644:	d0a01017 	ldw	r2,-32704(gp)
 4011648:	10c000c4 	addi	r3,r2,3
 401164c:	00bfff04 	movi	r2,-4
 4011650:	1884703a 	and	r2,r3,r2
 4011654:	d0a01015 	stw	r2,-32704(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 4011658:	d0e01017 	ldw	r3,-32704(gp)
 401165c:	e0bfff17 	ldw	r2,-4(fp)
 4011660:	1887883a 	add	r3,r3,r2
 4011664:	00820034 	movhi	r2,2048
 4011668:	10800004 	addi	r2,r2,0
 401166c:	10c0062e 	bgeu	r2,r3,4011688 <sbrk+0x74>
 4011670:	e0bffb17 	ldw	r2,-20(fp)
 4011674:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4011678:	e0bffa17 	ldw	r2,-24(fp)
 401167c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 4011680:	00bfffc4 	movi	r2,-1
 4011684:	00000b06 	br	40116b4 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
 4011688:	d0a01017 	ldw	r2,-32704(gp)
 401168c:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
 4011690:	d0e01017 	ldw	r3,-32704(gp)
 4011694:	e0bfff17 	ldw	r2,-4(fp)
 4011698:	1885883a 	add	r2,r3,r2
 401169c:	d0a01015 	stw	r2,-32704(gp)
 40116a0:	e0bffb17 	ldw	r2,-20(fp)
 40116a4:	e0bffc15 	stw	r2,-16(fp)
 40116a8:	e0bffc17 	ldw	r2,-16(fp)
 40116ac:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 40116b0:	e0bffd17 	ldw	r2,-12(fp)
} 
 40116b4:	e037883a 	mov	sp,fp
 40116b8:	df000017 	ldw	fp,0(sp)
 40116bc:	dec00104 	addi	sp,sp,4
 40116c0:	f800283a 	ret

040116c4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 40116c4:	defffa04 	addi	sp,sp,-24
 40116c8:	df000515 	stw	fp,20(sp)
 40116cc:	df000504 	addi	fp,sp,20
 40116d0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40116d4:	0005303a 	rdctl	r2,status
 40116d8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40116dc:	e0fffc17 	ldw	r3,-16(fp)
 40116e0:	00bfff84 	movi	r2,-2
 40116e4:	1884703a 	and	r2,r3,r2
 40116e8:	1001703a 	wrctl	status,r2
  
  return context;
 40116ec:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 40116f0:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 40116f4:	e0bfff17 	ldw	r2,-4(fp)
 40116f8:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 40116fc:	e0bffd17 	ldw	r2,-12(fp)
 4011700:	10800017 	ldw	r2,0(r2)
 4011704:	e0fffd17 	ldw	r3,-12(fp)
 4011708:	18c00117 	ldw	r3,4(r3)
 401170c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 4011710:	e0bffd17 	ldw	r2,-12(fp)
 4011714:	10800117 	ldw	r2,4(r2)
 4011718:	e0fffd17 	ldw	r3,-12(fp)
 401171c:	18c00017 	ldw	r3,0(r3)
 4011720:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4011724:	e0bffd17 	ldw	r2,-12(fp)
 4011728:	e0fffd17 	ldw	r3,-12(fp)
 401172c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 4011730:	e0bffd17 	ldw	r2,-12(fp)
 4011734:	e0fffd17 	ldw	r3,-12(fp)
 4011738:	10c00015 	stw	r3,0(r2)
 401173c:	e0bffb17 	ldw	r2,-20(fp)
 4011740:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4011744:	e0bffe17 	ldw	r2,-8(fp)
 4011748:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 401174c:	0001883a 	nop
 4011750:	e037883a 	mov	sp,fp
 4011754:	df000017 	ldw	fp,0(sp)
 4011758:	dec00104 	addi	sp,sp,4
 401175c:	f800283a 	ret

04011760 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 4011760:	defffb04 	addi	sp,sp,-20
 4011764:	dfc00415 	stw	ra,16(sp)
 4011768:	df000315 	stw	fp,12(sp)
 401176c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 4011770:	d0a01117 	ldw	r2,-32700(gp)
 4011774:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 4011778:	d0a70217 	ldw	r2,-25592(gp)
 401177c:	10800044 	addi	r2,r2,1
 4011780:	d0a70215 	stw	r2,-25592(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4011784:	00002e06 	br	4011840 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 4011788:	e0bffd17 	ldw	r2,-12(fp)
 401178c:	10800017 	ldw	r2,0(r2)
 4011790:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 4011794:	e0bffd17 	ldw	r2,-12(fp)
 4011798:	10800403 	ldbu	r2,16(r2)
 401179c:	10803fcc 	andi	r2,r2,255
 40117a0:	10000426 	beq	r2,zero,40117b4 <alt_tick+0x54>
 40117a4:	d0a70217 	ldw	r2,-25592(gp)
 40117a8:	1000021e 	bne	r2,zero,40117b4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 40117ac:	e0bffd17 	ldw	r2,-12(fp)
 40117b0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 40117b4:	e0bffd17 	ldw	r2,-12(fp)
 40117b8:	10800217 	ldw	r2,8(r2)
 40117bc:	d0e70217 	ldw	r3,-25592(gp)
 40117c0:	18801d36 	bltu	r3,r2,4011838 <alt_tick+0xd8>
 40117c4:	e0bffd17 	ldw	r2,-12(fp)
 40117c8:	10800403 	ldbu	r2,16(r2)
 40117cc:	10803fcc 	andi	r2,r2,255
 40117d0:	1000191e 	bne	r2,zero,4011838 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 40117d4:	e0bffd17 	ldw	r2,-12(fp)
 40117d8:	10800317 	ldw	r2,12(r2)
 40117dc:	e0fffd17 	ldw	r3,-12(fp)
 40117e0:	18c00517 	ldw	r3,20(r3)
 40117e4:	1809883a 	mov	r4,r3
 40117e8:	103ee83a 	callr	r2
 40117ec:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 40117f0:	e0bfff17 	ldw	r2,-4(fp)
 40117f4:	1000031e 	bne	r2,zero,4011804 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 40117f8:	e13ffd17 	ldw	r4,-12(fp)
 40117fc:	40116c40 	call	40116c4 <alt_alarm_stop>
 4011800:	00000d06 	br	4011838 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 4011804:	e0bffd17 	ldw	r2,-12(fp)
 4011808:	10c00217 	ldw	r3,8(r2)
 401180c:	e0bfff17 	ldw	r2,-4(fp)
 4011810:	1887883a 	add	r3,r3,r2
 4011814:	e0bffd17 	ldw	r2,-12(fp)
 4011818:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 401181c:	e0bffd17 	ldw	r2,-12(fp)
 4011820:	10c00217 	ldw	r3,8(r2)
 4011824:	d0a70217 	ldw	r2,-25592(gp)
 4011828:	1880032e 	bgeu	r3,r2,4011838 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 401182c:	e0bffd17 	ldw	r2,-12(fp)
 4011830:	00c00044 	movi	r3,1
 4011834:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 4011838:	e0bffe17 	ldw	r2,-8(fp)
 401183c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4011840:	e0fffd17 	ldw	r3,-12(fp)
 4011844:	d0a01104 	addi	r2,gp,-32700
 4011848:	18bfcf1e 	bne	r3,r2,4011788 <__alt_data_end+0xfc011788>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 401184c:	0001883a 	nop
}
 4011850:	0001883a 	nop
 4011854:	e037883a 	mov	sp,fp
 4011858:	dfc00117 	ldw	ra,4(sp)
 401185c:	df000017 	ldw	fp,0(sp)
 4011860:	dec00204 	addi	sp,sp,8
 4011864:	f800283a 	ret

04011868 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
 4011868:	defffd04 	addi	sp,sp,-12
 401186c:	dfc00215 	stw	ra,8(sp)
 4011870:	df000115 	stw	fp,4(sp)
 4011874:	df000104 	addi	fp,sp,4
 4011878:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
 401187c:	e13fff17 	ldw	r4,-4(fp)
 4011880:	40145500 	call	4014550 <alt_busy_sleep>
}
 4011884:	e037883a 	mov	sp,fp
 4011888:	dfc00117 	ldw	ra,4(sp)
 401188c:	df000017 	ldw	fp,0(sp)
 4011890:	dec00204 	addi	sp,sp,8
 4011894:	f800283a 	ret

04011898 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4011898:	defffe04 	addi	sp,sp,-8
 401189c:	dfc00115 	stw	ra,4(sp)
 40118a0:	df000015 	stw	fp,0(sp)
 40118a4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40118a8:	d0a00f17 	ldw	r2,-32708(gp)
 40118ac:	10000326 	beq	r2,zero,40118bc <alt_get_errno+0x24>
 40118b0:	d0a00f17 	ldw	r2,-32708(gp)
 40118b4:	103ee83a 	callr	r2
 40118b8:	00000106 	br	40118c0 <alt_get_errno+0x28>
 40118bc:	d0a6fd04 	addi	r2,gp,-25612
}
 40118c0:	e037883a 	mov	sp,fp
 40118c4:	dfc00117 	ldw	ra,4(sp)
 40118c8:	df000017 	ldw	fp,0(sp)
 40118cc:	dec00204 	addi	sp,sp,8
 40118d0:	f800283a 	ret

040118d4 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 40118d4:	defff904 	addi	sp,sp,-28
 40118d8:	dfc00615 	stw	ra,24(sp)
 40118dc:	df000515 	stw	fp,20(sp)
 40118e0:	df000504 	addi	fp,sp,20
 40118e4:	e13ffd15 	stw	r4,-12(fp)
 40118e8:	e17ffe15 	stw	r5,-8(fp)
 40118ec:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40118f0:	e0bffd17 	ldw	r2,-12(fp)
 40118f4:	10000816 	blt	r2,zero,4011918 <write+0x44>
 40118f8:	01400304 	movi	r5,12
 40118fc:	e13ffd17 	ldw	r4,-12(fp)
 4011900:	40034280 	call	4003428 <__mulsi3>
 4011904:	1007883a 	mov	r3,r2
 4011908:	00810074 	movhi	r2,1025
 401190c:	109a2b04 	addi	r2,r2,26796
 4011910:	1885883a 	add	r2,r3,r2
 4011914:	00000106 	br	401191c <write+0x48>
 4011918:	0005883a 	mov	r2,zero
 401191c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 4011920:	e0bffb17 	ldw	r2,-20(fp)
 4011924:	10002126 	beq	r2,zero,40119ac <write+0xd8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 4011928:	e0bffb17 	ldw	r2,-20(fp)
 401192c:	10800217 	ldw	r2,8(r2)
 4011930:	108000cc 	andi	r2,r2,3
 4011934:	10001826 	beq	r2,zero,4011998 <write+0xc4>
 4011938:	e0bffb17 	ldw	r2,-20(fp)
 401193c:	10800017 	ldw	r2,0(r2)
 4011940:	10800617 	ldw	r2,24(r2)
 4011944:	10001426 	beq	r2,zero,4011998 <write+0xc4>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 4011948:	e0bffb17 	ldw	r2,-20(fp)
 401194c:	10800017 	ldw	r2,0(r2)
 4011950:	10800617 	ldw	r2,24(r2)
 4011954:	e0ffff17 	ldw	r3,-4(fp)
 4011958:	180d883a 	mov	r6,r3
 401195c:	e17ffe17 	ldw	r5,-8(fp)
 4011960:	e13ffb17 	ldw	r4,-20(fp)
 4011964:	103ee83a 	callr	r2
 4011968:	e0bffc15 	stw	r2,-16(fp)
 401196c:	e0bffc17 	ldw	r2,-16(fp)
 4011970:	1000070e 	bge	r2,zero,4011990 <write+0xbc>
      {
        ALT_ERRNO = -rval;
 4011974:	40118980 	call	4011898 <alt_get_errno>
 4011978:	1007883a 	mov	r3,r2
 401197c:	e0bffc17 	ldw	r2,-16(fp)
 4011980:	0085c83a 	sub	r2,zero,r2
 4011984:	18800015 	stw	r2,0(r3)
        return -1;
 4011988:	00bfffc4 	movi	r2,-1
 401198c:	00000c06 	br	40119c0 <write+0xec>
      }
      return rval;
 4011990:	e0bffc17 	ldw	r2,-16(fp)
 4011994:	00000a06 	br	40119c0 <write+0xec>
    }
    else
    {
      ALT_ERRNO = EACCES;
 4011998:	40118980 	call	4011898 <alt_get_errno>
 401199c:	1007883a 	mov	r3,r2
 40119a0:	00800344 	movi	r2,13
 40119a4:	18800015 	stw	r2,0(r3)
 40119a8:	00000406 	br	40119bc <write+0xe8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 40119ac:	40118980 	call	4011898 <alt_get_errno>
 40119b0:	1007883a 	mov	r3,r2
 40119b4:	00801444 	movi	r2,81
 40119b8:	18800015 	stw	r2,0(r3)
  }
  return -1;
 40119bc:	00bfffc4 	movi	r2,-1
}
 40119c0:	e037883a 	mov	sp,fp
 40119c4:	dfc00117 	ldw	ra,4(sp)
 40119c8:	df000017 	ldw	fp,0(sp)
 40119cc:	dec00204 	addi	sp,sp,8
 40119d0:	f800283a 	ret

040119d4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 40119d4:	defffd04 	addi	sp,sp,-12
 40119d8:	dfc00215 	stw	ra,8(sp)
 40119dc:	df000115 	stw	fp,4(sp)
 40119e0:	df000104 	addi	fp,sp,4
 40119e4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 40119e8:	d1600c04 	addi	r5,gp,-32720
 40119ec:	e13fff17 	ldw	r4,-4(fp)
 40119f0:	40147040 	call	4014704 <alt_dev_llist_insert>
}
 40119f4:	e037883a 	mov	sp,fp
 40119f8:	dfc00117 	ldw	ra,4(sp)
 40119fc:	df000017 	ldw	fp,0(sp)
 4011a00:	dec00204 	addi	sp,sp,8
 4011a04:	f800283a 	ret

04011a08 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 4011a08:	defffd04 	addi	sp,sp,-12
 4011a0c:	dfc00215 	stw	ra,8(sp)
 4011a10:	df000115 	stw	fp,4(sp)
 4011a14:	df000104 	addi	fp,sp,4
 4011a18:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
 4011a1c:	40152040 	call	4015204 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 4011a20:	00800044 	movi	r2,1
 4011a24:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 4011a28:	0001883a 	nop
 4011a2c:	e037883a 	mov	sp,fp
 4011a30:	dfc00117 	ldw	ra,4(sp)
 4011a34:	df000017 	ldw	fp,0(sp)
 4011a38:	dec00204 	addi	sp,sp,8
 4011a3c:	f800283a 	ret

04011a40 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 4011a40:	defffe04 	addi	sp,sp,-8
 4011a44:	dfc00115 	stw	ra,4(sp)
 4011a48:	df000015 	stw	fp,0(sp)
 4011a4c:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
 4011a50:	01c0fa04 	movi	r7,1000
 4011a54:	01800084 	movi	r6,2
 4011a58:	000b883a 	mov	r5,zero
 4011a5c:	01020034 	movhi	r4,2048
 4011a60:	21043004 	addi	r4,r4,4288
 4011a64:	40143a80 	call	40143a8 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_I2C_INIT ( I2C_0, i2c_0);
 4011a68:	01010074 	movhi	r4,1025
 4011a6c:	211a8b04 	addi	r4,r4,27180
 4011a70:	4011d040 	call	4011d04 <alt_avalon_i2c_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
 4011a74:	01800044 	movi	r6,1
 4011a78:	000b883a 	mov	r5,zero
 4011a7c:	01010074 	movhi	r4,1025
 4011a80:	211aa304 	addi	r4,r4,27276
 4011a84:	40138300 	call	4013830 <altera_avalon_jtag_uart_init>
 4011a88:	01010074 	movhi	r4,1025
 4011a8c:	211a9904 	addi	r4,r4,27236
 4011a90:	40119d40 	call	40119d4 <alt_dev_reg>
    ALTERA_AVALON_SPI_INIT ( SPI_0, spi_0);
 4011a94:	0001883a 	nop
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
 4011a98:	0001883a 	nop
}
 4011a9c:	0001883a 	nop
 4011aa0:	e037883a 	mov	sp,fp
 4011aa4:	dfc00117 	ldw	ra,4(sp)
 4011aa8:	df000017 	ldw	fp,0(sp)
 4011aac:	dec00204 	addi	sp,sp,8
 4011ab0:	f800283a 	ret

04011ab4 <optional_irq_callback>:

/* for all functions in this file, see the altera_avalon_i2c.h file for more complete function descriptions. */

/* optional irq callback */
static void optional_irq_callback(void * context)
{
 4011ab4:	defff904 	addi	sp,sp,-28
 4011ab8:	dfc00615 	stw	ra,24(sp)
 4011abc:	df000515 	stw	fp,20(sp)
 4011ac0:	df000504 	addi	fp,sp,20
 4011ac4:	e13fff15 	stw	r4,-4(fp)
   int timeout=100000;
 4011ac8:	008000b4 	movhi	r2,2
 4011acc:	10a1a804 	addi	r2,r2,-31072
 4011ad0:	e0bffb15 	stw	r2,-20(fp)
   alt_u32 bytes_read;

   ALT_AVALON_I2C_DEV_t *i2c_dev = context;
 4011ad4:	e0bfff17 	ldw	r2,-4(fp)
 4011ad8:	e0bffc15 	stw	r2,-16(fp)
   IRQ_DATA_t *irq = i2c_dev->callback_context;
 4011adc:	e0bffc17 	ldw	r2,-16(fp)
 4011ae0:	10800717 	ldw	r2,28(r2)
 4011ae4:	e0bffd15 	stw	r2,-12(fp)

   if (irq->irq_busy==2)  /*receive request*/
 4011ae8:	e0bffd17 	ldw	r2,-12(fp)
 4011aec:	10800217 	ldw	r2,8(r2)
 4011af0:	10800098 	cmpnei	r2,r2,2
 4011af4:	1000251e 	bne	r2,zero,4011b8c <optional_irq_callback+0xd8>
   {
       alt_avalon_i2c_rx_read_available(i2c_dev, irq->buffer, irq->size, &bytes_read);
 4011af8:	e0bffd17 	ldw	r2,-12(fp)
 4011afc:	10c00017 	ldw	r3,0(r2)
 4011b00:	e0bffd17 	ldw	r2,-12(fp)
 4011b04:	10800117 	ldw	r2,4(r2)
 4011b08:	e13ffe04 	addi	r4,fp,-8
 4011b0c:	200f883a 	mov	r7,r4
 4011b10:	100d883a 	mov	r6,r2
 4011b14:	180b883a 	mov	r5,r3
 4011b18:	e13ffc17 	ldw	r4,-16(fp)
 4011b1c:	40122640 	call	4012264 <alt_avalon_i2c_rx_read_available>
       irq->size-=bytes_read;
 4011b20:	e0bffd17 	ldw	r2,-12(fp)
 4011b24:	10c00117 	ldw	r3,4(r2)
 4011b28:	e0bffe17 	ldw	r2,-8(fp)
 4011b2c:	1887c83a 	sub	r3,r3,r2
 4011b30:	e0bffd17 	ldw	r2,-12(fp)
 4011b34:	10c00115 	stw	r3,4(r2)
       irq->buffer+=bytes_read;
 4011b38:	e0bffd17 	ldw	r2,-12(fp)
 4011b3c:	10c00017 	ldw	r3,0(r2)
 4011b40:	e0bffe17 	ldw	r2,-8(fp)
 4011b44:	1887883a 	add	r3,r3,r2
 4011b48:	e0bffd17 	ldw	r2,-12(fp)
 4011b4c:	10c00015 	stw	r3,0(r2)
       if (irq->size > 0)
 4011b50:	e0bffd17 	ldw	r2,-12(fp)
 4011b54:	10800117 	ldw	r2,4(r2)
 4011b58:	10000c26 	beq	r2,zero,4011b8c <optional_irq_callback+0xd8>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4011b5c:	01400704 	movi	r5,28
 4011b60:	e13ffc17 	ldw	r4,-16(fp)
 4011b64:	401341c0 	call	401341c <alt_avalon_i2c_int_clear>
         /* re-enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
 4011b68:	01400084 	movi	r5,2
 4011b6c:	e13ffc17 	ldw	r4,-16(fp)
 4011b70:	40134c00 	call	40134c0 <alt_avalon_i2c_int_enable>
 4011b74:	00000e06 	br	4011bb0 <optional_irq_callback+0xfc>
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
    { 
      if (--timeout == 0)
 4011b78:	e0bffb17 	ldw	r2,-20(fp)
 4011b7c:	10bfffc4 	addi	r2,r2,-1
 4011b80:	e0bffb15 	stw	r2,-20(fp)
 4011b84:	e0bffb17 	ldw	r2,-20(fp)
 4011b88:	10000426 	beq	r2,zero,4011b9c <optional_irq_callback+0xe8>

    /*transaction should be done so no or minimal looping should occur*/
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
 4011b8c:	e13ffc17 	ldw	r4,-16(fp)
 4011b90:	40122200 	call	4012220 <alt_avalon_i2c_is_busy>
 4011b94:	103ff81e 	bne	r2,zero,4011b78 <__alt_data_end+0xfc011b78>
 4011b98:	00000106 	br	4011ba0 <optional_irq_callback+0xec>
    { 
      if (--timeout == 0)
      {
         break;
 4011b9c:	0001883a 	nop
      }
    }

    /*disable the ip.  The ip is disabled and enabled for each transaction.*/
    alt_avalon_i2c_disable(i2c_dev);
 4011ba0:	e13ffc17 	ldw	r4,-16(fp)
 4011ba4:	4011ec80 	call	4011ec8 <alt_avalon_i2c_disable>

    irq->irq_busy=0;
 4011ba8:	e0bffd17 	ldw	r2,-12(fp)
 4011bac:	10000215 	stw	zero,8(r2)
}
 4011bb0:	e037883a 	mov	sp,fp
 4011bb4:	dfc00117 	ldw	ra,4(sp)
 4011bb8:	df000017 	ldw	fp,0(sp)
 4011bbc:	dec00204 	addi	sp,sp,8
 4011bc0:	f800283a 	ret

04011bc4 <alt_avalon_i2c_register_optional_irq_handler>:

void alt_avalon_i2c_register_optional_irq_handler(ALT_AVALON_I2C_DEV_t *i2c_dev,IRQ_DATA_t * irq_data)
{
 4011bc4:	defffc04 	addi	sp,sp,-16
 4011bc8:	dfc00315 	stw	ra,12(sp)
 4011bcc:	df000215 	stw	fp,8(sp)
 4011bd0:	df000204 	addi	fp,sp,8
 4011bd4:	e13ffe15 	stw	r4,-8(fp)
 4011bd8:	e17fff15 	stw	r5,-4(fp)
   irq_data->irq_busy=0;
 4011bdc:	e0bfff17 	ldw	r2,-4(fp)
 4011be0:	10000215 	stw	zero,8(r2)
   alt_avalon_i2c_register_callback(i2c_dev,optional_irq_callback,0,irq_data);
 4011be4:	e1ffff17 	ldw	r7,-4(fp)
 4011be8:	000d883a 	mov	r6,zero
 4011bec:	01410074 	movhi	r5,1025
 4011bf0:	2946ad04 	addi	r5,r5,6836
 4011bf4:	e13ffe17 	ldw	r4,-8(fp)
 4011bf8:	4011cb00 	call	4011cb0 <alt_avalon_i2c_register_callback>
}
 4011bfc:	0001883a 	nop
 4011c00:	e037883a 	mov	sp,fp
 4011c04:	dfc00117 	ldw	ra,4(sp)
 4011c08:	df000017 	ldw	fp,0(sp)
 4011c0c:	dec00204 	addi	sp,sp,8
 4011c10:	f800283a 	ret

04011c14 <alt_avalon_i2c_irq>:
ALT_LLIST_HEAD(alt_avalon_i2c_list);

/* Interrupt handler for the AVALON_I2C module. */
/* Interrupts are not re-enabled in this handler */
static void alt_avalon_i2c_irq(void *context)
{
 4011c14:	defff904 	addi	sp,sp,-28
 4011c18:	dfc00615 	stw	ra,24(sp)
 4011c1c:	df000515 	stw	fp,20(sp)
 4011c20:	df000504 	addi	fp,sp,20
 4011c24:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_DEV_t *dev = (ALT_AVALON_I2C_DEV_t *) context;
 4011c28:	e0bfff17 	ldw	r2,-4(fp)
 4011c2c:	e0bffb15 	stw	r2,-20(fp)
    alt_irq_context cpu_sr;
     
    /*disable i2c interrupts*/
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
 4011c30:	014007c4 	movi	r5,31
 4011c34:	e13ffb17 	ldw	r4,-20(fp)
 4011c38:	40134580 	call	4013458 <alt_avalon_i2c_int_disable>
    
    /* clear irq status */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4011c3c:	01400704 	movi	r5,28
 4011c40:	e13ffb17 	ldw	r4,-20(fp)
 4011c44:	401341c0 	call	401341c <alt_avalon_i2c_int_clear>
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
 4011c48:	e0bffb17 	ldw	r2,-20(fp)
 4011c4c:	10800617 	ldw	r2,24(r2)
 4011c50:	10001126 	beq	r2,zero,4011c98 <alt_avalon_i2c_irq+0x84>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4011c54:	0005303a 	rdctl	r2,status
 4011c58:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4011c5c:	e0fffd17 	ldw	r3,-12(fp)
 4011c60:	00bfff84 	movi	r2,-2
 4011c64:	1884703a 	and	r2,r3,r2
 4011c68:	1001703a 	wrctl	status,r2
  
  return context;
 4011c6c:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
 4011c70:	e0bffc15 	stw	r2,-16(fp)
        dev->callback(dev);
 4011c74:	e0bffb17 	ldw	r2,-20(fp)
 4011c78:	10800617 	ldw	r2,24(r2)
 4011c7c:	e13ffb17 	ldw	r4,-20(fp)
 4011c80:	103ee83a 	callr	r2
 4011c84:	e0bffc17 	ldw	r2,-16(fp)
 4011c88:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4011c8c:	e0bffe17 	ldw	r2,-8(fp)
 4011c90:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    return;
 4011c94:	0001883a 	nop
 4011c98:	0001883a 	nop
}
 4011c9c:	e037883a 	mov	sp,fp
 4011ca0:	dfc00117 	ldw	ra,4(sp)
 4011ca4:	df000017 	ldw	fp,0(sp)
 4011ca8:	dec00204 	addi	sp,sp,8
 4011cac:	f800283a 	ret

04011cb0 <alt_avalon_i2c_register_callback>:
void alt_avalon_i2c_register_callback(
    ALT_AVALON_I2C_DEV_t *dev,
    alt_avalon_i2c_callback callback,
    alt_u32 control,
    void *context)
{
 4011cb0:	defffb04 	addi	sp,sp,-20
 4011cb4:	df000415 	stw	fp,16(sp)
 4011cb8:	df000404 	addi	fp,sp,16
 4011cbc:	e13ffc15 	stw	r4,-16(fp)
 4011cc0:	e17ffd15 	stw	r5,-12(fp)
 4011cc4:	e1bffe15 	stw	r6,-8(fp)
 4011cc8:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
 4011ccc:	e0bffc17 	ldw	r2,-16(fp)
 4011cd0:	e0fffd17 	ldw	r3,-12(fp)
 4011cd4:	10c00615 	stw	r3,24(r2)
    dev->callback_context = context;
 4011cd8:	e0bffc17 	ldw	r2,-16(fp)
 4011cdc:	e0ffff17 	ldw	r3,-4(fp)
 4011ce0:	10c00715 	stw	r3,28(r2)
    dev->control          = control;
 4011ce4:	e0bffc17 	ldw	r2,-16(fp)
 4011ce8:	e0fffe17 	ldw	r3,-8(fp)
 4011cec:	10c00815 	stw	r3,32(r2)

    return ;
 4011cf0:	0001883a 	nop
}
 4011cf4:	e037883a 	mov	sp,fp
 4011cf8:	df000017 	ldw	fp,0(sp)
 4011cfc:	dec00104 	addi	sp,sp,4
 4011d00:	f800283a 	ret

04011d04 <alt_avalon_i2c_init>:

 /* Initializes the I2C Module. This routine is called
 * from the ALT_AVALON_I2C_INIT macro and is called automatically
 * by alt_sys_init.c */
void alt_avalon_i2c_init (ALT_AVALON_I2C_DEV_t *dev)
{
 4011d04:	defff704 	addi	sp,sp,-36
 4011d08:	dfc00815 	stw	ra,32(sp)
 4011d0c:	df000715 	stw	fp,28(sp)
 4011d10:	df000704 	addi	fp,sp,28
 4011d14:	e13fff15 	stw	r4,-4(fp)
    extern alt_llist alt_avalon_i2c_list;
    ALT_AVALON_I2C_MASTER_CONFIG_t cfg;
    int error;

    /* disable ip */
    alt_avalon_i2c_disable(dev);
 4011d18:	e13fff17 	ldw	r4,-4(fp)
 4011d1c:	4011ec80 	call	4011ec8 <alt_avalon_i2c_disable>

    /* Disable interrupts */
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
 4011d20:	014007c4 	movi	r5,31
 4011d24:	e13fff17 	ldw	r4,-4(fp)
 4011d28:	40134580 	call	4013458 <alt_avalon_i2c_int_disable>

    /* clear ISR register content */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4011d2c:	01400704 	movi	r5,28
 4011d30:	e13fff17 	ldw	r4,-4(fp)
 4011d34:	401341c0 	call	401341c <alt_avalon_i2c_int_clear>
    
    /* set the cmd fifo threshold */
    alt_avalon_i2c_tfr_cmd_fifo_threshold_set(dev,ALT_AVALON_I2C_TFR_CMD_FIFO_NOT_FULL);
 4011d38:	014000c4 	movi	r5,3
 4011d3c:	e13fff17 	ldw	r4,-4(fp)
 4011d40:	40136640 	call	4013664 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
    
    /* set the tx fifo threshold */
    alt_avalon_i2c_rx_fifo_threshold_set(dev,ALT_AVALON_I2C_RX_DATA_FIFO_FULL);
 4011d44:	014000c4 	movi	r5,3
 4011d48:	e13fff17 	ldw	r4,-4(fp)
 4011d4c:	40135b40 	call	40135b4 <alt_avalon_i2c_rx_fifo_threshold_set>
    
    /* set the default bus speed */
    cfg.speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;
 4011d50:	e03ffc15 	stw	zero,-16(fp)
    
    /*set the address mode */
    cfg.addr_mode = ALT_AVALON_I2C_ADDR_MODE_7_BIT;
 4011d54:	e03ffb15 	stw	zero,-20(fp)
    
    /* set the bus speed */
    alt_avalon_i2c_master_config_speed_set(dev,&cfg,ALT_AVALON_I2C_SS_MAX_HZ);
 4011d58:	e0bffb04 	addi	r2,fp,-20
 4011d5c:	018000b4 	movhi	r6,2
 4011d60:	31a1a804 	addi	r6,r6,-31072
 4011d64:	100b883a 	mov	r5,r2
 4011d68:	e13fff17 	ldw	r4,-4(fp)
 4011d6c:	40121240 	call	4012124 <alt_avalon_i2c_master_config_speed_set>
    
    /* write the cfg information */
    alt_avalon_i2c_master_config_set(dev,&cfg);
 4011d70:	e0bffb04 	addi	r2,fp,-20
 4011d74:	100b883a 	mov	r5,r2
 4011d78:	e13fff17 	ldw	r4,-4(fp)
 4011d7c:	4011fc40 	call	4011fc4 <alt_avalon_i2c_master_config_set>
    
    /* Register this instance of the i2c controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_avalon_i2c_list);
 4011d80:	d1601304 	addi	r5,gp,-32692
 4011d84:	e13fff17 	ldw	r4,-4(fp)
 4011d88:	40147040 	call	4014704 <alt_dev_llist_insert>
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 4011d8c:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
 4011d90:	e0bffa15 	stw	r2,-24(fp)

    if (!error)
 4011d94:	e0bffa17 	ldw	r2,-24(fp)
 4011d98:	10000c1e 	bne	r2,zero,4011dcc <alt_avalon_i2c_init+0xc8>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
 4011d9c:	e0bfff17 	ldw	r2,-4(fp)
 4011da0:	10c00417 	ldw	r3,16(r2)
 4011da4:	e0bfff17 	ldw	r2,-4(fp)
 4011da8:	10800517 	ldw	r2,20(r2)
 4011dac:	d8000015 	stw	zero,0(sp)
 4011db0:	e1ffff17 	ldw	r7,-4(fp)
 4011db4:	01810074 	movhi	r6,1025
 4011db8:	31870504 	addi	r6,r6,7188
 4011dbc:	100b883a 	mov	r5,r2
 4011dc0:	1809883a 	mov	r4,r3
 4011dc4:	40149180 	call	4014918 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }

    return;
 4011dc8:	00000406 	br	4011ddc <alt_avalon_i2c_init+0xd8>
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
 4011dcc:	01010074 	movhi	r4,1025
 4011dd0:	2117e404 	addi	r4,r4,24464
 4011dd4:	4014f9c0 	call	4014f9c <alt_printf>
    }

    return;
 4011dd8:	0001883a 	nop

}
 4011ddc:	e037883a 	mov	sp,fp
 4011de0:	dfc00117 	ldw	ra,4(sp)
 4011de4:	df000017 	ldw	fp,0(sp)
 4011de8:	dec00204 	addi	sp,sp,8
 4011dec:	f800283a 	ret

04011df0 <alt_avalon_i2c_open>:

/*  Retrieve a pointer to the i2c instance */
ALT_AVALON_I2C_DEV_t* alt_avalon_i2c_open(const char* name)
{
 4011df0:	defffc04 	addi	sp,sp,-16
 4011df4:	dfc00315 	stw	ra,12(sp)
 4011df8:	df000215 	stw	fp,8(sp)
 4011dfc:	df000204 	addi	fp,sp,8
 4011e00:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_DEV_t* dev = NULL;
 4011e04:	e03ffe15 	stw	zero,-8(fp)

    dev = (ALT_AVALON_I2C_DEV_t*) alt_find_dev (name, &alt_avalon_i2c_list);
 4011e08:	d1601304 	addi	r5,gp,-32692
 4011e0c:	e13fff17 	ldw	r4,-4(fp)
 4011e10:	40148680 	call	4014868 <alt_find_dev>
 4011e14:	e0bffe15 	stw	r2,-8(fp)

    return dev;
 4011e18:	e0bffe17 	ldw	r2,-8(fp)
}
 4011e1c:	e037883a 	mov	sp,fp
 4011e20:	dfc00117 	ldw	ra,4(sp)
 4011e24:	df000017 	ldw	fp,0(sp)
 4011e28:	dec00204 	addi	sp,sp,8
 4011e2c:	f800283a 	ret

04011e30 <alt_avalon_i2c_enable>:

/* enable the avalon i2c ip */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_enable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 4011e30:	defffc04 	addi	sp,sp,-16
 4011e34:	df000315 	stw	fp,12(sp)
 4011e38:	df000304 	addi	fp,sp,12
 4011e3c:	e13fff15 	stw	r4,-4(fp)
   IRQ_DATA_t *irq_data = i2c_dev->callback_context;
 4011e40:	e0bfff17 	ldw	r2,-4(fp)
 4011e44:	10800717 	ldw	r2,28(r2)
 4011e48:	e0bffd15 	stw	r2,-12(fp)
   alt_u32 enable_status;
       
   /*if the ip is already enabled, return a busy status*/
   enable_status = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_EN_MSK) >> ALT_AVALON_I2C_CTRL_EN_OFST;
 4011e4c:	e0bfff17 	ldw	r2,-4(fp)
 4011e50:	10800317 	ldw	r2,12(r2)
 4011e54:	10800204 	addi	r2,r2,8
 4011e58:	10800037 	ldwio	r2,0(r2)
 4011e5c:	1080004c 	andi	r2,r2,1
 4011e60:	e0bffe15 	stw	r2,-8(fp)
   if (enable_status)
 4011e64:	e0bffe17 	ldw	r2,-8(fp)
 4011e68:	10000226 	beq	r2,zero,4011e74 <alt_avalon_i2c_enable+0x44>
   {
     return ALT_AVALON_I2C_BUSY;
 4011e6c:	00bffe44 	movi	r2,-7
 4011e70:	00001106 	br	4011eb8 <alt_avalon_i2c_enable+0x88>
   }
   
   /*if the optional irq callback is registered ensure irq_busy is 0*/
   if (i2c_dev->callback == optional_irq_callback)
 4011e74:	e0bfff17 	ldw	r2,-4(fp)
 4011e78:	10c00617 	ldw	r3,24(r2)
 4011e7c:	00810074 	movhi	r2,1025
 4011e80:	1086ad04 	addi	r2,r2,6836
 4011e84:	1880021e 	bne	r3,r2,4011e90 <alt_avalon_i2c_enable+0x60>
   {
     irq_data->irq_busy=0;
 4011e88:	e0bffd17 	ldw	r2,-12(fp)
 4011e8c:	10000215 	stw	zero,8(r2)
   }
   
   /* enable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,ALT_AVALON_I2C_CTRL_EN_MSK,ALT_AVALON_I2C_CTRL_EN_MSK);
 4011e90:	e0bfff17 	ldw	r2,-4(fp)
 4011e94:	10800317 	ldw	r2,12(r2)
 4011e98:	10800204 	addi	r2,r2,8
 4011e9c:	e0ffff17 	ldw	r3,-4(fp)
 4011ea0:	18c00317 	ldw	r3,12(r3)
 4011ea4:	18c00204 	addi	r3,r3,8
 4011ea8:	18c00037 	ldwio	r3,0(r3)
 4011eac:	18c00054 	ori	r3,r3,1
 4011eb0:	10c00035 	stwio	r3,0(r2)

   return ALT_AVALON_I2C_SUCCESS;
 4011eb4:	0005883a 	mov	r2,zero
}
 4011eb8:	e037883a 	mov	sp,fp
 4011ebc:	df000017 	ldw	fp,0(sp)
 4011ec0:	dec00104 	addi	sp,sp,4
 4011ec4:	f800283a 	ret

04011ec8 <alt_avalon_i2c_disable>:

/* disable the avalon i2c ip */
void alt_avalon_i2c_disable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 4011ec8:	defffe04 	addi	sp,sp,-8
 4011ecc:	df000115 	stw	fp,4(sp)
 4011ed0:	df000104 	addi	fp,sp,4
 4011ed4:	e13fff15 	stw	r4,-4(fp)
   /* disable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,0,ALT_AVALON_I2C_CTRL_EN_MSK);
 4011ed8:	e0bfff17 	ldw	r2,-4(fp)
 4011edc:	10800317 	ldw	r2,12(r2)
 4011ee0:	10800204 	addi	r2,r2,8
 4011ee4:	e0ffff17 	ldw	r3,-4(fp)
 4011ee8:	18c00317 	ldw	r3,12(r3)
 4011eec:	18c00204 	addi	r3,r3,8
 4011ef0:	19000037 	ldwio	r4,0(r3)
 4011ef4:	00ffff84 	movi	r3,-2
 4011ef8:	20c6703a 	and	r3,r4,r3
 4011efc:	10c00035 	stwio	r3,0(r2)

}
 4011f00:	0001883a 	nop
 4011f04:	e037883a 	mov	sp,fp
 4011f08:	df000017 	ldw	fp,0(sp)
 4011f0c:	dec00104 	addi	sp,sp,4
 4011f10:	f800283a 	ret

04011f14 <alt_avalon_i2c_master_config_get>:

/* populate the the master config structure from the register values */
void alt_avalon_i2c_master_config_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
 4011f14:	defffd04 	addi	sp,sp,-12
 4011f18:	df000215 	stw	fp,8(sp)
 4011f1c:	df000204 	addi	fp,sp,8
 4011f20:	e13ffe15 	stw	r4,-8(fp)
 4011f24:	e17fff15 	stw	r5,-4(fp)

    cfg->addr_mode = i2c_dev->address_mode;
 4011f28:	e0bffe17 	ldw	r2,-8(fp)
 4011f2c:	10c00d17 	ldw	r3,52(r2)
 4011f30:	e0bfff17 	ldw	r2,-4(fp)
 4011f34:	10c00015 	stw	r3,0(r2)
    cfg->speed_mode = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK) >> ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST;    
 4011f38:	e0bffe17 	ldw	r2,-8(fp)
 4011f3c:	10800317 	ldw	r2,12(r2)
 4011f40:	10800204 	addi	r2,r2,8
 4011f44:	10800037 	ldwio	r2,0(r2)
 4011f48:	1080008c 	andi	r2,r2,2
 4011f4c:	1005d07a 	srai	r2,r2,1
 4011f50:	1007883a 	mov	r3,r2
 4011f54:	e0bfff17 	ldw	r2,-4(fp)
 4011f58:	10c00115 	stw	r3,4(r2)

    cfg->scl_hcnt = (IORD_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_OFST;    
 4011f5c:	e0bffe17 	ldw	r2,-8(fp)
 4011f60:	10800317 	ldw	r2,12(r2)
 4011f64:	10800904 	addi	r2,r2,36
 4011f68:	10800037 	ldwio	r2,0(r2)
 4011f6c:	1007883a 	mov	r3,r2
 4011f70:	e0bfff17 	ldw	r2,-4(fp)
 4011f74:	10c0020d 	sth	r3,8(r2)
    cfg->scl_lcnt = (IORD_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_OFST;    
 4011f78:	e0bffe17 	ldw	r2,-8(fp)
 4011f7c:	10800317 	ldw	r2,12(r2)
 4011f80:	10800804 	addi	r2,r2,32
 4011f84:	10800037 	ldwio	r2,0(r2)
 4011f88:	1007883a 	mov	r3,r2
 4011f8c:	e0bfff17 	ldw	r2,-4(fp)
 4011f90:	10c0028d 	sth	r3,10(r2)
    cfg->sda_cnt = (IORD_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base) & ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_OFST;    
 4011f94:	e0bffe17 	ldw	r2,-8(fp)
 4011f98:	10800317 	ldw	r2,12(r2)
 4011f9c:	10800a04 	addi	r2,r2,40
 4011fa0:	10800037 	ldwio	r2,0(r2)
 4011fa4:	1007883a 	mov	r3,r2
 4011fa8:	e0bfff17 	ldw	r2,-4(fp)
 4011fac:	10c0030d 	sth	r3,12(r2)
}
 4011fb0:	0001883a 	nop
 4011fb4:	e037883a 	mov	sp,fp
 4011fb8:	df000017 	ldw	fp,0(sp)
 4011fbc:	dec00104 	addi	sp,sp,4
 4011fc0:	f800283a 	ret

04011fc4 <alt_avalon_i2c_master_config_set>:

/* set the registers from the master config structure */
void alt_avalon_i2c_master_config_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
 4011fc4:	defffd04 	addi	sp,sp,-12
 4011fc8:	df000215 	stw	fp,8(sp)
 4011fcc:	df000204 	addi	fp,sp,8
 4011fd0:	e13ffe15 	stw	r4,-8(fp)
 4011fd4:	e17fff15 	stw	r5,-4(fp)
    i2c_dev->address_mode   =   cfg->addr_mode;
 4011fd8:	e0bfff17 	ldw	r2,-4(fp)
 4011fdc:	10c00017 	ldw	r3,0(r2)
 4011fe0:	e0bffe17 	ldw	r2,-8(fp)
 4011fe4:	10c00d15 	stw	r3,52(r2)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,(cfg->speed_mode) << ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST,ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK);
 4011fe8:	e0bffe17 	ldw	r2,-8(fp)
 4011fec:	10800317 	ldw	r2,12(r2)
 4011ff0:	10c00204 	addi	r3,r2,8
 4011ff4:	e0bffe17 	ldw	r2,-8(fp)
 4011ff8:	10800317 	ldw	r2,12(r2)
 4011ffc:	10800204 	addi	r2,r2,8
 4012000:	10800037 	ldwio	r2,0(r2)
 4012004:	1009883a 	mov	r4,r2
 4012008:	00bfff44 	movi	r2,-3
 401200c:	2088703a 	and	r4,r4,r2
 4012010:	e0bfff17 	ldw	r2,-4(fp)
 4012014:	10800117 	ldw	r2,4(r2)
 4012018:	1085883a 	add	r2,r2,r2
 401201c:	1080008c 	andi	r2,r2,2
 4012020:	2084b03a 	or	r2,r4,r2
 4012024:	18800035 	stwio	r2,0(r3)

    IOWR_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base,cfg->scl_hcnt);
 4012028:	e0bffe17 	ldw	r2,-8(fp)
 401202c:	10800317 	ldw	r2,12(r2)
 4012030:	10800904 	addi	r2,r2,36
 4012034:	e0ffff17 	ldw	r3,-4(fp)
 4012038:	18c0020b 	ldhu	r3,8(r3)
 401203c:	18ffffcc 	andi	r3,r3,65535
 4012040:	10c00035 	stwio	r3,0(r2)
    IOWR_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base,cfg->scl_lcnt);
 4012044:	e0bffe17 	ldw	r2,-8(fp)
 4012048:	10800317 	ldw	r2,12(r2)
 401204c:	10800804 	addi	r2,r2,32
 4012050:	e0ffff17 	ldw	r3,-4(fp)
 4012054:	18c0028b 	ldhu	r3,10(r3)
 4012058:	18ffffcc 	andi	r3,r3,65535
 401205c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base,cfg->sda_cnt);
 4012060:	e0bffe17 	ldw	r2,-8(fp)
 4012064:	10800317 	ldw	r2,12(r2)
 4012068:	10800a04 	addi	r2,r2,40
 401206c:	e0ffff17 	ldw	r3,-4(fp)
 4012070:	18c0030b 	ldhu	r3,12(r3)
 4012074:	18ffffcc 	andi	r3,r3,65535
 4012078:	10c00035 	stwio	r3,0(r2)
}
 401207c:	0001883a 	nop
 4012080:	e037883a 	mov	sp,fp
 4012084:	df000017 	ldw	fp,0(sp)
 4012088:	dec00104 	addi	sp,sp,4
 401208c:	f800283a 	ret

04012090 <alt_avalon_i2c_master_config_speed_get>:
 * I2C master configuration.
*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg,
                                                alt_u32 * speed_in_hz)
{
 4012090:	defffb04 	addi	sp,sp,-20
 4012094:	dfc00415 	stw	ra,16(sp)
 4012098:	df000315 	stw	fp,12(sp)
 401209c:	df000304 	addi	fp,sp,12
 40120a0:	e13ffd15 	stw	r4,-12(fp)
 40120a4:	e17ffe15 	stw	r5,-8(fp)
 40120a8:	e1bfff15 	stw	r6,-4(fp)

   if ((cfg->scl_lcnt == 0) || (cfg->scl_hcnt == 0))
 40120ac:	e0bffe17 	ldw	r2,-8(fp)
 40120b0:	1080028b 	ldhu	r2,10(r2)
 40120b4:	10bfffcc 	andi	r2,r2,65535
 40120b8:	10000426 	beq	r2,zero,40120cc <alt_avalon_i2c_master_config_speed_get+0x3c>
 40120bc:	e0bffe17 	ldw	r2,-8(fp)
 40120c0:	1080020b 	ldhu	r2,8(r2)
 40120c4:	10bfffcc 	andi	r2,r2,65535
 40120c8:	1000021e 	bne	r2,zero,40120d4 <alt_avalon_i2c_master_config_speed_get+0x44>
   {
       return ALT_AVALON_I2C_BAD_ARG;
 40120cc:	00bfff44 	movi	r2,-3
 40120d0:	00000f06 	br	4012110 <alt_avalon_i2c_master_config_speed_get+0x80>
   }
    
   *speed_in_hz = (i2c_dev->ip_freq_in_hz) / (cfg->scl_lcnt + cfg->scl_hcnt);
 40120d4:	e0bffd17 	ldw	r2,-12(fp)
 40120d8:	11000c17 	ldw	r4,48(r2)
 40120dc:	e0bffe17 	ldw	r2,-8(fp)
 40120e0:	1080028b 	ldhu	r2,10(r2)
 40120e4:	10ffffcc 	andi	r3,r2,65535
 40120e8:	e0bffe17 	ldw	r2,-8(fp)
 40120ec:	1080020b 	ldhu	r2,8(r2)
 40120f0:	10bfffcc 	andi	r2,r2,65535
 40120f4:	1885883a 	add	r2,r3,r2
 40120f8:	100b883a 	mov	r5,r2
 40120fc:	400336c0 	call	400336c <__udivsi3>
 4012100:	1007883a 	mov	r3,r2
 4012104:	e0bfff17 	ldw	r2,-4(fp)
 4012108:	10c00015 	stw	r3,0(r2)

   return ALT_AVALON_I2C_SUCCESS;
 401210c:	0005883a 	mov	r2,zero
}
 4012110:	e037883a 	mov	sp,fp
 4012114:	dfc00117 	ldw	ra,4(sp)
 4012118:	df000017 	ldw	fp,0(sp)
 401211c:	dec00204 	addi	sp,sp,8
 4012120:	f800283a 	ret

04012124 <alt_avalon_i2c_master_config_speed_set>:
/*This is a utility function that computes parameters for the I2C master
 * configuration that best matches the speed requested. */
 ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                ALT_AVALON_I2C_MASTER_CONFIG_t * cfg,
                                                alt_u32 speed_in_hz)
{
 4012124:	defff904 	addi	sp,sp,-28
 4012128:	dfc00615 	stw	ra,24(sp)
 401212c:	df000515 	stw	fp,20(sp)
 4012130:	df000504 	addi	fp,sp,20
 4012134:	e13ffd15 	stw	r4,-12(fp)
 4012138:	e17ffe15 	stw	r5,-8(fp)
 401213c:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 scl_lcnt,scl_hcnt;

    /* If speed is not standard or fast return range error */
    if ((speed_in_hz > ALT_AVALON_I2C_FS_MAX_HZ) || (speed_in_hz < ALT_AVALON_I2C_SS_MIN_HZ) || (speed_in_hz == 0))
 4012140:	e0ffff17 	ldw	r3,-4(fp)
 4012144:	008001b4 	movhi	r2,6
 4012148:	1086a004 	addi	r2,r2,6784
 401214c:	10c00436 	bltu	r2,r3,4012160 <alt_avalon_i2c_master_config_speed_set+0x3c>
 4012150:	e0bfff17 	ldw	r2,-4(fp)
 4012154:	10000226 	beq	r2,zero,4012160 <alt_avalon_i2c_master_config_speed_set+0x3c>
 4012158:	e0bfff17 	ldw	r2,-4(fp)
 401215c:	1000021e 	bne	r2,zero,4012168 <alt_avalon_i2c_master_config_speed_set+0x44>
    {
        return ALT_AVALON_I2C_RANGE;
 4012160:	00bfff04 	movi	r2,-4
 4012164:	00002906 	br	401220c <alt_avalon_i2c_master_config_speed_set+0xe8>
    }

     /* <lcount> = <internal clock> / 2 * <speed, Hz> */
    scl_lcnt = (i2c_dev->ip_freq_in_hz) / (speed_in_hz << 1);
 4012168:	e0bffd17 	ldw	r2,-12(fp)
 401216c:	10c00c17 	ldw	r3,48(r2)
 4012170:	e0bfff17 	ldw	r2,-4(fp)
 4012174:	1085883a 	add	r2,r2,r2
 4012178:	100b883a 	mov	r5,r2
 401217c:	1809883a 	mov	r4,r3
 4012180:	400336c0 	call	400336c <__udivsi3>
 4012184:	e0bffb15 	stw	r2,-20(fp)

    /* adjust h/l by predetermined amount */
    scl_hcnt = scl_lcnt + ALT_AVALON_I2C_DIFF_LCNT_HCNT;
 4012188:	e0bffb17 	ldw	r2,-20(fp)
 401218c:	10800f04 	addi	r2,r2,60
 4012190:	e0bffc15 	stw	r2,-16(fp)
    scl_lcnt = scl_lcnt - ALT_AVALON_I2C_DIFF_LCNT_HCNT;
 4012194:	e0bffb17 	ldw	r2,-20(fp)
 4012198:	10bff104 	addi	r2,r2,-60
 401219c:	e0bffb15 	stw	r2,-20(fp)

    if (speed_in_hz > ALT_AVALON_I2C_FS_MIN_HZ)
 40121a0:	e0ffff17 	ldw	r3,-4(fp)
 40121a4:	008000b4 	movhi	r2,2
 40121a8:	10a1a804 	addi	r2,r2,-31072
 40121ac:	10c0042e 	bgeu	r2,r3,40121c0 <alt_avalon_i2c_master_config_speed_set+0x9c>
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_FAST;
 40121b0:	e0bffe17 	ldw	r2,-8(fp)
 40121b4:	00c00044 	movi	r3,1
 40121b8:	10c00115 	stw	r3,4(r2)
 40121bc:	00000206 	br	40121c8 <alt_avalon_i2c_master_config_speed_set+0xa4>
    }
    else 
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;    
 40121c0:	e0bffe17 	ldw	r2,-8(fp)
 40121c4:	10000115 	stw	zero,4(r2)
    }

    cfg->scl_lcnt = scl_lcnt;
 40121c8:	e0bffb17 	ldw	r2,-20(fp)
 40121cc:	1007883a 	mov	r3,r2
 40121d0:	e0bffe17 	ldw	r2,-8(fp)
 40121d4:	10c0028d 	sth	r3,10(r2)
    cfg->scl_hcnt = scl_hcnt;
 40121d8:	e0bffc17 	ldw	r2,-16(fp)
 40121dc:	1007883a 	mov	r3,r2
 40121e0:	e0bffe17 	ldw	r2,-8(fp)
 40121e4:	10c0020d 	sth	r3,8(r2)
    cfg->sda_cnt  = scl_lcnt - (scl_lcnt / 2);
 40121e8:	e0bffb17 	ldw	r2,-20(fp)
 40121ec:	1007883a 	mov	r3,r2
 40121f0:	e0bffb17 	ldw	r2,-20(fp)
 40121f4:	1004d07a 	srli	r2,r2,1
 40121f8:	1885c83a 	sub	r2,r3,r2
 40121fc:	1007883a 	mov	r3,r2
 4012200:	e0bffe17 	ldw	r2,-8(fp)
 4012204:	10c0030d 	sth	r3,12(r2)

    return ALT_AVALON_I2C_SUCCESS;
 4012208:	0005883a 	mov	r2,zero

}
 401220c:	e037883a 	mov	sp,fp
 4012210:	dfc00117 	ldw	ra,4(sp)
 4012214:	df000017 	ldw	fp,0(sp)
 4012218:	dec00204 	addi	sp,sp,8
 401221c:	f800283a 	ret

04012220 <alt_avalon_i2c_is_busy>:

/*Returns ALT_AVALON_I2C_TRUE if the I2C controller is busy. The I2C controller is busy if
 * not in the IDLE state */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_is_busy(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 4012220:	defffe04 	addi	sp,sp,-8
 4012224:	df000115 	stw	fp,4(sp)
 4012228:	df000104 	addi	fp,sp,4
 401222c:	e13fff15 	stw	r4,-4(fp)

    if (IORD_ALT_AVALON_I2C_STATUS(i2c_dev->i2c_base) & ALT_AVALON_I2C_STATUS_CORE_STATUS_MSK)
 4012230:	e0bfff17 	ldw	r2,-4(fp)
 4012234:	10800317 	ldw	r2,12(r2)
 4012238:	10800504 	addi	r2,r2,20
 401223c:	10800037 	ldwio	r2,0(r2)
 4012240:	1080004c 	andi	r2,r2,1
 4012244:	10000226 	beq	r2,zero,4012250 <alt_avalon_i2c_is_busy+0x30>
    {
       return ALT_AVALON_I2C_TRUE;
 4012248:	00800044 	movi	r2,1
 401224c:	00000106 	br	4012254 <alt_avalon_i2c_is_busy+0x34>
    }

    return ALT_AVALON_I2C_FALSE;
 4012250:	0005883a 	mov	r2,zero
}
 4012254:	e037883a 	mov	sp,fp
 4012258:	df000017 	ldw	fp,0(sp)
 401225c:	dec00104 	addi	sp,sp,4
 4012260:	f800283a 	ret

04012264 <alt_avalon_i2c_rx_read_available>:

/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
 4012264:	defffb04 	addi	sp,sp,-20
 4012268:	df000415 	stw	fp,16(sp)
 401226c:	df000404 	addi	fp,sp,16
 4012270:	e13ffc15 	stw	r4,-16(fp)
 4012274:	e17ffd15 	stw	r5,-12(fp)
 4012278:	e1bffe15 	stw	r6,-8(fp)
 401227c:	e1ffff15 	stw	r7,-4(fp)
    *bytes_read = 0;
 4012280:	e0bfff17 	ldw	r2,-4(fp)
 4012284:	10000015 	stw	zero,0(r2)
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
 4012288:	00001406 	br	40122dc <alt_avalon_i2c_rx_read_available+0x78>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
 401228c:	e0bfff17 	ldw	r2,-4(fp)
 4012290:	10800017 	ldw	r2,0(r2)
 4012294:	e0fffd17 	ldw	r3,-12(fp)
 4012298:	1885883a 	add	r2,r3,r2
 401229c:	e0fffc17 	ldw	r3,-16(fp)
 40122a0:	18c00317 	ldw	r3,12(r3)
 40122a4:	18c00104 	addi	r3,r3,4
 40122a8:	18c00037 	ldwio	r3,0(r3)
 40122ac:	10c00005 	stb	r3,0(r2)
       *bytes_read+=1; 
 40122b0:	e0bfff17 	ldw	r2,-4(fp)
 40122b4:	10800017 	ldw	r2,0(r2)
 40122b8:	10c00044 	addi	r3,r2,1
 40122bc:	e0bfff17 	ldw	r2,-4(fp)
 40122c0:	10c00015 	stw	r3,0(r2)
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
 40122c4:	e0bfff17 	ldw	r2,-4(fp)
 40122c8:	10c00017 	ldw	r3,0(r2)
 40122cc:	e0bffe17 	ldw	r2,-8(fp)
 40122d0:	1880021e 	bne	r3,r2,40122dc <alt_avalon_i2c_rx_read_available+0x78>
 40122d4:	e0bffe17 	ldw	r2,-8(fp)
 40122d8:	1000061e 	bne	r2,zero,40122f4 <alt_avalon_i2c_rx_read_available+0x90>
/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
    *bytes_read = 0;
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
 40122dc:	e0bffc17 	ldw	r2,-16(fp)
 40122e0:	10800317 	ldw	r2,12(r2)
 40122e4:	10800704 	addi	r2,r2,28
 40122e8:	10800037 	ldwio	r2,0(r2)
 40122ec:	103fe71e 	bne	r2,zero,401228c <__alt_data_end+0xfc01228c>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
       *bytes_read+=1; 
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
    }
}
 40122f0:	00000106 	br	40122f8 <alt_avalon_i2c_rx_read_available+0x94>
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
       *bytes_read+=1; 
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
 40122f4:	0001883a 	nop
    }
}
 40122f8:	0001883a 	nop
 40122fc:	e037883a 	mov	sp,fp
 4012300:	df000017 	ldw	fp,0(sp)
 4012304:	dec00104 	addi	sp,sp,4
 4012308:	f800283a 	ret

0401230c <alt_avalon_i2c_rx_read>:

/*when a byte is available, reads a single data byte from the receive FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_rx_read(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *val)
{
 401230c:	defffa04 	addi	sp,sp,-24
 4012310:	dfc00515 	stw	ra,20(sp)
 4012314:	df000415 	stw	fp,16(sp)
 4012318:	df000404 	addi	fp,sp,16
 401231c:	e13ffe15 	stw	r4,-8(fp)
 4012320:	e17fff15 	stw	r5,-4(fp)
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
 4012324:	e03ffc15 	stw	zero,-16(fp)
    alt_u32 timeout = 100000;
 4012328:	008000b4 	movhi	r2,2
 401232c:	10a1a804 	addi	r2,r2,-31072
 4012330:	e0bffd15 	stw	r2,-12(fp)


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
 4012334:	00000d06 	br	401236c <alt_avalon_i2c_rx_read+0x60>
    {
      if (timeout<10) alt_busy_sleep(10000);
 4012338:	e0bffd17 	ldw	r2,-12(fp)
 401233c:	108002a8 	cmpgeui	r2,r2,10
 4012340:	1000021e 	bne	r2,zero,401234c <alt_avalon_i2c_rx_read+0x40>
 4012344:	0109c404 	movi	r4,10000
 4012348:	40145500 	call	4014550 <alt_busy_sleep>
      if (--timeout == 0)
 401234c:	e0bffd17 	ldw	r2,-12(fp)
 4012350:	10bfffc4 	addi	r2,r2,-1
 4012354:	e0bffd15 	stw	r2,-12(fp)
 4012358:	e0bffd17 	ldw	r2,-12(fp)
 401235c:	1000031e 	bne	r2,zero,401236c <alt_avalon_i2c_rx_read+0x60>
      {
        status = ALT_AVALON_I2C_TIMEOUT;
 4012360:	00bfff84 	movi	r2,-2
 4012364:	e0bffc15 	stw	r2,-16(fp)
        break;
 4012368:	00000506 	br	4012380 <alt_avalon_i2c_rx_read+0x74>
{
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout = 100000;


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
 401236c:	e0bffe17 	ldw	r2,-8(fp)
 4012370:	10800317 	ldw	r2,12(r2)
 4012374:	10800704 	addi	r2,r2,28
 4012378:	10800037 	ldwio	r2,0(r2)
 401237c:	103fee26 	beq	r2,zero,4012338 <__alt_data_end+0xfc012338>
        status = ALT_AVALON_I2C_TIMEOUT;
        break;
      }
    }

    *val = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
 4012380:	e0bffe17 	ldw	r2,-8(fp)
 4012384:	10800317 	ldw	r2,12(r2)
 4012388:	10800104 	addi	r2,r2,4
 401238c:	10800037 	ldwio	r2,0(r2)
 4012390:	1007883a 	mov	r3,r2
 4012394:	e0bfff17 	ldw	r2,-4(fp)
 4012398:	10c00005 	stb	r3,0(r2)
        
    return status;
 401239c:	e0bffc17 	ldw	r2,-16(fp)
}
 40123a0:	e037883a 	mov	sp,fp
 40123a4:	dfc00117 	ldw	ra,4(sp)
 40123a8:	df000017 	ldw	fp,0(sp)
 40123ac:	dec00204 	addi	sp,sp,8
 40123b0:	f800283a 	ret

040123b4 <alt_avalon_i2c_cmd_write>:
/* When space is available, writes the Transfer Command FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_cmd_write(ALT_AVALON_I2C_DEV_t *i2c_dev, 
                                                      alt_u8 val,
                                                      alt_u8 issue_restart,
                                                      alt_u8 issue_stop)
{
 40123b4:	defff804 	addi	sp,sp,-32
 40123b8:	dfc00715 	stw	ra,28(sp)
 40123bc:	df000615 	stw	fp,24(sp)
 40123c0:	df000604 	addi	fp,sp,24
 40123c4:	e13ffc15 	stw	r4,-16(fp)
 40123c8:	2809883a 	mov	r4,r5
 40123cc:	3007883a 	mov	r3,r6
 40123d0:	3805883a 	mov	r2,r7
 40123d4:	e13ffd05 	stb	r4,-12(fp)
 40123d8:	e0fffe05 	stb	r3,-8(fp)
 40123dc:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 timeout = 10000;
 40123e0:	0089c404 	movi	r2,10000
 40123e4:	e0bffa15 	stw	r2,-24(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 40123e8:	e03ffb15 	stw	zero,-20(fp)


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
 40123ec:	00000c06 	br	4012420 <alt_avalon_i2c_cmd_write+0x6c>
    {
      if (timeout<10) alt_busy_sleep(10000);    
 40123f0:	e0bffa17 	ldw	r2,-24(fp)
 40123f4:	108002a8 	cmpgeui	r2,r2,10
 40123f8:	1000021e 	bne	r2,zero,4012404 <alt_avalon_i2c_cmd_write+0x50>
 40123fc:	0109c404 	movi	r4,10000
 4012400:	40145500 	call	4014550 <alt_busy_sleep>
      if (--timeout == 0)
 4012404:	e0bffa17 	ldw	r2,-24(fp)
 4012408:	10bfffc4 	addi	r2,r2,-1
 401240c:	e0bffa15 	stw	r2,-24(fp)
 4012410:	e0bffa17 	ldw	r2,-24(fp)
 4012414:	1000021e 	bne	r2,zero,4012420 <alt_avalon_i2c_cmd_write+0x6c>
      {
        return ALT_AVALON_I2C_TIMEOUT;
 4012418:	00bfff84 	movi	r2,-2
 401241c:	00001906 	br	4012484 <alt_avalon_i2c_cmd_write+0xd0>
{
    alt_u32 timeout = 10000;
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
 4012420:	e0bffc17 	ldw	r2,-16(fp)
 4012424:	10800317 	ldw	r2,12(r2)
 4012428:	10800404 	addi	r2,r2,16
 401242c:	10800037 	ldwio	r2,0(r2)
 4012430:	1080004c 	andi	r2,r2,1
 4012434:	103fee26 	beq	r2,zero,40123f0 <__alt_data_end+0xfc0123f0>
      {
        return ALT_AVALON_I2C_TIMEOUT;
      }
    }

    IOWR_ALT_AVALON_I2C_TFR_CMD(i2c_dev->i2c_base,val |
 4012438:	e0bffc17 	ldw	r2,-16(fp)
 401243c:	10800317 	ldw	r2,12(r2)
 4012440:	e13ffd03 	ldbu	r4,-12(fp)
 4012444:	e0fffe03 	ldbu	r3,-8(fp)
 4012448:	1806927a 	slli	r3,r3,9
 401244c:	20c8b03a 	or	r4,r4,r3
 4012450:	e0ffff03 	ldbu	r3,-4(fp)
 4012454:	1806923a 	slli	r3,r3,8
 4012458:	20c6b03a 	or	r3,r4,r3
 401245c:	10c00035 	stwio	r3,0(r2)
                                     (issue_restart << ALT_AVALON_I2C_TFR_CMD_STA_OFST) |
                                     (issue_stop << ALT_AVALON_I2C_TFR_CMD_STO_OFST));


    /*check for nack error*/
    alt_avalon_i2c_check_nack(i2c_dev,&status);
 4012460:	e0bffb04 	addi	r2,fp,-20
 4012464:	100b883a 	mov	r5,r2
 4012468:	e13ffc17 	ldw	r4,-16(fp)
 401246c:	40125f40 	call	40125f4 <alt_avalon_i2c_check_nack>
    
    /*check for arb lost*/
    alt_avalon_i2c_check_arblost(i2c_dev,&status);
 4012470:	e0bffb04 	addi	r2,fp,-20
 4012474:	100b883a 	mov	r5,r2
 4012478:	e13ffc17 	ldw	r4,-16(fp)
 401247c:	40126400 	call	4012640 <alt_avalon_i2c_check_arblost>
    
    return status;
 4012480:	e0bffb17 	ldw	r2,-20(fp)
}
 4012484:	e037883a 	mov	sp,fp
 4012488:	dfc00117 	ldw	ra,4(sp)
 401248c:	df000017 	ldw	fp,0(sp)
 4012490:	dec00204 	addi	sp,sp,8
 4012494:	f800283a 	ret

04012498 <alt_avalon_i2c_send_address>:

/*send 7 or 10 bit i2c address to cmd fifo*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_send_address(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                       const alt_u32 rw_bit,
                                                       const alt_u8 issue_restart)
{
 4012498:	defffa04 	addi	sp,sp,-24
 401249c:	dfc00515 	stw	ra,20(sp)
 40124a0:	df000415 	stw	fp,16(sp)
 40124a4:	df000404 	addi	fp,sp,16
 40124a8:	e13ffd15 	stw	r4,-12(fp)
 40124ac:	e17ffe15 	stw	r5,-8(fp)
 40124b0:	3005883a 	mov	r2,r6
 40124b4:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 status;
        
    if (i2c_dev->address_mode == ALT_AVALON_I2C_ADDR_MODE_10_BIT)
 40124b8:	e0bffd17 	ldw	r2,-12(fp)
 40124bc:	10800d17 	ldw	r2,52(r2)
 40124c0:	10800058 	cmpnei	r2,r2,1
 40124c4:	10001c1e 	bne	r2,zero,4012538 <alt_avalon_i2c_send_address+0xa0>
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(((i2c_dev->master_target_address | TARGET_ADDR_MASK_10BIT) >> 7) & 0xfe) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
 40124c8:	e0bffd17 	ldw	r2,-12(fp)
 40124cc:	10800917 	ldw	r2,36(r2)
 40124d0:	109e0014 	ori	r2,r2,30720
 40124d4:	1004d1fa 	srli	r2,r2,7
 40124d8:	1007883a 	mov	r3,r2
 40124dc:	00bfff84 	movi	r2,-2
 40124e0:	1884703a 	and	r2,r3,r2
 40124e4:	1007883a 	mov	r3,r2
 40124e8:	e0bffe17 	ldw	r2,-8(fp)
 40124ec:	1884b03a 	or	r2,r3,r2
 40124f0:	10803fcc 	andi	r2,r2,255
 40124f4:	e0ffff03 	ldbu	r3,-4(fp)
 40124f8:	000f883a 	mov	r7,zero
 40124fc:	180d883a 	mov	r6,r3
 4012500:	100b883a 	mov	r5,r2
 4012504:	e13ffd17 	ldw	r4,-12(fp)
 4012508:	40123b40 	call	40123b4 <alt_avalon_i2c_cmd_write>
 401250c:	e0bffc15 	stw	r2,-16(fp)
       status = alt_avalon_i2c_cmd_write(i2c_dev,i2c_dev->master_target_address & 0xff,ALT_AVALON_I2C_NO_RESTART,ALT_AVALON_I2C_NO_STOP);      
 4012510:	e0bffd17 	ldw	r2,-12(fp)
 4012514:	10800917 	ldw	r2,36(r2)
 4012518:	10803fcc 	andi	r2,r2,255
 401251c:	000f883a 	mov	r7,zero
 4012520:	000d883a 	mov	r6,zero
 4012524:	100b883a 	mov	r5,r2
 4012528:	e13ffd17 	ldw	r4,-12(fp)
 401252c:	40123b40 	call	40123b4 <alt_avalon_i2c_cmd_write>
 4012530:	e0bffc15 	stw	r2,-16(fp)
 4012534:	00000e06 	br	4012570 <alt_avalon_i2c_send_address+0xd8>
    }
    else
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(i2c_dev->master_target_address << 1) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
 4012538:	e0bffd17 	ldw	r2,-12(fp)
 401253c:	10800917 	ldw	r2,36(r2)
 4012540:	1085883a 	add	r2,r2,r2
 4012544:	1007883a 	mov	r3,r2
 4012548:	e0bffe17 	ldw	r2,-8(fp)
 401254c:	1884b03a 	or	r2,r3,r2
 4012550:	10803fcc 	andi	r2,r2,255
 4012554:	e0ffff03 	ldbu	r3,-4(fp)
 4012558:	000f883a 	mov	r7,zero
 401255c:	180d883a 	mov	r6,r3
 4012560:	100b883a 	mov	r5,r2
 4012564:	e13ffd17 	ldw	r4,-12(fp)
 4012568:	40123b40 	call	40123b4 <alt_avalon_i2c_cmd_write>
 401256c:	e0bffc15 	stw	r2,-16(fp)
    }
    
    return status;
 4012570:	e0bffc17 	ldw	r2,-16(fp)
}
 4012574:	e037883a 	mov	sp,fp
 4012578:	dfc00117 	ldw	ra,4(sp)
 401257c:	df000017 	ldw	fp,0(sp)
 4012580:	dec00204 	addi	sp,sp,8
 4012584:	f800283a 	ret

04012588 <alt_avalon_i2c_master_target_get>:

/* This function returns the current target address. */
void alt_avalon_i2c_master_target_get(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 * target_addr)
{
 4012588:	defffd04 	addi	sp,sp,-12
 401258c:	df000215 	stw	fp,8(sp)
 4012590:	df000204 	addi	fp,sp,8
 4012594:	e13ffe15 	stw	r4,-8(fp)
 4012598:	e17fff15 	stw	r5,-4(fp)
    *target_addr=i2c_dev->master_target_address;
 401259c:	e0bffe17 	ldw	r2,-8(fp)
 40125a0:	10c00917 	ldw	r3,36(r2)
 40125a4:	e0bfff17 	ldw	r2,-4(fp)
 40125a8:	10c00015 	stw	r3,0(r2)
}
 40125ac:	0001883a 	nop
 40125b0:	e037883a 	mov	sp,fp
 40125b4:	df000017 	ldw	fp,0(sp)
 40125b8:	dec00104 	addi	sp,sp,4
 40125bc:	f800283a 	ret

040125c0 <alt_avalon_i2c_master_target_set>:

/* This function updates the target address for any upcoming I2C bus IO. */
void alt_avalon_i2c_master_target_set(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 target_addr)
{
 40125c0:	defffd04 	addi	sp,sp,-12
 40125c4:	df000215 	stw	fp,8(sp)
 40125c8:	df000204 	addi	fp,sp,8
 40125cc:	e13ffe15 	stw	r4,-8(fp)
 40125d0:	e17fff15 	stw	r5,-4(fp)
    i2c_dev->master_target_address=target_addr;
 40125d4:	e0bffe17 	ldw	r2,-8(fp)
 40125d8:	e0ffff17 	ldw	r3,-4(fp)
 40125dc:	10c00915 	stw	r3,36(r2)
}
 40125e0:	0001883a 	nop
 40125e4:	e037883a 	mov	sp,fp
 40125e8:	df000017 	ldw	fp,0(sp)
 40125ec:	dec00104 	addi	sp,sp,4
 40125f0:	f800283a 	ret

040125f4 <alt_avalon_i2c_check_nack>:

/*if nack detected, status is set to ALT_AVALON_I2C_NACK_ERR*/
void alt_avalon_i2c_check_nack(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{    
 40125f4:	defffd04 	addi	sp,sp,-12
 40125f8:	df000215 	stw	fp,8(sp)
 40125fc:	df000204 	addi	fp,sp,8
 4012600:	e13ffe15 	stw	r4,-8(fp)
 4012604:	e17fff15 	stw	r5,-4(fp)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_NACK_DET_MSK)
 4012608:	e0bffe17 	ldw	r2,-8(fp)
 401260c:	10800317 	ldw	r2,12(r2)
 4012610:	10800404 	addi	r2,r2,16
 4012614:	10800037 	ldwio	r2,0(r2)
 4012618:	1080010c 	andi	r2,r2,4
 401261c:	10000326 	beq	r2,zero,401262c <alt_avalon_i2c_check_nack+0x38>
    {
      *status=ALT_AVALON_I2C_NACK_ERR;
 4012620:	e0bfff17 	ldw	r2,-4(fp)
 4012624:	00fffec4 	movi	r3,-5
 4012628:	10c00015 	stw	r3,0(r2)
    }
}
 401262c:	0001883a 	nop
 4012630:	e037883a 	mov	sp,fp
 4012634:	df000017 	ldw	fp,0(sp)
 4012638:	dec00104 	addi	sp,sp,4
 401263c:	f800283a 	ret

04012640 <alt_avalon_i2c_check_arblost>:

/*if arb lost is detected, status is set to ALT_AVALON_I2C_ARB_LOST_ERR*/
void alt_avalon_i2c_check_arblost(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{      
 4012640:	defffd04 	addi	sp,sp,-12
 4012644:	df000215 	stw	fp,8(sp)
 4012648:	df000204 	addi	fp,sp,8
 401264c:	e13ffe15 	stw	r4,-8(fp)
 4012650:	e17fff15 	stw	r5,-4(fp)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ARBLOST_DET_MSK)
 4012654:	e0bffe17 	ldw	r2,-8(fp)
 4012658:	10800317 	ldw	r2,12(r2)
 401265c:	10800404 	addi	r2,r2,16
 4012660:	10800037 	ldwio	r2,0(r2)
 4012664:	1080020c 	andi	r2,r2,8
 4012668:	10000326 	beq	r2,zero,4012678 <alt_avalon_i2c_check_arblost+0x38>
    {
      *status=ALT_AVALON_I2C_ARB_LOST_ERR;
 401266c:	e0bfff17 	ldw	r2,-4(fp)
 4012670:	00fffe84 	movi	r3,-6
 4012674:	10c00015 	stw	r3,0(r2)
    }
}
 4012678:	0001883a 	nop
 401267c:	e037883a 	mov	sp,fp
 4012680:	df000017 	ldw	fp,0(sp)
 4012684:	dec00104 	addi	sp,sp,4
 4012688:	f800283a 	ret

0401268c <alt_avalon_i2c_interrupt_transaction_status>:

ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_interrupt_transaction_status(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 401268c:	defff804 	addi	sp,sp,-32
 4012690:	dfc00715 	stw	ra,28(sp)
 4012694:	df000615 	stw	fp,24(sp)
 4012698:	df000604 	addi	fp,sp,24
 401269c:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 40126a0:	e03ffc15 	stw	zero,-16(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;
 40126a4:	e0bfff17 	ldw	r2,-4(fp)
 40126a8:	10800717 	ldw	r2,28(r2)
 40126ac:	e0bffb15 	stw	r2,-20(fp)
    alt_u32 timeout=10000 * irq_data->size + 10000;
 40126b0:	e0bffb17 	ldw	r2,-20(fp)
 40126b4:	10800117 	ldw	r2,4(r2)
 40126b8:	10800044 	addi	r2,r2,1
 40126bc:	0149c404 	movi	r5,10000
 40126c0:	1009883a 	mov	r4,r2
 40126c4:	40034280 	call	4003428 <__mulsi3>
 40126c8:	e0bffa15 	stw	r2,-24(fp)
    alt_u32 saveints,temp_bytes_read;
    
    /* save current enabled interrupts */
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&saveints);
 40126cc:	e0bffd04 	addi	r2,fp,-12
 40126d0:	100b883a 	mov	r5,r2
 40126d4:	e13fff17 	ldw	r4,-4(fp)
 40126d8:	40135240 	call	4013524 <alt_avalon_i2c_enabled_ints_get>
    
    /* disable the enabled interrupts */
    alt_avalon_i2c_int_disable(i2c_dev,saveints);
 40126dc:	e0bffd17 	ldw	r2,-12(fp)
 40126e0:	100b883a 	mov	r5,r2
 40126e4:	e13fff17 	ldw	r4,-4(fp)
 40126e8:	40134580 	call	4013458 <alt_avalon_i2c_int_disable>
    
    alt_avalon_i2c_check_nack(i2c_dev,&status);
 40126ec:	e0bffc04 	addi	r2,fp,-16
 40126f0:	100b883a 	mov	r5,r2
 40126f4:	e13fff17 	ldw	r4,-4(fp)
 40126f8:	40125f40 	call	40125f4 <alt_avalon_i2c_check_nack>

    if (status!=ALT_AVALON_I2C_SUCCESS)
 40126fc:	e0bffc17 	ldw	r2,-16(fp)
 4012700:	10002226 	beq	r2,zero,401278c <alt_avalon_i2c_interrupt_transaction_status+0x100>
    {
      if (irq_data->irq_busy)
 4012704:	e0bffb17 	ldw	r2,-20(fp)
 4012708:	10800217 	ldw	r2,8(r2)
 401270c:	10001d26 	beq	r2,zero,4012784 <alt_avalon_i2c_interrupt_transaction_status+0xf8>
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
 4012710:	00000d06 	br	4012748 <alt_avalon_i2c_interrupt_transaction_status+0xbc>
        {
              if (timeout<10) alt_busy_sleep(10000);
 4012714:	e0bffa17 	ldw	r2,-24(fp)
 4012718:	108002a8 	cmpgeui	r2,r2,10
 401271c:	1000021e 	bne	r2,zero,4012728 <alt_avalon_i2c_interrupt_transaction_status+0x9c>
 4012720:	0109c404 	movi	r4,10000
 4012724:	40145500 	call	4014550 <alt_busy_sleep>
              if (--timeout == 0)
 4012728:	e0bffa17 	ldw	r2,-24(fp)
 401272c:	10bfffc4 	addi	r2,r2,-1
 4012730:	e0bffa15 	stw	r2,-24(fp)
 4012734:	e0bffa17 	ldw	r2,-24(fp)
 4012738:	1000031e 	bne	r2,zero,4012748 <alt_avalon_i2c_interrupt_transaction_status+0xbc>
              {
                 status = ALT_AVALON_I2C_TIMEOUT;
 401273c:	00bfff84 	movi	r2,-2
 4012740:	e0bffc15 	stw	r2,-16(fp)
                 break;
 4012744:	00000306 	br	4012754 <alt_avalon_i2c_interrupt_transaction_status+0xc8>

    if (status!=ALT_AVALON_I2C_SUCCESS)
    {
      if (irq_data->irq_busy)
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
 4012748:	e13fff17 	ldw	r4,-4(fp)
 401274c:	40122200 	call	4012220 <alt_avalon_i2c_is_busy>
 4012750:	103ff01e 	bne	r2,zero,4012714 <__alt_data_end+0xfc012714>
                 break;
              }
        }
          
        /*clear any rx entries */
        alt_avalon_i2c_rx_read_available(i2c_dev, irq_data->buffer,0,&temp_bytes_read);
 4012754:	e0bffb17 	ldw	r2,-20(fp)
 4012758:	10800017 	ldw	r2,0(r2)
 401275c:	e0fffe04 	addi	r3,fp,-8
 4012760:	180f883a 	mov	r7,r3
 4012764:	000d883a 	mov	r6,zero
 4012768:	100b883a 	mov	r5,r2
 401276c:	e13fff17 	ldw	r4,-4(fp)
 4012770:	40122640 	call	4012264 <alt_avalon_i2c_rx_read_available>
       
        /*disable the ip.  The ip is disabled and enabled for each transaction. */
        alt_avalon_i2c_disable(i2c_dev);
 4012774:	e13fff17 	ldw	r4,-4(fp)
 4012778:	4011ec80 	call	4011ec8 <alt_avalon_i2c_disable>
          
        /*abort the transaction */
        irq_data->irq_busy=0;
 401277c:	e0bffb17 	ldw	r2,-20(fp)
 4012780:	10000215 	stw	zero,8(r2)
      }
      
      /*return nack error so transaction can be retried*/
      return status;
 4012784:	e0bffc17 	ldw	r2,-16(fp)
 4012788:	00000a06 	br	40127b4 <alt_avalon_i2c_interrupt_transaction_status+0x128>
    }
    
    if (irq_data->irq_busy)
 401278c:	e0bffb17 	ldw	r2,-20(fp)
 4012790:	10800217 	ldw	r2,8(r2)
 4012794:	10000626 	beq	r2,zero,40127b0 <alt_avalon_i2c_interrupt_transaction_status+0x124>
    {
        /*re-enable the interrupts*/
        alt_avalon_i2c_int_enable(i2c_dev,saveints);
 4012798:	e0bffd17 	ldw	r2,-12(fp)
 401279c:	100b883a 	mov	r5,r2
 40127a0:	e13fff17 	ldw	r4,-4(fp)
 40127a4:	40134c00 	call	40134c0 <alt_avalon_i2c_int_enable>
        
        /*return transaction still busy*/
        return ALT_AVALON_I2C_BUSY;
 40127a8:	00bffe44 	movi	r2,-7
 40127ac:	00000106 	br	40127b4 <alt_avalon_i2c_interrupt_transaction_status+0x128>
    }
    
    /*return transaction completed status, ok to do another transaction*/
    return ALT_AVALON_I2C_SUCCESS;
 40127b0:	0005883a 	mov	r2,zero
}
 40127b4:	e037883a 	mov	sp,fp
 40127b8:	dfc00117 	ldw	ra,4(sp)
 40127bc:	df000017 	ldw	fp,0(sp)
 40127c0:	dec00204 	addi	sp,sp,8
 40127c4:	f800283a 	ret

040127c8 <alt_avalon_i2c_master_tx>:
/*transmit function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_tx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       const alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
 40127c8:	defff704 	addi	sp,sp,-36
 40127cc:	dfc00815 	stw	ra,32(sp)
 40127d0:	df000715 	stw	fp,28(sp)
 40127d4:	df000704 	addi	fp,sp,28
 40127d8:	e13ffc15 	stw	r4,-16(fp)
 40127dc:	e17ffd15 	stw	r5,-12(fp)
 40127e0:	e1bffe15 	stw	r6,-8(fp)
 40127e4:	3805883a 	mov	r2,r7
 40127e8:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 40127ec:	0089c404 	movi	r2,10000
 40127f0:	e0bffb15 	stw	r2,-20(fp)
    
    while (retry--)
 40127f4:	00002206 	br	4012880 <alt_avalon_i2c_master_tx+0xb8>
    {
      if (retry<10) alt_busy_sleep(10000);
 40127f8:	e0bffb17 	ldw	r2,-20(fp)
 40127fc:	108002a8 	cmpgeui	r2,r2,10
 4012800:	1000021e 	bne	r2,zero,401280c <alt_avalon_i2c_master_tx+0x44>
 4012804:	0109c404 	movi	r4,10000
 4012808:	40145500 	call	4014550 <alt_busy_sleep>
      if (use_interrupts)
 401280c:	e0bfff03 	ldbu	r2,-4(fp)
 4012810:	10000926 	beq	r2,zero,4012838 <alt_avalon_i2c_master_tx+0x70>
      {
         status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP); 
 4012814:	00800044 	movi	r2,1
 4012818:	d8800015 	stw	r2,0(sp)
 401281c:	000f883a 	mov	r7,zero
 4012820:	e1bffe17 	ldw	r6,-8(fp)
 4012824:	e17ffd17 	ldw	r5,-12(fp)
 4012828:	e13ffc17 	ldw	r4,-16(fp)
 401282c:	4012d740 	call	4012d74 <alt_avalon_i2c_master_transmit_using_interrupts>
 4012830:	e0bffa15 	stw	r2,-24(fp)
 4012834:	00000806 	br	4012858 <alt_avalon_i2c_master_tx+0x90>
      }
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
 4012838:	00800044 	movi	r2,1
 401283c:	d8800015 	stw	r2,0(sp)
 4012840:	000f883a 	mov	r7,zero
 4012844:	e1bffe17 	ldw	r6,-8(fp)
 4012848:	e17ffd17 	ldw	r5,-12(fp)
 401284c:	e13ffc17 	ldw	r4,-16(fp)
 4012850:	4012bb40 	call	4012bb4 <alt_avalon_i2c_master_transmit>
 4012854:	e0bffa15 	stw	r2,-24(fp)
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 4012858:	e0bffa17 	ldw	r2,-24(fp)
 401285c:	10bffea0 	cmpeqi	r2,r2,-6
 4012860:	1000061e 	bne	r2,zero,401287c <alt_avalon_i2c_master_tx+0xb4>
 4012864:	e0bffa17 	ldw	r2,-24(fp)
 4012868:	10bffee0 	cmpeqi	r2,r2,-5
 401286c:	1000031e 	bne	r2,zero,401287c <alt_avalon_i2c_master_tx+0xb4>
 4012870:	e0bffa17 	ldw	r2,-24(fp)
 4012874:	10bffe58 	cmpnei	r2,r2,-7
 4012878:	1000061e 	bne	r2,zero,4012894 <alt_avalon_i2c_master_tx+0xcc>
 401287c:	0001883a 	nop
                                       const alt_u8 use_interrupts)
{
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    while (retry--)
 4012880:	e0bffb17 	ldw	r2,-20(fp)
 4012884:	10ffffc4 	addi	r3,r2,-1
 4012888:	e0fffb15 	stw	r3,-20(fp)
 401288c:	103fda1e 	bne	r2,zero,40127f8 <__alt_data_end+0xfc0127f8>
 4012890:	00000106 	br	4012898 <alt_avalon_i2c_master_tx+0xd0>
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
      break;
 4012894:	0001883a 	nop
    }

    return status;
 4012898:	e0bffa17 	ldw	r2,-24(fp)
}        
 401289c:	e037883a 	mov	sp,fp
 40128a0:	dfc00117 	ldw	ra,4(sp)
 40128a4:	df000017 	ldw	fp,0(sp)
 40128a8:	dec00204 	addi	sp,sp,8
 40128ac:	f800283a 	ret

040128b0 <alt_avalon_i2c_master_rx>:
/*receive function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_rx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
 40128b0:	defff704 	addi	sp,sp,-36
 40128b4:	dfc00815 	stw	ra,32(sp)
 40128b8:	df000715 	stw	fp,28(sp)
 40128bc:	df000704 	addi	fp,sp,28
 40128c0:	e13ffc15 	stw	r4,-16(fp)
 40128c4:	e17ffd15 	stw	r5,-12(fp)
 40128c8:	e1bffe15 	stw	r6,-8(fp)
 40128cc:	3805883a 	mov	r2,r7
 40128d0:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 40128d4:	0089c404 	movi	r2,10000
 40128d8:	e0bffb15 	stw	r2,-20(fp)
    
    if (use_interrupts) 
 40128dc:	e0bfff03 	ldbu	r2,-4(fp)
 40128e0:	10003426 	beq	r2,zero,40129b4 <alt_avalon_i2c_master_rx+0x104>
    {
      while (retry--) 
 40128e4:	00001706 	br	4012944 <alt_avalon_i2c_master_rx+0x94>
      {
        if (retry<10) alt_busy_sleep(10000);      
 40128e8:	e0bffb17 	ldw	r2,-20(fp)
 40128ec:	108002a8 	cmpgeui	r2,r2,10
 40128f0:	1000021e 	bne	r2,zero,40128fc <alt_avalon_i2c_master_rx+0x4c>
 40128f4:	0109c404 	movi	r4,10000
 40128f8:	40145500 	call	4014550 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
 40128fc:	00800044 	movi	r2,1
 4012900:	d8800015 	stw	r2,0(sp)
 4012904:	000f883a 	mov	r7,zero
 4012908:	e1bffe17 	ldw	r6,-8(fp)
 401290c:	e17ffd17 	ldw	r5,-12(fp)
 4012910:	e13ffc17 	ldw	r4,-16(fp)
 4012914:	40131900 	call	4013190 <alt_avalon_i2c_master_receive_using_interrupts>
 4012918:	e0bffa15 	stw	r2,-24(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 401291c:	e0bffa17 	ldw	r2,-24(fp)
 4012920:	10bffea0 	cmpeqi	r2,r2,-6
 4012924:	1000061e 	bne	r2,zero,4012940 <alt_avalon_i2c_master_rx+0x90>
 4012928:	e0bffa17 	ldw	r2,-24(fp)
 401292c:	10bffee0 	cmpeqi	r2,r2,-5
 4012930:	1000031e 	bne	r2,zero,4012940 <alt_avalon_i2c_master_rx+0x90>
 4012934:	e0bffa17 	ldw	r2,-24(fp)
 4012938:	10bffe58 	cmpnei	r2,r2,-7
 401293c:	1000221e 	bne	r2,zero,40129c8 <alt_avalon_i2c_master_rx+0x118>
 4012940:	0001883a 	nop
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts) 
    {
      while (retry--) 
 4012944:	e0bffb17 	ldw	r2,-20(fp)
 4012948:	10ffffc4 	addi	r3,r2,-1
 401294c:	e0fffb15 	stw	r3,-20(fp)
 4012950:	103fe51e 	bne	r2,zero,40128e8 <__alt_data_end+0xfc0128e8>
 4012954:	00001f06 	br	40129d4 <alt_avalon_i2c_master_rx+0x124>
    }
    else
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
 4012958:	e0bffb17 	ldw	r2,-20(fp)
 401295c:	108002a8 	cmpgeui	r2,r2,10
 4012960:	1000021e 	bne	r2,zero,401296c <alt_avalon_i2c_master_rx+0xbc>
 4012964:	0109c404 	movi	r4,10000
 4012968:	40145500 	call	4014550 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
 401296c:	00800044 	movi	r2,1
 4012970:	d8800015 	stw	r2,0(sp)
 4012974:	000f883a 	mov	r7,zero
 4012978:	e1bffe17 	ldw	r6,-8(fp)
 401297c:	e17ffd17 	ldw	r5,-12(fp)
 4012980:	e13ffc17 	ldw	r4,-16(fp)
 4012984:	4012f800 	call	4012f80 <alt_avalon_i2c_master_receive>
 4012988:	e0bffa15 	stw	r2,-24(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 401298c:	e0bffa17 	ldw	r2,-24(fp)
 4012990:	10bffea0 	cmpeqi	r2,r2,-6
 4012994:	1000061e 	bne	r2,zero,40129b0 <alt_avalon_i2c_master_rx+0x100>
 4012998:	e0bffa17 	ldw	r2,-24(fp)
 401299c:	10bffee0 	cmpeqi	r2,r2,-5
 40129a0:	1000031e 	bne	r2,zero,40129b0 <alt_avalon_i2c_master_rx+0x100>
 40129a4:	e0bffa17 	ldw	r2,-24(fp)
 40129a8:	10bffe58 	cmpnei	r2,r2,-7
 40129ac:	1000081e 	bne	r2,zero,40129d0 <alt_avalon_i2c_master_rx+0x120>
 40129b0:	0001883a 	nop
        break;
      }
    }
    else
    {
      while (retry--) 
 40129b4:	e0bffb17 	ldw	r2,-20(fp)
 40129b8:	10ffffc4 	addi	r3,r2,-1
 40129bc:	e0fffb15 	stw	r3,-20(fp)
 40129c0:	103fe51e 	bne	r2,zero,4012958 <__alt_data_end+0xfc012958>
 40129c4:	00000306 	br	40129d4 <alt_avalon_i2c_master_rx+0x124>
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
        break;
 40129c8:	0001883a 	nop
 40129cc:	00000106 	br	40129d4 <alt_avalon_i2c_master_rx+0x124>
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
        break;
 40129d0:	0001883a 	nop
      }
    }
    
    return status;
 40129d4:	e0bffa17 	ldw	r2,-24(fp)
}        
 40129d8:	e037883a 	mov	sp,fp
 40129dc:	dfc00117 	ldw	ra,4(sp)
 40129e0:	df000017 	ldw	fp,0(sp)
 40129e4:	dec00204 	addi	sp,sp,8
 40129e8:	f800283a 	ret

040129ec <alt_avalon_i2c_master_tx_rx>:
                                       const alt_u8 * txbuffer,
                                       const alt_u32 txsize,
                                       alt_u8 * rxbuffer,
                                       const alt_u32 rxsize,
                                       const alt_u8 use_interrupts)                                       
{
 40129ec:	defff604 	addi	sp,sp,-40
 40129f0:	dfc00915 	stw	ra,36(sp)
 40129f4:	df000815 	stw	fp,32(sp)
 40129f8:	df000804 	addi	fp,sp,32
 40129fc:	e13ffb15 	stw	r4,-20(fp)
 4012a00:	e17ffc15 	stw	r5,-16(fp)
 4012a04:	e1bffd15 	stw	r6,-12(fp)
 4012a08:	e1fffe15 	stw	r7,-8(fp)
 4012a0c:	e0800317 	ldw	r2,12(fp)
 4012a10:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 4012a14:	0089c404 	movi	r2,10000
 4012a18:	e0bffa15 	stw	r2,-24(fp)
    
    if (use_interrupts)
 4012a1c:	e0bfff03 	ldbu	r2,-4(fp)
 4012a20:	10005626 	beq	r2,zero,4012b7c <alt_avalon_i2c_master_tx_rx+0x190>
    {
      while (retry--) 
 4012a24:	00002806 	br	4012ac8 <alt_avalon_i2c_master_tx_rx+0xdc>
      {
        if (retry<10) alt_busy_sleep(10000);      
 4012a28:	e0bffa17 	ldw	r2,-24(fp)
 4012a2c:	108002a8 	cmpgeui	r2,r2,10
 4012a30:	1000021e 	bne	r2,zero,4012a3c <alt_avalon_i2c_master_tx_rx+0x50>
 4012a34:	0109c404 	movi	r4,10000
 4012a38:	40145500 	call	4014550 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
 4012a3c:	d8000015 	stw	zero,0(sp)
 4012a40:	000f883a 	mov	r7,zero
 4012a44:	e1bffd17 	ldw	r6,-12(fp)
 4012a48:	e17ffc17 	ldw	r5,-16(fp)
 4012a4c:	e13ffb17 	ldw	r4,-20(fp)
 4012a50:	4012d740 	call	4012d74 <alt_avalon_i2c_master_transmit_using_interrupts>
 4012a54:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 4012a58:	e0bff917 	ldw	r2,-28(fp)
 4012a5c:	10bffea0 	cmpeqi	r2,r2,-6
 4012a60:	1000191e 	bne	r2,zero,4012ac8 <alt_avalon_i2c_master_tx_rx+0xdc>
 4012a64:	e0bff917 	ldw	r2,-28(fp)
 4012a68:	10bffee0 	cmpeqi	r2,r2,-5
 4012a6c:	1000161e 	bne	r2,zero,4012ac8 <alt_avalon_i2c_master_tx_rx+0xdc>
 4012a70:	e0bff917 	ldw	r2,-28(fp)
 4012a74:	10bffe58 	cmpnei	r2,r2,-7
 4012a78:	1000011e 	bne	r2,zero,4012a80 <alt_avalon_i2c_master_tx_rx+0x94>
 4012a7c:	00001206 	br	4012ac8 <alt_avalon_i2c_master_tx_rx+0xdc>
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
 4012a80:	00800044 	movi	r2,1
 4012a84:	d8800015 	stw	r2,0(sp)
 4012a88:	01c00044 	movi	r7,1
 4012a8c:	e1800217 	ldw	r6,8(fp)
 4012a90:	e17ffe17 	ldw	r5,-8(fp)
 4012a94:	e13ffb17 	ldw	r4,-20(fp)
 4012a98:	40131900 	call	4013190 <alt_avalon_i2c_master_receive_using_interrupts>
 4012a9c:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 4012aa0:	e0bff917 	ldw	r2,-28(fp)
 4012aa4:	10bffea0 	cmpeqi	r2,r2,-6
 4012aa8:	1000061e 	bne	r2,zero,4012ac4 <alt_avalon_i2c_master_tx_rx+0xd8>
 4012aac:	e0bff917 	ldw	r2,-28(fp)
 4012ab0:	10bffee0 	cmpeqi	r2,r2,-5
 4012ab4:	1000031e 	bne	r2,zero,4012ac4 <alt_avalon_i2c_master_tx_rx+0xd8>
 4012ab8:	e0bff917 	ldw	r2,-28(fp)
 4012abc:	10bffe58 	cmpnei	r2,r2,-7
 4012ac0:	1000331e 	bne	r2,zero,4012b90 <alt_avalon_i2c_master_tx_rx+0x1a4>
 4012ac4:	0001883a 	nop
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts)
    {
      while (retry--) 
 4012ac8:	e0bffa17 	ldw	r2,-24(fp)
 4012acc:	10ffffc4 	addi	r3,r2,-1
 4012ad0:	e0fffa15 	stw	r3,-24(fp)
 4012ad4:	103fd41e 	bne	r2,zero,4012a28 <__alt_data_end+0xfc012a28>
 4012ad8:	00003006 	br	4012b9c <alt_avalon_i2c_master_tx_rx+0x1b0>
    }
    else 
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
 4012adc:	e0bffa17 	ldw	r2,-24(fp)
 4012ae0:	108002a8 	cmpgeui	r2,r2,10
 4012ae4:	1000021e 	bne	r2,zero,4012af0 <alt_avalon_i2c_master_tx_rx+0x104>
 4012ae8:	0109c404 	movi	r4,10000
 4012aec:	40145500 	call	4014550 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
 4012af0:	d8000015 	stw	zero,0(sp)
 4012af4:	000f883a 	mov	r7,zero
 4012af8:	e1bffd17 	ldw	r6,-12(fp)
 4012afc:	e17ffc17 	ldw	r5,-16(fp)
 4012b00:	e13ffb17 	ldw	r4,-20(fp)
 4012b04:	4012bb40 	call	4012bb4 <alt_avalon_i2c_master_transmit>
 4012b08:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 4012b0c:	e0bff917 	ldw	r2,-28(fp)
 4012b10:	10bffea0 	cmpeqi	r2,r2,-6
 4012b14:	1000191e 	bne	r2,zero,4012b7c <alt_avalon_i2c_master_tx_rx+0x190>
 4012b18:	e0bff917 	ldw	r2,-28(fp)
 4012b1c:	10bffee0 	cmpeqi	r2,r2,-5
 4012b20:	1000161e 	bne	r2,zero,4012b7c <alt_avalon_i2c_master_tx_rx+0x190>
 4012b24:	e0bff917 	ldw	r2,-28(fp)
 4012b28:	10bffe58 	cmpnei	r2,r2,-7
 4012b2c:	1000011e 	bne	r2,zero,4012b34 <alt_avalon_i2c_master_tx_rx+0x148>
 4012b30:	00001206 	br	4012b7c <alt_avalon_i2c_master_tx_rx+0x190>

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
 4012b34:	00800044 	movi	r2,1
 4012b38:	d8800015 	stw	r2,0(sp)
 4012b3c:	01c00044 	movi	r7,1
 4012b40:	e1800217 	ldw	r6,8(fp)
 4012b44:	e17ffe17 	ldw	r5,-8(fp)
 4012b48:	e13ffb17 	ldw	r4,-20(fp)
 4012b4c:	4012f800 	call	4012f80 <alt_avalon_i2c_master_receive>
 4012b50:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 4012b54:	e0bff917 	ldw	r2,-28(fp)
 4012b58:	10bffea0 	cmpeqi	r2,r2,-6
 4012b5c:	1000061e 	bne	r2,zero,4012b78 <alt_avalon_i2c_master_tx_rx+0x18c>
 4012b60:	e0bff917 	ldw	r2,-28(fp)
 4012b64:	10bffee0 	cmpeqi	r2,r2,-5
 4012b68:	1000031e 	bne	r2,zero,4012b78 <alt_avalon_i2c_master_tx_rx+0x18c>
 4012b6c:	e0bff917 	ldw	r2,-28(fp)
 4012b70:	10bffe58 	cmpnei	r2,r2,-7
 4012b74:	1000081e 	bne	r2,zero,4012b98 <alt_avalon_i2c_master_tx_rx+0x1ac>
 4012b78:	0001883a 	nop
        break;
      }
    }
    else 
    {
      while (retry--) 
 4012b7c:	e0bffa17 	ldw	r2,-24(fp)
 4012b80:	10ffffc4 	addi	r3,r2,-1
 4012b84:	e0fffa15 	stw	r3,-24(fp)
 4012b88:	103fd41e 	bne	r2,zero,4012adc <__alt_data_end+0xfc012adc>
 4012b8c:	00000306 	br	4012b9c <alt_avalon_i2c_master_tx_rx+0x1b0>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        break;
 4012b90:	0001883a 	nop
 4012b94:	00000106 	br	4012b9c <alt_avalon_i2c_master_tx_rx+0x1b0>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        break;
 4012b98:	0001883a 	nop
      }
    }
    
    return status;
 4012b9c:	e0bff917 	ldw	r2,-28(fp)
}                                       
 4012ba0:	e037883a 	mov	sp,fp
 4012ba4:	dfc00117 	ldw	ra,4(sp)
 4012ba8:	df000017 	ldw	fp,0(sp)
 4012bac:	dec00204 	addi	sp,sp,8
 4012bb0:	f800283a 	ret

04012bb4 <alt_avalon_i2c_master_transmit>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
 4012bb4:	defff704 	addi	sp,sp,-36
 4012bb8:	dfc00815 	stw	ra,32(sp)
 4012bbc:	df000715 	stw	fp,28(sp)
 4012bc0:	df000704 	addi	fp,sp,28
 4012bc4:	e13ffb15 	stw	r4,-20(fp)
 4012bc8:	e17ffc15 	stw	r5,-16(fp)
 4012bcc:	e1bffd15 	stw	r6,-12(fp)
 4012bd0:	3807883a 	mov	r3,r7
 4012bd4:	e0800217 	ldw	r2,8(fp)
 4012bd8:	e0fffe05 	stb	r3,-8(fp)
 4012bdc:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 4012be0:	e03ffa15 	stw	zero,-24(fp)
    alt_u32 timeout=size * 10000;
 4012be4:	0149c404 	movi	r5,10000
 4012be8:	e13ffd17 	ldw	r4,-12(fp)
 4012bec:	40034280 	call	4003428 <__mulsi3>
 4012bf0:	e0bff915 	stw	r2,-28(fp)
    
    if (size==0)
 4012bf4:	e0bffd17 	ldw	r2,-12(fp)
 4012bf8:	1000021e 	bne	r2,zero,4012c04 <alt_avalon_i2c_master_transmit+0x50>
    {
      return ALT_AVALON_I2C_SUCCESS;
 4012bfc:	0005883a 	mov	r2,zero
 4012c00:	00005706 	br	4012d60 <alt_avalon_i2c_master_transmit+0x1ac>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 4012c04:	e0bffe03 	ldbu	r2,-8(fp)
 4012c08:	10000a1e 	bne	r2,zero,4012c34 <alt_avalon_i2c_master_transmit+0x80>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 4012c0c:	e13ffb17 	ldw	r4,-20(fp)
 4012c10:	4011e300 	call	4011e30 <alt_avalon_i2c_enable>
 4012c14:	e0bffa15 	stw	r2,-24(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 4012c18:	e0bffa17 	ldw	r2,-24(fp)
 4012c1c:	10000226 	beq	r2,zero,4012c28 <alt_avalon_i2c_master_transmit+0x74>
      {
        return status;
 4012c20:	e0bffa17 	ldw	r2,-24(fp)
 4012c24:	00004e06 	br	4012d60 <alt_avalon_i2c_master_transmit+0x1ac>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4012c28:	01400704 	movi	r5,28
 4012c2c:	e13ffb17 	ldw	r4,-20(fp)
 4012c30:	401341c0 	call	401341c <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
 4012c34:	e0bffe03 	ldbu	r2,-8(fp)
 4012c38:	100d883a 	mov	r6,r2
 4012c3c:	000b883a 	mov	r5,zero
 4012c40:	e13ffb17 	ldw	r4,-20(fp)
 4012c44:	40124980 	call	4012498 <alt_avalon_i2c_send_address>
 4012c48:	e0bffa15 	stw	r2,-24(fp)
      
    if (status == ALT_AVALON_I2C_SUCCESS)
 4012c4c:	e0bffa17 	ldw	r2,-24(fp)
 4012c50:	1000271e 	bne	r2,zero,4012cf0 <alt_avalon_i2c_master_transmit+0x13c>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 4012c54:	00000f06 	br	4012c94 <alt_avalon_i2c_master_transmit+0xe0>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 4012c58:	e0bffc17 	ldw	r2,-16(fp)
 4012c5c:	10800003 	ldbu	r2,0(r2)
 4012c60:	10803fcc 	andi	r2,r2,255
 4012c64:	000f883a 	mov	r7,zero
 4012c68:	000d883a 	mov	r6,zero
 4012c6c:	100b883a 	mov	r5,r2
 4012c70:	e13ffb17 	ldw	r4,-20(fp)
 4012c74:	40123b40 	call	40123b4 <alt_avalon_i2c_cmd_write>
 4012c78:	e0bffa15 	stw	r2,-24(fp)
            
            ++buffer;
 4012c7c:	e0bffc17 	ldw	r2,-16(fp)
 4012c80:	10800044 	addi	r2,r2,1
 4012c84:	e0bffc15 	stw	r2,-16(fp)
            --size;
 4012c88:	e0bffd17 	ldw	r2,-12(fp)
 4012c8c:	10bfffc4 	addi	r2,r2,-1
 4012c90:	e0bffd15 	stw	r2,-12(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
      
    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 4012c94:	e0bffd17 	ldw	r2,-12(fp)
 4012c98:	108000b0 	cmpltui	r2,r2,2
 4012c9c:	1000021e 	bne	r2,zero,4012ca8 <alt_avalon_i2c_master_transmit+0xf4>
 4012ca0:	e0bffa17 	ldw	r2,-24(fp)
 4012ca4:	103fec26 	beq	r2,zero,4012c58 <__alt_data_end+0xfc012c58>
            ++buffer;
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 4012ca8:	e0bffa17 	ldw	r2,-24(fp)
 4012cac:	1000101e 	bne	r2,zero,4012cf0 <alt_avalon_i2c_master_transmit+0x13c>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 4012cb0:	e0bffc17 	ldw	r2,-16(fp)
 4012cb4:	10800003 	ldbu	r2,0(r2)
 4012cb8:	10803fcc 	andi	r2,r2,255
 4012cbc:	e0ffff03 	ldbu	r3,-4(fp)
 4012cc0:	180f883a 	mov	r7,r3
 4012cc4:	000d883a 	mov	r6,zero
 4012cc8:	100b883a 	mov	r5,r2
 4012ccc:	e13ffb17 	ldw	r4,-20(fp)
 4012cd0:	40123b40 	call	40123b4 <alt_avalon_i2c_cmd_write>
 4012cd4:	e0bffa15 	stw	r2,-24(fp)

            ++buffer;
 4012cd8:	e0bffc17 	ldw	r2,-16(fp)
 4012cdc:	10800044 	addi	r2,r2,1
 4012ce0:	e0bffc15 	stw	r2,-16(fp)
            --size;
 4012ce4:	e0bffd17 	ldw	r2,-12(fp)
 4012ce8:	10bfffc4 	addi	r2,r2,-1
 4012cec:	e0bffd15 	stw	r2,-12(fp)
        }
    }
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
 4012cf0:	e0bfff03 	ldbu	r2,-4(fp)
 4012cf4:	1000101e 	bne	r2,zero,4012d38 <alt_avalon_i2c_master_transmit+0x184>
 4012cf8:	e0bffa17 	ldw	r2,-24(fp)
 4012cfc:	10001726 	beq	r2,zero,4012d5c <alt_avalon_i2c_master_transmit+0x1a8>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 4012d00:	00000d06 	br	4012d38 <alt_avalon_i2c_master_transmit+0x184>
        {
            if (timeout<10) alt_busy_sleep(10000);
 4012d04:	e0bff917 	ldw	r2,-28(fp)
 4012d08:	108002a8 	cmpgeui	r2,r2,10
 4012d0c:	1000021e 	bne	r2,zero,4012d18 <alt_avalon_i2c_master_transmit+0x164>
 4012d10:	0109c404 	movi	r4,10000
 4012d14:	40145500 	call	4014550 <alt_busy_sleep>
            if (--timeout == 0)
 4012d18:	e0bff917 	ldw	r2,-28(fp)
 4012d1c:	10bfffc4 	addi	r2,r2,-1
 4012d20:	e0bff915 	stw	r2,-28(fp)
 4012d24:	e0bff917 	ldw	r2,-28(fp)
 4012d28:	1000031e 	bne	r2,zero,4012d38 <alt_avalon_i2c_master_transmit+0x184>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 4012d2c:	00bfff84 	movi	r2,-2
 4012d30:	e0bffa15 	stw	r2,-24(fp)
               break;
 4012d34:	00000306 	br	4012d44 <alt_avalon_i2c_master_transmit+0x190>
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 4012d38:	e13ffb17 	ldw	r4,-20(fp)
 4012d3c:	40122200 	call	4012220 <alt_avalon_i2c_is_busy>
 4012d40:	103ff01e 	bne	r2,zero,4012d04 <__alt_data_end+0xfc012d04>
               break;
            }
        }
     
        /*check for a nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);
 4012d44:	e0bffa04 	addi	r2,fp,-24
 4012d48:	100b883a 	mov	r5,r2
 4012d4c:	e13ffb17 	ldw	r4,-20(fp)
 4012d50:	40125f40 	call	40125f4 <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 4012d54:	e13ffb17 	ldw	r4,-20(fp)
 4012d58:	4011ec80 	call	4011ec8 <alt_avalon_i2c_disable>
    }


    return status;
 4012d5c:	e0bffa17 	ldw	r2,-24(fp)
}
 4012d60:	e037883a 	mov	sp,fp
 4012d64:	dfc00117 	ldw	ra,4(sp)
 4012d68:	df000017 	ldw	fp,0(sp)
 4012d6c:	dec00204 	addi	sp,sp,8
 4012d70:	f800283a 	ret

04012d74 <alt_avalon_i2c_master_transmit_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
 4012d74:	defff604 	addi	sp,sp,-40
 4012d78:	dfc00915 	stw	ra,36(sp)
 4012d7c:	df000815 	stw	fp,32(sp)
 4012d80:	df000804 	addi	fp,sp,32
 4012d84:	e13ffb15 	stw	r4,-20(fp)
 4012d88:	e17ffc15 	stw	r5,-16(fp)
 4012d8c:	e1bffd15 	stw	r6,-12(fp)
 4012d90:	3807883a 	mov	r3,r7
 4012d94:	e0800217 	ldw	r2,8(fp)
 4012d98:	e0fffe05 	stb	r3,-8(fp)
 4012d9c:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 4012da0:	e03ff815 	stw	zero,-32(fp)
    alt_u32 timeout=size*10000;
 4012da4:	0149c404 	movi	r5,10000
 4012da8:	e13ffd17 	ldw	r4,-12(fp)
 4012dac:	40034280 	call	4003428 <__mulsi3>
 4012db0:	e0bff915 	stw	r2,-28(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
 4012db4:	e0bffb17 	ldw	r2,-20(fp)
 4012db8:	10800717 	ldw	r2,28(r2)
 4012dbc:	e0bffa15 	stw	r2,-24(fp)
    
    if (size==0)
 4012dc0:	e0bffd17 	ldw	r2,-12(fp)
 4012dc4:	1000021e 	bne	r2,zero,4012dd0 <alt_avalon_i2c_master_transmit_using_interrupts+0x5c>
    {
      return ALT_AVALON_I2C_SUCCESS;
 4012dc8:	0005883a 	mov	r2,zero
 4012dcc:	00006706 	br	4012f6c <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
    }
    
    /*IS the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
 4012dd0:	e0bffb17 	ldw	r2,-20(fp)
 4012dd4:	10c00617 	ldw	r3,24(r2)
 4012dd8:	00810074 	movhi	r2,1025
 4012ddc:	1086ad04 	addi	r2,r2,6836
 4012de0:	18800226 	beq	r3,r2,4012dec <alt_avalon_i2c_master_transmit_using_interrupts+0x78>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
 4012de4:	00bfff44 	movi	r2,-3
 4012de8:	00006006 	br	4012f6c <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 4012dec:	e0bffe03 	ldbu	r2,-8(fp)
 4012df0:	10000a1e 	bne	r2,zero,4012e1c <alt_avalon_i2c_master_transmit_using_interrupts+0xa8>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 4012df4:	e13ffb17 	ldw	r4,-20(fp)
 4012df8:	4011e300 	call	4011e30 <alt_avalon_i2c_enable>
 4012dfc:	e0bff815 	stw	r2,-32(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 4012e00:	e0bff817 	ldw	r2,-32(fp)
 4012e04:	10000226 	beq	r2,zero,4012e10 <alt_avalon_i2c_master_transmit_using_interrupts+0x9c>
      {
        return status;
 4012e08:	e0bff817 	ldw	r2,-32(fp)
 4012e0c:	00005706 	br	4012f6c <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4012e10:	01400704 	movi	r5,28
 4012e14:	e13ffb17 	ldw	r4,-20(fp)
 4012e18:	401341c0 	call	401341c <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
 4012e1c:	e0bffe03 	ldbu	r2,-8(fp)
 4012e20:	100d883a 	mov	r6,r2
 4012e24:	000b883a 	mov	r5,zero
 4012e28:	e13ffb17 	ldw	r4,-20(fp)
 4012e2c:	40124980 	call	4012498 <alt_avalon_i2c_send_address>
 4012e30:	e0bff815 	stw	r2,-32(fp)
        
    if (status == ALT_AVALON_I2C_SUCCESS)
 4012e34:	e0bff817 	ldw	r2,-32(fp)
 4012e38:	1000271e 	bne	r2,zero,4012ed8 <alt_avalon_i2c_master_transmit_using_interrupts+0x164>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 4012e3c:	00000f06 	br	4012e7c <alt_avalon_i2c_master_transmit_using_interrupts+0x108>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 4012e40:	e0bffc17 	ldw	r2,-16(fp)
 4012e44:	10800003 	ldbu	r2,0(r2)
 4012e48:	10803fcc 	andi	r2,r2,255
 4012e4c:	000f883a 	mov	r7,zero
 4012e50:	000d883a 	mov	r6,zero
 4012e54:	100b883a 	mov	r5,r2
 4012e58:	e13ffb17 	ldw	r4,-20(fp)
 4012e5c:	40123b40 	call	40123b4 <alt_avalon_i2c_cmd_write>
 4012e60:	e0bff815 	stw	r2,-32(fp)
            
            ++buffer;
 4012e64:	e0bffc17 	ldw	r2,-16(fp)
 4012e68:	10800044 	addi	r2,r2,1
 4012e6c:	e0bffc15 	stw	r2,-16(fp)
            --size;
 4012e70:	e0bffd17 	ldw	r2,-12(fp)
 4012e74:	10bfffc4 	addi	r2,r2,-1
 4012e78:	e0bffd15 	stw	r2,-12(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
        
    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 4012e7c:	e0bffd17 	ldw	r2,-12(fp)
 4012e80:	108000b0 	cmpltui	r2,r2,2
 4012e84:	1000021e 	bne	r2,zero,4012e90 <alt_avalon_i2c_master_transmit_using_interrupts+0x11c>
 4012e88:	e0bff817 	ldw	r2,-32(fp)
 4012e8c:	103fec26 	beq	r2,zero,4012e40 <__alt_data_end+0xfc012e40>
            ++buffer;
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 4012e90:	e0bff817 	ldw	r2,-32(fp)
 4012e94:	1000101e 	bne	r2,zero,4012ed8 <alt_avalon_i2c_master_transmit_using_interrupts+0x164>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 4012e98:	e0bffc17 	ldw	r2,-16(fp)
 4012e9c:	10800003 	ldbu	r2,0(r2)
 4012ea0:	10803fcc 	andi	r2,r2,255
 4012ea4:	e0ffff03 	ldbu	r3,-4(fp)
 4012ea8:	180f883a 	mov	r7,r3
 4012eac:	000d883a 	mov	r6,zero
 4012eb0:	100b883a 	mov	r5,r2
 4012eb4:	e13ffb17 	ldw	r4,-20(fp)
 4012eb8:	40123b40 	call	40123b4 <alt_avalon_i2c_cmd_write>
 4012ebc:	e0bff815 	stw	r2,-32(fp)

            ++buffer;
 4012ec0:	e0bffc17 	ldw	r2,-16(fp)
 4012ec4:	10800044 	addi	r2,r2,1
 4012ec8:	e0bffc15 	stw	r2,-16(fp)
            --size;
 4012ecc:	e0bffd17 	ldw	r2,-12(fp)
 4012ed0:	10bfffc4 	addi	r2,r2,-1
 4012ed4:	e0bffd15 	stw	r2,-12(fp)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
 4012ed8:	e0bff817 	ldw	r2,-32(fp)
 4012edc:	10001426 	beq	r2,zero,4012f30 <alt_avalon_i2c_master_transmit_using_interrupts+0x1bc>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 4012ee0:	00000d06 	br	4012f18 <alt_avalon_i2c_master_transmit_using_interrupts+0x1a4>
        {
            if (timeout<10) alt_busy_sleep(10000);        
 4012ee4:	e0bff917 	ldw	r2,-28(fp)
 4012ee8:	108002a8 	cmpgeui	r2,r2,10
 4012eec:	1000021e 	bne	r2,zero,4012ef8 <alt_avalon_i2c_master_transmit_using_interrupts+0x184>
 4012ef0:	0109c404 	movi	r4,10000
 4012ef4:	40145500 	call	4014550 <alt_busy_sleep>
            if (--timeout == 0)
 4012ef8:	e0bff917 	ldw	r2,-28(fp)
 4012efc:	10bfffc4 	addi	r2,r2,-1
 4012f00:	e0bff915 	stw	r2,-28(fp)
 4012f04:	e0bff917 	ldw	r2,-28(fp)
 4012f08:	1000031e 	bne	r2,zero,4012f18 <alt_avalon_i2c_master_transmit_using_interrupts+0x1a4>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 4012f0c:	00bfff84 	movi	r2,-2
 4012f10:	e0bff815 	stw	r2,-32(fp)
               break;
 4012f14:	00000306 	br	4012f24 <alt_avalon_i2c_master_transmit_using_interrupts+0x1b0>
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 4012f18:	e13ffb17 	ldw	r4,-20(fp)
 4012f1c:	40122200 	call	4012220 <alt_avalon_i2c_is_busy>
 4012f20:	103ff01e 	bne	r2,zero,4012ee4 <__alt_data_end+0xfc012ee4>
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 4012f24:	e13ffb17 	ldw	r4,-20(fp)
 4012f28:	4011ec80 	call	4011ec8 <alt_avalon_i2c_disable>
 4012f2c:	00000e06 	br	4012f68 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f4>
    }
    else
    {
       if (issue_stop)
 4012f30:	e0bfff03 	ldbu	r2,-4(fp)
 4012f34:	10000c26 	beq	r2,zero,4012f68 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f4>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4012f38:	01400704 	movi	r5,28
 4012f3c:	e13ffb17 	ldw	r4,-20(fp)
 4012f40:	401341c0 	call	401341c <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_tfr_cmd_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_TFR_CMD_FIFO_EMPTY);
 4012f44:	000b883a 	mov	r5,zero
 4012f48:	e13ffb17 	ldw	r4,-20(fp)
 4012f4c:	40136640 	call	4013664 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
         /* set the interrupt transaction busy bit */
         irq_data->irq_busy=1;
 4012f50:	e0bffa17 	ldw	r2,-24(fp)
 4012f54:	00c00044 	movi	r3,1
 4012f58:	10c00215 	stw	r3,8(r2)
         /* enable the TX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_TX_READY_EN_MSK);
 4012f5c:	01400044 	movi	r5,1
 4012f60:	e13ffb17 	ldw	r4,-20(fp)
 4012f64:	40134c00 	call	40134c0 <alt_avalon_i2c_int_enable>
       }
    }
    
    return status;
 4012f68:	e0bff817 	ldw	r2,-32(fp)
}
 4012f6c:	e037883a 	mov	sp,fp
 4012f70:	dfc00117 	ldw	ra,4(sp)
 4012f74:	df000017 	ldw	fp,0(sp)
 4012f78:	dec00204 	addi	sp,sp,8
 4012f7c:	f800283a 	ret

04012f80 <alt_avalon_i2c_master_receive>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
 4012f80:	defff404 	addi	sp,sp,-48
 4012f84:	dfc00b15 	stw	ra,44(sp)
 4012f88:	df000a15 	stw	fp,40(sp)
 4012f8c:	df000a04 	addi	fp,sp,40
 4012f90:	e13ffb15 	stw	r4,-20(fp)
 4012f94:	e17ffc15 	stw	r5,-16(fp)
 4012f98:	e1bffd15 	stw	r6,-12(fp)
 4012f9c:	3807883a 	mov	r3,r7
 4012fa0:	e0800217 	ldw	r2,8(fp)
 4012fa4:	e0fffe05 	stb	r3,-8(fp)
 4012fa8:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 4012fac:	e03ff915 	stw	zero,-28(fp)
    alt_u32 timeout;
    alt_u32 bytes_read=0;
 4012fb0:	e03ff715 	stw	zero,-36(fp)
    alt_u32 bytes_written=0;
 4012fb4:	e03ff815 	stw	zero,-32(fp)
    alt_u32 temp_bytes_read;
    
    if (size==0)
 4012fb8:	e0bffd17 	ldw	r2,-12(fp)
 4012fbc:	1000021e 	bne	r2,zero,4012fc8 <alt_avalon_i2c_master_receive+0x48>
    {
      return ALT_AVALON_I2C_SUCCESS;
 4012fc0:	0005883a 	mov	r2,zero
 4012fc4:	00006d06 	br	401317c <alt_avalon_i2c_master_receive+0x1fc>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 4012fc8:	e0bffe03 	ldbu	r2,-8(fp)
 4012fcc:	10000a1e 	bne	r2,zero,4012ff8 <alt_avalon_i2c_master_receive+0x78>
    {
       /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 4012fd0:	e13ffb17 	ldw	r4,-20(fp)
 4012fd4:	4011e300 	call	4011e30 <alt_avalon_i2c_enable>
 4012fd8:	e0bff915 	stw	r2,-28(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 4012fdc:	e0bff917 	ldw	r2,-28(fp)
 4012fe0:	10000226 	beq	r2,zero,4012fec <alt_avalon_i2c_master_receive+0x6c>
      {
        return status;
 4012fe4:	e0bff917 	ldw	r2,-28(fp)
 4012fe8:	00006406 	br	401317c <alt_avalon_i2c_master_receive+0x1fc>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4012fec:	01400704 	movi	r5,28
 4012ff0:	e13ffb17 	ldw	r4,-20(fp)
 4012ff4:	401341c0 	call	401341c <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
 4012ff8:	e0bffe03 	ldbu	r2,-8(fp)
 4012ffc:	100d883a 	mov	r6,r2
 4013000:	01400044 	movi	r5,1
 4013004:	e13ffb17 	ldw	r4,-20(fp)
 4013008:	40124980 	call	4012498 <alt_avalon_i2c_send_address>
 401300c:	e0bff915 	stw	r2,-28(fp)

    if (status == ALT_AVALON_I2C_SUCCESS)
 4013010:	e0bff917 	ldw	r2,-28(fp)
 4013014:	1000341e 	bne	r2,zero,40130e8 <alt_avalon_i2c_master_receive+0x168>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 4013018:	00001906 	br	4013080 <alt_avalon_i2c_master_receive+0x100>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 401301c:	000f883a 	mov	r7,zero
 4013020:	000d883a 	mov	r6,zero
 4013024:	000b883a 	mov	r5,zero
 4013028:	e13ffb17 	ldw	r4,-20(fp)
 401302c:	40123b40 	call	40123b4 <alt_avalon_i2c_cmd_write>
 4013030:	e0bff915 	stw	r2,-28(fp)
            bytes_written++;
 4013034:	e0bff817 	ldw	r2,-32(fp)
 4013038:	10800044 	addi	r2,r2,1
 401303c:	e0bff815 	stw	r2,-32(fp)
            if (status == ALT_AVALON_I2C_SUCCESS)
 4013040:	e0bff917 	ldw	r2,-28(fp)
 4013044:	10000e1e 	bne	r2,zero,4013080 <alt_avalon_i2c_master_receive+0x100>
            {
               alt_avalon_i2c_rx_read_available(i2c_dev, buffer,0,&temp_bytes_read);
 4013048:	e0bffa04 	addi	r2,fp,-24
 401304c:	100f883a 	mov	r7,r2
 4013050:	000d883a 	mov	r6,zero
 4013054:	e17ffc17 	ldw	r5,-16(fp)
 4013058:	e13ffb17 	ldw	r4,-20(fp)
 401305c:	40122640 	call	4012264 <alt_avalon_i2c_rx_read_available>
               buffer+=temp_bytes_read;
 4013060:	e0bffa17 	ldw	r2,-24(fp)
 4013064:	e0fffc17 	ldw	r3,-16(fp)
 4013068:	1885883a 	add	r2,r3,r2
 401306c:	e0bffc15 	stw	r2,-16(fp)
               bytes_read+=temp_bytes_read;
 4013070:	e0bffa17 	ldw	r2,-24(fp)
 4013074:	e0fff717 	ldw	r3,-36(fp)
 4013078:	1885883a 	add	r2,r3,r2
 401307c:	e0bff715 	stw	r2,-36(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);

    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 4013080:	e0bffd17 	ldw	r2,-12(fp)
 4013084:	10bfffc4 	addi	r2,r2,-1
 4013088:	e0fff817 	ldw	r3,-32(fp)
 401308c:	1880022e 	bgeu	r3,r2,4013098 <alt_avalon_i2c_master_receive+0x118>
 4013090:	e0bff917 	ldw	r2,-28(fp)
 4013094:	103fe126 	beq	r2,zero,401301c <__alt_data_end+0xfc01301c>
               bytes_read+=temp_bytes_read;
            }
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 4013098:	e0bff917 	ldw	r2,-28(fp)
 401309c:	1000121e 	bne	r2,zero,40130e8 <alt_avalon_i2c_master_receive+0x168>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 40130a0:	e0bfff03 	ldbu	r2,-4(fp)
 40130a4:	100f883a 	mov	r7,r2
 40130a8:	000d883a 	mov	r6,zero
 40130ac:	000b883a 	mov	r5,zero
 40130b0:	e13ffb17 	ldw	r4,-20(fp)
 40130b4:	40123b40 	call	40123b4 <alt_avalon_i2c_cmd_write>
 40130b8:	e0bff915 	stw	r2,-28(fp)
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
 40130bc:	00000a06 	br	40130e8 <alt_avalon_i2c_master_receive+0x168>
    {
        status=alt_avalon_i2c_rx_read(i2c_dev, buffer);
 40130c0:	e17ffc17 	ldw	r5,-16(fp)
 40130c4:	e13ffb17 	ldw	r4,-20(fp)
 40130c8:	401230c0 	call	401230c <alt_avalon_i2c_rx_read>
 40130cc:	e0bff915 	stw	r2,-28(fp)
        buffer++;
 40130d0:	e0bffc17 	ldw	r2,-16(fp)
 40130d4:	10800044 	addi	r2,r2,1
 40130d8:	e0bffc15 	stw	r2,-16(fp)
        bytes_read++;
 40130dc:	e0bff717 	ldw	r2,-36(fp)
 40130e0:	10800044 	addi	r2,r2,1
 40130e4:	e0bff715 	stw	r2,-36(fp)
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
 40130e8:	e0fff717 	ldw	r3,-36(fp)
 40130ec:	e0bffd17 	ldw	r2,-12(fp)
 40130f0:	1880022e 	bgeu	r3,r2,40130fc <alt_avalon_i2c_master_receive+0x17c>
 40130f4:	e0bff917 	ldw	r2,-28(fp)
 40130f8:	103ff126 	beq	r2,zero,40130c0 <__alt_data_end+0xfc0130c0>
        buffer++;
        bytes_read++;
    }

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
 40130fc:	e0bfff03 	ldbu	r2,-4(fp)
 4013100:	1000021e 	bne	r2,zero,401310c <alt_avalon_i2c_master_receive+0x18c>
 4013104:	e0bff917 	ldw	r2,-28(fp)
 4013108:	10001b26 	beq	r2,zero,4013178 <alt_avalon_i2c_master_receive+0x1f8>
    {
        timeout=10000 * size;
 401310c:	0149c404 	movi	r5,10000
 4013110:	e13ffd17 	ldw	r4,-12(fp)
 4013114:	40034280 	call	4003428 <__mulsi3>
 4013118:	e0bff615 	stw	r2,-40(fp)
        while (alt_avalon_i2c_is_busy(i2c_dev))
 401311c:	00000d06 	br	4013154 <alt_avalon_i2c_master_receive+0x1d4>
        {
            if (timeout<10) alt_busy_sleep(10000);
 4013120:	e0bff617 	ldw	r2,-40(fp)
 4013124:	108002a8 	cmpgeui	r2,r2,10
 4013128:	1000021e 	bne	r2,zero,4013134 <alt_avalon_i2c_master_receive+0x1b4>
 401312c:	0109c404 	movi	r4,10000
 4013130:	40145500 	call	4014550 <alt_busy_sleep>
            if (--timeout == 0)
 4013134:	e0bff617 	ldw	r2,-40(fp)
 4013138:	10bfffc4 	addi	r2,r2,-1
 401313c:	e0bff615 	stw	r2,-40(fp)
 4013140:	e0bff617 	ldw	r2,-40(fp)
 4013144:	1000031e 	bne	r2,zero,4013154 <alt_avalon_i2c_master_receive+0x1d4>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 4013148:	00bfff84 	movi	r2,-2
 401314c:	e0bff915 	stw	r2,-28(fp)
               break;
 4013150:	00000306 	br	4013160 <alt_avalon_i2c_master_receive+0x1e0>

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
 4013154:	e13ffb17 	ldw	r4,-20(fp)
 4013158:	40122200 	call	4012220 <alt_avalon_i2c_is_busy>
 401315c:	103ff01e 	bne	r2,zero,4013120 <__alt_data_end+0xfc013120>
               break;
            }
        }

        /*check for nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);    
 4013160:	e0bff904 	addi	r2,fp,-28
 4013164:	100b883a 	mov	r5,r2
 4013168:	e13ffb17 	ldw	r4,-20(fp)
 401316c:	40125f40 	call	40125f4 <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 4013170:	e13ffb17 	ldw	r4,-20(fp)
 4013174:	4011ec80 	call	4011ec8 <alt_avalon_i2c_disable>
    }

    return status;
 4013178:	e0bff917 	ldw	r2,-28(fp)
}
 401317c:	e037883a 	mov	sp,fp
 4013180:	dfc00117 	ldw	ra,4(sp)
 4013184:	df000017 	ldw	fp,0(sp)
 4013188:	dec00204 	addi	sp,sp,8
 401318c:	f800283a 	ret

04013190 <alt_avalon_i2c_master_receive_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
 4013190:	defff504 	addi	sp,sp,-44
 4013194:	dfc00a15 	stw	ra,40(sp)
 4013198:	df000915 	stw	fp,36(sp)
 401319c:	df000904 	addi	fp,sp,36
 40131a0:	e13ffb15 	stw	r4,-20(fp)
 40131a4:	e17ffc15 	stw	r5,-16(fp)
 40131a8:	e1bffd15 	stw	r6,-12(fp)
 40131ac:	3807883a 	mov	r3,r7
 40131b0:	e0800217 	ldw	r2,8(fp)
 40131b4:	e0fffe05 	stb	r3,-8(fp)
 40131b8:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 40131bc:	e03ff715 	stw	zero,-36(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
 40131c0:	e0bffb17 	ldw	r2,-20(fp)
 40131c4:	10800717 	ldw	r2,28(r2)
 40131c8:	e0bffa15 	stw	r2,-24(fp)
    alt_u32 timeout;
    alt_u32 bytes_written=0;
 40131cc:	e03ff915 	stw	zero,-28(fp)
    
    if (size==0)
 40131d0:	e0bffd17 	ldw	r2,-12(fp)
 40131d4:	1000021e 	bne	r2,zero,40131e0 <alt_avalon_i2c_master_receive_using_interrupts+0x50>
    {
      return ALT_AVALON_I2C_SUCCESS;
 40131d8:	0005883a 	mov	r2,zero
 40131dc:	00006306 	br	401336c <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
    }
    
    /*Is the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
 40131e0:	e0bffb17 	ldw	r2,-20(fp)
 40131e4:	10c00617 	ldw	r3,24(r2)
 40131e8:	00810074 	movhi	r2,1025
 40131ec:	1086ad04 	addi	r2,r2,6836
 40131f0:	18800226 	beq	r3,r2,40131fc <alt_avalon_i2c_master_receive_using_interrupts+0x6c>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
 40131f4:	00bfff44 	movi	r2,-3
 40131f8:	00005c06 	br	401336c <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 40131fc:	e0bffe03 	ldbu	r2,-8(fp)
 4013200:	10000a1e 	bne	r2,zero,401322c <alt_avalon_i2c_master_receive_using_interrupts+0x9c>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 4013204:	e13ffb17 	ldw	r4,-20(fp)
 4013208:	4011e300 	call	4011e30 <alt_avalon_i2c_enable>
 401320c:	e0bff715 	stw	r2,-36(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 4013210:	e0bff717 	ldw	r2,-36(fp)
 4013214:	10000226 	beq	r2,zero,4013220 <alt_avalon_i2c_master_receive_using_interrupts+0x90>
      {
        return status;
 4013218:	e0bff717 	ldw	r2,-36(fp)
 401321c:	00005306 	br	401336c <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4013220:	01400704 	movi	r5,28
 4013224:	e13ffb17 	ldw	r4,-20(fp)
 4013228:	401341c0 	call	401341c <alt_avalon_i2c_int_clear>
      
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
 401322c:	e0bffe03 	ldbu	r2,-8(fp)
 4013230:	100d883a 	mov	r6,r2
 4013234:	01400044 	movi	r5,1
 4013238:	e13ffb17 	ldw	r4,-20(fp)
 401323c:	40124980 	call	4012498 <alt_avalon_i2c_send_address>
 4013240:	e0bff715 	stw	r2,-36(fp)

    if (status == ALT_AVALON_I2C_SUCCESS)
 4013244:	e0bff717 	ldw	r2,-36(fp)
 4013248:	1000191e 	bne	r2,zero,40132b0 <alt_avalon_i2c_master_receive_using_interrupts+0x120>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 401324c:	00000906 	br	4013274 <alt_avalon_i2c_master_receive_using_interrupts+0xe4>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 4013250:	000f883a 	mov	r7,zero
 4013254:	000d883a 	mov	r6,zero
 4013258:	000b883a 	mov	r5,zero
 401325c:	e13ffb17 	ldw	r4,-20(fp)
 4013260:	40123b40 	call	40123b4 <alt_avalon_i2c_cmd_write>
 4013264:	e0bff715 	stw	r2,-36(fp)
            bytes_written++;
 4013268:	e0bff917 	ldw	r2,-28(fp)
 401326c:	10800044 	addi	r2,r2,1
 4013270:	e0bff915 	stw	r2,-28(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);

    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 4013274:	e0bffd17 	ldw	r2,-12(fp)
 4013278:	10bfffc4 	addi	r2,r2,-1
 401327c:	e0fff917 	ldw	r3,-28(fp)
 4013280:	1880022e 	bgeu	r3,r2,401328c <alt_avalon_i2c_master_receive_using_interrupts+0xfc>
 4013284:	e0bff717 	ldw	r2,-36(fp)
 4013288:	103ff126 	beq	r2,zero,4013250 <__alt_data_end+0xfc013250>
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
            bytes_written++;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 401328c:	e0bff717 	ldw	r2,-36(fp)
 4013290:	1000071e 	bne	r2,zero,40132b0 <alt_avalon_i2c_master_receive_using_interrupts+0x120>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 4013294:	e0bfff03 	ldbu	r2,-4(fp)
 4013298:	100f883a 	mov	r7,r2
 401329c:	000d883a 	mov	r6,zero
 40132a0:	000b883a 	mov	r5,zero
 40132a4:	e13ffb17 	ldw	r4,-20(fp)
 40132a8:	40123b40 	call	40123b4 <alt_avalon_i2c_cmd_write>
 40132ac:	e0bff715 	stw	r2,-36(fp)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
 40132b0:	e0bff717 	ldw	r2,-36(fp)
 40132b4:	10001826 	beq	r2,zero,4013318 <alt_avalon_i2c_master_receive_using_interrupts+0x188>
    {
        timeout=10000 * size;
 40132b8:	0149c404 	movi	r5,10000
 40132bc:	e13ffd17 	ldw	r4,-12(fp)
 40132c0:	40034280 	call	4003428 <__mulsi3>
 40132c4:	e0bff815 	stw	r2,-32(fp)
        while (alt_avalon_i2c_is_busy(i2c_dev))
 40132c8:	00000d06 	br	4013300 <alt_avalon_i2c_master_receive_using_interrupts+0x170>
        {
            if (timeout<10) alt_busy_sleep(10000);
 40132cc:	e0bff817 	ldw	r2,-32(fp)
 40132d0:	108002a8 	cmpgeui	r2,r2,10
 40132d4:	1000021e 	bne	r2,zero,40132e0 <alt_avalon_i2c_master_receive_using_interrupts+0x150>
 40132d8:	0109c404 	movi	r4,10000
 40132dc:	40145500 	call	4014550 <alt_busy_sleep>
            if (--timeout == 0)
 40132e0:	e0bff817 	ldw	r2,-32(fp)
 40132e4:	10bfffc4 	addi	r2,r2,-1
 40132e8:	e0bff815 	stw	r2,-32(fp)
 40132ec:	e0bff817 	ldw	r2,-32(fp)
 40132f0:	1000031e 	bne	r2,zero,4013300 <alt_avalon_i2c_master_receive_using_interrupts+0x170>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 40132f4:	00bfff84 	movi	r2,-2
 40132f8:	e0bff715 	stw	r2,-36(fp)
               break;
 40132fc:	00000306 	br	401330c <alt_avalon_i2c_master_receive_using_interrupts+0x17c>
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
 4013300:	e13ffb17 	ldw	r4,-20(fp)
 4013304:	40122200 	call	4012220 <alt_avalon_i2c_is_busy>
 4013308:	103ff01e 	bne	r2,zero,40132cc <__alt_data_end+0xfc0132cc>
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 401330c:	e13ffb17 	ldw	r4,-20(fp)
 4013310:	4011ec80 	call	4011ec8 <alt_avalon_i2c_disable>
 4013314:	00001406 	br	4013368 <alt_avalon_i2c_master_receive_using_interrupts+0x1d8>
    }
    else
    {
       if (issue_stop)
 4013318:	e0bfff03 	ldbu	r2,-4(fp)
 401331c:	10001226 	beq	r2,zero,4013368 <alt_avalon_i2c_master_receive_using_interrupts+0x1d8>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4013320:	01400704 	movi	r5,28
 4013324:	e13ffb17 	ldw	r4,-20(fp)
 4013328:	401341c0 	call	401341c <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_rx_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_RX_DATA_FIFO_1_ENTRY);
 401332c:	000b883a 	mov	r5,zero
 4013330:	e13ffb17 	ldw	r4,-20(fp)
 4013334:	40135b40 	call	40135b4 <alt_avalon_i2c_rx_fifo_threshold_set>
         /* set the interrupt transaction busy bit  2 = receive */
         irq_data->irq_busy=2;
 4013338:	e0bffa17 	ldw	r2,-24(fp)
 401333c:	00c00084 	movi	r3,2
 4013340:	10c00215 	stw	r3,8(r2)
         
         irq_data->buffer = buffer;
 4013344:	e0bffa17 	ldw	r2,-24(fp)
 4013348:	e0fffc17 	ldw	r3,-16(fp)
 401334c:	10c00015 	stw	r3,0(r2)
         irq_data->size = size;
 4013350:	e0bffa17 	ldw	r2,-24(fp)
 4013354:	e0fffd17 	ldw	r3,-12(fp)
 4013358:	10c00115 	stw	r3,4(r2)
         
         /* enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
 401335c:	01400084 	movi	r5,2
 4013360:	e13ffb17 	ldw	r4,-20(fp)
 4013364:	40134c00 	call	40134c0 <alt_avalon_i2c_int_enable>
       }
    }

    return status;
 4013368:	e0bff717 	ldw	r2,-36(fp)
}
 401336c:	e037883a 	mov	sp,fp
 4013370:	dfc00117 	ldw	ra,4(sp)
 4013374:	df000017 	ldw	fp,0(sp)
 4013378:	dec00204 	addi	sp,sp,8
 401337c:	f800283a 	ret

04013380 <alt_avalon_i2c_int_status_get>:

/* Returns the current I2C controller interrupt status conditions. */
void alt_avalon_i2c_int_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u32 *status)
{
 4013380:	defffd04 	addi	sp,sp,-12
 4013384:	df000215 	stw	fp,8(sp)
 4013388:	df000204 	addi	fp,sp,8
 401338c:	e13ffe15 	stw	r4,-8(fp)
 4013390:	e17fff15 	stw	r5,-4(fp)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base);
 4013394:	e0bffe17 	ldw	r2,-8(fp)
 4013398:	10800317 	ldw	r2,12(r2)
 401339c:	10800404 	addi	r2,r2,16
 40133a0:	10c00037 	ldwio	r3,0(r2)
 40133a4:	e0bffe17 	ldw	r2,-8(fp)
 40133a8:	10800317 	ldw	r2,12(r2)
 40133ac:	10800304 	addi	r2,r2,12
 40133b0:	10800037 	ldwio	r2,0(r2)
 40133b4:	1884703a 	and	r2,r3,r2
 40133b8:	1007883a 	mov	r3,r2
 40133bc:	e0bfff17 	ldw	r2,-4(fp)
 40133c0:	10c00015 	stw	r3,0(r2)
}
 40133c4:	0001883a 	nop
 40133c8:	e037883a 	mov	sp,fp
 40133cc:	df000017 	ldw	fp,0(sp)
 40133d0:	dec00104 	addi	sp,sp,4
 40133d4:	f800283a 	ret

040133d8 <alt_avalon_i2c_int_raw_status_get>:

/*Returns the I2C controller raw interrupt status conditions irrespective of
 * the interrupt status condition enablement state. */
void alt_avalon_i2c_int_raw_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                           alt_u32 *status)
{
 40133d8:	defffd04 	addi	sp,sp,-12
 40133dc:	df000215 	stw	fp,8(sp)
 40133e0:	df000204 	addi	fp,sp,8
 40133e4:	e13ffe15 	stw	r4,-8(fp)
 40133e8:	e17fff15 	stw	r5,-4(fp)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base);
 40133ec:	e0bffe17 	ldw	r2,-8(fp)
 40133f0:	10800317 	ldw	r2,12(r2)
 40133f4:	10800404 	addi	r2,r2,16
 40133f8:	10800037 	ldwio	r2,0(r2)
 40133fc:	1007883a 	mov	r3,r2
 4013400:	e0bfff17 	ldw	r2,-4(fp)
 4013404:	10c00015 	stw	r3,0(r2)
}
 4013408:	0001883a 	nop
 401340c:	e037883a 	mov	sp,fp
 4013410:	df000017 	ldw	fp,0(sp)
 4013414:	dec00104 	addi	sp,sp,4
 4013418:	f800283a 	ret

0401341c <alt_avalon_i2c_int_clear>:

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 401341c:	defffd04 	addi	sp,sp,-12
 4013420:	df000215 	stw	fp,8(sp)
 4013424:	df000204 	addi	fp,sp,8
 4013428:	e13ffe15 	stw	r4,-8(fp)
 401342c:	e17fff15 	stw	r5,-4(fp)
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
 4013430:	e0bffe17 	ldw	r2,-8(fp)
 4013434:	10800317 	ldw	r2,12(r2)
 4013438:	10800404 	addi	r2,r2,16
 401343c:	e0ffff17 	ldw	r3,-4(fp)
 4013440:	10c00035 	stwio	r3,0(r2)
}
 4013444:	0001883a 	nop
 4013448:	e037883a 	mov	sp,fp
 401344c:	df000017 	ldw	fp,0(sp)
 4013450:	dec00104 	addi	sp,sp,4
 4013454:	f800283a 	ret

04013458 <alt_avalon_i2c_int_disable>:

/*Disable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_disable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 4013458:	defffb04 	addi	sp,sp,-20
 401345c:	dfc00415 	stw	ra,16(sp)
 4013460:	df000315 	stw	fp,12(sp)
 4013464:	df000304 	addi	fp,sp,12
 4013468:	e13ffe15 	stw	r4,-8(fp)
 401346c:	e17fff15 	stw	r5,-4(fp)
   alt_u32 enabled_ints;
    
   alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
 4013470:	e17ffd04 	addi	r5,fp,-12
 4013474:	e13ffe17 	ldw	r4,-8(fp)
 4013478:	40135240 	call	4013524 <alt_avalon_i2c_enabled_ints_get>
   enabled_ints &=  (~mask);
 401347c:	e0bfff17 	ldw	r2,-4(fp)
 4013480:	0086303a 	nor	r3,zero,r2
 4013484:	e0bffd17 	ldw	r2,-12(fp)
 4013488:	1884703a 	and	r2,r3,r2
 401348c:	e0bffd15 	stw	r2,-12(fp)
   IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
 4013490:	e0bffe17 	ldw	r2,-8(fp)
 4013494:	10800317 	ldw	r2,12(r2)
 4013498:	10800304 	addi	r2,r2,12
 401349c:	e0fffd17 	ldw	r3,-12(fp)
 40134a0:	18c007cc 	andi	r3,r3,31
 40134a4:	10c00035 	stwio	r3,0(r2)
}
 40134a8:	0001883a 	nop
 40134ac:	e037883a 	mov	sp,fp
 40134b0:	dfc00117 	ldw	ra,4(sp)
 40134b4:	df000017 	ldw	fp,0(sp)
 40134b8:	dec00204 	addi	sp,sp,8
 40134bc:	f800283a 	ret

040134c0 <alt_avalon_i2c_int_enable>:

/*Enable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_enable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 40134c0:	defffb04 	addi	sp,sp,-20
 40134c4:	dfc00415 	stw	ra,16(sp)
 40134c8:	df000315 	stw	fp,12(sp)
 40134cc:	df000304 	addi	fp,sp,12
 40134d0:	e13ffe15 	stw	r4,-8(fp)
 40134d4:	e17fff15 	stw	r5,-4(fp)
    alt_u32 enabled_ints;
    
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
 40134d8:	e17ffd04 	addi	r5,fp,-12
 40134dc:	e13ffe17 	ldw	r4,-8(fp)
 40134e0:	40135240 	call	4013524 <alt_avalon_i2c_enabled_ints_get>
    enabled_ints |= mask;
 40134e4:	e0fffd17 	ldw	r3,-12(fp)
 40134e8:	e0bfff17 	ldw	r2,-4(fp)
 40134ec:	1884b03a 	or	r2,r3,r2
 40134f0:	e0bffd15 	stw	r2,-12(fp)
    IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
 40134f4:	e0bffe17 	ldw	r2,-8(fp)
 40134f8:	10800317 	ldw	r2,12(r2)
 40134fc:	10800304 	addi	r2,r2,12
 4013500:	e0fffd17 	ldw	r3,-12(fp)
 4013504:	18c007cc 	andi	r3,r3,31
 4013508:	10c00035 	stwio	r3,0(r2)
}
 401350c:	0001883a 	nop
 4013510:	e037883a 	mov	sp,fp
 4013514:	dfc00117 	ldw	ra,4(sp)
 4013518:	df000017 	ldw	fp,0(sp)
 401351c:	dec00204 	addi	sp,sp,8
 4013520:	f800283a 	ret

04013524 <alt_avalon_i2c_enabled_ints_get>:

/*gets the enabled i2c interrupts. */
void alt_avalon_i2c_enabled_ints_get(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u32 * enabled_ints)
{
 4013524:	defffd04 	addi	sp,sp,-12
 4013528:	df000215 	stw	fp,8(sp)
 401352c:	df000204 	addi	fp,sp,8
 4013530:	e13ffe15 	stw	r4,-8(fp)
 4013534:	e17fff15 	stw	r5,-4(fp)
    *enabled_ints=IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ALLINTS_MSK;
 4013538:	e0bffe17 	ldw	r2,-8(fp)
 401353c:	10800317 	ldw	r2,12(r2)
 4013540:	10800304 	addi	r2,r2,12
 4013544:	10800037 	ldwio	r2,0(r2)
 4013548:	10c007cc 	andi	r3,r2,31
 401354c:	e0bfff17 	ldw	r2,-4(fp)
 4013550:	10c00015 	stw	r3,0(r2)
}
 4013554:	0001883a 	nop
 4013558:	e037883a 	mov	sp,fp
 401355c:	df000017 	ldw	fp,0(sp)
 4013560:	dec00104 	addi	sp,sp,4
 4013564:	f800283a 	ret

04013568 <alt_avalon_i2c_rx_fifo_threshold_get>:

/*Gets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t *threshold)
{
 4013568:	defffd04 	addi	sp,sp,-12
 401356c:	df000215 	stw	fp,8(sp)
 4013570:	df000204 	addi	fp,sp,8
 4013574:	e13ffe15 	stw	r4,-8(fp)
 4013578:	e17fff15 	stw	r5,-4(fp)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK) >>  ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST;
 401357c:	e0bffe17 	ldw	r2,-8(fp)
 4013580:	10800317 	ldw	r2,12(r2)
 4013584:	10800204 	addi	r2,r2,8
 4013588:	10800037 	ldwio	r2,0(r2)
 401358c:	10800c0c 	andi	r2,r2,48
 4013590:	1005d13a 	srai	r2,r2,4
 4013594:	1007883a 	mov	r3,r2
 4013598:	e0bfff17 	ldw	r2,-4(fp)
 401359c:	10c00015 	stw	r3,0(r2)
}
 40135a0:	0001883a 	nop
 40135a4:	e037883a 	mov	sp,fp
 40135a8:	df000017 	ldw	fp,0(sp)
 40135ac:	dec00104 	addi	sp,sp,4
 40135b0:	f800283a 	ret

040135b4 <alt_avalon_i2c_rx_fifo_threshold_set>:

/*sets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t threshold)
{
 40135b4:	defffd04 	addi	sp,sp,-12
 40135b8:	df000215 	stw	fp,8(sp)
 40135bc:	df000204 	addi	fp,sp,8
 40135c0:	e13ffe15 	stw	r4,-8(fp)
 40135c4:	e17fff15 	stw	r5,-4(fp)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK);
 40135c8:	e0bffe17 	ldw	r2,-8(fp)
 40135cc:	10800317 	ldw	r2,12(r2)
 40135d0:	10800204 	addi	r2,r2,8
 40135d4:	e0fffe17 	ldw	r3,-8(fp)
 40135d8:	18c00317 	ldw	r3,12(r3)
 40135dc:	18c00204 	addi	r3,r3,8
 40135e0:	18c00037 	ldwio	r3,0(r3)
 40135e4:	1809883a 	mov	r4,r3
 40135e8:	00fff3c4 	movi	r3,-49
 40135ec:	20c8703a 	and	r4,r4,r3
 40135f0:	e0ffff17 	ldw	r3,-4(fp)
 40135f4:	1806913a 	slli	r3,r3,4
 40135f8:	18c00c0c 	andi	r3,r3,48
 40135fc:	20c6b03a 	or	r3,r4,r3
 4013600:	10c00035 	stwio	r3,0(r2)
}
 4013604:	0001883a 	nop
 4013608:	e037883a 	mov	sp,fp
 401360c:	df000017 	ldw	fp,0(sp)
 4013610:	dec00104 	addi	sp,sp,4
 4013614:	f800283a 	ret

04013618 <alt_avalon_i2c_tfr_cmd_fifo_threshold_get>:

/*Gets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t *threshold)
{
 4013618:	defffd04 	addi	sp,sp,-12
 401361c:	df000215 	stw	fp,8(sp)
 4013620:	df000204 	addi	fp,sp,8
 4013624:	e13ffe15 	stw	r4,-8(fp)
 4013628:	e17fff15 	stw	r5,-4(fp)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK) >> ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST;
 401362c:	e0bffe17 	ldw	r2,-8(fp)
 4013630:	10800317 	ldw	r2,12(r2)
 4013634:	10800204 	addi	r2,r2,8
 4013638:	10800037 	ldwio	r2,0(r2)
 401363c:	1080030c 	andi	r2,r2,12
 4013640:	1005d0ba 	srai	r2,r2,2
 4013644:	1007883a 	mov	r3,r2
 4013648:	e0bfff17 	ldw	r2,-4(fp)
 401364c:	10c00015 	stw	r3,0(r2)
}
 4013650:	0001883a 	nop
 4013654:	e037883a 	mov	sp,fp
 4013658:	df000017 	ldw	fp,0(sp)
 401365c:	dec00104 	addi	sp,sp,4
 4013660:	f800283a 	ret

04013664 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>:

/*Sets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t threshold)
{
 4013664:	defffd04 	addi	sp,sp,-12
 4013668:	df000215 	stw	fp,8(sp)
 401366c:	df000204 	addi	fp,sp,8
 4013670:	e13ffe15 	stw	r4,-8(fp)
 4013674:	e17fff15 	stw	r5,-4(fp)
  IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK);
 4013678:	e0bffe17 	ldw	r2,-8(fp)
 401367c:	10800317 	ldw	r2,12(r2)
 4013680:	10c00204 	addi	r3,r2,8
 4013684:	e0bffe17 	ldw	r2,-8(fp)
 4013688:	10800317 	ldw	r2,12(r2)
 401368c:	10800204 	addi	r2,r2,8
 4013690:	10800037 	ldwio	r2,0(r2)
 4013694:	1009883a 	mov	r4,r2
 4013698:	00bffcc4 	movi	r2,-13
 401369c:	2088703a 	and	r4,r4,r2
 40136a0:	e0bfff17 	ldw	r2,-4(fp)
 40136a4:	1085883a 	add	r2,r2,r2
 40136a8:	1085883a 	add	r2,r2,r2
 40136ac:	1080030c 	andi	r2,r2,12
 40136b0:	2084b03a 	or	r2,r4,r2
 40136b4:	18800035 	stwio	r2,0(r3)
}
 40136b8:	0001883a 	nop
 40136bc:	e037883a 	mov	sp,fp
 40136c0:	df000017 	ldw	fp,0(sp)
 40136c4:	dec00104 	addi	sp,sp,4
 40136c8:	f800283a 	ret

040136cc <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 40136cc:	defffa04 	addi	sp,sp,-24
 40136d0:	dfc00515 	stw	ra,20(sp)
 40136d4:	df000415 	stw	fp,16(sp)
 40136d8:	df000404 	addi	fp,sp,16
 40136dc:	e13ffd15 	stw	r4,-12(fp)
 40136e0:	e17ffe15 	stw	r5,-8(fp)
 40136e4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 40136e8:	e0bffd17 	ldw	r2,-12(fp)
 40136ec:	10800017 	ldw	r2,0(r2)
 40136f0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 40136f4:	e0bffc17 	ldw	r2,-16(fp)
 40136f8:	10c00a04 	addi	r3,r2,40
 40136fc:	e0bffd17 	ldw	r2,-12(fp)
 4013700:	10800217 	ldw	r2,8(r2)
 4013704:	100f883a 	mov	r7,r2
 4013708:	e1bfff17 	ldw	r6,-4(fp)
 401370c:	e17ffe17 	ldw	r5,-8(fp)
 4013710:	1809883a 	mov	r4,r3
 4013714:	4013cf40 	call	4013cf4 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 4013718:	e037883a 	mov	sp,fp
 401371c:	dfc00117 	ldw	ra,4(sp)
 4013720:	df000017 	ldw	fp,0(sp)
 4013724:	dec00204 	addi	sp,sp,8
 4013728:	f800283a 	ret

0401372c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 401372c:	defffa04 	addi	sp,sp,-24
 4013730:	dfc00515 	stw	ra,20(sp)
 4013734:	df000415 	stw	fp,16(sp)
 4013738:	df000404 	addi	fp,sp,16
 401373c:	e13ffd15 	stw	r4,-12(fp)
 4013740:	e17ffe15 	stw	r5,-8(fp)
 4013744:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4013748:	e0bffd17 	ldw	r2,-12(fp)
 401374c:	10800017 	ldw	r2,0(r2)
 4013750:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 4013754:	e0bffc17 	ldw	r2,-16(fp)
 4013758:	10c00a04 	addi	r3,r2,40
 401375c:	e0bffd17 	ldw	r2,-12(fp)
 4013760:	10800217 	ldw	r2,8(r2)
 4013764:	100f883a 	mov	r7,r2
 4013768:	e1bfff17 	ldw	r6,-4(fp)
 401376c:	e17ffe17 	ldw	r5,-8(fp)
 4013770:	1809883a 	mov	r4,r3
 4013774:	4013f100 	call	4013f10 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 4013778:	e037883a 	mov	sp,fp
 401377c:	dfc00117 	ldw	ra,4(sp)
 4013780:	df000017 	ldw	fp,0(sp)
 4013784:	dec00204 	addi	sp,sp,8
 4013788:	f800283a 	ret

0401378c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 401378c:	defffc04 	addi	sp,sp,-16
 4013790:	dfc00315 	stw	ra,12(sp)
 4013794:	df000215 	stw	fp,8(sp)
 4013798:	df000204 	addi	fp,sp,8
 401379c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 40137a0:	e0bfff17 	ldw	r2,-4(fp)
 40137a4:	10800017 	ldw	r2,0(r2)
 40137a8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 40137ac:	e0bffe17 	ldw	r2,-8(fp)
 40137b0:	10c00a04 	addi	r3,r2,40
 40137b4:	e0bfff17 	ldw	r2,-4(fp)
 40137b8:	10800217 	ldw	r2,8(r2)
 40137bc:	100b883a 	mov	r5,r2
 40137c0:	1809883a 	mov	r4,r3
 40137c4:	4013b9c0 	call	4013b9c <altera_avalon_jtag_uart_close>
}
 40137c8:	e037883a 	mov	sp,fp
 40137cc:	dfc00117 	ldw	ra,4(sp)
 40137d0:	df000017 	ldw	fp,0(sp)
 40137d4:	dec00204 	addi	sp,sp,8
 40137d8:	f800283a 	ret

040137dc <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 40137dc:	defffa04 	addi	sp,sp,-24
 40137e0:	dfc00515 	stw	ra,20(sp)
 40137e4:	df000415 	stw	fp,16(sp)
 40137e8:	df000404 	addi	fp,sp,16
 40137ec:	e13ffd15 	stw	r4,-12(fp)
 40137f0:	e17ffe15 	stw	r5,-8(fp)
 40137f4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 40137f8:	e0bffd17 	ldw	r2,-12(fp)
 40137fc:	10800017 	ldw	r2,0(r2)
 4013800:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 4013804:	e0bffc17 	ldw	r2,-16(fp)
 4013808:	10800a04 	addi	r2,r2,40
 401380c:	e1bfff17 	ldw	r6,-4(fp)
 4013810:	e17ffe17 	ldw	r5,-8(fp)
 4013814:	1009883a 	mov	r4,r2
 4013818:	4013c040 	call	4013c04 <altera_avalon_jtag_uart_ioctl>
}
 401381c:	e037883a 	mov	sp,fp
 4013820:	dfc00117 	ldw	ra,4(sp)
 4013824:	df000017 	ldw	fp,0(sp)
 4013828:	dec00204 	addi	sp,sp,8
 401382c:	f800283a 	ret

04013830 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 4013830:	defffa04 	addi	sp,sp,-24
 4013834:	dfc00515 	stw	ra,20(sp)
 4013838:	df000415 	stw	fp,16(sp)
 401383c:	df000404 	addi	fp,sp,16
 4013840:	e13ffd15 	stw	r4,-12(fp)
 4013844:	e17ffe15 	stw	r5,-8(fp)
 4013848:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 401384c:	e0bffd17 	ldw	r2,-12(fp)
 4013850:	00c00044 	movi	r3,1
 4013854:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 4013858:	e0bffd17 	ldw	r2,-12(fp)
 401385c:	10800017 	ldw	r2,0(r2)
 4013860:	10800104 	addi	r2,r2,4
 4013864:	1007883a 	mov	r3,r2
 4013868:	e0bffd17 	ldw	r2,-12(fp)
 401386c:	10800817 	ldw	r2,32(r2)
 4013870:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 4013874:	e0bffe17 	ldw	r2,-8(fp)
 4013878:	e0ffff17 	ldw	r3,-4(fp)
 401387c:	d8000015 	stw	zero,0(sp)
 4013880:	e1fffd17 	ldw	r7,-12(fp)
 4013884:	01810074 	movhi	r6,1025
 4013888:	318e3c04 	addi	r6,r6,14576
 401388c:	180b883a 	mov	r5,r3
 4013890:	1009883a 	mov	r4,r2
 4013894:	40149180 	call	4014918 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 4013898:	e0bffd17 	ldw	r2,-12(fp)
 401389c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 40138a0:	e0bffd17 	ldw	r2,-12(fp)
 40138a4:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 40138a8:	d0e70117 	ldw	r3,-25596(gp)
 40138ac:	e1fffd17 	ldw	r7,-12(fp)
 40138b0:	01810074 	movhi	r6,1025
 40138b4:	318ebf04 	addi	r6,r6,15100
 40138b8:	180b883a 	mov	r5,r3
 40138bc:	1009883a 	mov	r4,r2
 40138c0:	40144240 	call	4014424 <alt_alarm_start>
 40138c4:	1000040e 	bge	r2,zero,40138d8 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 40138c8:	e0fffd17 	ldw	r3,-12(fp)
 40138cc:	00a00034 	movhi	r2,32768
 40138d0:	10bfffc4 	addi	r2,r2,-1
 40138d4:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 40138d8:	0001883a 	nop
 40138dc:	e037883a 	mov	sp,fp
 40138e0:	dfc00117 	ldw	ra,4(sp)
 40138e4:	df000017 	ldw	fp,0(sp)
 40138e8:	dec00204 	addi	sp,sp,8
 40138ec:	f800283a 	ret

040138f0 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 40138f0:	defff804 	addi	sp,sp,-32
 40138f4:	df000715 	stw	fp,28(sp)
 40138f8:	df000704 	addi	fp,sp,28
 40138fc:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 4013900:	e0bfff17 	ldw	r2,-4(fp)
 4013904:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
 4013908:	e0bffb17 	ldw	r2,-20(fp)
 401390c:	10800017 	ldw	r2,0(r2)
 4013910:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4013914:	e0bffc17 	ldw	r2,-16(fp)
 4013918:	10800104 	addi	r2,r2,4
 401391c:	10800037 	ldwio	r2,0(r2)
 4013920:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 4013924:	e0bffd17 	ldw	r2,-12(fp)
 4013928:	1080c00c 	andi	r2,r2,768
 401392c:	10006d26 	beq	r2,zero,4013ae4 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 4013930:	e0bffd17 	ldw	r2,-12(fp)
 4013934:	1080400c 	andi	r2,r2,256
 4013938:	10003526 	beq	r2,zero,4013a10 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 401393c:	00800074 	movhi	r2,1
 4013940:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4013944:	e0bffb17 	ldw	r2,-20(fp)
 4013948:	10800a17 	ldw	r2,40(r2)
 401394c:	10800044 	addi	r2,r2,1
 4013950:	1081ffcc 	andi	r2,r2,2047
 4013954:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
 4013958:	e0bffb17 	ldw	r2,-20(fp)
 401395c:	10c00b17 	ldw	r3,44(r2)
 4013960:	e0bffe17 	ldw	r2,-8(fp)
 4013964:	18801526 	beq	r3,r2,40139bc <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 4013968:	e0bffc17 	ldw	r2,-16(fp)
 401396c:	10800037 	ldwio	r2,0(r2)
 4013970:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 4013974:	e0bff917 	ldw	r2,-28(fp)
 4013978:	10a0000c 	andi	r2,r2,32768
 401397c:	10001126 	beq	r2,zero,40139c4 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 4013980:	e0bffb17 	ldw	r2,-20(fp)
 4013984:	10800a17 	ldw	r2,40(r2)
 4013988:	e0fff917 	ldw	r3,-28(fp)
 401398c:	1809883a 	mov	r4,r3
 4013990:	e0fffb17 	ldw	r3,-20(fp)
 4013994:	1885883a 	add	r2,r3,r2
 4013998:	10800e04 	addi	r2,r2,56
 401399c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 40139a0:	e0bffb17 	ldw	r2,-20(fp)
 40139a4:	10800a17 	ldw	r2,40(r2)
 40139a8:	10800044 	addi	r2,r2,1
 40139ac:	10c1ffcc 	andi	r3,r2,2047
 40139b0:	e0bffb17 	ldw	r2,-20(fp)
 40139b4:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 40139b8:	003fe206 	br	4013944 <__alt_data_end+0xfc013944>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 40139bc:	0001883a 	nop
 40139c0:	00000106 	br	40139c8 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 40139c4:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 40139c8:	e0bff917 	ldw	r2,-28(fp)
 40139cc:	10bfffec 	andhi	r2,r2,65535
 40139d0:	10000f26 	beq	r2,zero,4013a10 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 40139d4:	e0bffb17 	ldw	r2,-20(fp)
 40139d8:	10c00817 	ldw	r3,32(r2)
 40139dc:	00bfff84 	movi	r2,-2
 40139e0:	1886703a 	and	r3,r3,r2
 40139e4:	e0bffb17 	ldw	r2,-20(fp)
 40139e8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 40139ec:	e0bffc17 	ldw	r2,-16(fp)
 40139f0:	10800104 	addi	r2,r2,4
 40139f4:	1007883a 	mov	r3,r2
 40139f8:	e0bffb17 	ldw	r2,-20(fp)
 40139fc:	10800817 	ldw	r2,32(r2)
 4013a00:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4013a04:	e0bffc17 	ldw	r2,-16(fp)
 4013a08:	10800104 	addi	r2,r2,4
 4013a0c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 4013a10:	e0bffd17 	ldw	r2,-12(fp)
 4013a14:	1080800c 	andi	r2,r2,512
 4013a18:	103fbe26 	beq	r2,zero,4013914 <__alt_data_end+0xfc013914>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 4013a1c:	e0bffd17 	ldw	r2,-12(fp)
 4013a20:	1004d43a 	srli	r2,r2,16
 4013a24:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 4013a28:	00001406 	br	4013a7c <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 4013a2c:	e0bffc17 	ldw	r2,-16(fp)
 4013a30:	e0fffb17 	ldw	r3,-20(fp)
 4013a34:	18c00d17 	ldw	r3,52(r3)
 4013a38:	e13ffb17 	ldw	r4,-20(fp)
 4013a3c:	20c7883a 	add	r3,r4,r3
 4013a40:	18c20e04 	addi	r3,r3,2104
 4013a44:	18c00003 	ldbu	r3,0(r3)
 4013a48:	18c03fcc 	andi	r3,r3,255
 4013a4c:	18c0201c 	xori	r3,r3,128
 4013a50:	18ffe004 	addi	r3,r3,-128
 4013a54:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4013a58:	e0bffb17 	ldw	r2,-20(fp)
 4013a5c:	10800d17 	ldw	r2,52(r2)
 4013a60:	10800044 	addi	r2,r2,1
 4013a64:	10c1ffcc 	andi	r3,r2,2047
 4013a68:	e0bffb17 	ldw	r2,-20(fp)
 4013a6c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 4013a70:	e0bffa17 	ldw	r2,-24(fp)
 4013a74:	10bfffc4 	addi	r2,r2,-1
 4013a78:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 4013a7c:	e0bffa17 	ldw	r2,-24(fp)
 4013a80:	10000526 	beq	r2,zero,4013a98 <altera_avalon_jtag_uart_irq+0x1a8>
 4013a84:	e0bffb17 	ldw	r2,-20(fp)
 4013a88:	10c00d17 	ldw	r3,52(r2)
 4013a8c:	e0bffb17 	ldw	r2,-20(fp)
 4013a90:	10800c17 	ldw	r2,48(r2)
 4013a94:	18bfe51e 	bne	r3,r2,4013a2c <__alt_data_end+0xfc013a2c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 4013a98:	e0bffa17 	ldw	r2,-24(fp)
 4013a9c:	103f9d26 	beq	r2,zero,4013914 <__alt_data_end+0xfc013914>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 4013aa0:	e0bffb17 	ldw	r2,-20(fp)
 4013aa4:	10c00817 	ldw	r3,32(r2)
 4013aa8:	00bfff44 	movi	r2,-3
 4013aac:	1886703a 	and	r3,r3,r2
 4013ab0:	e0bffb17 	ldw	r2,-20(fp)
 4013ab4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4013ab8:	e0bffb17 	ldw	r2,-20(fp)
 4013abc:	10800017 	ldw	r2,0(r2)
 4013ac0:	10800104 	addi	r2,r2,4
 4013ac4:	1007883a 	mov	r3,r2
 4013ac8:	e0bffb17 	ldw	r2,-20(fp)
 4013acc:	10800817 	ldw	r2,32(r2)
 4013ad0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4013ad4:	e0bffc17 	ldw	r2,-16(fp)
 4013ad8:	10800104 	addi	r2,r2,4
 4013adc:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 4013ae0:	003f8c06 	br	4013914 <__alt_data_end+0xfc013914>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 4013ae4:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 4013ae8:	0001883a 	nop
 4013aec:	e037883a 	mov	sp,fp
 4013af0:	df000017 	ldw	fp,0(sp)
 4013af4:	dec00104 	addi	sp,sp,4
 4013af8:	f800283a 	ret

04013afc <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 4013afc:	defff804 	addi	sp,sp,-32
 4013b00:	df000715 	stw	fp,28(sp)
 4013b04:	df000704 	addi	fp,sp,28
 4013b08:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 4013b0c:	e0bffb17 	ldw	r2,-20(fp)
 4013b10:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 4013b14:	e0bff917 	ldw	r2,-28(fp)
 4013b18:	10800017 	ldw	r2,0(r2)
 4013b1c:	10800104 	addi	r2,r2,4
 4013b20:	10800037 	ldwio	r2,0(r2)
 4013b24:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 4013b28:	e0bffa17 	ldw	r2,-24(fp)
 4013b2c:	1081000c 	andi	r2,r2,1024
 4013b30:	10000b26 	beq	r2,zero,4013b60 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 4013b34:	e0bff917 	ldw	r2,-28(fp)
 4013b38:	10800017 	ldw	r2,0(r2)
 4013b3c:	10800104 	addi	r2,r2,4
 4013b40:	1007883a 	mov	r3,r2
 4013b44:	e0bff917 	ldw	r2,-28(fp)
 4013b48:	10800817 	ldw	r2,32(r2)
 4013b4c:	10810014 	ori	r2,r2,1024
 4013b50:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 4013b54:	e0bff917 	ldw	r2,-28(fp)
 4013b58:	10000915 	stw	zero,36(r2)
 4013b5c:	00000a06 	br	4013b88 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 4013b60:	e0bff917 	ldw	r2,-28(fp)
 4013b64:	10c00917 	ldw	r3,36(r2)
 4013b68:	00a00034 	movhi	r2,32768
 4013b6c:	10bfff04 	addi	r2,r2,-4
 4013b70:	10c00536 	bltu	r2,r3,4013b88 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 4013b74:	e0bff917 	ldw	r2,-28(fp)
 4013b78:	10800917 	ldw	r2,36(r2)
 4013b7c:	10c00044 	addi	r3,r2,1
 4013b80:	e0bff917 	ldw	r2,-28(fp)
 4013b84:	10c00915 	stw	r3,36(r2)
 4013b88:	d0a70117 	ldw	r2,-25596(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 4013b8c:	e037883a 	mov	sp,fp
 4013b90:	df000017 	ldw	fp,0(sp)
 4013b94:	dec00104 	addi	sp,sp,4
 4013b98:	f800283a 	ret

04013b9c <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 4013b9c:	defffd04 	addi	sp,sp,-12
 4013ba0:	df000215 	stw	fp,8(sp)
 4013ba4:	df000204 	addi	fp,sp,8
 4013ba8:	e13ffe15 	stw	r4,-8(fp)
 4013bac:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 4013bb0:	00000506 	br	4013bc8 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 4013bb4:	e0bfff17 	ldw	r2,-4(fp)
 4013bb8:	1090000c 	andi	r2,r2,16384
 4013bbc:	10000226 	beq	r2,zero,4013bc8 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 4013bc0:	00bffd44 	movi	r2,-11
 4013bc4:	00000b06 	br	4013bf4 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 4013bc8:	e0bffe17 	ldw	r2,-8(fp)
 4013bcc:	10c00d17 	ldw	r3,52(r2)
 4013bd0:	e0bffe17 	ldw	r2,-8(fp)
 4013bd4:	10800c17 	ldw	r2,48(r2)
 4013bd8:	18800526 	beq	r3,r2,4013bf0 <altera_avalon_jtag_uart_close+0x54>
 4013bdc:	e0bffe17 	ldw	r2,-8(fp)
 4013be0:	10c00917 	ldw	r3,36(r2)
 4013be4:	e0bffe17 	ldw	r2,-8(fp)
 4013be8:	10800117 	ldw	r2,4(r2)
 4013bec:	18bff136 	bltu	r3,r2,4013bb4 <__alt_data_end+0xfc013bb4>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 4013bf0:	0005883a 	mov	r2,zero
}
 4013bf4:	e037883a 	mov	sp,fp
 4013bf8:	df000017 	ldw	fp,0(sp)
 4013bfc:	dec00104 	addi	sp,sp,4
 4013c00:	f800283a 	ret

04013c04 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 4013c04:	defffa04 	addi	sp,sp,-24
 4013c08:	df000515 	stw	fp,20(sp)
 4013c0c:	df000504 	addi	fp,sp,20
 4013c10:	e13ffd15 	stw	r4,-12(fp)
 4013c14:	e17ffe15 	stw	r5,-8(fp)
 4013c18:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 4013c1c:	00bff9c4 	movi	r2,-25
 4013c20:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 4013c24:	e0bffe17 	ldw	r2,-8(fp)
 4013c28:	10da8060 	cmpeqi	r3,r2,27137
 4013c2c:	1800031e 	bne	r3,zero,4013c3c <altera_avalon_jtag_uart_ioctl+0x38>
 4013c30:	109a80a0 	cmpeqi	r2,r2,27138
 4013c34:	1000181e 	bne	r2,zero,4013c98 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 4013c38:	00002906 	br	4013ce0 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 4013c3c:	e0bffd17 	ldw	r2,-12(fp)
 4013c40:	10c00117 	ldw	r3,4(r2)
 4013c44:	00a00034 	movhi	r2,32768
 4013c48:	10bfffc4 	addi	r2,r2,-1
 4013c4c:	18802126 	beq	r3,r2,4013cd4 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 4013c50:	e0bfff17 	ldw	r2,-4(fp)
 4013c54:	10800017 	ldw	r2,0(r2)
 4013c58:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 4013c5c:	e0bffc17 	ldw	r2,-16(fp)
 4013c60:	10800090 	cmplti	r2,r2,2
 4013c64:	1000061e 	bne	r2,zero,4013c80 <altera_avalon_jtag_uart_ioctl+0x7c>
 4013c68:	e0fffc17 	ldw	r3,-16(fp)
 4013c6c:	00a00034 	movhi	r2,32768
 4013c70:	10bfffc4 	addi	r2,r2,-1
 4013c74:	18800226 	beq	r3,r2,4013c80 <altera_avalon_jtag_uart_ioctl+0x7c>
 4013c78:	e0bffc17 	ldw	r2,-16(fp)
 4013c7c:	00000206 	br	4013c88 <altera_avalon_jtag_uart_ioctl+0x84>
 4013c80:	00a00034 	movhi	r2,32768
 4013c84:	10bfff84 	addi	r2,r2,-2
 4013c88:	e0fffd17 	ldw	r3,-12(fp)
 4013c8c:	18800115 	stw	r2,4(r3)
      rc = 0;
 4013c90:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 4013c94:	00000f06 	br	4013cd4 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 4013c98:	e0bffd17 	ldw	r2,-12(fp)
 4013c9c:	10c00117 	ldw	r3,4(r2)
 4013ca0:	00a00034 	movhi	r2,32768
 4013ca4:	10bfffc4 	addi	r2,r2,-1
 4013ca8:	18800c26 	beq	r3,r2,4013cdc <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 4013cac:	e0bffd17 	ldw	r2,-12(fp)
 4013cb0:	10c00917 	ldw	r3,36(r2)
 4013cb4:	e0bffd17 	ldw	r2,-12(fp)
 4013cb8:	10800117 	ldw	r2,4(r2)
 4013cbc:	1885803a 	cmpltu	r2,r3,r2
 4013cc0:	10c03fcc 	andi	r3,r2,255
 4013cc4:	e0bfff17 	ldw	r2,-4(fp)
 4013cc8:	10c00015 	stw	r3,0(r2)
      rc = 0;
 4013ccc:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 4013cd0:	00000206 	br	4013cdc <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 4013cd4:	0001883a 	nop
 4013cd8:	00000106 	br	4013ce0 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 4013cdc:	0001883a 	nop

  default:
    break;
  }

  return rc;
 4013ce0:	e0bffb17 	ldw	r2,-20(fp)
}
 4013ce4:	e037883a 	mov	sp,fp
 4013ce8:	df000017 	ldw	fp,0(sp)
 4013cec:	dec00104 	addi	sp,sp,4
 4013cf0:	f800283a 	ret

04013cf4 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 4013cf4:	defff304 	addi	sp,sp,-52
 4013cf8:	dfc00c15 	stw	ra,48(sp)
 4013cfc:	df000b15 	stw	fp,44(sp)
 4013d00:	df000b04 	addi	fp,sp,44
 4013d04:	e13ffc15 	stw	r4,-16(fp)
 4013d08:	e17ffd15 	stw	r5,-12(fp)
 4013d0c:	e1bffe15 	stw	r6,-8(fp)
 4013d10:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 4013d14:	e0bffd17 	ldw	r2,-12(fp)
 4013d18:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 4013d1c:	00004706 	br	4013e3c <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 4013d20:	e0bffc17 	ldw	r2,-16(fp)
 4013d24:	10800a17 	ldw	r2,40(r2)
 4013d28:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 4013d2c:	e0bffc17 	ldw	r2,-16(fp)
 4013d30:	10800b17 	ldw	r2,44(r2)
 4013d34:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 4013d38:	e0fff717 	ldw	r3,-36(fp)
 4013d3c:	e0bff817 	ldw	r2,-32(fp)
 4013d40:	18800536 	bltu	r3,r2,4013d58 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 4013d44:	e0fff717 	ldw	r3,-36(fp)
 4013d48:	e0bff817 	ldw	r2,-32(fp)
 4013d4c:	1885c83a 	sub	r2,r3,r2
 4013d50:	e0bff615 	stw	r2,-40(fp)
 4013d54:	00000406 	br	4013d68 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 4013d58:	00c20004 	movi	r3,2048
 4013d5c:	e0bff817 	ldw	r2,-32(fp)
 4013d60:	1885c83a 	sub	r2,r3,r2
 4013d64:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4013d68:	e0bff617 	ldw	r2,-40(fp)
 4013d6c:	10001e26 	beq	r2,zero,4013de8 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 4013d70:	e0fffe17 	ldw	r3,-8(fp)
 4013d74:	e0bff617 	ldw	r2,-40(fp)
 4013d78:	1880022e 	bgeu	r3,r2,4013d84 <altera_avalon_jtag_uart_read+0x90>
        n = space;
 4013d7c:	e0bffe17 	ldw	r2,-8(fp)
 4013d80:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 4013d84:	e0bffc17 	ldw	r2,-16(fp)
 4013d88:	10c00e04 	addi	r3,r2,56
 4013d8c:	e0bff817 	ldw	r2,-32(fp)
 4013d90:	1885883a 	add	r2,r3,r2
 4013d94:	e1bff617 	ldw	r6,-40(fp)
 4013d98:	100b883a 	mov	r5,r2
 4013d9c:	e13ff517 	ldw	r4,-44(fp)
 4013da0:	4009bf80 	call	4009bf8 <memcpy>
      ptr   += n;
 4013da4:	e0fff517 	ldw	r3,-44(fp)
 4013da8:	e0bff617 	ldw	r2,-40(fp)
 4013dac:	1885883a 	add	r2,r3,r2
 4013db0:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 4013db4:	e0fffe17 	ldw	r3,-8(fp)
 4013db8:	e0bff617 	ldw	r2,-40(fp)
 4013dbc:	1885c83a 	sub	r2,r3,r2
 4013dc0:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4013dc4:	e0fff817 	ldw	r3,-32(fp)
 4013dc8:	e0bff617 	ldw	r2,-40(fp)
 4013dcc:	1885883a 	add	r2,r3,r2
 4013dd0:	10c1ffcc 	andi	r3,r2,2047
 4013dd4:	e0bffc17 	ldw	r2,-16(fp)
 4013dd8:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 4013ddc:	e0bffe17 	ldw	r2,-8(fp)
 4013de0:	00bfcf16 	blt	zero,r2,4013d20 <__alt_data_end+0xfc013d20>
 4013de4:	00000106 	br	4013dec <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 4013de8:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 4013dec:	e0fff517 	ldw	r3,-44(fp)
 4013df0:	e0bffd17 	ldw	r2,-12(fp)
 4013df4:	1880141e 	bne	r3,r2,4013e48 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 4013df8:	e0bfff17 	ldw	r2,-4(fp)
 4013dfc:	1090000c 	andi	r2,r2,16384
 4013e00:	1000131e 	bne	r2,zero,4013e50 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 4013e04:	0001883a 	nop
 4013e08:	e0bffc17 	ldw	r2,-16(fp)
 4013e0c:	10c00a17 	ldw	r3,40(r2)
 4013e10:	e0bff717 	ldw	r2,-36(fp)
 4013e14:	1880051e 	bne	r3,r2,4013e2c <altera_avalon_jtag_uart_read+0x138>
 4013e18:	e0bffc17 	ldw	r2,-16(fp)
 4013e1c:	10c00917 	ldw	r3,36(r2)
 4013e20:	e0bffc17 	ldw	r2,-16(fp)
 4013e24:	10800117 	ldw	r2,4(r2)
 4013e28:	18bff736 	bltu	r3,r2,4013e08 <__alt_data_end+0xfc013e08>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 4013e2c:	e0bffc17 	ldw	r2,-16(fp)
 4013e30:	10c00a17 	ldw	r3,40(r2)
 4013e34:	e0bff717 	ldw	r2,-36(fp)
 4013e38:	18800726 	beq	r3,r2,4013e58 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 4013e3c:	e0bffe17 	ldw	r2,-8(fp)
 4013e40:	00bfb716 	blt	zero,r2,4013d20 <__alt_data_end+0xfc013d20>
 4013e44:	00000506 	br	4013e5c <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 4013e48:	0001883a 	nop
 4013e4c:	00000306 	br	4013e5c <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 4013e50:	0001883a 	nop
 4013e54:	00000106 	br	4013e5c <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 4013e58:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 4013e5c:	e0fff517 	ldw	r3,-44(fp)
 4013e60:	e0bffd17 	ldw	r2,-12(fp)
 4013e64:	18801826 	beq	r3,r2,4013ec8 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4013e68:	0005303a 	rdctl	r2,status
 4013e6c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4013e70:	e0fffb17 	ldw	r3,-20(fp)
 4013e74:	00bfff84 	movi	r2,-2
 4013e78:	1884703a 	and	r2,r3,r2
 4013e7c:	1001703a 	wrctl	status,r2
  
  return context;
 4013e80:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 4013e84:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4013e88:	e0bffc17 	ldw	r2,-16(fp)
 4013e8c:	10800817 	ldw	r2,32(r2)
 4013e90:	10c00054 	ori	r3,r2,1
 4013e94:	e0bffc17 	ldw	r2,-16(fp)
 4013e98:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4013e9c:	e0bffc17 	ldw	r2,-16(fp)
 4013ea0:	10800017 	ldw	r2,0(r2)
 4013ea4:	10800104 	addi	r2,r2,4
 4013ea8:	1007883a 	mov	r3,r2
 4013eac:	e0bffc17 	ldw	r2,-16(fp)
 4013eb0:	10800817 	ldw	r2,32(r2)
 4013eb4:	18800035 	stwio	r2,0(r3)
 4013eb8:	e0bffa17 	ldw	r2,-24(fp)
 4013ebc:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4013ec0:	e0bff917 	ldw	r2,-28(fp)
 4013ec4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 4013ec8:	e0fff517 	ldw	r3,-44(fp)
 4013ecc:	e0bffd17 	ldw	r2,-12(fp)
 4013ed0:	18800426 	beq	r3,r2,4013ee4 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 4013ed4:	e0fff517 	ldw	r3,-44(fp)
 4013ed8:	e0bffd17 	ldw	r2,-12(fp)
 4013edc:	1885c83a 	sub	r2,r3,r2
 4013ee0:	00000606 	br	4013efc <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 4013ee4:	e0bfff17 	ldw	r2,-4(fp)
 4013ee8:	1090000c 	andi	r2,r2,16384
 4013eec:	10000226 	beq	r2,zero,4013ef8 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 4013ef0:	00bffd44 	movi	r2,-11
 4013ef4:	00000106 	br	4013efc <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 4013ef8:	00bffec4 	movi	r2,-5
}
 4013efc:	e037883a 	mov	sp,fp
 4013f00:	dfc00117 	ldw	ra,4(sp)
 4013f04:	df000017 	ldw	fp,0(sp)
 4013f08:	dec00204 	addi	sp,sp,8
 4013f0c:	f800283a 	ret

04013f10 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 4013f10:	defff304 	addi	sp,sp,-52
 4013f14:	dfc00c15 	stw	ra,48(sp)
 4013f18:	df000b15 	stw	fp,44(sp)
 4013f1c:	df000b04 	addi	fp,sp,44
 4013f20:	e13ffc15 	stw	r4,-16(fp)
 4013f24:	e17ffd15 	stw	r5,-12(fp)
 4013f28:	e1bffe15 	stw	r6,-8(fp)
 4013f2c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 4013f30:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 4013f34:	e0bffd17 	ldw	r2,-12(fp)
 4013f38:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4013f3c:	00003706 	br	401401c <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 4013f40:	e0bffc17 	ldw	r2,-16(fp)
 4013f44:	10800c17 	ldw	r2,48(r2)
 4013f48:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 4013f4c:	e0bffc17 	ldw	r2,-16(fp)
 4013f50:	10800d17 	ldw	r2,52(r2)
 4013f54:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 4013f58:	e0fff917 	ldw	r3,-28(fp)
 4013f5c:	e0bff517 	ldw	r2,-44(fp)
 4013f60:	1880062e 	bgeu	r3,r2,4013f7c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 4013f64:	e0fff517 	ldw	r3,-44(fp)
 4013f68:	e0bff917 	ldw	r2,-28(fp)
 4013f6c:	1885c83a 	sub	r2,r3,r2
 4013f70:	10bfffc4 	addi	r2,r2,-1
 4013f74:	e0bff615 	stw	r2,-40(fp)
 4013f78:	00000b06 	br	4013fa8 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 4013f7c:	e0bff517 	ldw	r2,-44(fp)
 4013f80:	10000526 	beq	r2,zero,4013f98 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 4013f84:	00c20004 	movi	r3,2048
 4013f88:	e0bff917 	ldw	r2,-28(fp)
 4013f8c:	1885c83a 	sub	r2,r3,r2
 4013f90:	e0bff615 	stw	r2,-40(fp)
 4013f94:	00000406 	br	4013fa8 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 4013f98:	00c1ffc4 	movi	r3,2047
 4013f9c:	e0bff917 	ldw	r2,-28(fp)
 4013fa0:	1885c83a 	sub	r2,r3,r2
 4013fa4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4013fa8:	e0bff617 	ldw	r2,-40(fp)
 4013fac:	10001e26 	beq	r2,zero,4014028 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 4013fb0:	e0fffe17 	ldw	r3,-8(fp)
 4013fb4:	e0bff617 	ldw	r2,-40(fp)
 4013fb8:	1880022e 	bgeu	r3,r2,4013fc4 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 4013fbc:	e0bffe17 	ldw	r2,-8(fp)
 4013fc0:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 4013fc4:	e0bffc17 	ldw	r2,-16(fp)
 4013fc8:	10c20e04 	addi	r3,r2,2104
 4013fcc:	e0bff917 	ldw	r2,-28(fp)
 4013fd0:	1885883a 	add	r2,r3,r2
 4013fd4:	e1bff617 	ldw	r6,-40(fp)
 4013fd8:	e17ffd17 	ldw	r5,-12(fp)
 4013fdc:	1009883a 	mov	r4,r2
 4013fe0:	4009bf80 	call	4009bf8 <memcpy>
      ptr   += n;
 4013fe4:	e0fffd17 	ldw	r3,-12(fp)
 4013fe8:	e0bff617 	ldw	r2,-40(fp)
 4013fec:	1885883a 	add	r2,r3,r2
 4013ff0:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 4013ff4:	e0fffe17 	ldw	r3,-8(fp)
 4013ff8:	e0bff617 	ldw	r2,-40(fp)
 4013ffc:	1885c83a 	sub	r2,r3,r2
 4014000:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4014004:	e0fff917 	ldw	r3,-28(fp)
 4014008:	e0bff617 	ldw	r2,-40(fp)
 401400c:	1885883a 	add	r2,r3,r2
 4014010:	10c1ffcc 	andi	r3,r2,2047
 4014014:	e0bffc17 	ldw	r2,-16(fp)
 4014018:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 401401c:	e0bffe17 	ldw	r2,-8(fp)
 4014020:	00bfc716 	blt	zero,r2,4013f40 <__alt_data_end+0xfc013f40>
 4014024:	00000106 	br	401402c <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 4014028:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 401402c:	0005303a 	rdctl	r2,status
 4014030:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4014034:	e0fffb17 	ldw	r3,-20(fp)
 4014038:	00bfff84 	movi	r2,-2
 401403c:	1884703a 	and	r2,r3,r2
 4014040:	1001703a 	wrctl	status,r2
  
  return context;
 4014044:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 4014048:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 401404c:	e0bffc17 	ldw	r2,-16(fp)
 4014050:	10800817 	ldw	r2,32(r2)
 4014054:	10c00094 	ori	r3,r2,2
 4014058:	e0bffc17 	ldw	r2,-16(fp)
 401405c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4014060:	e0bffc17 	ldw	r2,-16(fp)
 4014064:	10800017 	ldw	r2,0(r2)
 4014068:	10800104 	addi	r2,r2,4
 401406c:	1007883a 	mov	r3,r2
 4014070:	e0bffc17 	ldw	r2,-16(fp)
 4014074:	10800817 	ldw	r2,32(r2)
 4014078:	18800035 	stwio	r2,0(r3)
 401407c:	e0bffa17 	ldw	r2,-24(fp)
 4014080:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4014084:	e0bff817 	ldw	r2,-32(fp)
 4014088:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 401408c:	e0bffe17 	ldw	r2,-8(fp)
 4014090:	0080100e 	bge	zero,r2,40140d4 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 4014094:	e0bfff17 	ldw	r2,-4(fp)
 4014098:	1090000c 	andi	r2,r2,16384
 401409c:	1000101e 	bne	r2,zero,40140e0 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 40140a0:	0001883a 	nop
 40140a4:	e0bffc17 	ldw	r2,-16(fp)
 40140a8:	10c00d17 	ldw	r3,52(r2)
 40140ac:	e0bff517 	ldw	r2,-44(fp)
 40140b0:	1880051e 	bne	r3,r2,40140c8 <altera_avalon_jtag_uart_write+0x1b8>
 40140b4:	e0bffc17 	ldw	r2,-16(fp)
 40140b8:	10c00917 	ldw	r3,36(r2)
 40140bc:	e0bffc17 	ldw	r2,-16(fp)
 40140c0:	10800117 	ldw	r2,4(r2)
 40140c4:	18bff736 	bltu	r3,r2,40140a4 <__alt_data_end+0xfc0140a4>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 40140c8:	e0bffc17 	ldw	r2,-16(fp)
 40140cc:	10800917 	ldw	r2,36(r2)
 40140d0:	1000051e 	bne	r2,zero,40140e8 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 40140d4:	e0bffe17 	ldw	r2,-8(fp)
 40140d8:	00bfd016 	blt	zero,r2,401401c <__alt_data_end+0xfc01401c>
 40140dc:	00000306 	br	40140ec <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 40140e0:	0001883a 	nop
 40140e4:	00000106 	br	40140ec <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 40140e8:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 40140ec:	e0fffd17 	ldw	r3,-12(fp)
 40140f0:	e0bff717 	ldw	r2,-36(fp)
 40140f4:	18800426 	beq	r3,r2,4014108 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 40140f8:	e0fffd17 	ldw	r3,-12(fp)
 40140fc:	e0bff717 	ldw	r2,-36(fp)
 4014100:	1885c83a 	sub	r2,r3,r2
 4014104:	00000606 	br	4014120 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 4014108:	e0bfff17 	ldw	r2,-4(fp)
 401410c:	1090000c 	andi	r2,r2,16384
 4014110:	10000226 	beq	r2,zero,401411c <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 4014114:	00bffd44 	movi	r2,-11
 4014118:	00000106 	br	4014120 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 401411c:	00bffec4 	movi	r2,-5
}
 4014120:	e037883a 	mov	sp,fp
 4014124:	dfc00117 	ldw	ra,4(sp)
 4014128:	df000017 	ldw	fp,0(sp)
 401412c:	dec00204 	addi	sp,sp,8
 4014130:	f800283a 	ret

04014134 <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
 4014134:	defff404 	addi	sp,sp,-48
 4014138:	df000b15 	stw	fp,44(sp)
 401413c:	df000b04 	addi	fp,sp,44
 4014140:	e13ffc15 	stw	r4,-16(fp)
 4014144:	e17ffd15 	stw	r5,-12(fp)
 4014148:	e1bffe15 	stw	r6,-8(fp)
 401414c:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
 4014150:	e0ffff17 	ldw	r3,-4(fp)
 4014154:	e0bffe17 	ldw	r2,-8(fp)
 4014158:	1885883a 	add	r2,r3,r2
 401415c:	e0bff815 	stw	r2,-32(fp)
  alt_u8 * read_end = read_data + read_length;
 4014160:	e0c00217 	ldw	r3,8(fp)
 4014164:	e0800117 	ldw	r2,4(fp)
 4014168:	1885883a 	add	r2,r3,r2
 401416c:	e0bff915 	stw	r2,-28(fp)

  alt_u32 write_zeros = read_length;
 4014170:	e0800117 	ldw	r2,4(fp)
 4014174:	e0bff515 	stw	r2,-44(fp)
  alt_u32 read_ignore = write_length;
 4014178:	e0bffe17 	ldw	r2,-8(fp)
 401417c:	e0bff615 	stw	r2,-40(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
 4014180:	00800044 	movi	r2,1
 4014184:	e0bff715 	stw	r2,-36(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
 4014188:	e0bffc17 	ldw	r2,-16(fp)
 401418c:	10800504 	addi	r2,r2,20
 4014190:	1009883a 	mov	r4,r2
 4014194:	00c00044 	movi	r3,1
 4014198:	e0bffd17 	ldw	r2,-12(fp)
 401419c:	1884983a 	sll	r2,r3,r2
 40141a0:	20800035 	stwio	r2,0(r4)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
 40141a4:	e0800317 	ldw	r2,12(fp)
 40141a8:	1080008c 	andi	r2,r2,2
 40141ac:	1000051e 	bne	r2,zero,40141c4 <alt_avalon_spi_command+0x90>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
 40141b0:	e0bffc17 	ldw	r2,-16(fp)
 40141b4:	10800304 	addi	r2,r2,12
 40141b8:	1007883a 	mov	r3,r2
 40141bc:	00810004 	movi	r2,1024
 40141c0:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
 40141c4:	e0bffc17 	ldw	r2,-16(fp)
 40141c8:	10800037 	ldwio	r2,0(r2)
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 40141cc:	e0bffc17 	ldw	r2,-16(fp)
 40141d0:	10800204 	addi	r2,r2,8
 40141d4:	10800037 	ldwio	r2,0(r2)
 40141d8:	e0bffa15 	stw	r2,-24(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
 40141dc:	e0bffa17 	ldw	r2,-24(fp)
 40141e0:	1080100c 	andi	r2,r2,64
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
 40141e4:	10000226 	beq	r2,zero,40141f0 <alt_avalon_spi_command+0xbc>
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
 40141e8:	e0bff717 	ldw	r2,-36(fp)
 40141ec:	1000031e 	bne	r2,zero,40141fc <alt_avalon_spi_command+0xc8>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
 40141f0:	e0bffa17 	ldw	r2,-24(fp)
 40141f4:	1080200c 	andi	r2,r2,128
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
 40141f8:	103ff426 	beq	r2,zero,40141cc <__alt_data_end+0xfc0141cc>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
 40141fc:	e0bffa17 	ldw	r2,-24(fp)
 4014200:	1080100c 	andi	r2,r2,64
 4014204:	10001e26 	beq	r2,zero,4014280 <alt_avalon_spi_command+0x14c>
 4014208:	e0bff717 	ldw	r2,-36(fp)
 401420c:	00801c0e 	bge	zero,r2,4014280 <alt_avalon_spi_command+0x14c>
    {
      credits--;
 4014210:	e0bff717 	ldw	r2,-36(fp)
 4014214:	10bfffc4 	addi	r2,r2,-1
 4014218:	e0bff715 	stw	r2,-36(fp)

      if (write_data < write_end)
 401421c:	e0ffff17 	ldw	r3,-4(fp)
 4014220:	e0bff817 	ldw	r2,-32(fp)
 4014224:	18800a2e 	bgeu	r3,r2,4014250 <alt_avalon_spi_command+0x11c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
 4014228:	e0bffc17 	ldw	r2,-16(fp)
 401422c:	10800104 	addi	r2,r2,4
 4014230:	1009883a 	mov	r4,r2
 4014234:	e0bfff17 	ldw	r2,-4(fp)
 4014238:	10c00044 	addi	r3,r2,1
 401423c:	e0ffff15 	stw	r3,-4(fp)
 4014240:	10800003 	ldbu	r2,0(r2)
 4014244:	10803fcc 	andi	r2,r2,255
 4014248:	20800035 	stwio	r2,0(r4)
 401424c:	00000c06 	br	4014280 <alt_avalon_spi_command+0x14c>
      else if (write_zeros > 0)
 4014250:	e0bff517 	ldw	r2,-44(fp)
 4014254:	10000826 	beq	r2,zero,4014278 <alt_avalon_spi_command+0x144>
      {
        write_zeros--;
 4014258:	e0bff517 	ldw	r2,-44(fp)
 401425c:	10bfffc4 	addi	r2,r2,-1
 4014260:	e0bff515 	stw	r2,-44(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
 4014264:	e0bffc17 	ldw	r2,-16(fp)
 4014268:	10800104 	addi	r2,r2,4
 401426c:	0007883a 	mov	r3,zero
 4014270:	10c00035 	stwio	r3,0(r2)
 4014274:	00000206 	br	4014280 <alt_avalon_spi_command+0x14c>
      }
      else
        credits = -1024;
 4014278:	00bf0004 	movi	r2,-1024
 401427c:	e0bff715 	stw	r2,-36(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
 4014280:	e0bffa17 	ldw	r2,-24(fp)
 4014284:	1080200c 	andi	r2,r2,128
 4014288:	103fd026 	beq	r2,zero,40141cc <__alt_data_end+0xfc0141cc>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
 401428c:	e0bffc17 	ldw	r2,-16(fp)
 4014290:	10800037 	ldwio	r2,0(r2)
 4014294:	e0bffb15 	stw	r2,-20(fp)

      if (read_ignore > 0)
 4014298:	e0bff617 	ldw	r2,-40(fp)
 401429c:	10000426 	beq	r2,zero,40142b0 <alt_avalon_spi_command+0x17c>
        read_ignore--;
 40142a0:	e0bff617 	ldw	r2,-40(fp)
 40142a4:	10bfffc4 	addi	r2,r2,-1
 40142a8:	e0bff615 	stw	r2,-40(fp)
 40142ac:	00000506 	br	40142c4 <alt_avalon_spi_command+0x190>
      else
        *read_data++ = (alt_u8)rxdata;
 40142b0:	e0800217 	ldw	r2,8(fp)
 40142b4:	10c00044 	addi	r3,r2,1
 40142b8:	e0c00215 	stw	r3,8(fp)
 40142bc:	e0fffb17 	ldw	r3,-20(fp)
 40142c0:	10c00005 	stb	r3,0(r2)
      credits++;
 40142c4:	e0bff717 	ldw	r2,-36(fp)
 40142c8:	10800044 	addi	r2,r2,1
 40142cc:	e0bff715 	stw	r2,-36(fp)

      if (read_ignore == 0 && read_data == read_end)
 40142d0:	e0bff617 	ldw	r2,-40(fp)
 40142d4:	103fbd1e 	bne	r2,zero,40141cc <__alt_data_end+0xfc0141cc>
 40142d8:	e0c00217 	ldw	r3,8(fp)
 40142dc:	e0bff917 	ldw	r2,-28(fp)
 40142e0:	18bfba1e 	bne	r3,r2,40141cc <__alt_data_end+0xfc0141cc>
  }

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 40142e4:	e0bffc17 	ldw	r2,-16(fp)
 40142e8:	10800204 	addi	r2,r2,8
 40142ec:	10800037 	ldwio	r2,0(r2)
 40142f0:	e0bffa15 	stw	r2,-24(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
 40142f4:	e0bffa17 	ldw	r2,-24(fp)
 40142f8:	1080080c 	andi	r2,r2,32
 40142fc:	103ff926 	beq	r2,zero,40142e4 <__alt_data_end+0xfc0142e4>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
 4014300:	e0800317 	ldw	r2,12(fp)
 4014304:	1080004c 	andi	r2,r2,1
 4014308:	1000041e 	bne	r2,zero,401431c <alt_avalon_spi_command+0x1e8>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
 401430c:	e0bffc17 	ldw	r2,-16(fp)
 4014310:	10800304 	addi	r2,r2,12
 4014314:	0007883a 	mov	r3,zero
 4014318:	10c00035 	stwio	r3,0(r2)

  return read_length;
 401431c:	e0800117 	ldw	r2,4(fp)
}
 4014320:	e037883a 	mov	sp,fp
 4014324:	df000017 	ldw	fp,0(sp)
 4014328:	dec00104 	addi	sp,sp,4
 401432c:	f800283a 	ret

04014330 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 4014330:	defffa04 	addi	sp,sp,-24
 4014334:	dfc00515 	stw	ra,20(sp)
 4014338:	df000415 	stw	fp,16(sp)
 401433c:	df000404 	addi	fp,sp,16
 4014340:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 4014344:	0007883a 	mov	r3,zero
 4014348:	e0bfff17 	ldw	r2,-4(fp)
 401434c:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 4014350:	e0bfff17 	ldw	r2,-4(fp)
 4014354:	10800104 	addi	r2,r2,4
 4014358:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 401435c:	0005303a 	rdctl	r2,status
 4014360:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4014364:	e0fffd17 	ldw	r3,-12(fp)
 4014368:	00bfff84 	movi	r2,-2
 401436c:	1884703a 	and	r2,r3,r2
 4014370:	1001703a 	wrctl	status,r2
  
  return context;
 4014374:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 4014378:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
 401437c:	40117600 	call	4011760 <alt_tick>
 4014380:	e0bffc17 	ldw	r2,-16(fp)
 4014384:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4014388:	e0bffe17 	ldw	r2,-8(fp)
 401438c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 4014390:	0001883a 	nop
 4014394:	e037883a 	mov	sp,fp
 4014398:	dfc00117 	ldw	ra,4(sp)
 401439c:	df000017 	ldw	fp,0(sp)
 40143a0:	dec00204 	addi	sp,sp,8
 40143a4:	f800283a 	ret

040143a8 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 40143a8:	defff804 	addi	sp,sp,-32
 40143ac:	dfc00715 	stw	ra,28(sp)
 40143b0:	df000615 	stw	fp,24(sp)
 40143b4:	df000604 	addi	fp,sp,24
 40143b8:	e13ffc15 	stw	r4,-16(fp)
 40143bc:	e17ffd15 	stw	r5,-12(fp)
 40143c0:	e1bffe15 	stw	r6,-8(fp)
 40143c4:	e1ffff15 	stw	r7,-4(fp)
 40143c8:	e0bfff17 	ldw	r2,-4(fp)
 40143cc:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 40143d0:	d0a70117 	ldw	r2,-25596(gp)
 40143d4:	1000021e 	bne	r2,zero,40143e0 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
 40143d8:	e0bffb17 	ldw	r2,-20(fp)
 40143dc:	d0a70115 	stw	r2,-25596(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 40143e0:	e0bffc17 	ldw	r2,-16(fp)
 40143e4:	10800104 	addi	r2,r2,4
 40143e8:	00c001c4 	movi	r3,7
 40143ec:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 40143f0:	d8000015 	stw	zero,0(sp)
 40143f4:	e1fffc17 	ldw	r7,-16(fp)
 40143f8:	01810074 	movhi	r6,1025
 40143fc:	3190cc04 	addi	r6,r6,17200
 4014400:	e17ffe17 	ldw	r5,-8(fp)
 4014404:	e13ffd17 	ldw	r4,-12(fp)
 4014408:	40149180 	call	4014918 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 401440c:	0001883a 	nop
 4014410:	e037883a 	mov	sp,fp
 4014414:	dfc00117 	ldw	ra,4(sp)
 4014418:	df000017 	ldw	fp,0(sp)
 401441c:	dec00204 	addi	sp,sp,8
 4014420:	f800283a 	ret

04014424 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 4014424:	defff504 	addi	sp,sp,-44
 4014428:	df000a15 	stw	fp,40(sp)
 401442c:	df000a04 	addi	fp,sp,40
 4014430:	e13ffc15 	stw	r4,-16(fp)
 4014434:	e17ffd15 	stw	r5,-12(fp)
 4014438:	e1bffe15 	stw	r6,-8(fp)
 401443c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 4014440:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4014444:	d0a70117 	ldw	r2,-25596(gp)
  
  if (alt_ticks_per_second ())
 4014448:	10003c26 	beq	r2,zero,401453c <alt_alarm_start+0x118>
  {
    if (alarm)
 401444c:	e0bffc17 	ldw	r2,-16(fp)
 4014450:	10003826 	beq	r2,zero,4014534 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 4014454:	e0bffc17 	ldw	r2,-16(fp)
 4014458:	e0fffe17 	ldw	r3,-8(fp)
 401445c:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 4014460:	e0bffc17 	ldw	r2,-16(fp)
 4014464:	e0ffff17 	ldw	r3,-4(fp)
 4014468:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 401446c:	0005303a 	rdctl	r2,status
 4014470:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4014474:	e0fff917 	ldw	r3,-28(fp)
 4014478:	00bfff84 	movi	r2,-2
 401447c:	1884703a 	and	r2,r3,r2
 4014480:	1001703a 	wrctl	status,r2
  
  return context;
 4014484:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 4014488:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 401448c:	d0a70217 	ldw	r2,-25592(gp)
      
      current_nticks = alt_nticks();
 4014490:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 4014494:	e0fffd17 	ldw	r3,-12(fp)
 4014498:	e0bff617 	ldw	r2,-40(fp)
 401449c:	1885883a 	add	r2,r3,r2
 40144a0:	10c00044 	addi	r3,r2,1
 40144a4:	e0bffc17 	ldw	r2,-16(fp)
 40144a8:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 40144ac:	e0bffc17 	ldw	r2,-16(fp)
 40144b0:	10c00217 	ldw	r3,8(r2)
 40144b4:	e0bff617 	ldw	r2,-40(fp)
 40144b8:	1880042e 	bgeu	r3,r2,40144cc <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 40144bc:	e0bffc17 	ldw	r2,-16(fp)
 40144c0:	00c00044 	movi	r3,1
 40144c4:	10c00405 	stb	r3,16(r2)
 40144c8:	00000206 	br	40144d4 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 40144cc:	e0bffc17 	ldw	r2,-16(fp)
 40144d0:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 40144d4:	e0bffc17 	ldw	r2,-16(fp)
 40144d8:	d0e01104 	addi	r3,gp,-32700
 40144dc:	e0fffa15 	stw	r3,-24(fp)
 40144e0:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 40144e4:	e0bffb17 	ldw	r2,-20(fp)
 40144e8:	e0fffa17 	ldw	r3,-24(fp)
 40144ec:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 40144f0:	e0bffa17 	ldw	r2,-24(fp)
 40144f4:	10c00017 	ldw	r3,0(r2)
 40144f8:	e0bffb17 	ldw	r2,-20(fp)
 40144fc:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4014500:	e0bffa17 	ldw	r2,-24(fp)
 4014504:	10800017 	ldw	r2,0(r2)
 4014508:	e0fffb17 	ldw	r3,-20(fp)
 401450c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4014510:	e0bffa17 	ldw	r2,-24(fp)
 4014514:	e0fffb17 	ldw	r3,-20(fp)
 4014518:	10c00015 	stw	r3,0(r2)
 401451c:	e0bff817 	ldw	r2,-32(fp)
 4014520:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4014524:	e0bff717 	ldw	r2,-36(fp)
 4014528:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 401452c:	0005883a 	mov	r2,zero
 4014530:	00000306 	br	4014540 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 4014534:	00bffa84 	movi	r2,-22
 4014538:	00000106 	br	4014540 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 401453c:	00bfde84 	movi	r2,-134
  }
}
 4014540:	e037883a 	mov	sp,fp
 4014544:	df000017 	ldw	fp,0(sp)
 4014548:	dec00104 	addi	sp,sp,4
 401454c:	f800283a 	ret

04014550 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 4014550:	defffa04 	addi	sp,sp,-24
 4014554:	dfc00515 	stw	ra,20(sp)
 4014558:	df000415 	stw	fp,16(sp)
 401455c:	df000404 	addi	fp,sp,16
 4014560:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
 4014564:	00800244 	movi	r2,9
 4014568:	e0bffd15 	stw	r2,-12(fp)
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
 401456c:	014003f4 	movhi	r5,15
 4014570:	29509004 	addi	r5,r5,16960
 4014574:	e13ffd17 	ldw	r4,-12(fp)
 4014578:	40034280 	call	4003428 <__mulsi3>
 401457c:	100b883a 	mov	r5,r2
 4014580:	0100bef4 	movhi	r4,763
 4014584:	213c2004 	addi	r4,r4,-3968
 4014588:	400336c0 	call	400336c <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 401458c:	100b883a 	mov	r5,r2
 4014590:	01200034 	movhi	r4,32768
 4014594:	213fffc4 	addi	r4,r4,-1
 4014598:	400336c0 	call	400336c <__udivsi3>
 401459c:	100b883a 	mov	r5,r2
 40145a0:	e13fff17 	ldw	r4,-4(fp)
 40145a4:	400336c0 	call	400336c <__udivsi3>
 40145a8:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 40145ac:	e0bffe17 	ldw	r2,-8(fp)
 40145b0:	10002a26 	beq	r2,zero,401465c <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
 40145b4:	e03ffc15 	stw	zero,-16(fp)
 40145b8:	00001706 	br	4014618 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 40145bc:	00a00034 	movhi	r2,32768
 40145c0:	10bfffc4 	addi	r2,r2,-1
 40145c4:	10bfffc4 	addi	r2,r2,-1
 40145c8:	103ffe1e 	bne	r2,zero,40145c4 <__alt_data_end+0xfc0145c4>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
 40145cc:	014003f4 	movhi	r5,15
 40145d0:	29509004 	addi	r5,r5,16960
 40145d4:	e13ffd17 	ldw	r4,-12(fp)
 40145d8:	40034280 	call	4003428 <__mulsi3>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 40145dc:	100b883a 	mov	r5,r2
 40145e0:	0100bef4 	movhi	r4,763
 40145e4:	213c2004 	addi	r4,r4,-3968
 40145e8:	400336c0 	call	400336c <__udivsi3>
 40145ec:	100b883a 	mov	r5,r2
 40145f0:	01200034 	movhi	r4,32768
 40145f4:	213fffc4 	addi	r4,r4,-1
 40145f8:	400336c0 	call	400336c <__udivsi3>
 40145fc:	1007883a 	mov	r3,r2
 4014600:	e0bfff17 	ldw	r2,-4(fp)
 4014604:	10c5c83a 	sub	r2,r2,r3
 4014608:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 401460c:	e0bffc17 	ldw	r2,-16(fp)
 4014610:	10800044 	addi	r2,r2,1
 4014614:	e0bffc15 	stw	r2,-16(fp)
 4014618:	e0fffc17 	ldw	r3,-16(fp)
 401461c:	e0bffe17 	ldw	r2,-8(fp)
 4014620:	18bfe616 	blt	r3,r2,40145bc <__alt_data_end+0xfc0145bc>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 4014624:	014003f4 	movhi	r5,15
 4014628:	29509004 	addi	r5,r5,16960
 401462c:	e13ffd17 	ldw	r4,-12(fp)
 4014630:	40034280 	call	4003428 <__mulsi3>
 4014634:	100b883a 	mov	r5,r2
 4014638:	0100bef4 	movhi	r4,763
 401463c:	213c2004 	addi	r4,r4,-3968
 4014640:	400336c0 	call	400336c <__udivsi3>
 4014644:	e17fff17 	ldw	r5,-4(fp)
 4014648:	1009883a 	mov	r4,r2
 401464c:	40034280 	call	4003428 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4014650:	10bfffc4 	addi	r2,r2,-1
 4014654:	103ffe1e 	bne	r2,zero,4014650 <__alt_data_end+0xfc014650>
 4014658:	00000d06 	br	4014690 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 401465c:	014003f4 	movhi	r5,15
 4014660:	29509004 	addi	r5,r5,16960
 4014664:	e13ffd17 	ldw	r4,-12(fp)
 4014668:	40034280 	call	4003428 <__mulsi3>
 401466c:	100b883a 	mov	r5,r2
 4014670:	0100bef4 	movhi	r4,763
 4014674:	213c2004 	addi	r4,r4,-3968
 4014678:	400336c0 	call	400336c <__udivsi3>
 401467c:	e17fff17 	ldw	r5,-4(fp)
 4014680:	1009883a 	mov	r4,r2
 4014684:	40034280 	call	4003428 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4014688:	10bfffc4 	addi	r2,r2,-1
 401468c:	00bffe16 	blt	zero,r2,4014688 <__alt_data_end+0xfc014688>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 4014690:	0005883a 	mov	r2,zero
}
 4014694:	e037883a 	mov	sp,fp
 4014698:	dfc00117 	ldw	ra,4(sp)
 401469c:	df000017 	ldw	fp,0(sp)
 40146a0:	dec00204 	addi	sp,sp,8
 40146a4:	f800283a 	ret

040146a8 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 40146a8:	deffff04 	addi	sp,sp,-4
 40146ac:	df000015 	stw	fp,0(sp)
 40146b0:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 40146b4:	0001883a 	nop
 40146b8:	e037883a 	mov	sp,fp
 40146bc:	df000017 	ldw	fp,0(sp)
 40146c0:	dec00104 	addi	sp,sp,4
 40146c4:	f800283a 	ret

040146c8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40146c8:	defffe04 	addi	sp,sp,-8
 40146cc:	dfc00115 	stw	ra,4(sp)
 40146d0:	df000015 	stw	fp,0(sp)
 40146d4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40146d8:	d0a00f17 	ldw	r2,-32708(gp)
 40146dc:	10000326 	beq	r2,zero,40146ec <alt_get_errno+0x24>
 40146e0:	d0a00f17 	ldw	r2,-32708(gp)
 40146e4:	103ee83a 	callr	r2
 40146e8:	00000106 	br	40146f0 <alt_get_errno+0x28>
 40146ec:	d0a6fd04 	addi	r2,gp,-25612
}
 40146f0:	e037883a 	mov	sp,fp
 40146f4:	dfc00117 	ldw	ra,4(sp)
 40146f8:	df000017 	ldw	fp,0(sp)
 40146fc:	dec00204 	addi	sp,sp,8
 4014700:	f800283a 	ret

04014704 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 4014704:	defffa04 	addi	sp,sp,-24
 4014708:	dfc00515 	stw	ra,20(sp)
 401470c:	df000415 	stw	fp,16(sp)
 4014710:	df000404 	addi	fp,sp,16
 4014714:	e13ffe15 	stw	r4,-8(fp)
 4014718:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 401471c:	e0bffe17 	ldw	r2,-8(fp)
 4014720:	10000326 	beq	r2,zero,4014730 <alt_dev_llist_insert+0x2c>
 4014724:	e0bffe17 	ldw	r2,-8(fp)
 4014728:	10800217 	ldw	r2,8(r2)
 401472c:	1000061e 	bne	r2,zero,4014748 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 4014730:	40146c80 	call	40146c8 <alt_get_errno>
 4014734:	1007883a 	mov	r3,r2
 4014738:	00800584 	movi	r2,22
 401473c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 4014740:	00bffa84 	movi	r2,-22
 4014744:	00001306 	br	4014794 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 4014748:	e0bffe17 	ldw	r2,-8(fp)
 401474c:	e0ffff17 	ldw	r3,-4(fp)
 4014750:	e0fffc15 	stw	r3,-16(fp)
 4014754:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4014758:	e0bffd17 	ldw	r2,-12(fp)
 401475c:	e0fffc17 	ldw	r3,-16(fp)
 4014760:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4014764:	e0bffc17 	ldw	r2,-16(fp)
 4014768:	10c00017 	ldw	r3,0(r2)
 401476c:	e0bffd17 	ldw	r2,-12(fp)
 4014770:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4014774:	e0bffc17 	ldw	r2,-16(fp)
 4014778:	10800017 	ldw	r2,0(r2)
 401477c:	e0fffd17 	ldw	r3,-12(fp)
 4014780:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4014784:	e0bffc17 	ldw	r2,-16(fp)
 4014788:	e0fffd17 	ldw	r3,-12(fp)
 401478c:	10c00015 	stw	r3,0(r2)

  return 0;  
 4014790:	0005883a 	mov	r2,zero
}
 4014794:	e037883a 	mov	sp,fp
 4014798:	dfc00117 	ldw	ra,4(sp)
 401479c:	df000017 	ldw	fp,0(sp)
 40147a0:	dec00204 	addi	sp,sp,8
 40147a4:	f800283a 	ret

040147a8 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 40147a8:	defffd04 	addi	sp,sp,-12
 40147ac:	dfc00215 	stw	ra,8(sp)
 40147b0:	df000115 	stw	fp,4(sp)
 40147b4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 40147b8:	00810074 	movhi	r2,1025
 40147bc:	10960804 	addi	r2,r2,22560
 40147c0:	e0bfff15 	stw	r2,-4(fp)
 40147c4:	00000606 	br	40147e0 <_do_ctors+0x38>
        (*ctor) (); 
 40147c8:	e0bfff17 	ldw	r2,-4(fp)
 40147cc:	10800017 	ldw	r2,0(r2)
 40147d0:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 40147d4:	e0bfff17 	ldw	r2,-4(fp)
 40147d8:	10bfff04 	addi	r2,r2,-4
 40147dc:	e0bfff15 	stw	r2,-4(fp)
 40147e0:	e0ffff17 	ldw	r3,-4(fp)
 40147e4:	00810074 	movhi	r2,1025
 40147e8:	10960904 	addi	r2,r2,22564
 40147ec:	18bff62e 	bgeu	r3,r2,40147c8 <__alt_data_end+0xfc0147c8>
        (*ctor) (); 
}
 40147f0:	0001883a 	nop
 40147f4:	e037883a 	mov	sp,fp
 40147f8:	dfc00117 	ldw	ra,4(sp)
 40147fc:	df000017 	ldw	fp,0(sp)
 4014800:	dec00204 	addi	sp,sp,8
 4014804:	f800283a 	ret

04014808 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 4014808:	defffd04 	addi	sp,sp,-12
 401480c:	dfc00215 	stw	ra,8(sp)
 4014810:	df000115 	stw	fp,4(sp)
 4014814:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4014818:	00810074 	movhi	r2,1025
 401481c:	10960804 	addi	r2,r2,22560
 4014820:	e0bfff15 	stw	r2,-4(fp)
 4014824:	00000606 	br	4014840 <_do_dtors+0x38>
        (*dtor) (); 
 4014828:	e0bfff17 	ldw	r2,-4(fp)
 401482c:	10800017 	ldw	r2,0(r2)
 4014830:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4014834:	e0bfff17 	ldw	r2,-4(fp)
 4014838:	10bfff04 	addi	r2,r2,-4
 401483c:	e0bfff15 	stw	r2,-4(fp)
 4014840:	e0ffff17 	ldw	r3,-4(fp)
 4014844:	00810074 	movhi	r2,1025
 4014848:	10960904 	addi	r2,r2,22564
 401484c:	18bff62e 	bgeu	r3,r2,4014828 <__alt_data_end+0xfc014828>
        (*dtor) (); 
}
 4014850:	0001883a 	nop
 4014854:	e037883a 	mov	sp,fp
 4014858:	dfc00117 	ldw	ra,4(sp)
 401485c:	df000017 	ldw	fp,0(sp)
 4014860:	dec00204 	addi	sp,sp,8
 4014864:	f800283a 	ret

04014868 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 4014868:	defffa04 	addi	sp,sp,-24
 401486c:	dfc00515 	stw	ra,20(sp)
 4014870:	df000415 	stw	fp,16(sp)
 4014874:	df000404 	addi	fp,sp,16
 4014878:	e13ffe15 	stw	r4,-8(fp)
 401487c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 4014880:	e0bfff17 	ldw	r2,-4(fp)
 4014884:	10800017 	ldw	r2,0(r2)
 4014888:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 401488c:	e13ffe17 	ldw	r4,-8(fp)
 4014890:	40041440 	call	4004144 <strlen>
 4014894:	10800044 	addi	r2,r2,1
 4014898:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 401489c:	00000d06 	br	40148d4 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 40148a0:	e0bffc17 	ldw	r2,-16(fp)
 40148a4:	10800217 	ldw	r2,8(r2)
 40148a8:	e0fffd17 	ldw	r3,-12(fp)
 40148ac:	180d883a 	mov	r6,r3
 40148b0:	e17ffe17 	ldw	r5,-8(fp)
 40148b4:	1009883a 	mov	r4,r2
 40148b8:	40154dc0 	call	40154dc <memcmp>
 40148bc:	1000021e 	bne	r2,zero,40148c8 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 40148c0:	e0bffc17 	ldw	r2,-16(fp)
 40148c4:	00000706 	br	40148e4 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 40148c8:	e0bffc17 	ldw	r2,-16(fp)
 40148cc:	10800017 	ldw	r2,0(r2)
 40148d0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 40148d4:	e0fffc17 	ldw	r3,-16(fp)
 40148d8:	e0bfff17 	ldw	r2,-4(fp)
 40148dc:	18bff01e 	bne	r3,r2,40148a0 <__alt_data_end+0xfc0148a0>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 40148e0:	0005883a 	mov	r2,zero
}
 40148e4:	e037883a 	mov	sp,fp
 40148e8:	dfc00117 	ldw	ra,4(sp)
 40148ec:	df000017 	ldw	fp,0(sp)
 40148f0:	dec00204 	addi	sp,sp,8
 40148f4:	f800283a 	ret

040148f8 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 40148f8:	deffff04 	addi	sp,sp,-4
 40148fc:	df000015 	stw	fp,0(sp)
 4014900:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 4014904:	0001883a 	nop
 4014908:	e037883a 	mov	sp,fp
 401490c:	df000017 	ldw	fp,0(sp)
 4014910:	dec00104 	addi	sp,sp,4
 4014914:	f800283a 	ret

04014918 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4014918:	defff904 	addi	sp,sp,-28
 401491c:	dfc00615 	stw	ra,24(sp)
 4014920:	df000515 	stw	fp,20(sp)
 4014924:	df000504 	addi	fp,sp,20
 4014928:	e13ffc15 	stw	r4,-16(fp)
 401492c:	e17ffd15 	stw	r5,-12(fp)
 4014930:	e1bffe15 	stw	r6,-8(fp)
 4014934:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 4014938:	e0800217 	ldw	r2,8(fp)
 401493c:	d8800015 	stw	r2,0(sp)
 4014940:	e1ffff17 	ldw	r7,-4(fp)
 4014944:	e1bffe17 	ldw	r6,-8(fp)
 4014948:	e17ffd17 	ldw	r5,-12(fp)
 401494c:	e13ffc17 	ldw	r4,-16(fp)
 4014950:	4014ac80 	call	4014ac8 <alt_iic_isr_register>
}  
 4014954:	e037883a 	mov	sp,fp
 4014958:	dfc00117 	ldw	ra,4(sp)
 401495c:	df000017 	ldw	fp,0(sp)
 4014960:	dec00204 	addi	sp,sp,8
 4014964:	f800283a 	ret

04014968 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 4014968:	defff904 	addi	sp,sp,-28
 401496c:	df000615 	stw	fp,24(sp)
 4014970:	df000604 	addi	fp,sp,24
 4014974:	e13ffe15 	stw	r4,-8(fp)
 4014978:	e17fff15 	stw	r5,-4(fp)
 401497c:	e0bfff17 	ldw	r2,-4(fp)
 4014980:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4014984:	0005303a 	rdctl	r2,status
 4014988:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 401498c:	e0fffb17 	ldw	r3,-20(fp)
 4014990:	00bfff84 	movi	r2,-2
 4014994:	1884703a 	and	r2,r3,r2
 4014998:	1001703a 	wrctl	status,r2
  
  return context;
 401499c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 40149a0:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
 40149a4:	00c00044 	movi	r3,1
 40149a8:	e0bffa17 	ldw	r2,-24(fp)
 40149ac:	1884983a 	sll	r2,r3,r2
 40149b0:	1007883a 	mov	r3,r2
 40149b4:	d0a70317 	ldw	r2,-25588(gp)
 40149b8:	1884b03a 	or	r2,r3,r2
 40149bc:	d0a70315 	stw	r2,-25588(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 40149c0:	d0a70317 	ldw	r2,-25588(gp)
 40149c4:	100170fa 	wrctl	ienable,r2
 40149c8:	e0bffc17 	ldw	r2,-16(fp)
 40149cc:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40149d0:	e0bffd17 	ldw	r2,-12(fp)
 40149d4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 40149d8:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
 40149dc:	0001883a 	nop
}
 40149e0:	e037883a 	mov	sp,fp
 40149e4:	df000017 	ldw	fp,0(sp)
 40149e8:	dec00104 	addi	sp,sp,4
 40149ec:	f800283a 	ret

040149f0 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 40149f0:	defff904 	addi	sp,sp,-28
 40149f4:	df000615 	stw	fp,24(sp)
 40149f8:	df000604 	addi	fp,sp,24
 40149fc:	e13ffe15 	stw	r4,-8(fp)
 4014a00:	e17fff15 	stw	r5,-4(fp)
 4014a04:	e0bfff17 	ldw	r2,-4(fp)
 4014a08:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4014a0c:	0005303a 	rdctl	r2,status
 4014a10:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4014a14:	e0fffb17 	ldw	r3,-20(fp)
 4014a18:	00bfff84 	movi	r2,-2
 4014a1c:	1884703a 	and	r2,r3,r2
 4014a20:	1001703a 	wrctl	status,r2
  
  return context;
 4014a24:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4014a28:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
 4014a2c:	00c00044 	movi	r3,1
 4014a30:	e0bffa17 	ldw	r2,-24(fp)
 4014a34:	1884983a 	sll	r2,r3,r2
 4014a38:	0084303a 	nor	r2,zero,r2
 4014a3c:	1007883a 	mov	r3,r2
 4014a40:	d0a70317 	ldw	r2,-25588(gp)
 4014a44:	1884703a 	and	r2,r3,r2
 4014a48:	d0a70315 	stw	r2,-25588(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4014a4c:	d0a70317 	ldw	r2,-25588(gp)
 4014a50:	100170fa 	wrctl	ienable,r2
 4014a54:	e0bffc17 	ldw	r2,-16(fp)
 4014a58:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4014a5c:	e0bffd17 	ldw	r2,-12(fp)
 4014a60:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4014a64:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
 4014a68:	0001883a 	nop
}
 4014a6c:	e037883a 	mov	sp,fp
 4014a70:	df000017 	ldw	fp,0(sp)
 4014a74:	dec00104 	addi	sp,sp,4
 4014a78:	f800283a 	ret

04014a7c <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 4014a7c:	defffc04 	addi	sp,sp,-16
 4014a80:	df000315 	stw	fp,12(sp)
 4014a84:	df000304 	addi	fp,sp,12
 4014a88:	e13ffe15 	stw	r4,-8(fp)
 4014a8c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 4014a90:	000530fa 	rdctl	r2,ienable
 4014a94:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 4014a98:	00c00044 	movi	r3,1
 4014a9c:	e0bfff17 	ldw	r2,-4(fp)
 4014aa0:	1884983a 	sll	r2,r3,r2
 4014aa4:	1007883a 	mov	r3,r2
 4014aa8:	e0bffd17 	ldw	r2,-12(fp)
 4014aac:	1884703a 	and	r2,r3,r2
 4014ab0:	1004c03a 	cmpne	r2,r2,zero
 4014ab4:	10803fcc 	andi	r2,r2,255
}
 4014ab8:	e037883a 	mov	sp,fp
 4014abc:	df000017 	ldw	fp,0(sp)
 4014ac0:	dec00104 	addi	sp,sp,4
 4014ac4:	f800283a 	ret

04014ac8 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4014ac8:	defff504 	addi	sp,sp,-44
 4014acc:	dfc00a15 	stw	ra,40(sp)
 4014ad0:	df000915 	stw	fp,36(sp)
 4014ad4:	df000904 	addi	fp,sp,36
 4014ad8:	e13ffc15 	stw	r4,-16(fp)
 4014adc:	e17ffd15 	stw	r5,-12(fp)
 4014ae0:	e1bffe15 	stw	r6,-8(fp)
 4014ae4:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
 4014ae8:	00bffa84 	movi	r2,-22
 4014aec:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 4014af0:	e0bffd17 	ldw	r2,-12(fp)
 4014af4:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4014af8:	e0bff817 	ldw	r2,-32(fp)
 4014afc:	10800808 	cmpgei	r2,r2,32
 4014b00:	1000271e 	bne	r2,zero,4014ba0 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4014b04:	0005303a 	rdctl	r2,status
 4014b08:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4014b0c:	e0fffb17 	ldw	r3,-20(fp)
 4014b10:	00bfff84 	movi	r2,-2
 4014b14:	1884703a 	and	r2,r3,r2
 4014b18:	1001703a 	wrctl	status,r2
  
  return context;
 4014b1c:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 4014b20:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
 4014b24:	008100b4 	movhi	r2,1026
 4014b28:	10a61c04 	addi	r2,r2,-26512
 4014b2c:	e0fff817 	ldw	r3,-32(fp)
 4014b30:	180690fa 	slli	r3,r3,3
 4014b34:	10c5883a 	add	r2,r2,r3
 4014b38:	e0fffe17 	ldw	r3,-8(fp)
 4014b3c:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
 4014b40:	008100b4 	movhi	r2,1026
 4014b44:	10a61c04 	addi	r2,r2,-26512
 4014b48:	e0fff817 	ldw	r3,-32(fp)
 4014b4c:	180690fa 	slli	r3,r3,3
 4014b50:	10c5883a 	add	r2,r2,r3
 4014b54:	10800104 	addi	r2,r2,4
 4014b58:	e0ffff17 	ldw	r3,-4(fp)
 4014b5c:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 4014b60:	e0bffe17 	ldw	r2,-8(fp)
 4014b64:	10000526 	beq	r2,zero,4014b7c <alt_iic_isr_register+0xb4>
 4014b68:	e0bff817 	ldw	r2,-32(fp)
 4014b6c:	100b883a 	mov	r5,r2
 4014b70:	e13ffc17 	ldw	r4,-16(fp)
 4014b74:	40149680 	call	4014968 <alt_ic_irq_enable>
 4014b78:	00000406 	br	4014b8c <alt_iic_isr_register+0xc4>
 4014b7c:	e0bff817 	ldw	r2,-32(fp)
 4014b80:	100b883a 	mov	r5,r2
 4014b84:	e13ffc17 	ldw	r4,-16(fp)
 4014b88:	40149f00 	call	40149f0 <alt_ic_irq_disable>
 4014b8c:	e0bff715 	stw	r2,-36(fp)
 4014b90:	e0bffa17 	ldw	r2,-24(fp)
 4014b94:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4014b98:	e0bff917 	ldw	r2,-28(fp)
 4014b9c:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 4014ba0:	e0bff717 	ldw	r2,-36(fp)
}
 4014ba4:	e037883a 	mov	sp,fp
 4014ba8:	dfc00117 	ldw	ra,4(sp)
 4014bac:	df000017 	ldw	fp,0(sp)
 4014bb0:	dec00204 	addi	sp,sp,8
 4014bb4:	f800283a 	ret

04014bb8 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 4014bb8:	defff804 	addi	sp,sp,-32
 4014bbc:	dfc00715 	stw	ra,28(sp)
 4014bc0:	df000615 	stw	fp,24(sp)
 4014bc4:	dc000515 	stw	r16,20(sp)
 4014bc8:	df000604 	addi	fp,sp,24
 4014bcc:	e13ffb15 	stw	r4,-20(fp)
 4014bd0:	e17ffc15 	stw	r5,-16(fp)
 4014bd4:	e1bffd15 	stw	r6,-12(fp)
 4014bd8:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
 4014bdc:	e1bffe17 	ldw	r6,-8(fp)
 4014be0:	e17ffd17 	ldw	r5,-12(fp)
 4014be4:	e13ffc17 	ldw	r4,-16(fp)
 4014be8:	4014e400 	call	4014e40 <open>
 4014bec:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
 4014bf0:	e0bffa17 	ldw	r2,-24(fp)
 4014bf4:	10002216 	blt	r2,zero,4014c80 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
 4014bf8:	04010074 	movhi	r16,1025
 4014bfc:	841a2b04 	addi	r16,r16,26796
 4014c00:	e0bffa17 	ldw	r2,-24(fp)
 4014c04:	01400304 	movi	r5,12
 4014c08:	1009883a 	mov	r4,r2
 4014c0c:	40034280 	call	4003428 <__mulsi3>
 4014c10:	8085883a 	add	r2,r16,r2
 4014c14:	10c00017 	ldw	r3,0(r2)
 4014c18:	e0bffb17 	ldw	r2,-20(fp)
 4014c1c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 4014c20:	04010074 	movhi	r16,1025
 4014c24:	841a2b04 	addi	r16,r16,26796
 4014c28:	e0bffa17 	ldw	r2,-24(fp)
 4014c2c:	01400304 	movi	r5,12
 4014c30:	1009883a 	mov	r4,r2
 4014c34:	40034280 	call	4003428 <__mulsi3>
 4014c38:	8085883a 	add	r2,r16,r2
 4014c3c:	10800104 	addi	r2,r2,4
 4014c40:	10c00017 	ldw	r3,0(r2)
 4014c44:	e0bffb17 	ldw	r2,-20(fp)
 4014c48:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 4014c4c:	04010074 	movhi	r16,1025
 4014c50:	841a2b04 	addi	r16,r16,26796
 4014c54:	e0bffa17 	ldw	r2,-24(fp)
 4014c58:	01400304 	movi	r5,12
 4014c5c:	1009883a 	mov	r4,r2
 4014c60:	40034280 	call	4003428 <__mulsi3>
 4014c64:	8085883a 	add	r2,r16,r2
 4014c68:	10800204 	addi	r2,r2,8
 4014c6c:	10c00017 	ldw	r3,0(r2)
 4014c70:	e0bffb17 	ldw	r2,-20(fp)
 4014c74:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 4014c78:	e13ffa17 	ldw	r4,-24(fp)
 4014c7c:	40115900 	call	4011590 <alt_release_fd>
  }
} 
 4014c80:	0001883a 	nop
 4014c84:	e6ffff04 	addi	sp,fp,-4
 4014c88:	dfc00217 	ldw	ra,8(sp)
 4014c8c:	df000117 	ldw	fp,4(sp)
 4014c90:	dc000017 	ldw	r16,0(sp)
 4014c94:	dec00304 	addi	sp,sp,12
 4014c98:	f800283a 	ret

04014c9c <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4014c9c:	defffb04 	addi	sp,sp,-20
 4014ca0:	dfc00415 	stw	ra,16(sp)
 4014ca4:	df000315 	stw	fp,12(sp)
 4014ca8:	df000304 	addi	fp,sp,12
 4014cac:	e13ffd15 	stw	r4,-12(fp)
 4014cb0:	e17ffe15 	stw	r5,-8(fp)
 4014cb4:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4014cb8:	01c07fc4 	movi	r7,511
 4014cbc:	01800044 	movi	r6,1
 4014cc0:	e17ffd17 	ldw	r5,-12(fp)
 4014cc4:	01010074 	movhi	r4,1025
 4014cc8:	211a2e04 	addi	r4,r4,26808
 4014ccc:	4014bb80 	call	4014bb8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 4014cd0:	01c07fc4 	movi	r7,511
 4014cd4:	000d883a 	mov	r6,zero
 4014cd8:	e17ffe17 	ldw	r5,-8(fp)
 4014cdc:	01010074 	movhi	r4,1025
 4014ce0:	211a2b04 	addi	r4,r4,26796
 4014ce4:	4014bb80 	call	4014bb8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4014ce8:	01c07fc4 	movi	r7,511
 4014cec:	01800044 	movi	r6,1
 4014cf0:	e17fff17 	ldw	r5,-4(fp)
 4014cf4:	01010074 	movhi	r4,1025
 4014cf8:	211a3104 	addi	r4,r4,26820
 4014cfc:	4014bb80 	call	4014bb8 <alt_open_fd>
}  
 4014d00:	0001883a 	nop
 4014d04:	e037883a 	mov	sp,fp
 4014d08:	dfc00117 	ldw	ra,4(sp)
 4014d0c:	df000017 	ldw	fp,0(sp)
 4014d10:	dec00204 	addi	sp,sp,8
 4014d14:	f800283a 	ret

04014d18 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4014d18:	defffe04 	addi	sp,sp,-8
 4014d1c:	dfc00115 	stw	ra,4(sp)
 4014d20:	df000015 	stw	fp,0(sp)
 4014d24:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4014d28:	d0a00f17 	ldw	r2,-32708(gp)
 4014d2c:	10000326 	beq	r2,zero,4014d3c <alt_get_errno+0x24>
 4014d30:	d0a00f17 	ldw	r2,-32708(gp)
 4014d34:	103ee83a 	callr	r2
 4014d38:	00000106 	br	4014d40 <alt_get_errno+0x28>
 4014d3c:	d0a6fd04 	addi	r2,gp,-25612
}
 4014d40:	e037883a 	mov	sp,fp
 4014d44:	dfc00117 	ldw	ra,4(sp)
 4014d48:	df000017 	ldw	fp,0(sp)
 4014d4c:	dec00204 	addi	sp,sp,8
 4014d50:	f800283a 	ret

04014d54 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 4014d54:	defffb04 	addi	sp,sp,-20
 4014d58:	dfc00415 	stw	ra,16(sp)
 4014d5c:	df000315 	stw	fp,12(sp)
 4014d60:	dc000215 	stw	r16,8(sp)
 4014d64:	df000304 	addi	fp,sp,12
 4014d68:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 4014d6c:	e0bffe17 	ldw	r2,-8(fp)
 4014d70:	10800217 	ldw	r2,8(r2)
 4014d74:	10d00034 	orhi	r3,r2,16384
 4014d78:	e0bffe17 	ldw	r2,-8(fp)
 4014d7c:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4014d80:	e03ffd15 	stw	zero,-12(fp)
 4014d84:	00002306 	br	4014e14 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4014d88:	04010074 	movhi	r16,1025
 4014d8c:	841a2b04 	addi	r16,r16,26796
 4014d90:	e0bffd17 	ldw	r2,-12(fp)
 4014d94:	01400304 	movi	r5,12
 4014d98:	1009883a 	mov	r4,r2
 4014d9c:	40034280 	call	4003428 <__mulsi3>
 4014da0:	8085883a 	add	r2,r16,r2
 4014da4:	10c00017 	ldw	r3,0(r2)
 4014da8:	e0bffe17 	ldw	r2,-8(fp)
 4014dac:	10800017 	ldw	r2,0(r2)
 4014db0:	1880151e 	bne	r3,r2,4014e08 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4014db4:	04010074 	movhi	r16,1025
 4014db8:	841a2b04 	addi	r16,r16,26796
 4014dbc:	e0bffd17 	ldw	r2,-12(fp)
 4014dc0:	01400304 	movi	r5,12
 4014dc4:	1009883a 	mov	r4,r2
 4014dc8:	40034280 	call	4003428 <__mulsi3>
 4014dcc:	8085883a 	add	r2,r16,r2
 4014dd0:	10800204 	addi	r2,r2,8
 4014dd4:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4014dd8:	10000b0e 	bge	r2,zero,4014e08 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 4014ddc:	01400304 	movi	r5,12
 4014de0:	e13ffd17 	ldw	r4,-12(fp)
 4014de4:	40034280 	call	4003428 <__mulsi3>
 4014de8:	1007883a 	mov	r3,r2
 4014dec:	00810074 	movhi	r2,1025
 4014df0:	109a2b04 	addi	r2,r2,26796
 4014df4:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4014df8:	e0bffe17 	ldw	r2,-8(fp)
 4014dfc:	18800226 	beq	r3,r2,4014e08 <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 4014e00:	00bffcc4 	movi	r2,-13
 4014e04:	00000806 	br	4014e28 <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4014e08:	e0bffd17 	ldw	r2,-12(fp)
 4014e0c:	10800044 	addi	r2,r2,1
 4014e10:	e0bffd15 	stw	r2,-12(fp)
 4014e14:	d0a00e17 	ldw	r2,-32712(gp)
 4014e18:	1007883a 	mov	r3,r2
 4014e1c:	e0bffd17 	ldw	r2,-12(fp)
 4014e20:	18bfd92e 	bgeu	r3,r2,4014d88 <__alt_data_end+0xfc014d88>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 4014e24:	0005883a 	mov	r2,zero
}
 4014e28:	e6ffff04 	addi	sp,fp,-4
 4014e2c:	dfc00217 	ldw	ra,8(sp)
 4014e30:	df000117 	ldw	fp,4(sp)
 4014e34:	dc000017 	ldw	r16,0(sp)
 4014e38:	dec00304 	addi	sp,sp,12
 4014e3c:	f800283a 	ret

04014e40 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 4014e40:	defff604 	addi	sp,sp,-40
 4014e44:	dfc00915 	stw	ra,36(sp)
 4014e48:	df000815 	stw	fp,32(sp)
 4014e4c:	df000804 	addi	fp,sp,32
 4014e50:	e13ffd15 	stw	r4,-12(fp)
 4014e54:	e17ffe15 	stw	r5,-8(fp)
 4014e58:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 4014e5c:	00bfffc4 	movi	r2,-1
 4014e60:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 4014e64:	00bffb44 	movi	r2,-19
 4014e68:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 4014e6c:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 4014e70:	d1600c04 	addi	r5,gp,-32720
 4014e74:	e13ffd17 	ldw	r4,-12(fp)
 4014e78:	40148680 	call	4014868 <alt_find_dev>
 4014e7c:	e0bff815 	stw	r2,-32(fp)
 4014e80:	e0bff817 	ldw	r2,-32(fp)
 4014e84:	1000051e 	bne	r2,zero,4014e9c <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 4014e88:	e13ffd17 	ldw	r4,-12(fp)
 4014e8c:	40152280 	call	4015228 <alt_find_file>
 4014e90:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 4014e94:	00800044 	movi	r2,1
 4014e98:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 4014e9c:	e0bff817 	ldw	r2,-32(fp)
 4014ea0:	10002b26 	beq	r2,zero,4014f50 <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
 4014ea4:	e13ff817 	ldw	r4,-32(fp)
 4014ea8:	40153300 	call	4015330 <alt_get_fd>
 4014eac:	e0bff915 	stw	r2,-28(fp)
 4014eb0:	e0bff917 	ldw	r2,-28(fp)
 4014eb4:	1000030e 	bge	r2,zero,4014ec4 <open+0x84>
    {
      status = index;
 4014eb8:	e0bff917 	ldw	r2,-28(fp)
 4014ebc:	e0bffa15 	stw	r2,-24(fp)
 4014ec0:	00002506 	br	4014f58 <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
 4014ec4:	01400304 	movi	r5,12
 4014ec8:	e13ff917 	ldw	r4,-28(fp)
 4014ecc:	40034280 	call	4003428 <__mulsi3>
 4014ed0:	1007883a 	mov	r3,r2
 4014ed4:	00810074 	movhi	r2,1025
 4014ed8:	109a2b04 	addi	r2,r2,26796
 4014edc:	1885883a 	add	r2,r3,r2
 4014ee0:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 4014ee4:	e0fffe17 	ldw	r3,-8(fp)
 4014ee8:	00900034 	movhi	r2,16384
 4014eec:	10bfffc4 	addi	r2,r2,-1
 4014ef0:	1886703a 	and	r3,r3,r2
 4014ef4:	e0bffc17 	ldw	r2,-16(fp)
 4014ef8:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 4014efc:	e0bffb17 	ldw	r2,-20(fp)
 4014f00:	1000051e 	bne	r2,zero,4014f18 <open+0xd8>
 4014f04:	e13ffc17 	ldw	r4,-16(fp)
 4014f08:	4014d540 	call	4014d54 <alt_file_locked>
 4014f0c:	e0bffa15 	stw	r2,-24(fp)
 4014f10:	e0bffa17 	ldw	r2,-24(fp)
 4014f14:	10001016 	blt	r2,zero,4014f58 <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 4014f18:	e0bff817 	ldw	r2,-32(fp)
 4014f1c:	10800317 	ldw	r2,12(r2)
 4014f20:	10000826 	beq	r2,zero,4014f44 <open+0x104>
 4014f24:	e0bff817 	ldw	r2,-32(fp)
 4014f28:	10800317 	ldw	r2,12(r2)
 4014f2c:	e1ffff17 	ldw	r7,-4(fp)
 4014f30:	e1bffe17 	ldw	r6,-8(fp)
 4014f34:	e17ffd17 	ldw	r5,-12(fp)
 4014f38:	e13ffc17 	ldw	r4,-16(fp)
 4014f3c:	103ee83a 	callr	r2
 4014f40:	00000106 	br	4014f48 <open+0x108>
 4014f44:	0005883a 	mov	r2,zero
 4014f48:	e0bffa15 	stw	r2,-24(fp)
 4014f4c:	00000206 	br	4014f58 <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
 4014f50:	00bffb44 	movi	r2,-19
 4014f54:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 4014f58:	e0bffa17 	ldw	r2,-24(fp)
 4014f5c:	1000090e 	bge	r2,zero,4014f84 <open+0x144>
  {
    alt_release_fd (index);  
 4014f60:	e13ff917 	ldw	r4,-28(fp)
 4014f64:	40115900 	call	4011590 <alt_release_fd>
    ALT_ERRNO = -status;
 4014f68:	4014d180 	call	4014d18 <alt_get_errno>
 4014f6c:	1007883a 	mov	r3,r2
 4014f70:	e0bffa17 	ldw	r2,-24(fp)
 4014f74:	0085c83a 	sub	r2,zero,r2
 4014f78:	18800015 	stw	r2,0(r3)
    return -1;
 4014f7c:	00bfffc4 	movi	r2,-1
 4014f80:	00000106 	br	4014f88 <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
 4014f84:	e0bff917 	ldw	r2,-28(fp)
}
 4014f88:	e037883a 	mov	sp,fp
 4014f8c:	dfc00117 	ldw	ra,4(sp)
 4014f90:	df000017 	ldw	fp,0(sp)
 4014f94:	dec00204 	addi	sp,sp,8
 4014f98:	f800283a 	ret

04014f9c <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
 4014f9c:	defff204 	addi	sp,sp,-56
 4014fa0:	dfc00a15 	stw	ra,40(sp)
 4014fa4:	df000915 	stw	fp,36(sp)
 4014fa8:	df000904 	addi	fp,sp,36
 4014fac:	e13fff15 	stw	r4,-4(fp)
 4014fb0:	e1400215 	stw	r5,8(fp)
 4014fb4:	e1800315 	stw	r6,12(fp)
 4014fb8:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
 4014fbc:	e0800204 	addi	r2,fp,8
 4014fc0:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
 4014fc4:	e0bfff17 	ldw	r2,-4(fp)
 4014fc8:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
 4014fcc:	00006f06 	br	401518c <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
 4014fd0:	e0bff807 	ldb	r2,-32(fp)
 4014fd4:	10800960 	cmpeqi	r2,r2,37
 4014fd8:	1000041e 	bne	r2,zero,4014fec <alt_printf+0x50>
        {
            alt_putchar(c);
 4014fdc:	e0bff807 	ldb	r2,-32(fp)
 4014fe0:	1009883a 	mov	r4,r2
 4014fe4:	40151c80 	call	40151c8 <alt_putchar>
 4014fe8:	00006806 	br	401518c <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
 4014fec:	e0bff717 	ldw	r2,-36(fp)
 4014ff0:	10c00044 	addi	r3,r2,1
 4014ff4:	e0fff715 	stw	r3,-36(fp)
 4014ff8:	10800003 	ldbu	r2,0(r2)
 4014ffc:	e0bff805 	stb	r2,-32(fp)
 4015000:	e0bff807 	ldb	r2,-32(fp)
 4015004:	10006926 	beq	r2,zero,40151ac <alt_printf+0x210>
            {
                if (c == '%')
 4015008:	e0bff807 	ldb	r2,-32(fp)
 401500c:	10800958 	cmpnei	r2,r2,37
 4015010:	1000041e 	bne	r2,zero,4015024 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
 4015014:	e0bff807 	ldb	r2,-32(fp)
 4015018:	1009883a 	mov	r4,r2
 401501c:	40151c80 	call	40151c8 <alt_putchar>
 4015020:	00005a06 	br	401518c <alt_printf+0x1f0>
                } 
                else if (c == 'c')
 4015024:	e0bff807 	ldb	r2,-32(fp)
 4015028:	108018d8 	cmpnei	r2,r2,99
 401502c:	1000081e 	bne	r2,zero,4015050 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
 4015030:	e0bffe17 	ldw	r2,-8(fp)
 4015034:	10c00104 	addi	r3,r2,4
 4015038:	e0fffe15 	stw	r3,-8(fp)
 401503c:	10800017 	ldw	r2,0(r2)
 4015040:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
 4015044:	e13ffd17 	ldw	r4,-12(fp)
 4015048:	40151c80 	call	40151c8 <alt_putchar>
 401504c:	00004f06 	br	401518c <alt_printf+0x1f0>
                }
                else if (c == 'x')
 4015050:	e0bff807 	ldb	r2,-32(fp)
 4015054:	10801e18 	cmpnei	r2,r2,120
 4015058:	1000341e 	bne	r2,zero,401512c <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
 401505c:	e0bffe17 	ldw	r2,-8(fp)
 4015060:	10c00104 	addi	r3,r2,4
 4015064:	e0fffe15 	stw	r3,-8(fp)
 4015068:	10800017 	ldw	r2,0(r2)
 401506c:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
 4015070:	e0bffb17 	ldw	r2,-20(fp)
 4015074:	1000031e 	bne	r2,zero,4015084 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
 4015078:	01000c04 	movi	r4,48
 401507c:	40151c80 	call	40151c8 <alt_putchar>
                        continue;
 4015080:	00004206 	br	401518c <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
 4015084:	00800704 	movi	r2,28
 4015088:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
 401508c:	00000306 	br	401509c <alt_printf+0x100>
                        digit_shift -= 4;
 4015090:	e0bff917 	ldw	r2,-28(fp)
 4015094:	10bfff04 	addi	r2,r2,-4
 4015098:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
 401509c:	00c003c4 	movi	r3,15
 40150a0:	e0bff917 	ldw	r2,-28(fp)
 40150a4:	1884983a 	sll	r2,r3,r2
 40150a8:	1007883a 	mov	r3,r2
 40150ac:	e0bffb17 	ldw	r2,-20(fp)
 40150b0:	1884703a 	and	r2,r3,r2
 40150b4:	103ff626 	beq	r2,zero,4015090 <__alt_data_end+0xfc015090>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 40150b8:	00001906 	br	4015120 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
 40150bc:	00c003c4 	movi	r3,15
 40150c0:	e0bff917 	ldw	r2,-28(fp)
 40150c4:	1884983a 	sll	r2,r3,r2
 40150c8:	1007883a 	mov	r3,r2
 40150cc:	e0bffb17 	ldw	r2,-20(fp)
 40150d0:	1886703a 	and	r3,r3,r2
 40150d4:	e0bff917 	ldw	r2,-28(fp)
 40150d8:	1884d83a 	srl	r2,r3,r2
 40150dc:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
 40150e0:	e0bffc17 	ldw	r2,-16(fp)
 40150e4:	108002a8 	cmpgeui	r2,r2,10
 40150e8:	1000041e 	bne	r2,zero,40150fc <alt_printf+0x160>
                            c = '0' + digit;
 40150ec:	e0bffc17 	ldw	r2,-16(fp)
 40150f0:	10800c04 	addi	r2,r2,48
 40150f4:	e0bff805 	stb	r2,-32(fp)
 40150f8:	00000306 	br	4015108 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
 40150fc:	e0bffc17 	ldw	r2,-16(fp)
 4015100:	108015c4 	addi	r2,r2,87
 4015104:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
 4015108:	e0bff807 	ldb	r2,-32(fp)
 401510c:	1009883a 	mov	r4,r2
 4015110:	40151c80 	call	40151c8 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 4015114:	e0bff917 	ldw	r2,-28(fp)
 4015118:	10bfff04 	addi	r2,r2,-4
 401511c:	e0bff915 	stw	r2,-28(fp)
 4015120:	e0bff917 	ldw	r2,-28(fp)
 4015124:	103fe50e 	bge	r2,zero,40150bc <__alt_data_end+0xfc0150bc>
 4015128:	00001806 	br	401518c <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
 401512c:	e0bff807 	ldb	r2,-32(fp)
 4015130:	10801cd8 	cmpnei	r2,r2,115
 4015134:	1000151e 	bne	r2,zero,401518c <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
 4015138:	e0bffe17 	ldw	r2,-8(fp)
 401513c:	10c00104 	addi	r3,r2,4
 4015140:	e0fffe15 	stw	r3,-8(fp)
 4015144:	10800017 	ldw	r2,0(r2)
 4015148:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
 401514c:	00000906 	br	4015174 <alt_printf+0x1d8>
                      alt_putchar(*s++);
 4015150:	e0bffa17 	ldw	r2,-24(fp)
 4015154:	10c00044 	addi	r3,r2,1
 4015158:	e0fffa15 	stw	r3,-24(fp)
 401515c:	10800003 	ldbu	r2,0(r2)
 4015160:	10803fcc 	andi	r2,r2,255
 4015164:	1080201c 	xori	r2,r2,128
 4015168:	10bfe004 	addi	r2,r2,-128
 401516c:	1009883a 	mov	r4,r2
 4015170:	40151c80 	call	40151c8 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
 4015174:	e0bffa17 	ldw	r2,-24(fp)
 4015178:	10800003 	ldbu	r2,0(r2)
 401517c:	10803fcc 	andi	r2,r2,255
 4015180:	1080201c 	xori	r2,r2,128
 4015184:	10bfe004 	addi	r2,r2,-128
 4015188:	103ff11e 	bne	r2,zero,4015150 <__alt_data_end+0xfc015150>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
 401518c:	e0bff717 	ldw	r2,-36(fp)
 4015190:	10c00044 	addi	r3,r2,1
 4015194:	e0fff715 	stw	r3,-36(fp)
 4015198:	10800003 	ldbu	r2,0(r2)
 401519c:	e0bff805 	stb	r2,-32(fp)
 40151a0:	e0bff807 	ldb	r2,-32(fp)
 40151a4:	103f8a1e 	bne	r2,zero,4014fd0 <__alt_data_end+0xfc014fd0>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
 40151a8:	00000106 	br	40151b0 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
 40151ac:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
 40151b0:	0001883a 	nop
 40151b4:	e037883a 	mov	sp,fp
 40151b8:	dfc00117 	ldw	ra,4(sp)
 40151bc:	df000017 	ldw	fp,0(sp)
 40151c0:	dec00504 	addi	sp,sp,20
 40151c4:	f800283a 	ret

040151c8 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
 40151c8:	defffd04 	addi	sp,sp,-12
 40151cc:	dfc00215 	stw	ra,8(sp)
 40151d0:	df000115 	stw	fp,4(sp)
 40151d4:	df000104 	addi	fp,sp,4
 40151d8:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
 40151dc:	d0a00517 	ldw	r2,-32748(gp)
 40151e0:	10800217 	ldw	r2,8(r2)
 40151e4:	100b883a 	mov	r5,r2
 40151e8:	e13fff17 	ldw	r4,-4(fp)
 40151ec:	400b11c0 	call	400b11c <putc>
#endif
#endif
}
 40151f0:	e037883a 	mov	sp,fp
 40151f4:	dfc00117 	ldw	ra,4(sp)
 40151f8:	df000017 	ldw	fp,0(sp)
 40151fc:	dec00204 	addi	sp,sp,8
 4015200:	f800283a 	ret

04015204 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 4015204:	deffff04 	addi	sp,sp,-4
 4015208:	df000015 	stw	fp,0(sp)
 401520c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 4015210:	000170fa 	wrctl	ienable,zero
}
 4015214:	0001883a 	nop
 4015218:	e037883a 	mov	sp,fp
 401521c:	df000017 	ldw	fp,0(sp)
 4015220:	dec00104 	addi	sp,sp,4
 4015224:	f800283a 	ret

04015228 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4015228:	defffb04 	addi	sp,sp,-20
 401522c:	dfc00415 	stw	ra,16(sp)
 4015230:	df000315 	stw	fp,12(sp)
 4015234:	df000304 	addi	fp,sp,12
 4015238:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 401523c:	d0a00a17 	ldw	r2,-32728(gp)
 4015240:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4015244:	00003106 	br	401530c <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 4015248:	e0bffd17 	ldw	r2,-12(fp)
 401524c:	10800217 	ldw	r2,8(r2)
 4015250:	1009883a 	mov	r4,r2
 4015254:	40041440 	call	4004144 <strlen>
 4015258:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 401525c:	e0bffd17 	ldw	r2,-12(fp)
 4015260:	10c00217 	ldw	r3,8(r2)
 4015264:	e0bffe17 	ldw	r2,-8(fp)
 4015268:	10bfffc4 	addi	r2,r2,-1
 401526c:	1885883a 	add	r2,r3,r2
 4015270:	10800003 	ldbu	r2,0(r2)
 4015274:	10803fcc 	andi	r2,r2,255
 4015278:	1080201c 	xori	r2,r2,128
 401527c:	10bfe004 	addi	r2,r2,-128
 4015280:	10800bd8 	cmpnei	r2,r2,47
 4015284:	1000031e 	bne	r2,zero,4015294 <alt_find_file+0x6c>
    {
      len -= 1;
 4015288:	e0bffe17 	ldw	r2,-8(fp)
 401528c:	10bfffc4 	addi	r2,r2,-1
 4015290:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4015294:	e0bffe17 	ldw	r2,-8(fp)
 4015298:	e0ffff17 	ldw	r3,-4(fp)
 401529c:	1885883a 	add	r2,r3,r2
 40152a0:	10800003 	ldbu	r2,0(r2)
 40152a4:	10803fcc 	andi	r2,r2,255
 40152a8:	1080201c 	xori	r2,r2,128
 40152ac:	10bfe004 	addi	r2,r2,-128
 40152b0:	10800be0 	cmpeqi	r2,r2,47
 40152b4:	1000081e 	bne	r2,zero,40152d8 <alt_find_file+0xb0>
 40152b8:	e0bffe17 	ldw	r2,-8(fp)
 40152bc:	e0ffff17 	ldw	r3,-4(fp)
 40152c0:	1885883a 	add	r2,r3,r2
 40152c4:	10800003 	ldbu	r2,0(r2)
 40152c8:	10803fcc 	andi	r2,r2,255
 40152cc:	1080201c 	xori	r2,r2,128
 40152d0:	10bfe004 	addi	r2,r2,-128
 40152d4:	10000a1e 	bne	r2,zero,4015300 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 40152d8:	e0bffd17 	ldw	r2,-12(fp)
 40152dc:	10800217 	ldw	r2,8(r2)
 40152e0:	e0fffe17 	ldw	r3,-8(fp)
 40152e4:	180d883a 	mov	r6,r3
 40152e8:	e17fff17 	ldw	r5,-4(fp)
 40152ec:	1009883a 	mov	r4,r2
 40152f0:	40154dc0 	call	40154dc <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 40152f4:	1000021e 	bne	r2,zero,4015300 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 40152f8:	e0bffd17 	ldw	r2,-12(fp)
 40152fc:	00000706 	br	401531c <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 4015300:	e0bffd17 	ldw	r2,-12(fp)
 4015304:	10800017 	ldw	r2,0(r2)
 4015308:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 401530c:	e0fffd17 	ldw	r3,-12(fp)
 4015310:	d0a00a04 	addi	r2,gp,-32728
 4015314:	18bfcc1e 	bne	r3,r2,4015248 <__alt_data_end+0xfc015248>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 4015318:	0005883a 	mov	r2,zero
}
 401531c:	e037883a 	mov	sp,fp
 4015320:	dfc00117 	ldw	ra,4(sp)
 4015324:	df000017 	ldw	fp,0(sp)
 4015328:	dec00204 	addi	sp,sp,8
 401532c:	f800283a 	ret

04015330 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 4015330:	defffa04 	addi	sp,sp,-24
 4015334:	dfc00515 	stw	ra,20(sp)
 4015338:	df000415 	stw	fp,16(sp)
 401533c:	dc000315 	stw	r16,12(sp)
 4015340:	df000404 	addi	fp,sp,16
 4015344:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
 4015348:	00bffa04 	movi	r2,-24
 401534c:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4015350:	e03ffc15 	stw	zero,-16(fp)
 4015354:	00001d06 	br	40153cc <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
 4015358:	04010074 	movhi	r16,1025
 401535c:	841a2b04 	addi	r16,r16,26796
 4015360:	e0bffc17 	ldw	r2,-16(fp)
 4015364:	01400304 	movi	r5,12
 4015368:	1009883a 	mov	r4,r2
 401536c:	40034280 	call	4003428 <__mulsi3>
 4015370:	8085883a 	add	r2,r16,r2
 4015374:	10800017 	ldw	r2,0(r2)
 4015378:	1000111e 	bne	r2,zero,40153c0 <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
 401537c:	04010074 	movhi	r16,1025
 4015380:	841a2b04 	addi	r16,r16,26796
 4015384:	e0bffc17 	ldw	r2,-16(fp)
 4015388:	01400304 	movi	r5,12
 401538c:	1009883a 	mov	r4,r2
 4015390:	40034280 	call	4003428 <__mulsi3>
 4015394:	8085883a 	add	r2,r16,r2
 4015398:	e0fffe17 	ldw	r3,-8(fp)
 401539c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 40153a0:	d0e00e17 	ldw	r3,-32712(gp)
 40153a4:	e0bffc17 	ldw	r2,-16(fp)
 40153a8:	1880020e 	bge	r3,r2,40153b4 <alt_get_fd+0x84>
      {
        alt_max_fd = i;
 40153ac:	e0bffc17 	ldw	r2,-16(fp)
 40153b0:	d0a00e15 	stw	r2,-32712(gp)
      }
      rc = i;
 40153b4:	e0bffc17 	ldw	r2,-16(fp)
 40153b8:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 40153bc:	00000606 	br	40153d8 <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 40153c0:	e0bffc17 	ldw	r2,-16(fp)
 40153c4:	10800044 	addi	r2,r2,1
 40153c8:	e0bffc15 	stw	r2,-16(fp)
 40153cc:	e0bffc17 	ldw	r2,-16(fp)
 40153d0:	10800810 	cmplti	r2,r2,32
 40153d4:	103fe01e 	bne	r2,zero,4015358 <__alt_data_end+0xfc015358>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 40153d8:	e0bffd17 	ldw	r2,-12(fp)
}
 40153dc:	e6ffff04 	addi	sp,fp,-4
 40153e0:	dfc00217 	ldw	ra,8(sp)
 40153e4:	df000117 	ldw	fp,4(sp)
 40153e8:	dc000017 	ldw	r16,0(sp)
 40153ec:	dec00304 	addi	sp,sp,12
 40153f0:	f800283a 	ret

040153f4 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 40153f4:	defffe04 	addi	sp,sp,-8
 40153f8:	df000115 	stw	fp,4(sp)
 40153fc:	df000104 	addi	fp,sp,4
 4015400:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
 4015404:	e0bfff17 	ldw	r2,-4(fp)
 4015408:	10bffe84 	addi	r2,r2,-6
 401540c:	10c00428 	cmpgeui	r3,r2,16
 4015410:	18001a1e 	bne	r3,zero,401547c <alt_exception_cause_generated_bad_addr+0x88>
 4015414:	100690ba 	slli	r3,r2,2
 4015418:	00810074 	movhi	r2,1025
 401541c:	10950b04 	addi	r2,r2,21548
 4015420:	1885883a 	add	r2,r3,r2
 4015424:	10800017 	ldw	r2,0(r2)
 4015428:	1000683a 	jmp	r2
 401542c:	0401546c 	andhi	r16,zero,1361
 4015430:	0401546c 	andhi	r16,zero,1361
 4015434:	0401547c 	xorhi	r16,zero,1361
 4015438:	0401547c 	xorhi	r16,zero,1361
 401543c:	0401547c 	xorhi	r16,zero,1361
 4015440:	0401546c 	andhi	r16,zero,1361
 4015444:	04015474 	movhi	r16,1361
 4015448:	0401547c 	xorhi	r16,zero,1361
 401544c:	0401546c 	andhi	r16,zero,1361
 4015450:	0401546c 	andhi	r16,zero,1361
 4015454:	0401547c 	xorhi	r16,zero,1361
 4015458:	0401546c 	andhi	r16,zero,1361
 401545c:	04015474 	movhi	r16,1361
 4015460:	0401547c 	xorhi	r16,zero,1361
 4015464:	0401547c 	xorhi	r16,zero,1361
 4015468:	0401546c 	andhi	r16,zero,1361
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 401546c:	00800044 	movi	r2,1
 4015470:	00000306 	br	4015480 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 4015474:	0005883a 	mov	r2,zero
 4015478:	00000106 	br	4015480 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
 401547c:	0005883a 	mov	r2,zero
  }
}
 4015480:	e037883a 	mov	sp,fp
 4015484:	df000017 	ldw	fp,0(sp)
 4015488:	dec00104 	addi	sp,sp,4
 401548c:	f800283a 	ret

04015490 <atexit>:
 4015490:	200b883a 	mov	r5,r4
 4015494:	000f883a 	mov	r7,zero
 4015498:	000d883a 	mov	r6,zero
 401549c:	0009883a 	mov	r4,zero
 40154a0:	40155581 	jmpi	4015558 <__register_exitproc>

040154a4 <exit>:
 40154a4:	defffe04 	addi	sp,sp,-8
 40154a8:	000b883a 	mov	r5,zero
 40154ac:	dc000015 	stw	r16,0(sp)
 40154b0:	dfc00115 	stw	ra,4(sp)
 40154b4:	2021883a 	mov	r16,r4
 40154b8:	40156700 	call	4015670 <__call_exitprocs>
 40154bc:	00810074 	movhi	r2,1025
 40154c0:	109eb504 	addi	r2,r2,31444
 40154c4:	11000017 	ldw	r4,0(r2)
 40154c8:	20800f17 	ldw	r2,60(r4)
 40154cc:	10000126 	beq	r2,zero,40154d4 <exit+0x30>
 40154d0:	103ee83a 	callr	r2
 40154d4:	8009883a 	mov	r4,r16
 40154d8:	40157f00 	call	40157f0 <_exit>

040154dc <memcmp>:
 40154dc:	01c000c4 	movi	r7,3
 40154e0:	3980192e 	bgeu	r7,r6,4015548 <memcmp+0x6c>
 40154e4:	2144b03a 	or	r2,r4,r5
 40154e8:	11c4703a 	and	r2,r2,r7
 40154ec:	10000f26 	beq	r2,zero,401552c <memcmp+0x50>
 40154f0:	20800003 	ldbu	r2,0(r4)
 40154f4:	28c00003 	ldbu	r3,0(r5)
 40154f8:	10c0151e 	bne	r2,r3,4015550 <memcmp+0x74>
 40154fc:	31bfff84 	addi	r6,r6,-2
 4015500:	01ffffc4 	movi	r7,-1
 4015504:	00000406 	br	4015518 <memcmp+0x3c>
 4015508:	20800003 	ldbu	r2,0(r4)
 401550c:	28c00003 	ldbu	r3,0(r5)
 4015510:	31bfffc4 	addi	r6,r6,-1
 4015514:	10c00e1e 	bne	r2,r3,4015550 <memcmp+0x74>
 4015518:	21000044 	addi	r4,r4,1
 401551c:	29400044 	addi	r5,r5,1
 4015520:	31fff91e 	bne	r6,r7,4015508 <__alt_data_end+0xfc015508>
 4015524:	0005883a 	mov	r2,zero
 4015528:	f800283a 	ret
 401552c:	20c00017 	ldw	r3,0(r4)
 4015530:	28800017 	ldw	r2,0(r5)
 4015534:	18bfee1e 	bne	r3,r2,40154f0 <__alt_data_end+0xfc0154f0>
 4015538:	31bfff04 	addi	r6,r6,-4
 401553c:	21000104 	addi	r4,r4,4
 4015540:	29400104 	addi	r5,r5,4
 4015544:	39bff936 	bltu	r7,r6,401552c <__alt_data_end+0xfc01552c>
 4015548:	303fe91e 	bne	r6,zero,40154f0 <__alt_data_end+0xfc0154f0>
 401554c:	003ff506 	br	4015524 <__alt_data_end+0xfc015524>
 4015550:	10c5c83a 	sub	r2,r2,r3
 4015554:	f800283a 	ret

04015558 <__register_exitproc>:
 4015558:	defffa04 	addi	sp,sp,-24
 401555c:	dc000315 	stw	r16,12(sp)
 4015560:	04010074 	movhi	r16,1025
 4015564:	841eb504 	addi	r16,r16,31444
 4015568:	80c00017 	ldw	r3,0(r16)
 401556c:	dc400415 	stw	r17,16(sp)
 4015570:	dfc00515 	stw	ra,20(sp)
 4015574:	18805217 	ldw	r2,328(r3)
 4015578:	2023883a 	mov	r17,r4
 401557c:	10003726 	beq	r2,zero,401565c <__register_exitproc+0x104>
 4015580:	10c00117 	ldw	r3,4(r2)
 4015584:	010007c4 	movi	r4,31
 4015588:	20c00e16 	blt	r4,r3,40155c4 <__register_exitproc+0x6c>
 401558c:	1a000044 	addi	r8,r3,1
 4015590:	8800221e 	bne	r17,zero,401561c <__register_exitproc+0xc4>
 4015594:	18c00084 	addi	r3,r3,2
 4015598:	18c7883a 	add	r3,r3,r3
 401559c:	18c7883a 	add	r3,r3,r3
 40155a0:	12000115 	stw	r8,4(r2)
 40155a4:	10c7883a 	add	r3,r2,r3
 40155a8:	19400015 	stw	r5,0(r3)
 40155ac:	0005883a 	mov	r2,zero
 40155b0:	dfc00517 	ldw	ra,20(sp)
 40155b4:	dc400417 	ldw	r17,16(sp)
 40155b8:	dc000317 	ldw	r16,12(sp)
 40155bc:	dec00604 	addi	sp,sp,24
 40155c0:	f800283a 	ret
 40155c4:	00800034 	movhi	r2,0
 40155c8:	10800004 	addi	r2,r2,0
 40155cc:	10002626 	beq	r2,zero,4015668 <__register_exitproc+0x110>
 40155d0:	01006404 	movi	r4,400
 40155d4:	d9400015 	stw	r5,0(sp)
 40155d8:	d9800115 	stw	r6,4(sp)
 40155dc:	d9c00215 	stw	r7,8(sp)
 40155e0:	00000000 	call	0 <__reset-0x4000000>
 40155e4:	d9400017 	ldw	r5,0(sp)
 40155e8:	d9800117 	ldw	r6,4(sp)
 40155ec:	d9c00217 	ldw	r7,8(sp)
 40155f0:	10001d26 	beq	r2,zero,4015668 <__register_exitproc+0x110>
 40155f4:	81000017 	ldw	r4,0(r16)
 40155f8:	10000115 	stw	zero,4(r2)
 40155fc:	02000044 	movi	r8,1
 4015600:	22405217 	ldw	r9,328(r4)
 4015604:	0007883a 	mov	r3,zero
 4015608:	12400015 	stw	r9,0(r2)
 401560c:	20805215 	stw	r2,328(r4)
 4015610:	10006215 	stw	zero,392(r2)
 4015614:	10006315 	stw	zero,396(r2)
 4015618:	883fde26 	beq	r17,zero,4015594 <__alt_data_end+0xfc015594>
 401561c:	18c9883a 	add	r4,r3,r3
 4015620:	2109883a 	add	r4,r4,r4
 4015624:	1109883a 	add	r4,r2,r4
 4015628:	21802215 	stw	r6,136(r4)
 401562c:	01800044 	movi	r6,1
 4015630:	12406217 	ldw	r9,392(r2)
 4015634:	30cc983a 	sll	r6,r6,r3
 4015638:	4992b03a 	or	r9,r9,r6
 401563c:	12406215 	stw	r9,392(r2)
 4015640:	21c04215 	stw	r7,264(r4)
 4015644:	01000084 	movi	r4,2
 4015648:	893fd21e 	bne	r17,r4,4015594 <__alt_data_end+0xfc015594>
 401564c:	11006317 	ldw	r4,396(r2)
 4015650:	218cb03a 	or	r6,r4,r6
 4015654:	11806315 	stw	r6,396(r2)
 4015658:	003fce06 	br	4015594 <__alt_data_end+0xfc015594>
 401565c:	18805304 	addi	r2,r3,332
 4015660:	18805215 	stw	r2,328(r3)
 4015664:	003fc606 	br	4015580 <__alt_data_end+0xfc015580>
 4015668:	00bfffc4 	movi	r2,-1
 401566c:	003fd006 	br	40155b0 <__alt_data_end+0xfc0155b0>

04015670 <__call_exitprocs>:
 4015670:	defff504 	addi	sp,sp,-44
 4015674:	df000915 	stw	fp,36(sp)
 4015678:	dd400615 	stw	r21,24(sp)
 401567c:	dc800315 	stw	r18,12(sp)
 4015680:	dfc00a15 	stw	ra,40(sp)
 4015684:	ddc00815 	stw	r23,32(sp)
 4015688:	dd800715 	stw	r22,28(sp)
 401568c:	dd000515 	stw	r20,20(sp)
 4015690:	dcc00415 	stw	r19,16(sp)
 4015694:	dc400215 	stw	r17,8(sp)
 4015698:	dc000115 	stw	r16,4(sp)
 401569c:	d9000015 	stw	r4,0(sp)
 40156a0:	2839883a 	mov	fp,r5
 40156a4:	04800044 	movi	r18,1
 40156a8:	057fffc4 	movi	r21,-1
 40156ac:	00810074 	movhi	r2,1025
 40156b0:	109eb504 	addi	r2,r2,31444
 40156b4:	12000017 	ldw	r8,0(r2)
 40156b8:	45005217 	ldw	r20,328(r8)
 40156bc:	44c05204 	addi	r19,r8,328
 40156c0:	a0001c26 	beq	r20,zero,4015734 <__call_exitprocs+0xc4>
 40156c4:	a0800117 	ldw	r2,4(r20)
 40156c8:	15ffffc4 	addi	r23,r2,-1
 40156cc:	b8000d16 	blt	r23,zero,4015704 <__call_exitprocs+0x94>
 40156d0:	14000044 	addi	r16,r2,1
 40156d4:	8421883a 	add	r16,r16,r16
 40156d8:	8421883a 	add	r16,r16,r16
 40156dc:	84402004 	addi	r17,r16,128
 40156e0:	a463883a 	add	r17,r20,r17
 40156e4:	a421883a 	add	r16,r20,r16
 40156e8:	e0001e26 	beq	fp,zero,4015764 <__call_exitprocs+0xf4>
 40156ec:	80804017 	ldw	r2,256(r16)
 40156f0:	e0801c26 	beq	fp,r2,4015764 <__call_exitprocs+0xf4>
 40156f4:	bdffffc4 	addi	r23,r23,-1
 40156f8:	843fff04 	addi	r16,r16,-4
 40156fc:	8c7fff04 	addi	r17,r17,-4
 4015700:	bd7ff91e 	bne	r23,r21,40156e8 <__alt_data_end+0xfc0156e8>
 4015704:	00800034 	movhi	r2,0
 4015708:	10800004 	addi	r2,r2,0
 401570c:	10000926 	beq	r2,zero,4015734 <__call_exitprocs+0xc4>
 4015710:	a0800117 	ldw	r2,4(r20)
 4015714:	1000301e 	bne	r2,zero,40157d8 <__call_exitprocs+0x168>
 4015718:	a0800017 	ldw	r2,0(r20)
 401571c:	10003226 	beq	r2,zero,40157e8 <__call_exitprocs+0x178>
 4015720:	a009883a 	mov	r4,r20
 4015724:	98800015 	stw	r2,0(r19)
 4015728:	00000000 	call	0 <__reset-0x4000000>
 401572c:	9d000017 	ldw	r20,0(r19)
 4015730:	a03fe41e 	bne	r20,zero,40156c4 <__alt_data_end+0xfc0156c4>
 4015734:	dfc00a17 	ldw	ra,40(sp)
 4015738:	df000917 	ldw	fp,36(sp)
 401573c:	ddc00817 	ldw	r23,32(sp)
 4015740:	dd800717 	ldw	r22,28(sp)
 4015744:	dd400617 	ldw	r21,24(sp)
 4015748:	dd000517 	ldw	r20,20(sp)
 401574c:	dcc00417 	ldw	r19,16(sp)
 4015750:	dc800317 	ldw	r18,12(sp)
 4015754:	dc400217 	ldw	r17,8(sp)
 4015758:	dc000117 	ldw	r16,4(sp)
 401575c:	dec00b04 	addi	sp,sp,44
 4015760:	f800283a 	ret
 4015764:	a0800117 	ldw	r2,4(r20)
 4015768:	80c00017 	ldw	r3,0(r16)
 401576c:	10bfffc4 	addi	r2,r2,-1
 4015770:	15c01426 	beq	r2,r23,40157c4 <__call_exitprocs+0x154>
 4015774:	80000015 	stw	zero,0(r16)
 4015778:	183fde26 	beq	r3,zero,40156f4 <__alt_data_end+0xfc0156f4>
 401577c:	95c8983a 	sll	r4,r18,r23
 4015780:	a0806217 	ldw	r2,392(r20)
 4015784:	a5800117 	ldw	r22,4(r20)
 4015788:	2084703a 	and	r2,r4,r2
 401578c:	10000b26 	beq	r2,zero,40157bc <__call_exitprocs+0x14c>
 4015790:	a0806317 	ldw	r2,396(r20)
 4015794:	2088703a 	and	r4,r4,r2
 4015798:	20000c1e 	bne	r4,zero,40157cc <__call_exitprocs+0x15c>
 401579c:	89400017 	ldw	r5,0(r17)
 40157a0:	d9000017 	ldw	r4,0(sp)
 40157a4:	183ee83a 	callr	r3
 40157a8:	a0800117 	ldw	r2,4(r20)
 40157ac:	15bfbf1e 	bne	r2,r22,40156ac <__alt_data_end+0xfc0156ac>
 40157b0:	98800017 	ldw	r2,0(r19)
 40157b4:	153fcf26 	beq	r2,r20,40156f4 <__alt_data_end+0xfc0156f4>
 40157b8:	003fbc06 	br	40156ac <__alt_data_end+0xfc0156ac>
 40157bc:	183ee83a 	callr	r3
 40157c0:	003ff906 	br	40157a8 <__alt_data_end+0xfc0157a8>
 40157c4:	a5c00115 	stw	r23,4(r20)
 40157c8:	003feb06 	br	4015778 <__alt_data_end+0xfc015778>
 40157cc:	89000017 	ldw	r4,0(r17)
 40157d0:	183ee83a 	callr	r3
 40157d4:	003ff406 	br	40157a8 <__alt_data_end+0xfc0157a8>
 40157d8:	a0800017 	ldw	r2,0(r20)
 40157dc:	a027883a 	mov	r19,r20
 40157e0:	1029883a 	mov	r20,r2
 40157e4:	003fb606 	br	40156c0 <__alt_data_end+0xfc0156c0>
 40157e8:	0005883a 	mov	r2,zero
 40157ec:	003ffb06 	br	40157dc <__alt_data_end+0xfc0157dc>

040157f0 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 40157f0:	defffd04 	addi	sp,sp,-12
 40157f4:	df000215 	stw	fp,8(sp)
 40157f8:	df000204 	addi	fp,sp,8
 40157fc:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 4015800:	0001883a 	nop
 4015804:	e0bfff17 	ldw	r2,-4(fp)
 4015808:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 401580c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 4015810:	10000226 	beq	r2,zero,401581c <_exit+0x2c>
    ALT_SIM_FAIL();
 4015814:	002af070 	cmpltui	zero,zero,43969
 4015818:	00000106 	br	4015820 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 401581c:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 4015820:	003fff06 	br	4015820 <__alt_data_end+0xfc015820>
