```verilog
module top_module (
    input too_cold,
    input too_hot,
    input mode,
    input fan_on,
    output heater,
    output aircon,
    output fan
);

    assign heater = mode & too_cold; // Heater is on in heating mode when it's too cold
    assign aircon = ~mode & too_hot;  // Air conditioner is on in cooling mode when it's too hot
    assign fan = heater | aircon | fan_on; // Fan is on if heater, air conditioner, or fan_on is active

endmodule
```