#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jul  2 07:26:51 2022
# Process ID: 94911
# Current directory: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado
# Command line: vivado
# Log file: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/vivado.log
# Journal file: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7346.203 ; gain = 40.047 ; free physical = 653 ; free virtual = 3398
open_bd_design {/home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:red:1.0 - red_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from block design file </home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 8593.273 ; gain = 1204.910 ; free physical = 480 ; free virtual = 3227
update_compile_order -fileset sources_1
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_gpio_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
[Sat Jul  2 07:33:30 2022] Launched design_1_rst_ps7_0_100M_0_synth_1, design_1_red_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_xbar_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_rst_ps7_0_100M_0_synth_1: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_red_0_0_synth_1: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.runs/design_1_red_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.runs/design_1_xbar_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.runs/design_1_axi_gpio_0_0_synth_1/runme.log
synth_1: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.runs/synth_1/runme.log
[Sat Jul  2 07:33:30 2022] Launched impl_1...
Run output will be captured here: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 8900.957 ; gain = 99.754 ; free physical = 1335 ; free virtual = 4120
