// Generated by CIRCT unknown git version
module preDecode(	// file.cleaned.mlir:2:3
  input  [255:0] instr_load,	// file.cleaned.mlir:2:27
  input  [15:0]  iq_instr_mask_load,	// file.cleaned.mlir:2:50
  output         instr_buf_empty,	// file.cleaned.mlir:2:81
                 isJal,	// file.cleaned.mlir:2:107
                 isJalr,	// file.cleaned.mlir:2:123
                 isBranch,	// file.cleaned.mlir:2:140
                 isCall,	// file.cleaned.mlir:2:159
                 isReturn,	// file.cleaned.mlir:2:176
                 isRVC,	// file.cleaned.mlir:2:195
                 isFencei,	// file.cleaned.mlir:2:211
  output [63:0]  imm	// file.cleaned.mlir:2:230
);

  wire        _GEN =
    ~(iq_instr_mask_load[1]) & (&(instr_load[1:0])) | ~(iq_instr_mask_load[0]);	// file.cleaned.mlir:18:10, :19:10, :20:10, :21:10, :22:10, :23:10, :24:10, :25:10
  wire        _GEN_0 = ~_GEN & instr_load[1:0] != 2'h3;	// file.cleaned.mlir:15:15, :20:10, :25:10, :26:10, :28:11, :29:11
  wire        isIJal = ~_GEN_0 & instr_load[6:0] == 7'h6F;	// file.cleaned.mlir:14:16, :29:11, :30:11, :31:11, :32:11, :33:11
  wire        _GEN_1 = instr_load[1:0] == 2'h1;	// file.cleaned.mlir:13:14, :20:10, :34:11
  wire        isCJal = _GEN_1 & instr_load[15:13] == 3'h5;	// file.cleaned.mlir:12:15, :34:11, :35:11, :36:11, :37:11
  wire        isIJalr = ~_GEN_0 & instr_load[6:0] == 7'h67;	// file.cleaned.mlir:11:16, :29:11, :30:11, :31:11, :38:11, :39:11
  wire        _GEN_2 = instr_load[6:2] == 5'h0;	// file.cleaned.mlir:3:14, :44:11, :45:11
  wire        isCJalr =
    instr_load[1:0] == 2'h2 & instr_load[15:13] == 3'h4
    & (~(instr_load[12]) & _GEN_2 | instr_load[12] & (|(instr_load[11:7])) & _GEN_2);	// file.cleaned.mlir:9:15, :10:15, :20:10, :35:11, :40:11, :41:11, :42:11, :43:11, :45:11, :46:11, :47:11, :48:11, :50:11, :51:11, :52:11
  wire        isIBranch = ~_GEN_0 & instr_load[6:0] == 7'h63;	// file.cleaned.mlir:8:16, :29:11, :30:11, :31:11, :53:11, :54:11
  wire        isCBranch = _GEN_1 & (&(instr_load[15:14]));	// file.cleaned.mlir:34:11, :55:11, :56:11, :57:11
  wire        _GEN_3 = instr_load[11:7] == 5'h1 | instr_load[11:7] == 5'h5;	// file.cleaned.mlir:6:14, :7:14, :47:11, :59:11, :60:11, :61:11
  wire [51:0] _GEN_4 = {52{instr_load[31]}};	// file.cleaned.mlir:72:11, :80:11
  assign instr_buf_empty = _GEN;	// file.cleaned.mlir:25:10, :124:5
  assign isJal = ~_GEN & (isIJal | isCJal);	// file.cleaned.mlir:25:10, :26:10, :33:11, :37:11, :109:11, :110:11, :124:5
  assign isJalr = ~_GEN & (isIJalr | isCJalr);	// file.cleaned.mlir:25:10, :26:10, :39:11, :52:11, :111:11, :112:11, :124:5
  assign isBranch = ~_GEN & (isIBranch | isCBranch);	// file.cleaned.mlir:25:10, :26:10, :54:11, :57:11, :113:11, :114:11, :124:5
  assign isCall = ~_GEN & ((isIJalr | isIJal) & _GEN_3 | isCJalr & instr_load[12]);	// file.cleaned.mlir:25:10, :26:10, :33:11, :39:11, :42:11, :52:11, :58:11, :61:11, :62:11, :63:11, :115:11, :116:11, :124:5
  assign isReturn =
    ~_GEN
    & (isIJalr & (instr_load[19:15] == 5'h1 | instr_load[19:15] == 5'h5)
       & instr_load[19:15] != instr_load[11:7] | isCJalr & ~(instr_load[12]) & _GEN_3);	// file.cleaned.mlir:6:14, :7:14, :25:10, :26:10, :39:11, :42:11, :43:11, :47:11, :52:11, :61:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:11, :117:11, :118:12, :124:5
  assign isRVC = _GEN_0;	// file.cleaned.mlir:29:11, :124:5
  assign isFencei = instr_load[6:0] == 7'hF & instr_load[14:12] == 3'h1;	// file.cleaned.mlir:4:14, :5:15, :31:11, :119:12, :120:12, :121:12, :122:12, :124:5
  assign imm =
    _GEN_0
      ? {64{isCJal}}
        & {{53{instr_load[12]}},
           instr_load[8],
           instr_load[10:9],
           instr_load[6],
           instr_load[7],
           instr_load[2],
           instr_load[11],
           instr_load[5:3],
           1'h0} | {64{isCBranch}}
        & {{56{instr_load[12]}},
           instr_load[6:5],
           instr_load[2],
           instr_load[11:10],
           instr_load[4:3],
           1'h0}
      : {64{isIJal}}
        & {{44{instr_load[31]}},
           instr_load[19:12],
           instr_load[20],
           instr_load[30:21],
           1'h0} | {64{isIJalr}} & {_GEN_4, instr_load[31:20]} | {64{isIBranch}}
        & {_GEN_4, instr_load[7], instr_load[30:25], instr_load[11:8], 1'h0};	// file.cleaned.mlir:17:14, :29:11, :33:11, :37:11, :39:11, :42:11, :54:11, :57:11, :71:11, :72:11, :73:11, :74:11, :75:11, :76:11, :77:11, :78:11, :79:11, :80:11, :81:11, :82:11, :83:11, :84:11, :85:11, :86:11, :87:11, :88:11, :89:11, :90:11, :91:11, :92:11, :93:11, :94:11, :95:11, :96:11, :97:11, :98:11, :99:11, :100:11, :101:11, :102:11, :103:11, :104:11, :105:11, :106:11, :107:11, :108:11, :123:12, :124:5
endmodule

