###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 10:24:59 2023
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: VIOLATED Hold Check with Pin ALU_dut/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI                          (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.493
+ Hold                         -0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.546
  Arrival Time                  0.000
  Slack Time                   -0.546
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance         |  Arc  |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |       |            |       |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------+-------+---------+----------| 
     |                         | SI ^  |            | 0.000 |       |   0.000 |    0.546 | 
     | ALU_dut/\ALU_OUT_reg[0] | SI ^  | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |    0.546 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^    |            | 0.000 |       |   0.000 |   -0.546 | 
     | scan_clk__L1_I0         | A ^ -> Y v    | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.534 | 
     | scan_clk__L2_I1         | A v -> Y v    | BUFX3M     | 0.027 | 0.054 |   0.066 |   -0.479 | 
     | scan_clk__L3_I0         | A v -> Y ^    | INVX2M     | 0.031 | 0.027 |   0.094 |   -0.452 | 
     | U0_mux2X1/U1            | B1 ^ -> Y ^   | AO2B2X4M   | 0.072 | 0.090 |   0.184 |   -0.362 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.106 | 0.086 |   0.270 |   -0.276 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.027 | 0.029 |   0.298 |   -0.248 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.144 | 0.120 |   0.418 |   -0.128 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.034 | 0.073 |   0.491 |   -0.055 | 
     | ALU_dut/\ALU_OUT_reg[0] | CK ^          | SDFFRHQX1M | 0.034 | 0.001 |   0.493 |   -0.053 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin Reg_file_dut/\reg_file_reg[11][5] /CK 
Endpoint:   Reg_file_dut/\reg_file_reg[11][5] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: test_si5                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.502
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.544
  Arrival Time                  0.000
  Slack Time                   -0.544
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | test_si5 ^ |           | 0.000 |       |   0.000 |    0.544 | 
     | Reg_file_dut/\reg_file_reg[11][5] | SI ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.544 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.544 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.532 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.027 | 0.054 |   0.066 |   -0.478 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.094 |   -0.450 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.072 | 0.090 |   0.184 |   -0.360 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX3M  | 0.106 | 0.086 |   0.270 |   -0.275 | 
     | REF_CLK_M__L2_I1                  | A v -> Y v  | CLKBUFX40M | 0.028 | 0.075 |   0.345 |   -0.199 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.370 |   -0.174 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX32M | 0.052 | 0.036 |   0.406 |   -0.138 | 
     | REF_CLK_M__L5_I5                  | A v -> Y ^  | CLKINVX12M | 0.121 | 0.091 |   0.497 |   -0.047 | 
     | Reg_file_dut/\reg_file_reg[11][5] | CK ^        | SDFFRQX2M  | 0.121 | 0.005 |   0.502 |   -0.042 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin Data_Sync_dut/\SYNC_bus_reg[0] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[0] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: test_si4                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.500
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.542
  Arrival Time                  0.000
  Slack Time                   -0.542
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | test_si4 ^ |           | 0.000 |       |   0.000 |    0.542 | 
     | Data_Sync_dut/\SYNC_bus_reg[0] | SI ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.542 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.542 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.530 | 
     | scan_clk__L2_I1                | A v -> Y v  | BUFX3M     | 0.027 | 0.054 |   0.066 |   -0.476 | 
     | scan_clk__L3_I0                | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.094 |   -0.448 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.072 | 0.090 |   0.184 |   -0.358 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.106 | 0.086 |   0.270 |   -0.272 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.028 | 0.075 |   0.345 |   -0.197 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.370 |   -0.172 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.052 | 0.036 |   0.406 |   -0.136 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.115 | 0.090 |   0.496 |   -0.046 | 
     | Data_Sync_dut/\SYNC_bus_reg[0] | CK ^        | SDFFRQX2M  | 0.115 | 0.004 |   0.500 |   -0.042 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin ASYNC_FIFO_dut/sync_w2r/\FF_Stage_
reg[0][3] /CK 
Endpoint:   ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: test_si3                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.500
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.542
  Arrival Time                  0.000
  Slack Time                   -0.542
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | test_si3 ^ |           | 0.000 |       |   0.000 |    0.542 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] | SI ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.542 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.542 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.530 | 
     | scan_clk__L2_I2                             | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.454 | 
     | scan_clk__L3_I1                             | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.364 | 
     | scan_clk__L4_I0                             | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |   -0.295 | 
     | scan_clk__L5_I0                             | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |   -0.245 | 
     | U4_mux2X1/U1                                | B1 ^ -> Y ^ | AO2B2X2M   | 0.124 | 0.123 |   0.419 |   -0.122 | 
     | TX_CLK_M__L1_I0                             | A ^ -> Y ^  | CLKBUFX40M | 0.041 | 0.077 |   0.496 |   -0.045 | 
     | ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] | CK ^        | SDFFRQX2M  | 0.041 | 0.003 |   0.500 |   -0.042 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[9][7] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: test_si2                                               (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.497
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.539
  Arrival Time                  0.000
  Slack Time                   -0.539
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | test_si2 ^ |           | 0.000 |       |   0.000 |    0.539 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] | SI ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.539 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.539 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.527 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX3M     | 0.027 | 0.054 |   0.066 |   -0.472 | 
     | scan_clk__L3_I0                                    | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.094 |   -0.445 | 
     | U0_mux2X1/U1                                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.072 | 0.090 |   0.184 |   -0.355 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.106 | 0.086 |   0.270 |   -0.269 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.028 | 0.075 |   0.345 |   -0.194 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.370 |   -0.169 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.052 | 0.036 |   0.406 |   -0.133 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.119 | 0.084 |   0.491 |   -0.048 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] | CK ^        | SDFFRQX2M  | 0.119 | 0.006 |   0.497 |   -0.042 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin UART_RX_dut/dut_sample/out_next_3_reg/CK 
Endpoint:   UART_RX_dut/dut_sample/out_next_3_reg/D (^) checked with  leading 
edge of 'UART_CLK'
Beginpoint: RX_IN                                   (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.500
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.081
  Slack Time                   -0.468
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | RX_IN ^     |            | 0.000 |       |   0.000 |    0.468 | 
     | UART_RX_dut/dut_sample/U24            | A ^ -> Y v  | INVX2M     | 0.025 | 0.018 |   0.018 |    0.486 | 
     | UART_RX_dut/dut_sample/U21            | B1 v -> Y ^ | OAI2BB2X1M | 0.033 | 0.063 |   0.081 |    0.548 | 
     | UART_RX_dut/dut_sample/out_next_3_reg | D ^         | SDFFRQX2M  | 0.033 | 0.000 |   0.081 |    0.548 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.467 | 
     | UART_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.451 | 
     | UART_CLK__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.437 | 
     | U1_mux2X1/U1                          | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.312 | 
     | UART_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.271 | 
     | UART_CLK_M__L2_I1                     | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.239 | 
     | CLK_DIV_RX_dut/U52                    | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |   -0.209 | 
     | CLK_DIV_RX_dut/U104                   | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |   -0.149 | 
     | U3_mux2X1/U1                          | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |   -0.045 | 
     | RX_CLK_M__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.029 | 
     | UART_RX_dut/dut_sample/out_next_3_reg | CK ^        | SDFFRQX2M  | 0.047 | 0.004 |   0.500 |    0.033 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin UART_RX_dut/dut_sample/out_next_2_reg/CK 
Endpoint:   UART_RX_dut/dut_sample/out_next_2_reg/D (^) checked with  leading 
edge of 'UART_CLK'
Beginpoint: RX_IN                                   (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.501
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.546
  Arrival Time                  0.112
  Slack Time                   -0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | RX_IN ^     |            | 0.000 |       |   0.000 |    0.434 | 
     | UART_RX_dut/dut_sample/U24            | A ^ -> Y v  | INVX2M     | 0.025 | 0.018 |   0.018 |    0.452 | 
     | UART_RX_dut/dut_sample/U19            | B0 v -> Y ^ | OAI2BB2X1M | 0.064 | 0.094 |   0.112 |    0.546 | 
     | UART_RX_dut/dut_sample/out_next_2_reg | D ^         | SDFFRQX2M  | 0.064 | 0.000 |   0.112 |    0.546 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.434 | 
     | UART_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.417 | 
     | UART_CLK__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.403 | 
     | U1_mux2X1/U1                          | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.278 | 
     | UART_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.238 | 
     | UART_CLK_M__L2_I1                     | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.206 | 
     | CLK_DIV_RX_dut/U52                    | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |   -0.175 | 
     | CLK_DIV_RX_dut/U104                   | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |   -0.116 | 
     | U3_mux2X1/U1                          | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |   -0.012 | 
     | RX_CLK_M__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.062 | 
     | UART_RX_dut/dut_sample/out_next_2_reg | CK ^        | SDFFRQX2M  | 0.047 | 0.004 |   0.501 |    0.067 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin Rst_Sync_D2_dut/\FF_Stage_reg[0] /CK 
Endpoint:   Rst_Sync_D2_dut/\FF_Stage_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.540
+ Hold                         -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.569
  Arrival Time                  0.135
  Slack Time                   -0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |           |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^  |           | 0.000 |       |   0.000 |    0.434 | 
     | U2_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.156 | 0.134 |   0.134 |    0.568 | 
     | Rst_Sync_D2_dut/\FF_Stage_reg[0] | RN ^        | SDFFRQX2M | 0.156 | 0.001 |   0.135 |    0.569 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.434 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.421 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | INVX2M     | 0.028 | 0.021 |   0.033 |   -0.401 | 
     | U1_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X2M   | 0.161 | 0.140 |   0.173 |   -0.260 | 
     | UART_CLK_M__L1_I0                | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.214 |   -0.220 | 
     | UART_CLK_M__L2_I2                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.057 |   0.271 |   -0.162 | 
     | UART_CLK_M__L3_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.319 |   -0.115 | 
     | UART_CLK_M__L4_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.366 |   -0.067 | 
     | UART_CLK_M__L5_I0                | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.420 |   -0.014 | 
     | UART_CLK_M__L6_I0                | A v -> Y ^  | CLKINVX40M | 0.019 | 0.023 |   0.443 |    0.010 | 
     | UART_CLK_M__L7_I0                | A ^ -> Y v  | CLKINVX32M | 0.023 | 0.024 |   0.467 |    0.033 | 
     | UART_CLK_M__L8_I3                | A v -> Y ^  | INVX6M     | 0.111 | 0.072 |   0.539 |    0.106 | 
     | Rst_Sync_D2_dut/\FF_Stage_reg[0] | CK ^        | SDFFRQX2M  | 0.111 | 0.001 |   0.540 |    0.107 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin Rst_Sync_D2_dut/\FF_Stage_reg[1] /CK 
Endpoint:   Rst_Sync_D2_dut/\FF_Stage_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.540
+ Hold                         -0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.565
  Arrival Time                  0.135
  Slack Time                   -0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |           |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^  |           | 0.000 |       |   0.000 |    0.430 | 
     | U2_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.156 | 0.134 |   0.134 |    0.564 | 
     | Rst_Sync_D2_dut/\FF_Stage_reg[1] | RN ^        | SDFFRQX1M | 0.156 | 0.001 |   0.135 |    0.565 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.430 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.418 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | INVX2M     | 0.028 | 0.021 |   0.033 |   -0.397 | 
     | U1_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X2M   | 0.161 | 0.140 |   0.173 |   -0.257 | 
     | UART_CLK_M__L1_I0                | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.214 |   -0.216 | 
     | UART_CLK_M__L2_I2                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.057 |   0.271 |   -0.158 | 
     | UART_CLK_M__L3_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.319 |   -0.111 | 
     | UART_CLK_M__L4_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.366 |   -0.063 | 
     | UART_CLK_M__L5_I0                | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.420 |   -0.010 | 
     | UART_CLK_M__L6_I0                | A v -> Y ^  | CLKINVX40M | 0.019 | 0.023 |   0.443 |    0.013 | 
     | UART_CLK_M__L7_I0                | A ^ -> Y v  | CLKINVX32M | 0.023 | 0.024 |   0.467 |    0.037 | 
     | UART_CLK_M__L8_I3                | A v -> Y ^  | INVX6M     | 0.111 | 0.072 |   0.539 |    0.109 | 
     | Rst_Sync_D2_dut/\FF_Stage_reg[1] | CK ^        | SDFFRQX1M  | 0.111 | 0.001 |   0.540 |    0.111 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin UART_RX_dut/dut_sample/out_next_1_reg/CK 
Endpoint:   UART_RX_dut/dut_sample/out_next_1_reg/D (v) checked with  leading 
edge of 'UART_CLK'
Beginpoint: RX_IN                                   (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.500
+ Hold                         -0.091
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.508
  Arrival Time                  0.091
  Slack Time                   -0.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | RX_IN v     |            | 0.000 |       |   0.000 |    0.418 | 
     | UART_RX_dut/dut_sample/U24            | A v -> Y ^  | INVX2M     | 0.058 | 0.036 |   0.036 |    0.454 | 
     | UART_RX_dut/dut_sample/U16            | B0 ^ -> Y v | OAI2BB2X1M | 0.062 | 0.054 |   0.090 |    0.508 | 
     | UART_RX_dut/dut_sample/out_next_1_reg | D v         | SDFFRQX2M  | 0.062 | 0.000 |   0.091 |    0.508 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.418 | 
     | UART_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.401 | 
     | UART_CLK__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.387 | 
     | U1_mux2X1/U1                          | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.262 | 
     | UART_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.221 | 
     | UART_CLK_M__L2_I1                     | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.190 | 
     | CLK_DIV_RX_dut/U52                    | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |   -0.159 | 
     | CLK_DIV_RX_dut/U104                   | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |   -0.099 | 
     | U3_mux2X1/U1                          | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.005 | 
     | RX_CLK_M__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.079 | 
     | UART_RX_dut/dut_sample/out_next_1_reg | CK ^        | SDFFRQX2M  | 0.047 | 0.003 |   0.500 |    0.082 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin Rst_Sync_D1_dut/\FF_Stage_reg[0] /CK 
Endpoint:   Rst_Sync_D1_dut/\FF_Stage_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.502
+ Hold                         -0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.531
  Arrival Time                  0.136
  Slack Time                   -0.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |           |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^  |           | 0.000 |       |   0.000 |    0.395 | 
     | U2_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.156 | 0.134 |   0.134 |    0.529 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[0] | RN ^        | SDFFRQX2M | 0.156 | 0.001 |   0.136 |    0.531 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.395 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.383 | 
     | scan_clk__L2_I1                  | A v -> Y v  | BUFX3M     | 0.027 | 0.054 |   0.066 |   -0.329 | 
     | scan_clk__L3_I0                  | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.094 |   -0.301 | 
     | U0_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.072 | 0.090 |   0.184 |   -0.211 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | CLKINVX3M  | 0.106 | 0.086 |   0.270 |   -0.125 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v  | CLKBUFX40M | 0.028 | 0.075 |   0.345 |   -0.050 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.370 |   -0.025 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v  | CLKINVX32M | 0.052 | 0.036 |   0.406 |    0.011 | 
     | REF_CLK_M__L5_I5                 | A v -> Y ^  | CLKINVX12M | 0.121 | 0.091 |   0.497 |    0.102 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[0] | CK ^        | SDFFRQX2M  | 0.121 | 0.005 |   0.502 |    0.107 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin Rst_Sync_D1_dut/\FF_Stage_reg[1] /CK 
Endpoint:   Rst_Sync_D1_dut/\FF_Stage_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.502
+ Hold                         -0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.527
  Arrival Time                  0.136
  Slack Time                   -0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |           |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^  |           | 0.000 |       |   0.000 |    0.391 | 
     | U2_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X2M  | 0.156 | 0.134 |   0.134 |    0.526 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1] | RN ^        | SDFFRQX1M | 0.156 | 0.001 |   0.136 |    0.527 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.391 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.379 | 
     | scan_clk__L2_I1                  | A v -> Y v  | BUFX3M     | 0.027 | 0.054 |   0.066 |   -0.325 | 
     | scan_clk__L3_I0                  | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.094 |   -0.298 | 
     | U0_mux2X1/U1                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.072 | 0.090 |   0.184 |   -0.207 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | CLKINVX3M  | 0.106 | 0.086 |   0.270 |   -0.122 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v  | CLKBUFX40M | 0.028 | 0.075 |   0.345 |   -0.046 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.370 |   -0.022 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v  | CLKINVX32M | 0.052 | 0.036 |   0.406 |    0.015 | 
     | REF_CLK_M__L5_I5                 | A v -> Y ^  | CLKINVX12M | 0.121 | 0.091 |   0.497 |    0.106 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1] | CK ^        | SDFFRQX1M  | 0.121 | 0.005 |   0.502 |    0.111 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin UART_RX_dut/stp_dut/stp_err_reg/CK 
Endpoint:   UART_RX_dut/stp_dut/stp_err_reg/D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RX_IN                             (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.500
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.546
  Arrival Time                  0.204
  Slack Time                   -0.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | RX_IN v     |           | 0.000 |       |   0.000 |    0.343 | 
     | UART_RX_dut/dut_sample/U15      | B0 v -> Y ^ | AOI22X1M  | 0.096 | 0.077 |   0.077 |    0.419 | 
     | UART_RX_dut/dut_sample/U6       | A0 ^ -> Y v | OAI2B2X1M | 0.085 | 0.072 |   0.148 |    0.491 | 
     | UART_RX_dut/stp_dut/U4          | B v -> Y ^  | NOR2BX2M  | 0.053 | 0.055 |   0.204 |    0.546 | 
     | UART_RX_dut/stp_dut/stp_err_reg | D ^         | SDFFRQX2M | 0.053 | 0.000 |   0.204 |    0.546 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.343 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.326 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.312 | 
     | U1_mux2X1/U1                    | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.187 | 
     | UART_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.146 | 
     | UART_CLK_M__L2_I1               | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.115 | 
     | CLK_DIV_RX_dut/U52              | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |   -0.084 | 
     | CLK_DIV_RX_dut/U104             | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |   -0.024 | 
     | U3_mux2X1/U1                    | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.080 | 
     | RX_CLK_M__L1_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.154 | 
     | UART_RX_dut/stp_dut/stp_err_reg | CK ^        | SDFFRQX2M  | 0.047 | 0.004 |   0.500 |    0.157 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin UART_RX_dut/\current_state_reg[0] /CK 
Endpoint:   UART_RX_dut/\current_state_reg[0] /D (v) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RX_IN                                (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.500
+ Hold                         -0.088
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.512
  Arrival Time                  0.186
  Slack Time                   -0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | RX_IN ^      |            | 0.000 |       |   0.000 |    0.325 | 
     | UART_RX_dut/U78                   | A0N ^ -> Y ^ | AOI2BB2XLM | 0.080 | 0.069 |   0.069 |    0.394 | 
     | UART_RX_dut/U77                   | A0 ^ -> Y v  | OAI31X1M   | 0.032 | 0.043 |   0.111 |    0.437 | 
     | UART_RX_dut/U82                   | B0 v -> Y ^  | AOI31X2M   | 0.050 | 0.039 |   0.150 |    0.475 | 
     | UART_RX_dut/U79                   | C0 ^ -> Y v  | OAI221X1M  | 0.042 | 0.036 |   0.186 |    0.512 | 
     | UART_RX_dut/\current_state_reg[0] | D v          | SDFFRQX2M  | 0.042 | 0.000 |   0.186 |    0.512 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.326 | 
     | UART_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.309 | 
     | UART_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.295 | 
     | U1_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.170 | 
     | UART_CLK_M__L1_I0                 | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.129 | 
     | UART_CLK_M__L2_I1                 | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.097 | 
     | CLK_DIV_RX_dut/U52                | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |   -0.067 | 
     | CLK_DIV_RX_dut/U104               | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |   -0.007 | 
     | U3_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.097 | 
     | RX_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.171 | 
     | UART_RX_dut/\current_state_reg[0] | CK ^        | SDFFRQX2M  | 0.047 | 0.004 |   0.500 |    0.174 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin UART_RX_dut/srt_dut/strt_glitch_reg/CK 
Endpoint:   UART_RX_dut/srt_dut/strt_glitch_reg/D (^) checked with  leading 
edge of 'UART_CLK'
Beginpoint: RX_IN                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.500
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.548
  Arrival Time                  0.280
  Slack Time                   -0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                     | RX_IN ^     |           | 0.000 |       |   0.000 |    0.268 | 
     | UART_RX_dut/dut_sample/U15          | B0 ^ -> Y v | AOI22X1M  | 0.051 | 0.043 |   0.043 |    0.311 | 
     | UART_RX_dut/dut_sample/U6           | A0 v -> Y ^ | OAI2B2X1M | 0.274 | 0.169 |   0.211 |    0.480 | 
     | UART_RX_dut/srt_dut/U2              | B1 ^ -> Y ^ | AO2B2X2M  | 0.026 | 0.069 |   0.280 |    0.548 | 
     | UART_RX_dut/srt_dut/strt_glitch_reg | D ^         | SDFFRQX2M | 0.026 | 0.000 |   0.280 |    0.548 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.268 | 
     | UART_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.252 | 
     | UART_CLK__L2_I0                     | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.237 | 
     | U1_mux2X1/U1                        | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.112 | 
     | UART_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.072 | 
     | UART_CLK_M__L2_I1                   | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.040 | 
     | CLK_DIV_RX_dut/U52                  | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |   -0.009 | 
     | CLK_DIV_RX_dut/U104                 | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.050 | 
     | U3_mux2X1/U1                        | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.154 | 
     | RX_CLK_M__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.228 | 
     | UART_RX_dut/srt_dut/strt_glitch_reg | CK ^        | SDFFRQX2M  | 0.047 | 0.004 |   0.500 |    0.232 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin UART_RX_dut/edge_bit_dut/\Bit_Counter_
reg[3] /CK 
Endpoint:   UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /D (v) checked with  
leading edge of 'UART_CLK'
Beginpoint: RX_IN                                           (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.502
+ Hold                         -0.086
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.516
  Arrival Time                  0.260
  Slack Time                   -0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | RX_IN ^     |           | 0.000 |       |   0.000 |    0.256 | 
     | UART_RX_dut/U46                              | A0 ^ -> Y v | AOI31X2M  | 0.044 | 0.029 |   0.029 |    0.285 | 
     | UART_RX_dut/U44                              | A v -> Y ^  | INVX2M    | 0.036 | 0.034 |   0.063 |    0.319 | 
     | UART_RX_dut/U8                               | C0 ^ -> Y v | OAI211X2M | 0.128 | 0.087 |   0.150 |    0.405 | 
     | UART_RX_dut/edge_bit_dut/U25                 | A v -> Y ^  | NAND2X2M  | 0.082 | 0.078 |   0.228 |    0.484 | 
     | UART_RX_dut/edge_bit_dut/U37                 | A1 ^ -> Y v | OAI22X1M  | 0.029 | 0.032 |   0.260 |    0.516 | 
     | UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] | D v         | SDFFRQX2M | 0.029 | 0.000 |   0.260 |    0.516 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.256 | 
     | UART_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.239 | 
     | UART_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.225 | 
     | U1_mux2X1/U1                                 | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.100 | 
     | UART_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.059 | 
     | UART_CLK_M__L2_I1                            | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.028 | 
     | CLK_DIV_RX_dut/U52                           | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.003 | 
     | CLK_DIV_RX_dut/U104                          | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.063 | 
     | U3_mux2X1/U1                                 | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.167 | 
     | RX_CLK_M__L1_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.241 | 
     | UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] | CK ^        | SDFFRQX2M  | 0.047 | 0.006 |   0.502 |    0.246 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin UART_RX_dut/edge_bit_dut/\Bit_Counter_
reg[0] /CK 
Endpoint:   UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /D (v) checked with  
leading edge of 'UART_CLK'
Beginpoint: RX_IN                                           (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.502
+ Hold                         -0.087
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.515
  Arrival Time                  0.261
  Slack Time                   -0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | RX_IN ^     |           | 0.000 |       |   0.000 |    0.254 | 
     | UART_RX_dut/U46                              | A0 ^ -> Y v | AOI31X2M  | 0.044 | 0.029 |   0.029 |    0.283 | 
     | UART_RX_dut/U44                              | A v -> Y ^  | INVX2M    | 0.036 | 0.034 |   0.063 |    0.317 | 
     | UART_RX_dut/U8                               | C0 ^ -> Y v | OAI211X2M | 0.128 | 0.087 |   0.150 |    0.403 | 
     | UART_RX_dut/edge_bit_dut/U25                 | A v -> Y ^  | NAND2X2M  | 0.082 | 0.078 |   0.228 |    0.482 | 
     | UART_RX_dut/edge_bit_dut/U39                 | A1 ^ -> Y v | OAI22X1M  | 0.033 | 0.033 |   0.261 |    0.515 | 
     | UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] | D v         | SDFFRQX2M | 0.033 | 0.000 |   0.261 |    0.515 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.254 | 
     | UART_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.237 | 
     | UART_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.223 | 
     | U1_mux2X1/U1                                 | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.098 | 
     | UART_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.057 | 
     | UART_CLK_M__L2_I1                            | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.026 | 
     | CLK_DIV_RX_dut/U52                           | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.005 | 
     | CLK_DIV_RX_dut/U104                          | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.065 | 
     | U3_mux2X1/U1                                 | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.169 | 
     | RX_CLK_M__L1_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.243 | 
     | UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] | CK ^        | SDFFRQX2M  | 0.047 | 0.005 |   0.502 |    0.248 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin UART_RX_dut/edge_bit_dut/\Bit_Counter_
reg[1] /CK 
Endpoint:   UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /D (v) checked with  
leading edge of 'UART_CLK'
Beginpoint: RX_IN                                           (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.502
+ Hold                         -0.085
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.517
  Arrival Time                  0.273
  Slack Time                   -0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | RX_IN ^     |           | 0.000 |       |   0.000 |    0.243 | 
     | UART_RX_dut/U46                              | A0 ^ -> Y v | AOI31X2M  | 0.044 | 0.029 |   0.029 |    0.273 | 
     | UART_RX_dut/U44                              | A v -> Y ^  | INVX2M    | 0.036 | 0.034 |   0.063 |    0.306 | 
     | UART_RX_dut/U8                               | C0 ^ -> Y v | OAI211X2M | 0.128 | 0.087 |   0.150 |    0.393 | 
     | UART_RX_dut/edge_bit_dut/U24                 | A v -> Y ^  | NAND2X2M  | 0.099 | 0.090 |   0.239 |    0.483 | 
     | UART_RX_dut/edge_bit_dut/U33                 | A0 ^ -> Y v | OAI32X1M  | 0.023 | 0.034 |   0.273 |    0.517 | 
     | UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] | D v         | SDFFRQX2M | 0.023 | 0.000 |   0.273 |    0.517 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.243 | 
     | UART_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.227 | 
     | UART_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.213 | 
     | U1_mux2X1/U1                                 | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.088 | 
     | UART_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.047 | 
     | UART_CLK_M__L2_I1                            | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.015 | 
     | CLK_DIV_RX_dut/U52                           | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.015 | 
     | CLK_DIV_RX_dut/U104                          | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.075 | 
     | U3_mux2X1/U1                                 | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.179 | 
     | RX_CLK_M__L1_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.253 | 
     | UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] | CK ^        | SDFFRQX2M  | 0.047 | 0.005 |   0.502 |    0.258 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin UART_RX_dut/edge_bit_dut/\Bit_Counter_
reg[2] /CK 
Endpoint:   UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /D (v) checked with  
leading edge of 'UART_CLK'
Beginpoint: RX_IN                                           (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.502
+ Hold                         -0.085
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.517
  Arrival Time                  0.275
  Slack Time                   -0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | RX_IN ^     |           | 0.000 |       |   0.000 |    0.241 | 
     | UART_RX_dut/U46                              | A0 ^ -> Y v | AOI31X2M  | 0.044 | 0.029 |   0.029 |    0.271 | 
     | UART_RX_dut/U44                              | A v -> Y ^  | INVX2M    | 0.036 | 0.034 |   0.063 |    0.304 | 
     | UART_RX_dut/U8                               | C0 ^ -> Y v | OAI211X2M | 0.128 | 0.087 |   0.150 |    0.391 | 
     | UART_RX_dut/edge_bit_dut/U24                 | A v -> Y ^  | NAND2X2M  | 0.099 | 0.090 |   0.239 |    0.481 | 
     | UART_RX_dut/edge_bit_dut/U35                 | A0 ^ -> Y v | OAI32X1M  | 0.024 | 0.036 |   0.275 |    0.517 | 
     | UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] | D v         | SDFFRQX2M | 0.024 | 0.000 |   0.275 |    0.517 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.242 | 
     | UART_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.225 | 
     | UART_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.211 | 
     | U1_mux2X1/U1                                 | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.086 | 
     | UART_CLK_M__L1_I0                            | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.045 | 
     | UART_CLK_M__L2_I1                            | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.013 | 
     | CLK_DIV_RX_dut/U52                           | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.017 | 
     | CLK_DIV_RX_dut/U104                          | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.077 | 
     | U3_mux2X1/U1                                 | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.181 | 
     | RX_CLK_M__L1_I0                              | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.255 | 
     | UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] | CK ^        | SDFFRQX2M  | 0.047 | 0.006 |   0.502 |    0.261 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin UART_RX_dut/edge_bit_dut/\Edge_Counter_
reg[4] /CK 
Endpoint:   UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /D (v) checked with  
leading edge of 'UART_CLK'
Beginpoint: RX_IN                                            (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.502
+ Hold                         -0.086
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.516
  Arrival Time                  0.278
  Slack Time                   -0.238
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | RX_IN ^     |            | 0.000 |       |   0.000 |    0.238 | 
     | UART_RX_dut/U46                               | A0 ^ -> Y v | AOI31X2M   | 0.044 | 0.029 |   0.029 |    0.267 | 
     | UART_RX_dut/U44                               | A v -> Y ^  | INVX2M     | 0.036 | 0.034 |   0.063 |    0.301 | 
     | UART_RX_dut/U8                                | C0 ^ -> Y v | OAI211X2M  | 0.128 | 0.087 |   0.150 |    0.388 | 
     | UART_RX_dut/edge_bit_dut/U32                  | C v -> Y ^  | NAND3BX2M  | 0.110 | 0.108 |   0.257 |    0.495 | 
     | UART_RX_dut/edge_bit_dut/U45                  | B0 ^ -> Y v | OAI2BB1X2M | 0.025 | 0.021 |   0.278 |    0.516 | 
     | UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] | D v         | SDFFRQX2M  | 0.025 | 0.000 |   0.278 |    0.516 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.238 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.221 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.207 | 
     | U1_mux2X1/U1                                  | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.082 | 
     | UART_CLK_M__L1_I0                             | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.041 | 
     | UART_CLK_M__L2_I1                             | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.010 | 
     | CLK_DIV_RX_dut/U52                            | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.021 | 
     | CLK_DIV_RX_dut/U104                           | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.081 | 
     | U3_mux2X1/U1                                  | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.185 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.259 | 
     | UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] | CK ^        | SDFFRQX2M  | 0.047 | 0.005 |   0.502 |    0.264 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[1] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[1] /D (v) checked with  leading 
edge of 'UART_CLK'
Beginpoint: RX_IN                                   (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.500
+ Hold                         -0.087
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.513
  Arrival Time                  0.280
  Slack Time                   -0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | RX_IN v     |            | 0.000 |       |   0.000 |    0.233 | 
     | UART_RX_dut/dut_sample/U15           | B0 v -> Y ^ | AOI22X1M   | 0.096 | 0.077 |   0.077 |    0.310 | 
     | UART_RX_dut/dut_sample/U6            | A0 ^ -> Y v | OAI2B2X1M  | 0.085 | 0.072 |   0.148 |    0.381 | 
     | UART_RX_dut/deser_dut/U18            | A v -> Y ^  | INVX2M     | 0.137 | 0.101 |   0.249 |    0.482 | 
     | UART_RX_dut/deser_dut/U24            | B0 ^ -> Y v | OAI2BB2X1M | 0.033 | 0.031 |   0.280 |    0.513 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[1] | D v         | SDFFRQX2M  | 0.033 | 0.000 |   0.280 |    0.513 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.233 | 
     | UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.216 | 
     | UART_CLK__L2_I0                      | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.202 | 
     | U1_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.077 | 
     | UART_CLK_M__L1_I0                    | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.036 | 
     | UART_CLK_M__L2_I1                    | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.005 | 
     | CLK_DIV_RX_dut/U52                   | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.026 | 
     | CLK_DIV_RX_dut/U104                  | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.086 | 
     | U3_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.190 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.263 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[1] | CK ^        | SDFFRQX2M  | 0.047 | 0.003 |   0.500 |    0.267 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[5] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[5] /D (v) checked with  leading 
edge of 'UART_CLK'
Beginpoint: RX_IN                                   (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.498
+ Hold                         -0.087
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.512
  Arrival Time                  0.280
  Slack Time                   -0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | RX_IN v     |            | 0.000 |       |   0.000 |    0.232 | 
     | UART_RX_dut/dut_sample/U15           | B0 v -> Y ^ | AOI22X1M   | 0.096 | 0.077 |   0.077 |    0.309 | 
     | UART_RX_dut/dut_sample/U6            | A0 ^ -> Y v | OAI2B2X1M  | 0.085 | 0.072 |   0.148 |    0.380 | 
     | UART_RX_dut/deser_dut/U18            | A v -> Y ^  | INVX2M     | 0.137 | 0.101 |   0.249 |    0.481 | 
     | UART_RX_dut/deser_dut/U32            | B0 ^ -> Y v | OAI2BB2X1M | 0.032 | 0.031 |   0.280 |    0.512 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[5] | D v         | SDFFRQX2M  | 0.032 | 0.000 |   0.280 |    0.512 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.232 | 
     | UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.215 | 
     | UART_CLK__L2_I0                      | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.201 | 
     | U1_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.076 | 
     | UART_CLK_M__L1_I0                    | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.035 | 
     | UART_CLK_M__L2_I1                    | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.004 | 
     | CLK_DIV_RX_dut/U52                   | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.027 | 
     | CLK_DIV_RX_dut/U104                  | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.087 | 
     | U3_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.191 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.264 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[5] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.498 |    0.266 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[6] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[6] /D (v) checked with  leading 
edge of 'UART_CLK'
Beginpoint: RX_IN                                   (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.499
+ Hold                         -0.087
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.512
  Arrival Time                  0.280
  Slack Time                   -0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | RX_IN v     |            | 0.000 |       |   0.000 |    0.232 | 
     | UART_RX_dut/dut_sample/U15           | B0 v -> Y ^ | AOI22X1M   | 0.096 | 0.077 |   0.077 |    0.308 | 
     | UART_RX_dut/dut_sample/U6            | A0 ^ -> Y v | OAI2B2X1M  | 0.085 | 0.072 |   0.148 |    0.380 | 
     | UART_RX_dut/deser_dut/U18            | A v -> Y ^  | INVX2M     | 0.137 | 0.101 |   0.249 |    0.480 | 
     | UART_RX_dut/deser_dut/U34            | B0 ^ -> Y v | OAI2BB2X1M | 0.033 | 0.032 |   0.280 |    0.512 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[6] | D v         | SDFFRQX2M  | 0.033 | 0.000 |   0.280 |    0.512 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.231 | 
     | UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.215 | 
     | UART_CLK__L2_I0                      | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.201 | 
     | U1_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.076 | 
     | UART_CLK_M__L1_I0                    | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.035 | 
     | UART_CLK_M__L2_I1                    | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.003 | 
     | CLK_DIV_RX_dut/U52                   | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.027 | 
     | CLK_DIV_RX_dut/U104                  | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.087 | 
     | U3_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.191 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.265 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[6] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.499 |    0.267 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[7] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[7] /D (v) checked with  leading 
edge of 'UART_CLK'
Beginpoint: RX_IN                                   (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.500
+ Hold                         -0.087
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.513
  Arrival Time                  0.282
  Slack Time                   -0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | RX_IN v     |            | 0.000 |       |   0.000 |    0.231 | 
     | UART_RX_dut/dut_sample/U15           | B0 v -> Y ^ | AOI22X1M   | 0.096 | 0.077 |   0.077 |    0.307 | 
     | UART_RX_dut/dut_sample/U6            | A0 ^ -> Y v | OAI2B2X1M  | 0.085 | 0.072 |   0.148 |    0.379 | 
     | UART_RX_dut/deser_dut/U18            | A v -> Y ^  | INVX2M     | 0.137 | 0.101 |   0.249 |    0.480 | 
     | UART_RX_dut/deser_dut/U36            | B0 ^ -> Y v | OAI2BB2X1M | 0.034 | 0.033 |   0.282 |    0.513 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[7] | D v         | SDFFRQX2M  | 0.034 | 0.000 |   0.282 |    0.513 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.231 | 
     | UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.214 | 
     | UART_CLK__L2_I0                      | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.200 | 
     | U1_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.075 | 
     | UART_CLK_M__L1_I0                    | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.034 | 
     | UART_CLK_M__L2_I1                    | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.003 | 
     | CLK_DIV_RX_dut/U52                   | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.028 | 
     | CLK_DIV_RX_dut/U104                  | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.088 | 
     | U3_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.192 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.266 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[7] | CK ^        | SDFFRQX2M  | 0.047 | 0.003 |   0.500 |    0.269 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[3] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[3] /D (v) checked with  leading 
edge of 'UART_CLK'
Beginpoint: RX_IN                                   (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.501
+ Hold                         -0.087
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.514
  Arrival Time                  0.285
  Slack Time                   -0.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | RX_IN v     |            | 0.000 |       |   0.000 |    0.229 | 
     | UART_RX_dut/dut_sample/U15           | B0 v -> Y ^ | AOI22X1M   | 0.096 | 0.077 |   0.077 |    0.306 | 
     | UART_RX_dut/dut_sample/U6            | A0 ^ -> Y v | OAI2B2X1M  | 0.085 | 0.072 |   0.148 |    0.377 | 
     | UART_RX_dut/deser_dut/U18            | A v -> Y ^  | INVX2M     | 0.137 | 0.101 |   0.249 |    0.478 | 
     | UART_RX_dut/deser_dut/U28            | B0 ^ -> Y v | OAI2BB2X1M | 0.037 | 0.036 |   0.285 |    0.514 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[3] | D v         | SDFFRQX2M  | 0.037 | 0.000 |   0.285 |    0.514 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.229 | 
     | UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.212 | 
     | UART_CLK__L2_I0                      | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.198 | 
     | U1_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.073 | 
     | UART_CLK_M__L1_I0                    | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.032 | 
     | UART_CLK_M__L2_I1                    | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.001 | 
     | CLK_DIV_RX_dut/U52                   | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.030 | 
     | CLK_DIV_RX_dut/U104                  | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.089 | 
     | U3_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.194 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.267 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[3] | CK ^        | SDFFRQX2M  | 0.047 | 0.005 |   0.501 |    0.272 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[4] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[4] /D (v) checked with  leading 
edge of 'UART_CLK'
Beginpoint: RX_IN                                   (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.501
+ Hold                         -0.087
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.514
  Arrival Time                  0.285
  Slack Time                   -0.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | RX_IN v     |            | 0.000 |       |   0.000 |    0.229 | 
     | UART_RX_dut/dut_sample/U15           | B0 v -> Y ^ | AOI22X1M   | 0.096 | 0.077 |   0.077 |    0.306 | 
     | UART_RX_dut/dut_sample/U6            | A0 ^ -> Y v | OAI2B2X1M  | 0.085 | 0.072 |   0.148 |    0.377 | 
     | UART_RX_dut/deser_dut/U18            | A v -> Y ^  | INVX2M     | 0.137 | 0.101 |   0.249 |    0.478 | 
     | UART_RX_dut/deser_dut/U30            | B0 ^ -> Y v | OAI2BB2X1M | 0.037 | 0.036 |   0.285 |    0.514 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[4] | D v         | SDFFRQX2M  | 0.037 | 0.000 |   0.285 |    0.514 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.229 | 
     | UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.212 | 
     | UART_CLK__L2_I0                      | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.198 | 
     | U1_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.073 | 
     | UART_CLK_M__L1_I0                    | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.032 | 
     | UART_CLK_M__L2_I1                    | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |   -0.001 | 
     | CLK_DIV_RX_dut/U52                   | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.030 | 
     | CLK_DIV_RX_dut/U104                  | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.089 | 
     | U3_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.194 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.267 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[4] | CK ^        | SDFFRQX2M  | 0.047 | 0.005 |   0.501 |    0.272 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[2] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[2] /D (v) checked with  leading 
edge of 'UART_CLK'
Beginpoint: RX_IN                                   (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.499
+ Hold                         -0.087
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.511
  Arrival Time                  0.285
  Slack Time                   -0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | RX_IN v     |            | 0.000 |       |   0.000 |    0.227 | 
     | UART_RX_dut/dut_sample/U15           | B0 v -> Y ^ | AOI22X1M   | 0.096 | 0.077 |   0.077 |    0.303 | 
     | UART_RX_dut/dut_sample/U6            | A0 ^ -> Y v | OAI2B2X1M  | 0.085 | 0.072 |   0.148 |    0.375 | 
     | UART_RX_dut/deser_dut/U18            | A v -> Y ^  | INVX2M     | 0.137 | 0.101 |   0.249 |    0.476 | 
     | UART_RX_dut/deser_dut/U26            | B0 ^ -> Y v | OAI2BB2X1M | 0.037 | 0.036 |   0.285 |    0.511 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[2] | D v         | SDFFRQX2M  | 0.037 | 0.000 |   0.285 |    0.511 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.227 | 
     | UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.210 | 
     | UART_CLK__L2_I0                      | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.196 | 
     | U1_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.071 | 
     | UART_CLK_M__L1_I0                    | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.030 | 
     | UART_CLK_M__L2_I1                    | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |    0.001 | 
     | CLK_DIV_RX_dut/U52                   | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.032 | 
     | CLK_DIV_RX_dut/U104                  | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.092 | 
     | U3_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.196 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.270 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[2] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.499 |    0.272 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[0] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[0] /D (v) checked with  leading 
edge of 'UART_CLK'
Beginpoint: RX_IN                                   (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.500
+ Hold                         -0.086
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.513
  Arrival Time                  0.291
  Slack Time                   -0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | RX_IN v     |            | 0.000 |       |   0.000 |    0.222 | 
     | UART_RX_dut/dut_sample/U15           | B0 v -> Y ^ | AOI22X1M   | 0.096 | 0.077 |   0.077 |    0.299 | 
     | UART_RX_dut/dut_sample/U6            | A0 ^ -> Y v | OAI2B2X1M  | 0.085 | 0.072 |   0.148 |    0.371 | 
     | UART_RX_dut/deser_dut/U18            | A v -> Y ^  | INVX2M     | 0.137 | 0.101 |   0.249 |    0.471 | 
     | UART_RX_dut/deser_dut/U22            | B1 ^ -> Y v | OAI2BB2X1M | 0.030 | 0.042 |   0.291 |    0.513 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[0] | D v         | SDFFRQX2M  | 0.030 | 0.000 |   0.291 |    0.513 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.222 | 
     | UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.206 | 
     | UART_CLK__L2_I0                      | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.192 | 
     | U1_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.067 | 
     | UART_CLK_M__L1_I0                    | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.026 | 
     | UART_CLK_M__L2_I1                    | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |    0.006 | 
     | CLK_DIV_RX_dut/U52                   | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.036 | 
     | CLK_DIV_RX_dut/U104                  | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.096 | 
     | U3_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.200 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.274 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[0] | CK ^        | SDFFRQX2M  | 0.047 | 0.003 |   0.500 |    0.277 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin UART_RX_dut/edge_bit_dut/\Edge_Counter_
reg[2] /CK 
Endpoint:   UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /D (v) checked with  
leading edge of 'UART_CLK'
Beginpoint: RX_IN                                            (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.502
+ Hold                         -0.095
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.507
  Arrival Time                  0.288
  Slack Time                   -0.219
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | RX_IN ^     |            | 0.000 |       |   0.000 |    0.219 | 
     | UART_RX_dut/U46                               | A0 ^ -> Y v | AOI31X2M   | 0.044 | 0.029 |   0.029 |    0.248 | 
     | UART_RX_dut/U44                               | A v -> Y ^  | INVX2M     | 0.036 | 0.034 |   0.063 |    0.282 | 
     | UART_RX_dut/U8                                | C0 ^ -> Y v | OAI211X2M  | 0.128 | 0.087 |   0.150 |    0.368 | 
     | UART_RX_dut/edge_bit_dut/U32                  | C v -> Y ^  | NAND3BX2M  | 0.110 | 0.108 |   0.257 |    0.476 | 
     | UART_RX_dut/edge_bit_dut/U42                  | B0 ^ -> Y v | OAI2BB2X1M | 0.032 | 0.031 |   0.288 |    0.507 | 
     | UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] | D v         | SDFFRX1M   | 0.032 | 0.000 |   0.288 |    0.507 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.219 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.202 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.188 | 
     | U1_mux2X1/U1                                  | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.063 | 
     | UART_CLK_M__L1_I0                             | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.022 | 
     | UART_CLK_M__L2_I1                             | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |    0.009 | 
     | CLK_DIV_RX_dut/U52                            | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.040 | 
     | CLK_DIV_RX_dut/U104                           | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.100 | 
     | U3_mux2X1/U1                                  | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.204 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.278 | 
     | UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] | CK ^        | SDFFRX1M   | 0.047 | 0.005 |   0.502 |    0.283 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin UART_RX_dut/edge_bit_dut/\Edge_Counter_
reg[3] /CK 
Endpoint:   UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /D (v) checked with  
leading edge of 'UART_CLK'
Beginpoint: RX_IN                                            (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.502
+ Hold                         -0.095
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.506
  Arrival Time                  0.291
  Slack Time                   -0.216
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | RX_IN ^     |            | 0.000 |       |   0.000 |    0.216 | 
     | UART_RX_dut/U46                               | A0 ^ -> Y v | AOI31X2M   | 0.044 | 0.029 |   0.029 |    0.245 | 
     | UART_RX_dut/U44                               | A v -> Y ^  | INVX2M     | 0.036 | 0.034 |   0.063 |    0.279 | 
     | UART_RX_dut/U8                                | C0 ^ -> Y v | OAI211X2M  | 0.128 | 0.087 |   0.150 |    0.365 | 
     | UART_RX_dut/edge_bit_dut/U32                  | C v -> Y ^  | NAND3BX2M  | 0.110 | 0.108 |   0.257 |    0.473 | 
     | UART_RX_dut/edge_bit_dut/U41                  | B0 ^ -> Y v | OAI2BB2X1M | 0.035 | 0.033 |   0.291 |    0.506 | 
     | UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] | D v         | SDFFRX1M   | 0.035 | 0.000 |   0.291 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.216 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.199 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.185 | 
     | U1_mux2X1/U1                                  | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.060 | 
     | UART_CLK_M__L1_I0                             | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.019 | 
     | UART_CLK_M__L2_I1                             | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |    0.012 | 
     | CLK_DIV_RX_dut/U52                            | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.043 | 
     | CLK_DIV_RX_dut/U104                           | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.103 | 
     | U3_mux2X1/U1                                  | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.207 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.281 | 
     | UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] | CK ^        | SDFFRX1M   | 0.047 | 0.005 |   0.502 |    0.286 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin UART_RX_dut/edge_bit_dut/\Edge_Counter_
reg[1] /CK 
Endpoint:   UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /D (v) checked with  
leading edge of 'UART_CLK'
Beginpoint: RX_IN                                            (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.502
+ Hold                         -0.096
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.506
  Arrival Time                  0.292
  Slack Time                   -0.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | RX_IN ^     |            | 0.000 |       |   0.000 |    0.214 | 
     | UART_RX_dut/U46                               | A0 ^ -> Y v | AOI31X2M   | 0.044 | 0.029 |   0.029 |    0.243 | 
     | UART_RX_dut/U44                               | A v -> Y ^  | INVX2M     | 0.036 | 0.034 |   0.063 |    0.277 | 
     | UART_RX_dut/U8                                | C0 ^ -> Y v | OAI211X2M  | 0.128 | 0.087 |   0.150 |    0.364 | 
     | UART_RX_dut/edge_bit_dut/U32                  | C v -> Y ^  | NAND3BX2M  | 0.110 | 0.108 |   0.257 |    0.472 | 
     | UART_RX_dut/edge_bit_dut/U43                  | B0 ^ -> Y v | OAI2BB2X1M | 0.036 | 0.035 |   0.292 |    0.506 | 
     | UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] | D v         | SDFFRX1M   | 0.036 | 0.000 |   0.292 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.214 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.198 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.183 | 
     | U1_mux2X1/U1                                  | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.058 | 
     | UART_CLK_M__L1_I0                             | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.018 | 
     | UART_CLK_M__L2_I1                             | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |    0.014 | 
     | CLK_DIV_RX_dut/U52                            | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.045 | 
     | CLK_DIV_RX_dut/U104                           | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.104 | 
     | U3_mux2X1/U1                                  | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.208 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.282 | 
     | UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] | CK ^        | SDFFRX1M   | 0.047 | 0.005 |   0.502 |    0.288 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin UART_RX_dut/edge_bit_dut/\Edge_Counter_
reg[0] /CK 
Endpoint:   UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /D (v) checked with  
leading edge of 'UART_CLK'
Beginpoint: RX_IN                                            (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.501
+ Hold                         -0.095
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.506
  Arrival Time                  0.294
  Slack Time                   -0.212
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                               | RX_IN ^     |           | 0.000 |       |   0.000 |    0.212 | 
     | UART_RX_dut/U46                               | A0 ^ -> Y v | AOI31X2M  | 0.044 | 0.029 |   0.029 |    0.242 | 
     | UART_RX_dut/U44                               | A v -> Y ^  | INVX2M    | 0.036 | 0.034 |   0.063 |    0.275 | 
     | UART_RX_dut/U8                                | C0 ^ -> Y v | OAI211X2M | 0.128 | 0.087 |   0.150 |    0.362 | 
     | UART_RX_dut/edge_bit_dut/U32                  | C v -> Y ^  | NAND3BX2M | 0.110 | 0.108 |   0.257 |    0.470 | 
     | UART_RX_dut/edge_bit_dut/U44                  | B0 ^ -> Y v | OAI2B2X1M | 0.034 | 0.036 |   0.294 |    0.506 | 
     | UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] | D v         | SDFFRX1M  | 0.034 | 0.000 |   0.294 |    0.506 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.212 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.196 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.031 |   -0.181 | 
     | U1_mux2X1/U1                                  | A0 ^ -> Y ^ | AO2B2X2M   | 0.160 | 0.125 |   0.156 |   -0.057 | 
     | UART_CLK_M__L1_I0                             | A ^ -> Y v  | CLKINVX24M | 0.052 | 0.041 |   0.197 |   -0.016 | 
     | UART_CLK_M__L2_I1                             | A v -> Y ^  | INVX6M     | 0.023 | 0.032 |   0.228 |    0.016 | 
     | CLK_DIV_RX_dut/U52                            | A0 ^ -> Y v | AOI31X2M   | 0.030 | 0.031 |   0.259 |    0.047 | 
     | CLK_DIV_RX_dut/U104                           | A v -> Y ^  | CLKINVX1M  | 0.090 | 0.060 |   0.319 |    0.106 | 
     | U3_mux2X1/U1                                  | A0 ^ -> Y ^ | AO2B2X2M   | 0.100 | 0.104 |   0.423 |    0.210 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.496 |    0.284 | 
     | UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] | CK ^        | SDFFRX1M   | 0.047 | 0.005 |   0.501 |    0.289 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin UART_RX_dut/dut_sample/out_next_1_reg/CK 
Endpoint:   UART_RX_dut/dut_sample/out_next_1_reg/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.484
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.521
  Arrival Time                  0.337
  Slack Time                   -0.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^  |           | 0.000 |       |   0.000 |    0.184 | 
     | U6_mux2X1/U1                          | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.520 | 
     | UART_RX_dut/dut_sample/out_next_1_reg | RN ^        | SDFFRQX2M | 0.526 | 0.002 |   0.337 |    0.521 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.184 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.172 | 
     | scan_clk__L2_I2                       | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.096 | 
     | scan_clk__L3_I1                       | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.006 | 
     | scan_clk__L4_I0                       | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.063 | 
     | scan_clk__L5_I0                       | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.113 | 
     | U3_mux2X1/U1                          | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.222 | 
     | RX_CLK_M__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.296 | 
     | UART_RX_dut/dut_sample/out_next_1_reg | CK ^        | SDFFRQX2M  | 0.047 | 0.003 |   0.484 |    0.300 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin UART_RX_dut/dut_sample/out_next_2_reg/CK 
Endpoint:   UART_RX_dut/dut_sample/out_next_2_reg/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.484
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.522
  Arrival Time                  0.338
  Slack Time                   -0.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^  |           | 0.000 |       |   0.000 |    0.184 | 
     | U6_mux2X1/U1                          | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.520 | 
     | UART_RX_dut/dut_sample/out_next_2_reg | RN ^        | SDFFRQX2M | 0.526 | 0.003 |   0.338 |    0.522 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.184 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.172 | 
     | scan_clk__L2_I2                       | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.096 | 
     | scan_clk__L3_I1                       | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.006 | 
     | scan_clk__L4_I0                       | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.063 | 
     | scan_clk__L5_I0                       | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.113 | 
     | U3_mux2X1/U1                          | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.222 | 
     | RX_CLK_M__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.296 | 
     | UART_RX_dut/dut_sample/out_next_2_reg | CK ^        | SDFFRQX2M  | 0.047 | 0.004 |   0.484 |    0.301 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[7] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[7] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.483
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.521
  Arrival Time                  0.338
  Slack Time                   -0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^  |           | 0.000 |       |   0.000 |    0.183 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.519 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[7] | RN ^        | SDFFRQX2M | 0.526 | 0.002 |   0.338 |    0.521 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.183 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.171 | 
     | scan_clk__L2_I2                      | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.096 | 
     | scan_clk__L3_I1                      | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.005 | 
     | scan_clk__L4_I0                      | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.063 | 
     | scan_clk__L5_I0                      | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.113 | 
     | U3_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.223 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.297 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[7] | CK ^        | SDFFRQX2M  | 0.047 | 0.003 |   0.483 |    0.300 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin UART_RX_dut/dut_sample/out_next_3_reg/CK 
Endpoint:   UART_RX_dut/dut_sample/out_next_3_reg/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.484
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.522
  Arrival Time                  0.338
  Slack Time                   -0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^  |           | 0.000 |       |   0.000 |    0.183 | 
     | U6_mux2X1/U1                          | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.519 | 
     | UART_RX_dut/dut_sample/out_next_3_reg | RN ^        | SDFFRQX2M | 0.526 | 0.003 |   0.338 |    0.522 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.183 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.171 | 
     | scan_clk__L2_I2                       | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.096 | 
     | scan_clk__L3_I1                       | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.005 | 
     | scan_clk__L4_I0                       | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.063 | 
     | scan_clk__L5_I0                       | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.113 | 
     | U3_mux2X1/U1                          | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.223 | 
     | RX_CLK_M__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.297 | 
     | UART_RX_dut/dut_sample/out_next_3_reg | CK ^        | SDFFRQX2M  | 0.047 | 0.004 |   0.484 |    0.301 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[6] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[6] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.483
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.520
  Arrival Time                  0.338
  Slack Time                   -0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^  |           | 0.000 |       |   0.000 |    0.183 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.518 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[6] | RN ^        | SDFFRQX2M | 0.526 | 0.002 |   0.338 |    0.520 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.183 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.171 | 
     | scan_clk__L2_I2                      | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.095 | 
     | scan_clk__L3_I1                      | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.005 | 
     | scan_clk__L4_I0                      | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.064 | 
     | scan_clk__L5_I0                      | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.114 | 
     | U3_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.224 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.297 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[6] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.483 |    0.300 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[3] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.485
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.523
  Arrival Time                  0.341
  Slack Time                   -0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^  |           | 0.000 |       |   0.000 |    0.182 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.518 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[3] | RN ^        | SDFFRQX2M | 0.526 | 0.005 |   0.341 |    0.523 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.182 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.170 | 
     | scan_clk__L2_I2                      | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.094 | 
     | scan_clk__L3_I1                      | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.004 | 
     | scan_clk__L4_I0                      | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.065 | 
     | scan_clk__L5_I0                      | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.115 | 
     | U3_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.224 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.298 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[3] | CK ^        | SDFFRQX2M  | 0.047 | 0.005 |   0.485 |    0.303 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[4] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.485
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.523
  Arrival Time                  0.341
  Slack Time                   -0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^  |           | 0.000 |       |   0.000 |    0.182 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.518 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[4] | RN ^        | SDFFRQX2M | 0.526 | 0.005 |   0.341 |    0.523 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.182 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.170 | 
     | scan_clk__L2_I2                      | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.094 | 
     | scan_clk__L3_I1                      | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.004 | 
     | scan_clk__L4_I0                      | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.065 | 
     | scan_clk__L5_I0                      | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.115 | 
     | U3_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.224 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.298 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[4] | CK ^        | SDFFRQX2M  | 0.047 | 0.005 |   0.485 |    0.303 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin UART_RX_dut/\out_next_reg[4] /CK 
Endpoint:   UART_RX_dut/\out_next_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.485
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.523
  Arrival Time                  0.341
  Slack Time                   -0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |    0.182 | 
     | U6_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.517 | 
     | UART_RX_dut/\out_next_reg[4] | RN ^        | SDFFRQX2M | 0.526 | 0.005 |   0.341 |    0.523 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.182 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.170 | 
     | scan_clk__L2_I2              | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.094 | 
     | scan_clk__L3_I1              | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.004 | 
     | scan_clk__L4_I0              | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.065 | 
     | scan_clk__L5_I0              | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.115 | 
     | U3_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.224 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.298 | 
     | UART_RX_dut/\out_next_reg[4] | CK ^        | SDFFRQX2M  | 0.047 | 0.005 |   0.485 |    0.303 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin UART_RX_dut/\out_next_reg[5] /CK 
Endpoint:   UART_RX_dut/\out_next_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.483
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.521
  Arrival Time                  0.340
  Slack Time                   -0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |    0.181 | 
     | U6_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.517 | 
     | UART_RX_dut/\out_next_reg[5] | RN ^        | SDFFRQX2M | 0.526 | 0.004 |   0.340 |    0.521 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.181 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.169 | 
     | scan_clk__L2_I2              | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.094 | 
     | scan_clk__L3_I1              | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.003 | 
     | scan_clk__L4_I0              | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.065 | 
     | scan_clk__L5_I0              | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.115 | 
     | U3_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.225 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.299 | 
     | UART_RX_dut/\out_next_reg[5] | CK ^        | SDFFRQX2M  | 0.047 | 0.003 |   0.483 |    0.302 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin UART_RX_dut/\out_next_reg[3] /CK 
Endpoint:   UART_RX_dut/\out_next_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.485
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.522
  Arrival Time                  0.341
  Slack Time                   -0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |    0.181 | 
     | U6_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.517 | 
     | UART_RX_dut/\out_next_reg[3] | RN ^        | SDFFRQX2M | 0.526 | 0.005 |   0.341 |    0.522 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.181 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.169 | 
     | scan_clk__L2_I2              | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.093 | 
     | scan_clk__L3_I1              | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.003 | 
     | scan_clk__L4_I0              | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.066 | 
     | scan_clk__L5_I0              | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.115 | 
     | U3_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.225 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.299 | 
     | UART_RX_dut/\out_next_reg[3] | CK ^        | SDFFRQX2M  | 0.047 | 0.005 |   0.485 |    0.303 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[5] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[5] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.482
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.520
  Arrival Time                  0.339
  Slack Time                   -0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^  |           | 0.000 |       |   0.000 |    0.181 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.517 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[5] | RN ^        | SDFFRQX2M | 0.526 | 0.003 |   0.339 |    0.520 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.181 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.169 | 
     | scan_clk__L2_I2                      | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.093 | 
     | scan_clk__L3_I1                      | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.003 | 
     | scan_clk__L4_I0                      | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.066 | 
     | scan_clk__L5_I0                      | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.115 | 
     | U3_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.225 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.299 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[5] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.482 |    0.301 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin UART_RX_dut/\out_next_reg[2] /CK 
Endpoint:   UART_RX_dut/\out_next_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.485
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.522
  Arrival Time                  0.341
  Slack Time                   -0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |    0.181 | 
     | U6_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.517 | 
     | UART_RX_dut/\out_next_reg[2] | RN ^        | SDFFRQX2M | 0.526 | 0.006 |   0.341 |    0.522 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.181 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.169 | 
     | scan_clk__L2_I2              | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.093 | 
     | scan_clk__L3_I1              | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.003 | 
     | scan_clk__L4_I0              | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.066 | 
     | scan_clk__L5_I0              | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.116 | 
     | U3_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.225 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.299 | 
     | UART_RX_dut/\out_next_reg[2] | CK ^        | SDFFRQX2M  | 0.047 | 0.004 |   0.485 |    0.303 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin UART_RX_dut/\out_next_reg[6] /CK 
Endpoint:   UART_RX_dut/\out_next_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.485
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.522
  Arrival Time                  0.342
  Slack Time                   -0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |    0.181 | 
     | U6_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.517 | 
     | UART_RX_dut/\out_next_reg[6] | RN ^        | SDFFRQX2M | 0.526 | 0.006 |   0.342 |    0.522 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.181 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.169 | 
     | scan_clk__L2_I2              | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.093 | 
     | scan_clk__L3_I1              | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.003 | 
     | scan_clk__L4_I0              | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.066 | 
     | scan_clk__L5_I0              | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.116 | 
     | U3_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.225 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.299 | 
     | UART_RX_dut/\out_next_reg[6] | CK ^        | SDFFRQX2M  | 0.047 | 0.004 |   0.485 |    0.304 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin UART_RX_dut/deser_dut/\P_DATA_reg[2] /CK 
Endpoint:   UART_RX_dut/deser_dut/\P_DATA_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.483
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.520
  Arrival Time                  0.340
  Slack Time                   -0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^  |           | 0.000 |       |   0.000 |    0.181 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.516 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[2] | RN ^        | SDFFRQX2M | 0.526 | 0.004 |   0.340 |    0.520 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.181 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.169 | 
     | scan_clk__L2_I2                      | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.093 | 
     | scan_clk__L3_I1                      | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.003 | 
     | scan_clk__L4_I0                      | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.066 | 
     | scan_clk__L5_I0                      | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.116 | 
     | U3_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.225 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.299 | 
     | UART_RX_dut/deser_dut/\P_DATA_reg[2] | CK ^        | SDFFRQX2M  | 0.047 | 0.002 |   0.483 |    0.302 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin UART_RX_dut/\out_next_reg[1] /CK 
Endpoint:   UART_RX_dut/\out_next_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.484
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.522
  Arrival Time                  0.342
  Slack Time                   -0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |    0.181 | 
     | U6_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X2M  | 0.526 | 0.336 |   0.336 |    0.516 | 
     | UART_RX_dut/\out_next_reg[1] | RN ^        | SDFFRQX2M | 0.526 | 0.006 |   0.342 |    0.522 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.181 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.168 | 
     | scan_clk__L2_I2              | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.093 | 
     | scan_clk__L3_I1              | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |   -0.003 | 
     | scan_clk__L4_I0              | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.066 | 
     | scan_clk__L5_I0              | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.116 | 
     | U3_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.226 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.300 | 
     | UART_RX_dut/\out_next_reg[1] | CK ^        | SDFFRQX2M  | 0.047 | 0.004 |   0.484 |    0.304 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin Reg_file_dut/\reg_file_reg[11][5] /CK 
Endpoint:   Reg_file_dut/\reg_file_reg[11][5] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.502
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.544
  Arrival Time                  0.367
  Slack Time                   -0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.177 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.596 | 0.364 |   0.364 |    0.541 | 
     | Reg_file_dut/\reg_file_reg[11][5] | RN ^        | SDFFRQX2M | 0.596 | 0.003 |   0.367 |    0.544 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.177 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.164 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.027 | 0.054 |   0.066 |   -0.110 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.094 |   -0.083 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.072 | 0.090 |   0.184 |    0.008 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX3M  | 0.106 | 0.086 |   0.270 |    0.093 | 
     | REF_CLK_M__L2_I1                  | A v -> Y v  | CLKBUFX40M | 0.028 | 0.075 |   0.345 |    0.168 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.370 |    0.193 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX32M | 0.052 | 0.036 |   0.406 |    0.230 | 
     | REF_CLK_M__L5_I5                  | A v -> Y ^  | CLKINVX12M | 0.121 | 0.091 |   0.497 |    0.321 | 
     | Reg_file_dut/\reg_file_reg[11][5] | CK ^        | SDFFRQX2M  | 0.121 | 0.005 |   0.502 |    0.325 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin Reg_file_dut/\reg_file_reg[11][6] /CK 
Endpoint:   Reg_file_dut/\reg_file_reg[11][6] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.502
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.544
  Arrival Time                  0.367
  Slack Time                   -0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.177 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.596 | 0.364 |   0.364 |    0.541 | 
     | Reg_file_dut/\reg_file_reg[11][6] | RN ^        | SDFFRQX2M | 0.596 | 0.003 |   0.367 |    0.544 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.177 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.164 | 
     | scan_clk__L2_I1                   | A v -> Y v  | BUFX3M     | 0.027 | 0.054 |   0.066 |   -0.110 | 
     | scan_clk__L3_I0                   | A v -> Y ^  | INVX2M     | 0.031 | 0.027 |   0.094 |   -0.083 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.072 | 0.090 |   0.184 |    0.008 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX3M  | 0.106 | 0.086 |   0.270 |    0.093 | 
     | REF_CLK_M__L2_I1                  | A v -> Y v  | CLKBUFX40M | 0.028 | 0.075 |   0.345 |    0.168 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.025 |   0.370 |    0.193 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX32M | 0.052 | 0.036 |   0.406 |    0.230 | 
     | REF_CLK_M__L5_I5                  | A v -> Y ^  | CLKINVX12M | 0.121 | 0.091 |   0.497 |    0.321 | 
     | Reg_file_dut/\reg_file_reg[11][6] | CK ^        | SDFFRQX2M  | 0.121 | 0.005 |   0.502 |    0.325 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin UART_RX_dut/edge_bit_dut/\Edge_Counter_
reg[0] /CK 
Endpoint:   UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.485
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.515
  Arrival Time                  0.338
  Slack Time                   -0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                               | scan_rst ^  |          | 0.000 |       |   0.000 |    0.176 | 
     | U6_mux2X1/U1                                  | B1 ^ -> Y ^ | AO2B2X2M | 0.526 | 0.336 |   0.336 |    0.512 | 
     | UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] | RN ^        | SDFFRX1M | 0.526 | 0.003 |   0.338 |    0.515 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.176 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.164 | 
     | scan_clk__L2_I2                               | A v -> Y v  | CLKBUFX3M  | 0.056 | 0.076 |   0.088 |   -0.089 | 
     | scan_clk__L3_I1                               | A v -> Y ^  | CLKINVX1M  | 0.132 | 0.090 |   0.178 |    0.002 | 
     | scan_clk__L4_I0                               | A ^ -> Y v  | CLKINVX1M  | 0.087 | 0.069 |   0.247 |    0.070 | 
     | scan_clk__L5_I0                               | A v -> Y ^  | INVX2M     | 0.050 | 0.050 |   0.297 |    0.120 | 
     | U3_mux2X1/U1                                  | B1 ^ -> Y ^ | AO2B2X2M   | 0.101 | 0.110 |   0.406 |    0.230 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y ^  | CLKBUFX40M | 0.047 | 0.074 |   0.480 |    0.304 | 
     | UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] | CK ^        | SDFFRX1M   | 0.047 | 0.005 |   0.485 |    0.308 | 
     +---------------------------------------------------------------------------------------------------------------+ 

