# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"AddSub_test_time_synth.v" \
"../../../../../4bitAdder.srcs/sim_1/new/AddSub_test.v" \

# Do not sort compile order
nosort
