// Seed: 3066891008
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
  logic id_7, id_8;
  always @(id_5 or posedge id_4) {id_4, 1, id_7} = 1;
endmodule
