{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 20:26:38 2019 " "Info: Processing started: Sun Nov 17 20:26:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off topleveltubes -c topleveltubes --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off topleveltubes -c topleveltubes --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock1 " "Info: Assuming node \"Clock1\" is an undefined clock" {  } { { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLOCKDIV:Waktu\|DIVOUT " "Info: Detected ripple clock \"CLOCKDIV:Waktu\|DIVOUT\" as buffer" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCKDIV:Waktu\|DIVOUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock1 register CLOCKDIV:Waktu\|count\[4\] register CLOCKDIV:Waktu\|count\[4\] 225.84 MHz 4.428 ns Internal " "Info: Clock \"Clock1\" has Internal fmax of 225.84 MHz between source register \"CLOCKDIV:Waktu\|count\[4\]\" and destination register \"CLOCKDIV:Waktu\|count\[4\]\" (period= 4.428 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.189 ns + Longest register register " "Info: + Longest register to register delay is 4.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCKDIV:Waktu\|count\[4\] 1 REG LCFF_X2_Y32_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y32_N9; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.455 ns) 1.305 ns CLOCKDIV:Waktu\|LessThan0~1 2 COMB LCCOMB_X1_Y32_N16 1 " "Info: 2: + IC(0.850 ns) + CELL(0.455 ns) = 1.305 ns; Loc. = LCCOMB_X1_Y32_N16; Fanout = 1; COMB Node = 'CLOCKDIV:Waktu\|LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { CLOCKDIV:Waktu|count[4] CLOCKDIV:Waktu|LessThan0~1 } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.512 ns) 2.368 ns CLOCKDIV:Waktu\|LessThan0~4 3 COMB LCCOMB_X1_Y31_N30 1 " "Info: 3: + IC(0.551 ns) + CELL(0.512 ns) = 2.368 ns; Loc. = LCCOMB_X1_Y31_N30; Fanout = 1; COMB Node = 'CLOCKDIV:Waktu\|LessThan0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { CLOCKDIV:Waktu|LessThan0~1 CLOCKDIV:Waktu|LessThan0~4 } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 2.842 ns CLOCKDIV:Waktu\|LessThan0~10 4 COMB LCCOMB_X1_Y31_N0 33 " "Info: 4: + IC(0.296 ns) + CELL(0.178 ns) = 2.842 ns; Loc. = LCCOMB_X1_Y31_N0; Fanout = 33; COMB Node = 'CLOCKDIV:Waktu\|LessThan0~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { CLOCKDIV:Waktu|LessThan0~4 CLOCKDIV:Waktu|LessThan0~10 } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.580 ns) 4.189 ns CLOCKDIV:Waktu\|count\[4\] 5 REG LCFF_X2_Y32_N9 3 " "Info: 5: + IC(0.767 ns) + CELL(0.580 ns) = 4.189 ns; Loc. = LCFF_X2_Y32_N9; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { CLOCKDIV:Waktu|LessThan0~10 CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.725 ns ( 41.18 % ) " "Info: Total cell delay = 1.725 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.464 ns ( 58.82 % ) " "Info: Total interconnect delay = 2.464 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { CLOCKDIV:Waktu|count[4] CLOCKDIV:Waktu|LessThan0~1 CLOCKDIV:Waktu|LessThan0~4 CLOCKDIV:Waktu|LessThan0~10 CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.189 ns" { CLOCKDIV:Waktu|count[4] {} CLOCKDIV:Waktu|LessThan0~1 {} CLOCKDIV:Waktu|LessThan0~4 {} CLOCKDIV:Waktu|LessThan0~10 {} CLOCKDIV:Waktu|count[4] {} } { 0.000ns 0.850ns 0.551ns 0.296ns 0.767ns } { 0.000ns 0.455ns 0.512ns 0.178ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 destination 2.889 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock1\" to destination register is 2.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.000 ns) 1.143 ns Clock1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.127 ns) + CELL(0.000 ns) = 1.143 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clock1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.127 ns" { Clock1 Clock1~clkctrl } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.602 ns) 2.889 ns CLOCKDIV:Waktu\|count\[4\] 3 REG LCFF_X2_Y32_N9 3 " "Info: 3: + IC(1.144 ns) + CELL(0.602 ns) = 2.889 ns; Loc. = LCFF_X2_Y32_N9; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { Clock1~clkctrl CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 56.01 % ) " "Info: Total cell delay = 1.618 ns ( 56.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.271 ns ( 43.99 % ) " "Info: Total interconnect delay = 1.271 ns ( 43.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[4] {} } { 0.000ns 0.000ns 0.127ns 1.144ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 source 2.889 ns - Longest register " "Info: - Longest clock path from clock \"Clock1\" to source register is 2.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.000 ns) 1.143 ns Clock1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.127 ns) + CELL(0.000 ns) = 1.143 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clock1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.127 ns" { Clock1 Clock1~clkctrl } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.602 ns) 2.889 ns CLOCKDIV:Waktu\|count\[4\] 3 REG LCFF_X2_Y32_N9 3 " "Info: 3: + IC(1.144 ns) + CELL(0.602 ns) = 2.889 ns; Loc. = LCFF_X2_Y32_N9; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { Clock1~clkctrl CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 56.01 % ) " "Info: Total cell delay = 1.618 ns ( 56.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.271 ns ( 43.99 % ) " "Info: Total interconnect delay = 1.271 ns ( 43.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[4] {} } { 0.000ns 0.000ns 0.127ns 1.144ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[4] {} } { 0.000ns 0.000ns 0.127ns 1.144ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { CLOCKDIV:Waktu|count[4] CLOCKDIV:Waktu|LessThan0~1 CLOCKDIV:Waktu|LessThan0~4 CLOCKDIV:Waktu|LessThan0~10 CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.189 ns" { CLOCKDIV:Waktu|count[4] {} CLOCKDIV:Waktu|LessThan0~1 {} CLOCKDIV:Waktu|LessThan0~4 {} CLOCKDIV:Waktu|LessThan0~10 {} CLOCKDIV:Waktu|count[4] {} } { 0.000ns 0.850ns 0.551ns 0.296ns 0.767ns } { 0.000ns 0.455ns 0.512ns 0.178ns 0.580ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[4] {} } { 0.000ns 0.000ns 0.127ns 1.144ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fsm:Lampu\|Counter\[3\] Day1 Clock1 2.155 ns register " "Info: tsu for register \"fsm:Lampu\|Counter\[3\]\" (data pin = \"Day1\", clock pin = \"Clock1\") is 2.155 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.991 ns + Longest pin register " "Info: + Longest pin to register delay is 8.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns Day1 1 PIN PIN_D14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_D14; Fanout = 5; PIN Node = 'Day1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Day1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.562 ns) + CELL(0.542 ns) 6.947 ns fsm:Lampu\|Selector3~0 2 COMB LCCOMB_X55_Y43_N26 2 " "Info: 2: + IC(5.562 ns) + CELL(0.542 ns) = 6.947 ns; Loc. = LCCOMB_X55_Y43_N26; Fanout = 2; COMB Node = 'fsm:Lampu\|Selector3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.104 ns" { Day1 fsm:Lampu|Selector3~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.178 ns) 7.447 ns fsm:Lampu\|Counter\[3\]~45 3 COMB LCCOMB_X55_Y43_N0 1 " "Info: 3: + IC(0.322 ns) + CELL(0.178 ns) = 7.447 ns; Loc. = LCCOMB_X55_Y43_N0; Fanout = 1; COMB Node = 'fsm:Lampu\|Counter\[3\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { fsm:Lampu|Selector3~0 fsm:Lampu|Counter[3]~45 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 7.913 ns fsm:Lampu\|Counter\[3\]~47 4 COMB LCCOMB_X55_Y43_N2 1 " "Info: 4: + IC(0.288 ns) + CELL(0.178 ns) = 7.913 ns; Loc. = LCCOMB_X55_Y43_N2; Fanout = 1; COMB Node = 'fsm:Lampu\|Counter\[3\]~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { fsm:Lampu|Counter[3]~45 fsm:Lampu|Counter[3]~47 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 8.392 ns fsm:Lampu\|Counter\[3\]~48 5 COMB LCCOMB_X55_Y43_N28 4 " "Info: 5: + IC(0.301 ns) + CELL(0.178 ns) = 8.392 ns; Loc. = LCCOMB_X55_Y43_N28; Fanout = 4; COMB Node = 'fsm:Lampu\|Counter\[3\]~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { fsm:Lampu|Counter[3]~47 fsm:Lampu|Counter[3]~48 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.177 ns) 8.895 ns fsm:Lampu\|Selector6~0 6 COMB LCCOMB_X55_Y43_N8 1 " "Info: 6: + IC(0.326 ns) + CELL(0.177 ns) = 8.895 ns; Loc. = LCCOMB_X55_Y43_N8; Fanout = 1; COMB Node = 'fsm:Lampu\|Selector6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { fsm:Lampu|Counter[3]~48 fsm:Lampu|Selector6~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.991 ns fsm:Lampu\|Counter\[3\] 7 REG LCFF_X55_Y43_N9 8 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 8.991 ns; Loc. = LCFF_X55_Y43_N9; Fanout = 8; REG Node = 'fsm:Lampu\|Counter\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { fsm:Lampu|Selector6~0 fsm:Lampu|Counter[3] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.192 ns ( 24.38 % ) " "Info: Total cell delay = 2.192 ns ( 24.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.799 ns ( 75.62 % ) " "Info: Total interconnect delay = 6.799 ns ( 75.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.991 ns" { Day1 fsm:Lampu|Selector3~0 fsm:Lampu|Counter[3]~45 fsm:Lampu|Counter[3]~47 fsm:Lampu|Counter[3]~48 fsm:Lampu|Selector6~0 fsm:Lampu|Counter[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.991 ns" { Day1 {} Day1~combout {} fsm:Lampu|Selector3~0 {} fsm:Lampu|Counter[3]~45 {} fsm:Lampu|Counter[3]~47 {} fsm:Lampu|Counter[3]~48 {} fsm:Lampu|Selector6~0 {} fsm:Lampu|Counter[3] {} } { 0.000ns 0.000ns 5.562ns 0.322ns 0.288ns 0.301ns 0.326ns 0.000ns } { 0.000ns 0.843ns 0.542ns 0.178ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 destination 6.798 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock1\" to destination register is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.879 ns) 3.304 ns CLOCKDIV:Waktu\|DIVOUT 2 REG LCFF_X1_Y31_N17 2 " "Info: 2: + IC(1.409 ns) + CELL(0.879 ns) = 3.304 ns; Loc. = LCFF_X1_Y31_N17; Fanout = 2; REG Node = 'CLOCKDIV:Waktu\|DIVOUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 4.962 ns CLOCKDIV:Waktu\|DIVOUT~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(1.658 ns) + CELL(0.000 ns) = 4.962 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'CLOCKDIV:Waktu\|DIVOUT~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.602 ns) 6.798 ns fsm:Lampu\|Counter\[3\] 4 REG LCFF_X55_Y43_N9 8 " "Info: 4: + IC(1.234 ns) + CELL(0.602 ns) = 6.798 ns; Loc. = LCFF_X55_Y43_N9; Fanout = 8; REG Node = 'fsm:Lampu\|Counter\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|Counter[3] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 36.73 % ) " "Info: Total cell delay = 2.497 ns ( 36.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.301 ns ( 63.27 % ) " "Info: Total interconnect delay = 4.301 ns ( 63.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|Counter[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} fsm:Lampu|Counter[3] {} } { 0.000ns 0.000ns 1.409ns 1.658ns 1.234ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.991 ns" { Day1 fsm:Lampu|Selector3~0 fsm:Lampu|Counter[3]~45 fsm:Lampu|Counter[3]~47 fsm:Lampu|Counter[3]~48 fsm:Lampu|Selector6~0 fsm:Lampu|Counter[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.991 ns" { Day1 {} Day1~combout {} fsm:Lampu|Selector3~0 {} fsm:Lampu|Counter[3]~45 {} fsm:Lampu|Counter[3]~47 {} fsm:Lampu|Counter[3]~48 {} fsm:Lampu|Selector6~0 {} fsm:Lampu|Counter[3] {} } { 0.000ns 0.000ns 5.562ns 0.322ns 0.288ns 0.301ns 0.326ns 0.000ns } { 0.000ns 0.843ns 0.542ns 0.178ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|Counter[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} fsm:Lampu|Counter[3] {} } { 0.000ns 0.000ns 1.409ns 1.658ns 1.234ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock1 M_BT1 fsm:Lampu\|M_BT 11.095 ns register " "Info: tco from clock \"Clock1\" to destination pin \"M_BT1\" through register \"fsm:Lampu\|M_BT\" is 11.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 source 6.798 ns + Longest register " "Info: + Longest clock path from clock \"Clock1\" to source register is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.879 ns) 3.304 ns CLOCKDIV:Waktu\|DIVOUT 2 REG LCFF_X1_Y31_N17 2 " "Info: 2: + IC(1.409 ns) + CELL(0.879 ns) = 3.304 ns; Loc. = LCFF_X1_Y31_N17; Fanout = 2; REG Node = 'CLOCKDIV:Waktu\|DIVOUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 4.962 ns CLOCKDIV:Waktu\|DIVOUT~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(1.658 ns) + CELL(0.000 ns) = 4.962 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'CLOCKDIV:Waktu\|DIVOUT~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.602 ns) 6.798 ns fsm:Lampu\|M_BT 4 REG LCFF_X54_Y43_N23 1 " "Info: 4: + IC(1.234 ns) + CELL(0.602 ns) = 6.798 ns; Loc. = LCFF_X54_Y43_N23; Fanout = 1; REG Node = 'fsm:Lampu\|M_BT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|M_BT } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 36.73 % ) " "Info: Total cell delay = 2.497 ns ( 36.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.301 ns ( 63.27 % ) " "Info: Total interconnect delay = 4.301 ns ( 63.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|M_BT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} fsm:Lampu|M_BT {} } { 0.000ns 0.000ns 1.409ns 1.658ns 1.234ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.020 ns + Longest register pin " "Info: + Longest register to pin delay is 4.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:Lampu\|M_BT 1 REG LCFF_X54_Y43_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y43_N23; Fanout = 1; REG Node = 'fsm:Lampu\|M_BT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:Lampu|M_BT } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(2.996 ns) 4.020 ns M_BT1 2 PIN PIN_F14 0 " "Info: 2: + IC(1.024 ns) + CELL(2.996 ns) = 4.020 ns; Loc. = PIN_F14; Fanout = 0; PIN Node = 'M_BT1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { fsm:Lampu|M_BT M_BT1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 74.53 % ) " "Info: Total cell delay = 2.996 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 25.47 % ) " "Info: Total interconnect delay = 1.024 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { fsm:Lampu|M_BT M_BT1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.020 ns" { fsm:Lampu|M_BT {} M_BT1 {} } { 0.000ns 1.024ns } { 0.000ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|M_BT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} fsm:Lampu|M_BT {} } { 0.000ns 0.000ns 1.409ns 1.658ns 1.234ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { fsm:Lampu|M_BT M_BT1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.020 ns" { fsm:Lampu|M_BT {} M_BT1 {} } { 0.000ns 1.024ns } { 0.000ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fsm:Lampu\|M_US Reset1 Clock1 2.112 ns register " "Info: th for register \"fsm:Lampu\|M_US\" (data pin = \"Reset1\", clock pin = \"Clock1\") is 2.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 destination 6.798 ns + Longest register " "Info: + Longest clock path from clock \"Clock1\" to destination register is 6.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.879 ns) 3.304 ns CLOCKDIV:Waktu\|DIVOUT 2 REG LCFF_X1_Y31_N17 2 " "Info: 2: + IC(1.409 ns) + CELL(0.879 ns) = 3.304 ns; Loc. = LCFF_X1_Y31_N17; Fanout = 2; REG Node = 'CLOCKDIV:Waktu\|DIVOUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 4.962 ns CLOCKDIV:Waktu\|DIVOUT~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(1.658 ns) + CELL(0.000 ns) = 4.962 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'CLOCKDIV:Waktu\|DIVOUT~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.602 ns) 6.798 ns fsm:Lampu\|M_US 4 REG LCFF_X54_Y43_N25 1 " "Info: 4: + IC(1.234 ns) + CELL(0.602 ns) = 6.798 ns; Loc. = LCFF_X54_Y43_N25; Fanout = 1; REG Node = 'fsm:Lampu\|M_US'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|M_US } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 36.73 % ) " "Info: Total cell delay = 2.497 ns ( 36.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.301 ns ( 63.27 % ) " "Info: Total interconnect delay = 4.301 ns ( 63.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|M_US } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} fsm:Lampu|M_US {} } { 0.000ns 0.000ns 1.409ns 1.658ns 1.234ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.972 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Reset1 1 PIN PIN_M2 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M2; Fanout = 7; PIN Node = 'Reset1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.198 ns) + CELL(0.758 ns) 4.972 ns fsm:Lampu\|M_US 2 REG LCFF_X54_Y43_N25 1 " "Info: 2: + IC(3.198 ns) + CELL(0.758 ns) = 4.972 ns; Loc. = LCFF_X54_Y43_N25; Fanout = 1; REG Node = 'fsm:Lampu\|M_US'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.956 ns" { Reset1 fsm:Lampu|M_US } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/fsm.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 35.68 % ) " "Info: Total cell delay = 1.774 ns ( 35.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.198 ns ( 64.32 % ) " "Info: Total interconnect delay = 3.198 ns ( 64.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.972 ns" { Reset1 fsm:Lampu|M_US } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.972 ns" { Reset1 {} Reset1~combout {} fsm:Lampu|M_US {} } { 0.000ns 0.000ns 3.198ns } { 0.000ns 1.016ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl fsm:Lampu|M_US } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.798 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} fsm:Lampu|M_US {} } { 0.000ns 0.000ns 1.409ns 1.658ns 1.234ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.972 ns" { Reset1 fsm:Lampu|M_US } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.972 ns" { Reset1 {} Reset1~combout {} fsm:Lampu|M_US {} } { 0.000ns 0.000ns 3.198ns } { 0.000ns 1.016ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 20:26:38 2019 " "Info: Processing ended: Sun Nov 17 20:26:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
