Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Nov 26 08:20:08 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 center_addr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            frame_buffer/BRAM_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.353ns (37.933%)  route 2.214ns (62.067%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.636     5.144    clk_100mhz_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  center_addr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.478     5.622 r  center_addr_y_reg[4]/Q
                         net (fo=5, routed)           1.386     7.008    frame_buffer/BRAM_reg_2[4]
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.295     7.303 r  frame_buffer/BRAM_reg_i_3/O
                         net (fo=1, routed)           0.000     7.303    frame_buffer/BRAM_reg_i_3_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.883 r  frame_buffer/BRAM_reg_i_1/O[2]
                         net (fo=1, routed)           0.828     8.711    frame_buffer/BRAM_reg_i_1_n_5
    RAMB36_X0Y10         RAMB36E1                                     r  frame_buffer/BRAM_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.482    14.811    frame_buffer/clk_100mhz_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  frame_buffer/BRAM_reg/CLKARDCLK
                         clock pessimism              0.179    14.990    
                         clock uncertainty           -0.035    14.955    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.744    14.211    frame_buffer/BRAM_reg
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.500    




