Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  3 11:02:42 2023
| Host         : Sam2018 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pingpong_text_Top_timing_summary_routed.rpt -pb pingpong_text_Top_timing_summary_routed.pb -rpx pingpong_text_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : pingpong_text_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 66 register/latch pins with no clock driven by root clock pin: C1/q_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: C2/clk60Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 653 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.983        0.000                      0                   24        0.263        0.000                      0                   24        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.983        0.000                      0                   24        0.263        0.000                      0                   24        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 C2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.952ns (23.727%)  route 3.060ns (76.273%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  C2/q_reg[2]/Q
                         net (fo=2, routed)           0.874     6.567    C2/q[2]
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.691 f  C2/q[20]_i_5/O
                         net (fo=1, routed)           0.645     7.336    C2/q[20]_i_5_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.460 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.491     7.951    C2/q[20]_i_4_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.075 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          1.050     9.125    C2/p_1_in
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.249 r  C2/q[2]_i_1/O
                         net (fo=1, routed)           0.000     9.249    C2/q[2]_i_1_n_0
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[2]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X48Y94         FDCE (Setup_fdce_C_D)        0.031    15.232    C2/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 C2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.980ns (24.256%)  route 3.060ns (75.744%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  C2/q_reg[2]/Q
                         net (fo=2, routed)           0.874     6.567    C2/q[2]
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.691 f  C2/q[20]_i_5/O
                         net (fo=1, routed)           0.645     7.336    C2/q[20]_i_5_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.460 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.491     7.951    C2/q[20]_i_4_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.075 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          1.050     9.125    C2/p_1_in
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.152     9.277 r  C2/q[4]_i_1/O
                         net (fo=1, routed)           0.000     9.277    C2/q[4]_i_1_n_0
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[4]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X48Y94         FDCE (Setup_fdce_C_D)        0.075    15.276    C2/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 C2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.952ns (24.597%)  route 2.918ns (75.403%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  C2/q_reg[2]/Q
                         net (fo=2, routed)           0.874     6.567    C2/q[2]
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.691 f  C2/q[20]_i_5/O
                         net (fo=1, routed)           0.645     7.336    C2/q[20]_i_5_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.460 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.491     7.951    C2/q[20]_i_4_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.075 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.908     8.983    C2/p_1_in
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.124     9.107 r  C2/q[5]_i_1/O
                         net (fo=1, routed)           0.000     9.107    C2/q[5]_i_1_n_0
    SLICE_X48Y95         FDCE                                         r  C2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X48Y95         FDCE                                         r  C2/q_reg[5]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.029    15.205    C2/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 C2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.952ns (24.643%)  route 2.911ns (75.357%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  C2/q_reg[2]/Q
                         net (fo=2, routed)           0.874     6.567    C2/q[2]
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.691 f  C2/q[20]_i_5/O
                         net (fo=1, routed)           0.645     7.336    C2/q[20]_i_5_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.460 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.491     7.951    C2/q[20]_i_4_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.075 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.901     8.976    C2/p_1_in
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.124     9.100 r  C2/q[6]_i_1/O
                         net (fo=1, routed)           0.000     9.100    C2/q[6]_i_1_n_0
    SLICE_X48Y95         FDCE                                         r  C2/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X48Y95         FDCE                                         r  C2/q_reg[6]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.031    15.207    C2/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 C2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.980ns (25.138%)  route 2.918ns (74.862%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  C2/q_reg[2]/Q
                         net (fo=2, routed)           0.874     6.567    C2/q[2]
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.691 f  C2/q[20]_i_5/O
                         net (fo=1, routed)           0.645     7.336    C2/q[20]_i_5_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.460 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.491     7.951    C2/q[20]_i_4_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.075 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.908     8.983    C2/p_1_in
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.152     9.135 r  C2/q[8]_i_1/O
                         net (fo=1, routed)           0.000     9.135    C2/q[8]_i_1_n_0
    SLICE_X48Y95         FDCE                                         r  C2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X48Y95         FDCE                                         r  C2/q_reg[8]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.075    15.251    C2/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 C2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.980ns (25.185%)  route 2.911ns (74.815%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  C2/q_reg[2]/Q
                         net (fo=2, routed)           0.874     6.567    C2/q[2]
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.691 f  C2/q[20]_i_5/O
                         net (fo=1, routed)           0.645     7.336    C2/q[20]_i_5_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.460 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.491     7.951    C2/q[20]_i_4_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.075 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.901     8.976    C2/p_1_in
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.152     9.128 r  C2/q[7]_i_1/O
                         net (fo=1, routed)           0.000     9.128    C2/q[7]_i_1_n_0
    SLICE_X48Y95         FDCE                                         r  C2/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X48Y95         FDCE                                         r  C2/q_reg[7]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.075    15.251    C2/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 C2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.952ns (24.849%)  route 2.879ns (75.151%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  C2/q_reg[2]/Q
                         net (fo=2, routed)           0.874     6.567    C2/q[2]
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.691 f  C2/q[20]_i_5/O
                         net (fo=1, routed)           0.645     7.336    C2/q[20]_i_5_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.460 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.491     7.951    C2/q[20]_i_4_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.075 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.869     8.944    C2/p_1_in
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.124     9.068 r  C2/q[15]_i_1/O
                         net (fo=1, routed)           0.000     9.068    C2/q[15]_i_1_n_0
    SLICE_X50Y97         FDCE                                         r  C2/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.935    C2/CLK100MHZ
    SLICE_X50Y97         FDCE                                         r  C2/q_reg[15]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.077    15.235    C2/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 C2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.976ns (25.316%)  route 2.879ns (74.684%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  C2/q_reg[2]/Q
                         net (fo=2, routed)           0.874     6.567    C2/q[2]
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.691 f  C2/q[20]_i_5/O
                         net (fo=1, routed)           0.645     7.336    C2/q[20]_i_5_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.460 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.491     7.951    C2/q[20]_i_4_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.075 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.869     8.944    C2/p_1_in
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.148     9.092 r  C2/q[20]_i_1/O
                         net (fo=1, routed)           0.000     9.092    C2/q[20]_i_1_n_0
    SLICE_X50Y97         FDCE                                         r  C2/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.935    C2/CLK100MHZ
    SLICE_X50Y97         FDCE                                         r  C2/q_reg[20]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.118    15.276    C2/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 C2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.952ns (25.851%)  route 2.731ns (74.149%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  C2/q_reg[2]/Q
                         net (fo=2, routed)           0.874     6.567    C2/q[2]
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.691 f  C2/q[20]_i_5/O
                         net (fo=1, routed)           0.645     7.336    C2/q[20]_i_5_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.460 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.491     7.951    C2/q[20]_i_4_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.075 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.720     8.795    C2/p_1_in
    SLICE_X48Y97         LUT2 (Prop_lut2_I1_O)        0.124     8.919 r  C2/q[10]_i_1/O
                         net (fo=1, routed)           0.000     8.919    C2/q[10]_i_1_n_0
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514    14.937    C2/CLK100MHZ
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[10]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y97         FDCE (Setup_fdce_C_D)        0.029    15.206    C2/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 C2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.952ns (25.902%)  route 2.723ns (74.098%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  C2/q_reg[2]/Q
                         net (fo=2, routed)           0.874     6.567    C2/q[2]
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.691 f  C2/q[20]_i_5/O
                         net (fo=1, routed)           0.645     7.336    C2/q[20]_i_5_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.460 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.491     7.951    C2/q[20]_i_4_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I3_O)        0.124     8.075 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.713     8.788    C2/p_1_in
    SLICE_X48Y97         LUT2 (Prop_lut2_I1_O)        0.124     8.912 r  C2/q[14]_i_1/O
                         net (fo=1, routed)           0.000     8.912    C2/q[14]_i_1_n_0
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514    14.937    C2/CLK100MHZ
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[14]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y97         FDCE (Setup_fdce_C_D)        0.031    15.208    C2/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  6.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 C2/clk60Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/clk60Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.484    C2/CLK100MHZ
    SLICE_X51Y96         FDRE                                         r  C2/clk60Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  C2/clk60Hz_reg/Q
                         net (fo=2, routed)           0.168     1.794    C2/clk
    SLICE_X51Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.839 r  C2/clk60Hz_i_1/O
                         net (fo=1, routed)           0.000     1.839    C2/clk60Hz_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  C2/clk60Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    C2/CLK100MHZ
    SLICE_X51Y96         FDRE                                         r  C2/clk60Hz_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     1.575    C2/clk60Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 C1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.483    C1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  C1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  C1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.797    C1/q_reg_n_0_[0]
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  C1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.842    C1/q[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  C1/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    C1/q_reg[0]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  C1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    C1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  C1/q_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    C1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 C2/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.566     1.485    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  C2/q_reg[0]/Q
                         net (fo=2, routed)           0.242     1.869    C2/q[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.914 r  C2/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    C2/q[0]_i_1_n_0
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.837     2.002    C2/CLK100MHZ
    SLICE_X48Y94         FDCE                                         r  C2/q_reg[0]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y94         FDCE (Hold_fdce_C_D)         0.092     1.577    C2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 C1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.483    C1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  C1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  C1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.797    C1/q_reg_n_0_[0]
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  C1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.842    C1/q[0]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.948 r  C1/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.948    C1/q_reg[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  C1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    C1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  C1/q_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    C1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 C2/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.277ns (51.264%)  route 0.263ns (48.736%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    C2/CLK100MHZ
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDCE (Prop_fdce_C_Q)         0.128     1.614 f  C2/q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.733    C2/q[19]
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.098     1.831 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.144     1.976    C2/p_1_in
    SLICE_X48Y97         LUT2 (Prop_lut2_I1_O)        0.051     2.027 r  C2/q[18]_i_1/O
                         net (fo=1, routed)           0.000     2.027    C2/q[18]_i_1_n_0
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.838     2.003    C2/CLK100MHZ
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[18]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X48Y97         FDCE (Hold_fdce_C_D)         0.107     1.593    C2/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 C2/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.271ns (50.716%)  route 0.263ns (49.284%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    C2/CLK100MHZ
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDCE (Prop_fdce_C_Q)         0.128     1.614 f  C2/q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.733    C2/q[19]
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.098     1.831 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.144     1.976    C2/p_1_in
    SLICE_X48Y97         LUT2 (Prop_lut2_I1_O)        0.045     2.021 r  C2/q[16]_i_1/O
                         net (fo=1, routed)           0.000     2.021    C2/q[16]_i_1_n_0
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.838     2.003    C2/CLK100MHZ
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[16]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X48Y97         FDCE (Hold_fdce_C_D)         0.092     1.578    C2/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 C2/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.274ns (42.720%)  route 0.367ns (57.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    C2/CLK100MHZ
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDCE (Prop_fdce_C_Q)         0.128     1.614 f  C2/q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.733    C2/q[19]
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.098     1.831 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.248     2.080    C2/p_1_in
    SLICE_X48Y96         LUT2 (Prop_lut2_I1_O)        0.048     2.128 r  C2/q[9]_i_1/O
                         net (fo=1, routed)           0.000     2.128    C2/q[9]_i_1_n_0
    SLICE_X48Y96         FDCE                                         r  C2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.837     2.002    C2/CLK100MHZ
    SLICE_X48Y96         FDCE                                         r  C2/q_reg[9]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X48Y96         FDCE (Hold_fdce_C_D)         0.107     1.608    C2/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 C2/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.271ns (42.451%)  route 0.367ns (57.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    C2/CLK100MHZ
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDCE (Prop_fdce_C_Q)         0.128     1.614 f  C2/q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.733    C2/q[19]
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.098     1.831 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.248     2.080    C2/p_1_in
    SLICE_X48Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.125 r  C2/q[11]_i_1/O
                         net (fo=1, routed)           0.000     2.125    C2/q[11]_i_1_n_0
    SLICE_X48Y96         FDCE                                         r  C2/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.837     2.002    C2/CLK100MHZ
    SLICE_X48Y96         FDCE                                         r  C2/q_reg[11]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X48Y96         FDCE (Hold_fdce_C_D)         0.091     1.592    C2/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 C2/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.271ns (41.328%)  route 0.385ns (58.672%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    C2/CLK100MHZ
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDCE (Prop_fdce_C_Q)         0.128     1.614 f  C2/q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.733    C2/q[19]
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.098     1.831 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.266     2.097    C2/p_1_in
    SLICE_X48Y97         LUT2 (Prop_lut2_I1_O)        0.045     2.142 r  C2/q[19]_i_1/O
                         net (fo=1, routed)           0.000     2.142    C2/q[19]_i_1_n_0
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.838     2.003    C2/CLK100MHZ
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[19]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X48Y97         FDCE (Hold_fdce_C_D)         0.107     1.593    C2/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 C2/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.269ns (37.176%)  route 0.455ns (62.824%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    C2/CLK100MHZ
    SLICE_X48Y97         FDCE                                         r  C2/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDCE (Prop_fdce_C_Q)         0.128     1.614 f  C2/q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.733    C2/q[19]
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.098     1.831 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.336     2.167    C2/p_1_in
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.043     2.210 r  C2/q[20]_i_1/O
                         net (fo=1, routed)           0.000     2.210    C2/q[20]_i_1_n_0
    SLICE_X50Y97         FDCE                                         r  C2/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.836     2.001    C2/CLK100MHZ
    SLICE_X50Y97         FDCE                                         r  C2/q_reg[20]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.131     1.652    C2/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.558    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    C1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    C1/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    C2/clk60Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    C2/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    C2/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    C2/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    C2/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    C2/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    C2/q_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    C2/clk60Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    C2/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    C2/q_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    C2/q_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    C2/q_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    C2/q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    C2/q_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    C2/q_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    C1/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    C2/clk60Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    C2/clk60Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    C2/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    C2/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    C2/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    C2/q_reg[11]/C



