// Seed: 3362661545
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  inout id_6;
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_7;
  assign id_5 = id_6 - id_1;
  assign id_4 = id_7 - 1;
  logic id_8, id_9, id_10, id_11, id_12;
endmodule
