SIM:= iverilog
EG_NAME:= fifo
TB_BSV:= sized_fifo_example_testbench
TB_BSV_TOP:= mk_sized_fifo_example_testbench
