{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 31 16:39:16 2018 " "Info: Processing started: Mon Dec 31 16:39:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP1C3T144C8 " "Info: Selected device EP1C3T144C8 for design \"CPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Info: Device EP1C3T144A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C8 " "Info: Device EP1C6T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "Warning: No exact pin location assignment(s) for 71 pins of 71 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_R1\[7\] " "Info: Pin OUT_R1\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { OUT_R1[7] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 696 1392 1568 712 "OUT_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_R1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_R1\[6\] " "Info: Pin OUT_R1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { OUT_R1[6] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 696 1392 1568 712 "OUT_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_R1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_R1\[5\] " "Info: Pin OUT_R1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { OUT_R1[5] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 696 1392 1568 712 "OUT_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_R1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_R1\[4\] " "Info: Pin OUT_R1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { OUT_R1[4] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 696 1392 1568 712 "OUT_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_R1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_R1\[3\] " "Info: Pin OUT_R1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { OUT_R1[3] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 696 1392 1568 712 "OUT_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_R1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_R1\[2\] " "Info: Pin OUT_R1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { OUT_R1[2] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 696 1392 1568 712 "OUT_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_R1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_R1\[1\] " "Info: Pin OUT_R1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { OUT_R1[1] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 696 1392 1568 712 "OUT_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_R1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_R1\[0\] " "Info: Pin OUT_R1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { OUT_R1[0] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 696 1392 1568 712 "OUT_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT_R1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[7\] " "Info: Pin RAM_OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { RAM_OUT[7] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 56 1352 1528 72 "RAM_OUT\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_OUT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[6\] " "Info: Pin RAM_OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { RAM_OUT[6] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 56 1352 1528 72 "RAM_OUT\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_OUT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[5\] " "Info: Pin RAM_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { RAM_OUT[5] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 56 1352 1528 72 "RAM_OUT\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_OUT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[4\] " "Info: Pin RAM_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { RAM_OUT[4] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 56 1352 1528 72 "RAM_OUT\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_OUT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[3\] " "Info: Pin RAM_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { RAM_OUT[3] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 56 1352 1528 72 "RAM_OUT\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_OUT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[2\] " "Info: Pin RAM_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { RAM_OUT[2] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 56 1352 1528 72 "RAM_OUT\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_OUT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[1\] " "Info: Pin RAM_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { RAM_OUT[1] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 56 1352 1528 72 "RAM_OUT\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_OUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[0\] " "Info: Pin RAM_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { RAM_OUT[0] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 56 1352 1528 72 "RAM_OUT\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_OUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RWBA\[1\] " "Info: Pin RWBA\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { RWBA[1] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 1784 1960 200 "RWBA\[1..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RWBA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RWBA\[0\] " "Info: Pin RWBA\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { RWBA[0] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 1784 1960 200 "RWBA\[1..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RWBA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_PC " "Info: Pin IN_PC not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IN_PC } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 48 1704 1880 64 "IN_PC" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_PC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SM " "Info: Pin SM not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { SM } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 16 1704 1880 32 "SM" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOVA " "Info: Pin MOVA not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { MOVA } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 72 1704 1880 88 "MOVA" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOVA } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WE " "Info: Pin WE not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { WE } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { -8 1704 1880 8 "WE" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { A[7] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 688 496 672 704 "A\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { A[6] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 688 496 672 704 "A\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { A[5] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 688 496 672 704 "A\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { A[4] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 688 496 672 704 "A\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { A[3] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 688 496 672 704 "A\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { A[2] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 688 496 672 704 "A\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { A[1] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 688 496 672 704 "A\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { A[0] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 688 496 672 704 "A\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Info: Pin address\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { address[7] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { -224 544 720 -208 "address\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Info: Pin address\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { address[6] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { -224 544 720 -208 "address\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Info: Pin address\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { address[5] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { -224 544 720 -208 "address\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { address[4] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { -224 544 720 -208 "address\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { address[3] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { -224 544 720 -208 "address\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { address[2] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { -224 544 720 -208 "address\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { address[1] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { -224 544 720 -208 "address\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { address[0] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { -224 544 720 -208 "address\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[7\] " "Info: Pin ALU\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ALU[7] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 208 792 968 224 "ALU\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[6\] " "Info: Pin ALU\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ALU[6] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 208 792 968 224 "ALU\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[5\] " "Info: Pin ALU\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ALU[5] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 208 792 968 224 "ALU\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[4\] " "Info: Pin ALU\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ALU[4] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 208 792 968 224 "ALU\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[3\] " "Info: Pin ALU\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ALU[3] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 208 792 968 224 "ALU\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[2\] " "Info: Pin ALU\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ALU[2] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 208 792 968 224 "ALU\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[1\] " "Info: Pin ALU\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ALU[1] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 208 792 968 224 "ALU\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[0\] " "Info: Pin ALU\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ALU[0] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 208 792 968 224 "ALU\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { B[7] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 720 496 672 736 "B\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { B[6] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 720 496 672 736 "B\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { B[5] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 720 496 672 736 "B\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { B[4] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 720 496 672 736 "B\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { B[3] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 720 496 672 736 "B\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { B[2] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 720 496 672 736 "B\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { B[1] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 720 496 672 736 "B\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { B[0] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 720 496 672 736 "B\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[7\] " "Info: Pin C\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { C[7] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 752 496 672 768 "C\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[6\] " "Info: Pin C\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { C[6] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 752 496 672 768 "C\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[5\] " "Info: Pin C\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { C[5] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 752 496 672 768 "C\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[4\] " "Info: Pin C\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { C[4] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 752 496 672 768 "C\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[3\] " "Info: Pin C\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { C[3] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 752 496 672 768 "C\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[2\] " "Info: Pin C\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { C[2] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 752 496 672 768 "C\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Info: Pin C\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { C[1] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 752 496 672 768 "C\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Info: Pin C\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { C[0] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 752 496 672 768 "C\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_R1\[2\] " "Info: Pin IN_R1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IN_R1[2] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_R1\[3\] " "Info: Pin IN_R1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IN_R1[3] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_R1\[5\] " "Info: Pin IN_R1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IN_R1[5] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_R1\[6\] " "Info: Pin IN_R1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IN_R1[6] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_R1\[4\] " "Info: Pin IN_R1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IN_R1[4] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_R1\[7\] " "Info: Pin IN_R1\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IN_R1[7] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_R1\[0\] " "Info: Pin IN_R1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IN_R1[0] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_R1\[1\] " "Info: Pin IN_R1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { IN_R1[1] } } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 352 -80 88 368 "IN_R1\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_R1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 17 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 17" {  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "selector:inst6\|COUT\[7\]~17 Global clock " "Info: Automatically promoted signal \"selector:inst6\|COUT\[7\]~17\" to use Global clock" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "70 unused 3.3V 8 62 0 " "Info: Number of I/O pins in group: 70 (unused VREF, 3.3V VCCIO, 8 input, 62 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 19 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 28 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register general_purpose_registers:inst2\|A\[1\] memory lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a5~porta_datain_reg0 -14.4 ns " "Info: Slack time is -14.4 ns between source register \"general_purpose_registers:inst2\|A\[1\]\" and destination memory \"lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a5~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.194 ns + Largest register memory " "Info: + Largest register to memory requirement is 0.194 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.764 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 196 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 196; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.722 ns) 2.764 ns lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a5~porta_datain_reg0 2 MEM Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.722 ns) = 2.764 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_9891.tdf" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/db/altsyncram_9891.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.27 % ) " "Info: Total cell delay = 2.191 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.73 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.764 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 196 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 196; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.722 ns) 2.764 ns lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a5~porta_datain_reg0 2 MEM Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.722 ns) = 2.764 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_9891.tdf" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/db/altsyncram_9891.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.27 % ) " "Info: Total cell delay = 2.191 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.73 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.753 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 196 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 196; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns general_purpose_registers:inst2\|A\[1\] 2 REG Unassigned 3 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'general_purpose_registers:inst2\|A\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk general_purpose_registers:inst2|A[1] } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.753 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 196 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 196; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns general_purpose_registers:inst2\|A\[1\] 2 REG Unassigned 3 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'general_purpose_registers:inst2\|A\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk general_purpose_registers:inst2|A[1] } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 184 -8 160 200 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns   " "Info:   Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_9891.tdf" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/db/altsyncram_9891.tdf" 141 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.594 ns - Longest register memory " "Info: - Longest register to memory delay is 14.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns general_purpose_registers:inst2\|A\[1\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'general_purpose_registers:inst2\|A\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { general_purpose_registers:inst2|A[1] } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.442 ns) 1.494 ns general_purpose_registers:inst2\|AO\[1\]~31 2 COMB Unassigned 1 " "Info: 2: + IC(1.052 ns) + CELL(0.442 ns) = 1.494 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'general_purpose_registers:inst2\|AO\[1\]~31'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { general_purpose_registers:inst2|A[1] general_purpose_registers:inst2|AO[1]~31 } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.590 ns) 2.201 ns general_purpose_registers:inst2\|AO\[1\]~32 3 COMB Unassigned 5 " "Info: 3: + IC(0.117 ns) + CELL(0.590 ns) = 2.201 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'general_purpose_registers:inst2\|AO\[1\]~32'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { general_purpose_registers:inst2|AO[1]~31 general_purpose_registers:inst2|AO[1]~32 } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.590 ns) 3.565 ns ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA2\|c 4 COMB Unassigned 3 " "Info: 4: + IC(0.774 ns) + CELL(0.590 ns) = 3.565 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA2\|c'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { general_purpose_registers:inst2|AO[1]~32 ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 4.219 ns ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA3\|c 5 COMB Unassigned 3 " "Info: 5: + IC(0.212 ns) + CELL(0.442 ns) = 4.219 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA3\|c'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 4.873 ns ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA4\|c 6 COMB Unassigned 3 " "Info: 6: + IC(0.212 ns) + CELL(0.442 ns) = 4.873 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA4\|c'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|c } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.442 ns) 6.250 ns ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA5\|c 7 COMB Unassigned 4 " "Info: 7: + IC(0.935 ns) + CELL(0.442 ns) = 6.250 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA5\|c'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|c } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.114 ns) 7.143 ns ALU:inst\|parallel_adder_vhdl:A3\|full_adder:FA6\|half_adder:HA2\|c 8 COMB Unassigned 2 " "Info: 8: + IC(0.779 ns) + CELL(0.114 ns) = 7.143 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A3\|full_adder:FA6\|half_adder:HA2\|c'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|c ALU:inst|parallel_adder_vhdl:A3|full_adder:FA6|half_adder:HA2|c } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 7.797 ns ALU:inst\|sum\[6\]~71 9 COMB Unassigned 1 " "Info: 9: + IC(0.540 ns) + CELL(0.114 ns) = 7.797 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|sum\[6\]~71'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|parallel_adder_vhdl:A3|full_adder:FA6|half_adder:HA2|c ALU:inst|sum[6]~71 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 8.451 ns ALU:inst\|sum\[6\]~47 10 COMB Unassigned 1 " "Info: 10: + IC(0.540 ns) + CELL(0.114 ns) = 8.451 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|sum\[6\]~47'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|sum[6]~71 ALU:inst|sum[6]~47 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 9.105 ns ALU:inst\|sum\[6\]~48 11 COMB Unassigned 2 " "Info: 11: + IC(0.540 ns) + CELL(0.114 ns) = 9.105 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|sum\[6\]~48'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|sum[6]~47 ALU:inst|sum[6]~48 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 9.759 ns ALU:inst\|sum\[6\]~49 12 COMB Unassigned 5 " "Info: 12: + IC(0.064 ns) + CELL(0.590 ns) = 9.759 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'ALU:inst\|sum\[6\]~49'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|sum[6]~48 ALU:inst|sum[6]~49 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 10.413 ns shift_lr:inst7\|shift\[5\]~29 13 COMB Unassigned 1 " "Info: 13: + IC(0.212 ns) + CELL(0.442 ns) = 10.413 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shift_lr:inst7\|shift\[5\]~29'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|sum[6]~49 shift_lr:inst7|shift[5]~29 } "NODE_NAME" } } { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 11.067 ns shift_lr:inst7\|shift\[5\]~30 14 COMB Unassigned 1 " "Info: 14: + IC(0.212 ns) + CELL(0.442 ns) = 11.067 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shift_lr:inst7\|shift\[5\]~30'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { shift_lr:inst7|shift[5]~29 shift_lr:inst7|shift[5]~30 } "NODE_NAME" } } { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 11.721 ns inst24\[5\]~16 15 COMB Unassigned 3 " "Info: 15: + IC(0.064 ns) + CELL(0.590 ns) = 11.721 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'inst24\[5\]~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { shift_lr:inst7|shift[5]~30 inst24[5]~16 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.590 ns) 13.001 ns inst24\[5\]~17 16 COMB Unassigned 6 " "Info: 16: + IC(0.690 ns) + CELL(0.590 ns) = 13.001 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'inst24\[5\]~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { inst24[5]~16 inst24[5]~17 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.356 ns) 14.594 ns lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a5~porta_datain_reg0 17 MEM Unassigned 1 " "Info: 17: + IC(1.237 ns) + CELL(0.356 ns) = 14.594 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { inst24[5]~17 lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_9891.tdf" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/db/altsyncram_9891.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.414 ns ( 43.95 % ) " "Info: Total cell delay = 6.414 ns ( 43.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.180 ns ( 56.05 % ) " "Info: Total interconnect delay = 8.180 ns ( 56.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.594 ns" { general_purpose_registers:inst2|A[1] general_purpose_registers:inst2|AO[1]~31 general_purpose_registers:inst2|AO[1]~32 ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|c ALU:inst|parallel_adder_vhdl:A3|full_adder:FA6|half_adder:HA2|c ALU:inst|sum[6]~71 ALU:inst|sum[6]~47 ALU:inst|sum[6]~48 ALU:inst|sum[6]~49 shift_lr:inst7|shift[5]~29 shift_lr:inst7|shift[5]~30 inst24[5]~16 inst24[5]~17 lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.594 ns" { general_purpose_registers:inst2|A[1] general_purpose_registers:inst2|AO[1]~31 general_purpose_registers:inst2|AO[1]~32 ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|c ALU:inst|parallel_adder_vhdl:A3|full_adder:FA6|half_adder:HA2|c ALU:inst|sum[6]~71 ALU:inst|sum[6]~47 ALU:inst|sum[6]~48 ALU:inst|sum[6]~49 shift_lr:inst7|shift[5]~29 shift_lr:inst7|shift[5]~30 inst24[5]~16 inst24[5]~17 lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.594 ns register memory " "Info: Estimated most critical path is register to memory delay of 14.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns general_purpose_registers:inst2\|A\[1\] 1 REG LAB_X19_Y11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y11; Fanout = 3; REG Node = 'general_purpose_registers:inst2\|A\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { general_purpose_registers:inst2|A[1] } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.442 ns) 1.494 ns general_purpose_registers:inst2\|AO\[1\]~31 2 COMB LAB_X18_Y9 1 " "Info: 2: + IC(1.052 ns) + CELL(0.442 ns) = 1.494 ns; Loc. = LAB_X18_Y9; Fanout = 1; COMB Node = 'general_purpose_registers:inst2\|AO\[1\]~31'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { general_purpose_registers:inst2|A[1] general_purpose_registers:inst2|AO[1]~31 } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.590 ns) 2.201 ns general_purpose_registers:inst2\|AO\[1\]~32 3 COMB LAB_X18_Y9 5 " "Info: 3: + IC(0.117 ns) + CELL(0.590 ns) = 2.201 ns; Loc. = LAB_X18_Y9; Fanout = 5; COMB Node = 'general_purpose_registers:inst2\|AO\[1\]~32'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { general_purpose_registers:inst2|AO[1]~31 general_purpose_registers:inst2|AO[1]~32 } "NODE_NAME" } } { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.590 ns) 3.565 ns ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA2\|c 4 COMB LAB_X18_Y11 3 " "Info: 4: + IC(0.774 ns) + CELL(0.590 ns) = 3.565 ns; Loc. = LAB_X18_Y11; Fanout = 3; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA2\|c'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { general_purpose_registers:inst2|AO[1]~32 ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 4.219 ns ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA3\|c 5 COMB LAB_X18_Y11 3 " "Info: 5: + IC(0.212 ns) + CELL(0.442 ns) = 4.219 ns; Loc. = LAB_X18_Y11; Fanout = 3; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA3\|c'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 4.873 ns ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA4\|c 6 COMB LAB_X18_Y11 3 " "Info: 6: + IC(0.212 ns) + CELL(0.442 ns) = 4.873 ns; Loc. = LAB_X18_Y11; Fanout = 3; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA4\|c'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|c } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.442 ns) 6.250 ns ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA5\|c 7 COMB LAB_X18_Y8 4 " "Info: 7: + IC(0.935 ns) + CELL(0.442 ns) = 6.250 ns; Loc. = LAB_X18_Y8; Fanout = 4; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A2\|full_adder:FA5\|c'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|c } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.114 ns) 7.143 ns ALU:inst\|parallel_adder_vhdl:A3\|full_adder:FA6\|half_adder:HA2\|c 8 COMB LAB_X19_Y8 2 " "Info: 8: + IC(0.779 ns) + CELL(0.114 ns) = 7.143 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'ALU:inst\|parallel_adder_vhdl:A3\|full_adder:FA6\|half_adder:HA2\|c'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|c ALU:inst|parallel_adder_vhdl:A3|full_adder:FA6|half_adder:HA2|c } "NODE_NAME" } } { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 7.797 ns ALU:inst\|sum\[6\]~71 9 COMB LAB_X19_Y8 1 " "Info: 9: + IC(0.540 ns) + CELL(0.114 ns) = 7.797 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'ALU:inst\|sum\[6\]~71'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|parallel_adder_vhdl:A3|full_adder:FA6|half_adder:HA2|c ALU:inst|sum[6]~71 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 8.451 ns ALU:inst\|sum\[6\]~47 10 COMB LAB_X19_Y8 1 " "Info: 10: + IC(0.540 ns) + CELL(0.114 ns) = 8.451 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'ALU:inst\|sum\[6\]~47'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|sum[6]~71 ALU:inst|sum[6]~47 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 9.105 ns ALU:inst\|sum\[6\]~48 11 COMB LAB_X19_Y8 2 " "Info: 11: + IC(0.540 ns) + CELL(0.114 ns) = 9.105 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'ALU:inst\|sum\[6\]~48'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|sum[6]~47 ALU:inst|sum[6]~48 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 9.759 ns ALU:inst\|sum\[6\]~49 12 COMB LAB_X19_Y8 5 " "Info: 12: + IC(0.064 ns) + CELL(0.590 ns) = 9.759 ns; Loc. = LAB_X19_Y8; Fanout = 5; COMB Node = 'ALU:inst\|sum\[6\]~49'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|sum[6]~48 ALU:inst|sum[6]~49 } "NODE_NAME" } } { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 10.413 ns shift_lr:inst7\|shift\[5\]~29 13 COMB LAB_X19_Y8 1 " "Info: 13: + IC(0.212 ns) + CELL(0.442 ns) = 10.413 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'shift_lr:inst7\|shift\[5\]~29'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ALU:inst|sum[6]~49 shift_lr:inst7|shift[5]~29 } "NODE_NAME" } } { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 11.067 ns shift_lr:inst7\|shift\[5\]~30 14 COMB LAB_X19_Y8 1 " "Info: 14: + IC(0.212 ns) + CELL(0.442 ns) = 11.067 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'shift_lr:inst7\|shift\[5\]~30'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { shift_lr:inst7|shift[5]~29 shift_lr:inst7|shift[5]~30 } "NODE_NAME" } } { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 11.721 ns inst24\[5\]~16 15 COMB LAB_X19_Y8 3 " "Info: 15: + IC(0.064 ns) + CELL(0.590 ns) = 11.721 ns; Loc. = LAB_X19_Y8; Fanout = 3; COMB Node = 'inst24\[5\]~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { shift_lr:inst7|shift[5]~30 inst24[5]~16 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.590 ns) 13.001 ns inst24\[5\]~17 16 COMB LAB_X15_Y8 6 " "Info: 16: + IC(0.690 ns) + CELL(0.590 ns) = 13.001 ns; Loc. = LAB_X15_Y8; Fanout = 6; COMB Node = 'inst24\[5\]~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { inst24[5]~16 inst24[5]~17 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.356 ns) 14.594 ns lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a5~porta_datain_reg0 17 MEM M4K_X13_Y8 1 " "Info: 17: + IC(1.237 ns) + CELL(0.356 ns) = 14.594 ns; Loc. = M4K_X13_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { inst24[5]~17 lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_9891.tdf" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/db/altsyncram_9891.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.414 ns ( 43.95 % ) " "Info: Total cell delay = 6.414 ns ( 43.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.180 ns ( 56.05 % ) " "Info: Total interconnect delay = 8.180 ns ( 56.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.594 ns" { general_purpose_registers:inst2|A[1] general_purpose_registers:inst2|AO[1]~31 general_purpose_registers:inst2|AO[1]~32 ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|c ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|c ALU:inst|parallel_adder_vhdl:A3|full_adder:FA6|half_adder:HA2|c ALU:inst|sum[6]~71 ALU:inst|sum[6]~47 ALU:inst|sum[6]~48 ALU:inst|sum[6]~49 shift_lr:inst7|shift[5]~29 shift_lr:inst7|shift[5]~30 inst24[5]~16 inst24[5]~17 lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 31 16:39:19 2018 " "Info: Processing ended: Mon Dec 31 16:39:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
