
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -195.17

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.35

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.35

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3502.95    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.66    0.54    0.98 ^ cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.98   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.01    1.01   library removal time
                                  1.01   data required time
-----------------------------------------------------------------------------
                                  1.01   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.29    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.33    0.01    0.01    0.09 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3502.95    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.66    0.54    0.98 ^ cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.98   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.10    2.10   library recovery time
                                  2.10   data required time
-----------------------------------------------------------------------------
                                  2.10   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  1.12   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.45    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.88    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   37.46    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.00    0.17 ^ _16526_/A (BUF_X2)
    10   42.47    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   58.12    0.07    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   18.82    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   33.65    0.04    0.06    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.45 ^ _18344_/A (BUF_X2)
    10   29.67    0.03    0.06    0.51 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.51 ^ _18465_/S (MUX2_X1)
     1    1.31    0.01    0.06    0.58 v _18465_/Z (MUX2_X1)
                                         _12574_ (net)
                  0.01    0.00    0.58 v _18469_/A (MUX2_X1)
     1    1.68    0.01    0.06    0.63 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.63 v _18470_/B (MUX2_X1)
     1    2.62    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   39.45    0.19    0.21    0.90 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.19    0.02    0.92 ^ _20600_/A (MUX2_X1)
     7   19.26    0.05    0.10    1.02 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.00    1.02 ^ _20998_/A (BUF_X1)
    10   21.21    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.44    0.02    0.03    1.12 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.12 v _30197_/B (FA_X1)
     1    3.87    0.02    0.13    1.25 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.25 ^ _30199_/A (FA_X1)
     1    3.63    0.02    0.09    1.34 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.34 v _30202_/B (FA_X1)
     1    3.94    0.02    0.13    1.47 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.47 ^ _30207_/A (FA_X1)
     1    3.82    0.02    0.09    1.56 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.56 v _30211_/A (FA_X1)
     1    4.07    0.02    0.12    1.68 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.68 ^ _30212_/A (FA_X1)
     1    2.17    0.02    0.09    1.77 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.77 v _21502_/A (INV_X1)
     1    3.30    0.01    0.02    1.79 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.79 ^ _30538_/A (HA_X1)
     1    1.10    0.02    0.04    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.68    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.62    0.02    0.02    1.90 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.90 v _23633_/A3 (NOR3_X1)
     2    3.78    0.04    0.07    1.97 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.97 ^ _23682_/A2 (NOR2_X1)
     1    3.21    0.01    0.02    1.99 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.99 v _23683_/B2 (AOI21_X2)
     5   11.05    0.04    0.05    2.04 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.04 ^ _23908_/A3 (AND4_X1)
     2    3.73    0.02    0.07    2.11 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.11 ^ _23966_/A1 (NOR2_X1)
     1    3.27    0.01    0.01    2.12 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.12 v _23969_/B2 (AOI221_X2)
     2    4.57    0.05    0.08    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    3.77    0.03    0.05    2.26 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.26 ^ _23971_/B (MUX2_X1)
     2    6.10    0.02    0.05    2.31 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.31 ^ _23972_/B2 (AOI221_X2)
     1    6.42    0.03    0.03    2.34 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.34 v _23981_/A1 (NOR4_X2)
     4   10.50    0.07    0.09    2.43 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.43 ^ _23982_/A (BUF_X2)
    10   19.82    0.02    0.05    2.48 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.48 ^ _24296_/B2 (OAI21_X1)
     1    1.11    0.01    0.02    2.50 v _24296_/ZN (OAI21_X1)
                                         _01417_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3502.95    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.66    0.54    0.98 ^ cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.98   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.10    2.10   library recovery time
                                  2.10   data required time
-----------------------------------------------------------------------------
                                  2.10   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  1.12   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.45    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.88    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   37.46    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.00    0.17 ^ _16526_/A (BUF_X2)
    10   42.47    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   58.12    0.07    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   18.82    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   33.65    0.04    0.06    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.45 ^ _18344_/A (BUF_X2)
    10   29.67    0.03    0.06    0.51 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.51 ^ _18465_/S (MUX2_X1)
     1    1.31    0.01    0.06    0.58 v _18465_/Z (MUX2_X1)
                                         _12574_ (net)
                  0.01    0.00    0.58 v _18469_/A (MUX2_X1)
     1    1.68    0.01    0.06    0.63 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.63 v _18470_/B (MUX2_X1)
     1    2.62    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   39.45    0.19    0.21    0.90 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.19    0.02    0.92 ^ _20600_/A (MUX2_X1)
     7   19.26    0.05    0.10    1.02 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.00    1.02 ^ _20998_/A (BUF_X1)
    10   21.21    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.44    0.02    0.03    1.12 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.12 v _30197_/B (FA_X1)
     1    3.87    0.02    0.13    1.25 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.25 ^ _30199_/A (FA_X1)
     1    3.63    0.02    0.09    1.34 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.34 v _30202_/B (FA_X1)
     1    3.94    0.02    0.13    1.47 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.47 ^ _30207_/A (FA_X1)
     1    3.82    0.02    0.09    1.56 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.56 v _30211_/A (FA_X1)
     1    4.07    0.02    0.12    1.68 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.68 ^ _30212_/A (FA_X1)
     1    2.17    0.02    0.09    1.77 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.77 v _21502_/A (INV_X1)
     1    3.30    0.01    0.02    1.79 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.79 ^ _30538_/A (HA_X1)
     1    1.10    0.02    0.04    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.68    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.62    0.02    0.02    1.90 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.90 v _23633_/A3 (NOR3_X1)
     2    3.78    0.04    0.07    1.97 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.97 ^ _23682_/A2 (NOR2_X1)
     1    3.21    0.01    0.02    1.99 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.99 v _23683_/B2 (AOI21_X2)
     5   11.05    0.04    0.05    2.04 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.04 ^ _23908_/A3 (AND4_X1)
     2    3.73    0.02    0.07    2.11 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.11 ^ _23966_/A1 (NOR2_X1)
     1    3.27    0.01    0.01    2.12 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.12 v _23969_/B2 (AOI221_X2)
     2    4.57    0.05    0.08    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    3.77    0.03    0.05    2.26 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.26 ^ _23971_/B (MUX2_X1)
     2    6.10    0.02    0.05    2.31 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.31 ^ _23972_/B2 (AOI221_X2)
     1    6.42    0.03    0.03    2.34 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.34 v _23981_/A1 (NOR4_X2)
     4   10.50    0.07    0.09    2.43 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.43 ^ _23982_/A (BUF_X2)
    10   19.82    0.02    0.05    2.48 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.48 ^ _24296_/B2 (OAI21_X1)
     1    1.11    0.01    0.02    2.50 v _24296_/ZN (OAI21_X1)
                                         _01417_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.10e-02   1.42e-03   1.56e-04   1.26e-02  16.2%
Combinational          2.98e-02   3.46e-02   4.29e-04   6.49e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.64e-02   5.85e-04   7.79e-02 100.0%
                          52.5%      46.7%       0.8%
