
IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 2)  (185 531)  (185 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (1 3)  (205 530)  (205 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (6 1)  (252 529)  (252 529)  routing T_5_33.span12_vert_8 <X> T_5_33.lc_trk_g0_0
 (7 1)  (253 529)  (253 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (14 1)  (432 529)  (432 529)  routing T_8_33.span4_horz_l_12 <X> T_8_33.span4_horz_r_0
 (17 2)  (401 531)  (401 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (14 1)  (636 529)  (636 529)  routing T_12_33.span4_horz_l_12 <X> T_12_33.span4_horz_r_0


IO_Tile_16_33

 (6 0)  (834 528)  (834 528)  routing T_16_33.span12_vert_17 <X> T_16_33.lc_trk_g0_1
 (7 0)  (835 528)  (835 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_17 lc_trk_g0_1
 (8 1)  (836 529)  (836 529)  routing T_16_33.span12_vert_17 <X> T_16_33.lc_trk_g0_1
 (14 1)  (852 529)  (852 529)  routing T_16_33.span4_horz_l_12 <X> T_16_33.span4_horz_r_0
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in


IO_Tile_17_33

 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_gbuf/in
 (4 13)  (890 541)  (890 541)  routing T_17_33.span4_horz_r_4 <X> T_17_33.lc_trk_g1_4
 (5 13)  (891 541)  (891 541)  routing T_17_33.span4_horz_r_4 <X> T_17_33.lc_trk_g1_4
 (7 13)  (893 541)  (893 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_24_33

 (13 3)  (1287 530)  (1287 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1
 (14 3)  (1288 530)  (1288 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_4 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (6 5)  (1420 533)  (1420 533)  routing T_27_33.span12_vert_12 <X> T_27_33.lc_trk_g0_4
 (7 5)  (1421 533)  (1421 533)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_12 lc_trk_g0_4
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (5 0)  (1473 528)  (1473 528)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g0_1
 (6 0)  (1474 528)  (1474 528)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (14 3)  (1492 530)  (1492 530)  routing T_28_33.span4_horz_l_13 <X> T_28_33.span4_horz_r_1
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (4 2)  (1526 531)  (1526 531)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g0_2
 (4 3)  (1526 530)  (1526 530)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g0_2
 (6 3)  (1528 530)  (1528 530)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g0_2
 (7 3)  (1529 530)  (1529 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_2 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1526 540)  (1526 540)  routing T_29_33.span4_vert_4 <X> T_29_33.lc_trk_g1_4
 (6 13)  (1528 541)  (1528 541)  routing T_29_33.span4_vert_4 <X> T_29_33.lc_trk_g1_4
 (7 13)  (1529 541)  (1529 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (4 2)  (1634 531)  (1634 531)  routing T_31_33.span4_vert_10 <X> T_31_33.lc_trk_g0_2
 (4 3)  (1634 530)  (1634 530)  routing T_31_33.span4_vert_10 <X> T_31_33.lc_trk_g0_2
 (6 3)  (1636 530)  (1636 530)  routing T_31_33.span4_vert_10 <X> T_31_33.lc_trk_g0_2
 (7 3)  (1637 530)  (1637 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (5 4)  (1635 532)  (1635 532)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g0_5
 (7 4)  (1637 532)  (1637 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1638 532)  (1638 532)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g0_5
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g0_2 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_5 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 506)  (1731 506)  routing T_33_31.span4_vert_b_11 <X> T_33_31.lc_trk_g1_3
 (7 10)  (1733 506)  (1733 506)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 506)  (1734 506)  routing T_33_31.span4_vert_b_11 <X> T_33_31.lc_trk_g1_3


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_6_30

 (3 1)  (291 481)  (291 481)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_v_b_0


RAM_Tile_8_30

 (2 12)  (398 492)  (398 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_11_30

 (11 4)  (557 484)  (557 484)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5
 (13 4)  (559 484)  (559 484)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5
 (12 5)  (558 485)  (558 485)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_15_30

 (3 4)  (765 484)  (765 484)  routing T_15_30.sp12_v_b_0 <X> T_15_30.sp12_h_r_0
 (3 5)  (765 485)  (765 485)  routing T_15_30.sp12_v_b_0 <X> T_15_30.sp12_h_r_0


LogicTile_24_30

 (3 0)  (1255 480)  (1255 480)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (3 1)  (1255 481)  (1255 481)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0


RAM_Tile_25_30

 (2 12)  (1308 492)  (1308 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_28_30

 (10 7)  (1466 487)  (1466 487)  routing T_28_30.sp4_h_l_46 <X> T_28_30.sp4_v_t_41


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


LogicTile_32_30

 (3 0)  (1675 480)  (1675 480)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_v_b_0
 (3 1)  (1675 481)  (1675 481)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_v_b_0


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


LogicTile_10_29

 (3 0)  (495 464)  (495 464)  routing T_10_29.sp12_h_r_0 <X> T_10_29.sp12_v_b_0
 (3 1)  (495 465)  (495 465)  routing T_10_29.sp12_h_r_0 <X> T_10_29.sp12_v_b_0


LogicTile_13_29

 (3 12)  (657 476)  (657 476)  routing T_13_29.sp12_v_b_1 <X> T_13_29.sp12_h_r_1
 (3 13)  (657 477)  (657 477)  routing T_13_29.sp12_v_b_1 <X> T_13_29.sp12_h_r_1


LogicTile_16_29

 (3 4)  (819 468)  (819 468)  routing T_16_29.sp12_v_b_0 <X> T_16_29.sp12_h_r_0
 (3 5)  (819 469)  (819 469)  routing T_16_29.sp12_v_b_0 <X> T_16_29.sp12_h_r_0
 (3 14)  (819 478)  (819 478)  routing T_16_29.sp12_v_b_1 <X> T_16_29.sp12_v_t_22


LogicTile_21_29

 (5 12)  (1095 476)  (1095 476)  routing T_21_29.sp4_v_b_9 <X> T_21_29.sp4_h_r_9
 (6 13)  (1096 477)  (1096 477)  routing T_21_29.sp4_v_b_9 <X> T_21_29.sp4_h_r_9


LogicTile_22_29

 (3 0)  (1147 464)  (1147 464)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0
 (3 1)  (1147 465)  (1147 465)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0
 (3 2)  (1147 466)  (1147 466)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_h_l_23
 (3 3)  (1147 467)  (1147 467)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_h_l_23


LogicTile_24_29

 (2 8)  (1254 472)  (1254 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 11)  (1260 475)  (1260 475)  routing T_24_29.sp4_v_b_4 <X> T_24_29.sp4_v_t_42
 (10 11)  (1262 475)  (1262 475)  routing T_24_29.sp4_v_b_4 <X> T_24_29.sp4_v_t_42


RAM_Tile_25_29

 (11 5)  (1317 469)  (1317 469)  routing T_25_29.sp4_h_l_44 <X> T_25_29.sp4_h_r_5
 (13 5)  (1319 469)  (1319 469)  routing T_25_29.sp4_h_l_44 <X> T_25_29.sp4_h_r_5
 (3 13)  (1309 477)  (1309 477)  routing T_25_29.sp12_h_l_22 <X> T_25_29.sp12_h_r_1


LogicTile_26_29

 (2 12)  (1350 476)  (1350 476)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_27_29

 (11 5)  (1413 469)  (1413 469)  routing T_27_29.sp4_h_l_44 <X> T_27_29.sp4_h_r_5
 (13 5)  (1415 469)  (1415 469)  routing T_27_29.sp4_h_l_44 <X> T_27_29.sp4_h_r_5


LogicTile_29_29

 (10 7)  (1520 471)  (1520 471)  routing T_29_29.sp4_h_l_46 <X> T_29_29.sp4_v_t_41
 (10 15)  (1520 479)  (1520 479)  routing T_29_29.sp4_h_l_40 <X> T_29_29.sp4_v_t_47


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0


LogicTile_31_29

 (10 15)  (1628 479)  (1628 479)  routing T_31_29.sp4_h_l_40 <X> T_31_29.sp4_v_t_47


LogicTile_32_29

 (2 6)  (1674 470)  (1674 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 472)  (1742 472)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (11 12)  (1737 476)  (1737 476)  routing T_33_29.span4_horz_19 <X> T_33_29.span4_vert_t_15
 (12 12)  (1738 476)  (1738 476)  routing T_33_29.span4_horz_19 <X> T_33_29.span4_vert_t_15
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


LogicTile_21_28

 (19 9)  (1109 457)  (1109 457)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_24_28

 (19 4)  (1271 452)  (1271 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_28_28

 (3 0)  (1459 448)  (1459 448)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0
 (3 1)  (1459 449)  (1459 449)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0


IO_Tile_33_28

 (17 2)  (1743 450)  (1743 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 444)  (12 444)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (7 12)  (10 444)  (10 444)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 445)  (9 445)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit
 (4 15)  (13 447)  (13 447)  routing T_0_27.span4_horz_30 <X> T_0_27.lc_trk_g1_6
 (5 15)  (12 447)  (12 447)  routing T_0_27.span4_horz_30 <X> T_0_27.lc_trk_g1_6
 (6 15)  (11 447)  (11 447)  routing T_0_27.span4_horz_30 <X> T_0_27.lc_trk_g1_6
 (7 15)  (10 447)  (10 447)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_30 lc_trk_g1_6


LogicTile_2_27

 (4 11)  (76 443)  (76 443)  routing T_2_27.sp4_v_b_1 <X> T_2_27.sp4_h_l_43


RAM_Tile_8_27

 (3 1)  (399 433)  (399 433)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_v_b_0


LogicTile_15_27

 (3 4)  (765 436)  (765 436)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 1)  (1351 433)  (1351 433)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0


LogicTile_27_27

 (3 7)  (1405 439)  (1405 439)  routing T_27_27.sp12_h_l_23 <X> T_27_27.sp12_v_t_23


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_2_26

 (19 1)  (91 417)  (91 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_11_26

 (11 8)  (557 424)  (557 424)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_v_b_8
 (12 9)  (558 425)  (558 425)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_v_b_8


IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 5)  (75 405)  (75 405)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_h_r_0


LogicTile_3_25



LogicTile_4_25

 (2 0)  (182 400)  (182 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (183 400)  (183 400)  routing T_4_25.sp12_v_t_23 <X> T_4_25.sp12_v_b_0


LogicTile_5_25

 (3 6)  (237 406)  (237 406)  routing T_5_25.sp12_v_b_0 <X> T_5_25.sp12_v_t_23


LogicTile_6_25



LogicTile_7_25

 (11 12)  (353 412)  (353 412)  routing T_7_25.sp4_h_l_40 <X> T_7_25.sp4_v_b_11
 (13 12)  (355 412)  (355 412)  routing T_7_25.sp4_h_l_40 <X> T_7_25.sp4_v_b_11
 (12 13)  (354 413)  (354 413)  routing T_7_25.sp4_h_l_40 <X> T_7_25.sp4_v_b_11


RAM_Tile_8_25

 (3 4)  (399 404)  (399 404)  routing T_8_25.sp12_v_t_23 <X> T_8_25.sp12_h_r_0
 (19 13)  (415 413)  (415 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_9_25



LogicTile_10_25

 (19 15)  (511 415)  (511 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_25

 (8 1)  (554 401)  (554 401)  routing T_11_25.sp4_h_l_36 <X> T_11_25.sp4_v_b_1
 (9 1)  (555 401)  (555 401)  routing T_11_25.sp4_h_l_36 <X> T_11_25.sp4_v_b_1


LogicTile_12_25

 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0


LogicTile_13_25

 (4 12)  (658 412)  (658 412)  routing T_13_25.sp4_h_l_38 <X> T_13_25.sp4_v_b_9
 (6 12)  (660 412)  (660 412)  routing T_13_25.sp4_h_l_38 <X> T_13_25.sp4_v_b_9
 (5 13)  (659 413)  (659 413)  routing T_13_25.sp4_h_l_38 <X> T_13_25.sp4_v_b_9


LogicTile_14_25

 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_l_23 <X> T_14_25.sp12_v_b_0


LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0


LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0
 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (11 2)  (6 386)  (6 386)  routing T_0_24.span4_vert_b_1 <X> T_0_24.span4_vert_t_13


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24

 (7 8)  (445 392)  (445 392)  Column buffer control bit: LH_colbuf_cntl_1

 (3 12)  (441 396)  (441 396)  routing T_9_24.sp12_v_b_1 <X> T_9_24.sp12_h_r_1
 (3 13)  (441 397)  (441 397)  routing T_9_24.sp12_v_b_1 <X> T_9_24.sp12_h_r_1
 (7 13)  (445 397)  (445 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24



LogicTile_12_24

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24



LogicTile_15_24

 (7 10)  (769 394)  (769 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_16_24

 (31 10)  (847 394)  (847 394)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 394)  (849 394)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 394)  (850 394)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (40 10)  (856 394)  (856 394)  LC_5 Logic Functioning bit
 (41 10)  (857 394)  (857 394)  LC_5 Logic Functioning bit
 (42 10)  (858 394)  (858 394)  LC_5 Logic Functioning bit
 (43 10)  (859 394)  (859 394)  LC_5 Logic Functioning bit
 (52 10)  (868 394)  (868 394)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (40 11)  (856 395)  (856 395)  LC_5 Logic Functioning bit
 (41 11)  (857 395)  (857 395)  LC_5 Logic Functioning bit
 (42 11)  (858 395)  (858 395)  LC_5 Logic Functioning bit
 (43 11)  (859 395)  (859 395)  LC_5 Logic Functioning bit
 (17 14)  (833 398)  (833 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_17_24

 (7 10)  (881 394)  (881 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24

 (3 15)  (1093 399)  (1093 399)  routing T_21_24.sp12_h_l_22 <X> T_21_24.sp12_v_t_22


LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0


LogicTile_10_23

 (11 0)  (503 368)  (503 368)  routing T_10_23.sp4_h_r_9 <X> T_10_23.sp4_v_b_2


LogicTile_11_23

 (2 8)  (548 376)  (548 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_23

 (4 4)  (712 372)  (712 372)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_3
 (6 4)  (714 372)  (714 372)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_3
 (5 5)  (713 373)  (713 373)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_3


LogicTile_30_23

 (3 0)  (1567 368)  (1567 368)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0
 (3 1)  (1567 369)  (1567 369)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_6_22

 (2 8)  (290 360)  (290 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_9_22

 (11 5)  (449 357)  (449 357)  routing T_9_22.sp4_h_l_44 <X> T_9_22.sp4_h_r_5
 (13 5)  (451 357)  (451 357)  routing T_9_22.sp4_h_l_44 <X> T_9_22.sp4_h_r_5


LogicTile_11_22

 (5 0)  (551 352)  (551 352)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_h_r_0
 (4 1)  (550 353)  (550 353)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_h_r_0
 (13 8)  (559 360)  (559 360)  routing T_11_22.sp4_v_t_45 <X> T_11_22.sp4_v_b_8
 (4 12)  (550 364)  (550 364)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9
 (5 13)  (551 365)  (551 365)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9


LogicTile_13_22

 (13 4)  (667 356)  (667 356)  routing T_13_22.sp4_h_l_40 <X> T_13_22.sp4_v_b_5
 (12 5)  (666 357)  (666 357)  routing T_13_22.sp4_h_l_40 <X> T_13_22.sp4_v_b_5
 (15 11)  (669 363)  (669 363)  routing T_13_22.sp4_v_t_33 <X> T_13_22.lc_trk_g2_4
 (16 11)  (670 363)  (670 363)  routing T_13_22.sp4_v_t_33 <X> T_13_22.lc_trk_g2_4
 (17 11)  (671 363)  (671 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 14)  (668 366)  (668 366)  routing T_13_22.sp12_v_t_3 <X> T_13_22.lc_trk_g3_4
 (26 14)  (680 366)  (680 366)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 366)  (682 366)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 366)  (683 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 366)  (684 366)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 366)  (685 366)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 366)  (687 366)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 366)  (690 366)  LC_7 Logic Functioning bit
 (38 14)  (692 366)  (692 366)  LC_7 Logic Functioning bit
 (40 14)  (694 366)  (694 366)  LC_7 Logic Functioning bit
 (41 14)  (695 366)  (695 366)  LC_7 Logic Functioning bit
 (42 14)  (696 366)  (696 366)  LC_7 Logic Functioning bit
 (43 14)  (697 366)  (697 366)  LC_7 Logic Functioning bit
 (52 14)  (706 366)  (706 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (668 367)  (668 367)  routing T_13_22.sp12_v_t_3 <X> T_13_22.lc_trk_g3_4
 (15 15)  (669 367)  (669 367)  routing T_13_22.sp12_v_t_3 <X> T_13_22.lc_trk_g3_4
 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (27 15)  (681 367)  (681 367)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 367)  (682 367)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 367)  (683 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 367)  (685 367)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (41 15)  (695 367)  (695 367)  LC_7 Logic Functioning bit
 (43 15)  (697 367)  (697 367)  LC_7 Logic Functioning bit


LogicTile_15_22

 (4 8)  (766 360)  (766 360)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_b_6
 (6 8)  (768 360)  (768 360)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_b_6
 (5 9)  (767 361)  (767 361)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_b_6


LogicTile_7_21

 (9 9)  (351 345)  (351 345)  routing T_7_21.sp4_v_t_46 <X> T_7_21.sp4_v_b_7
 (10 9)  (352 345)  (352 345)  routing T_7_21.sp4_v_t_46 <X> T_7_21.sp4_v_b_7


LogicTile_11_21

 (9 1)  (555 337)  (555 337)  routing T_11_21.sp4_v_t_36 <X> T_11_21.sp4_v_b_1


LogicTile_12_21

 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (623 336)  (623 336)  routing T_12_21.sp4_v_b_19 <X> T_12_21.lc_trk_g0_3
 (24 0)  (624 336)  (624 336)  routing T_12_21.sp4_v_b_19 <X> T_12_21.lc_trk_g0_3
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 344)  (633 344)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 344)  (634 344)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 344)  (640 344)  LC_4 Logic Functioning bit
 (42 8)  (642 344)  (642 344)  LC_4 Logic Functioning bit
 (47 8)  (647 344)  (647 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (30 9)  (630 345)  (630 345)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 345)  (631 345)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (40 9)  (640 345)  (640 345)  LC_4 Logic Functioning bit
 (42 9)  (642 345)  (642 345)  LC_4 Logic Functioning bit
 (25 12)  (625 348)  (625 348)  routing T_12_21.sp4_v_b_26 <X> T_12_21.lc_trk_g3_2
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 349)  (623 349)  routing T_12_21.sp4_v_b_26 <X> T_12_21.lc_trk_g3_2


LogicTile_13_21

 (4 12)  (658 348)  (658 348)  routing T_13_21.sp4_v_t_44 <X> T_13_21.sp4_v_b_9


LogicTile_15_21

 (22 0)  (784 336)  (784 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (785 336)  (785 336)  routing T_15_21.sp4_v_b_19 <X> T_15_21.lc_trk_g0_3
 (24 0)  (786 336)  (786 336)  routing T_15_21.sp4_v_b_19 <X> T_15_21.lc_trk_g0_3
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 348)  (793 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (40 12)  (802 348)  (802 348)  LC_6 Logic Functioning bit
 (42 12)  (804 348)  (804 348)  LC_6 Logic Functioning bit
 (52 12)  (814 348)  (814 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (788 349)  (788 349)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 349)  (789 349)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (38 13)  (800 349)  (800 349)  LC_6 Logic Functioning bit
 (41 13)  (803 349)  (803 349)  LC_6 Logic Functioning bit
 (43 13)  (805 349)  (805 349)  LC_6 Logic Functioning bit
 (14 15)  (776 351)  (776 351)  routing T_15_21.sp4_r_v_b_44 <X> T_15_21.lc_trk_g3_4
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_17_21

 (13 10)  (887 346)  (887 346)  routing T_17_21.sp4_v_b_8 <X> T_17_21.sp4_v_t_45


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0


LogicTile_19_21

 (6 8)  (988 344)  (988 344)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_6


LogicTile_20_21

 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_21

 (5 5)  (1095 341)  (1095 341)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_b_3


LogicTile_22_21

 (19 15)  (1163 351)  (1163 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_24_21

 (3 7)  (1255 343)  (1255 343)  routing T_24_21.sp12_h_l_23 <X> T_24_21.sp12_v_t_23


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (11 2)  (6 322)  (6 322)  routing T_0_20.span4_horz_7 <X> T_0_20.span4_vert_t_13
 (12 2)  (5 322)  (5 322)  routing T_0_20.span4_horz_7 <X> T_0_20.span4_vert_t_13
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (8 10)  (188 330)  (188 330)  routing T_4_20.sp4_h_r_11 <X> T_4_20.sp4_h_l_42
 (10 10)  (190 330)  (190 330)  routing T_4_20.sp4_h_r_11 <X> T_4_20.sp4_h_l_42
 (19 10)  (199 330)  (199 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_5_20

 (17 6)  (251 326)  (251 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (31 6)  (265 326)  (265 326)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 326)  (266 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 326)  (268 326)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (274 326)  (274 326)  LC_3 Logic Functioning bit
 (41 6)  (275 326)  (275 326)  LC_3 Logic Functioning bit
 (42 6)  (276 326)  (276 326)  LC_3 Logic Functioning bit
 (43 6)  (277 326)  (277 326)  LC_3 Logic Functioning bit
 (46 6)  (280 326)  (280 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (40 7)  (274 327)  (274 327)  LC_3 Logic Functioning bit
 (41 7)  (275 327)  (275 327)  LC_3 Logic Functioning bit
 (42 7)  (276 327)  (276 327)  LC_3 Logic Functioning bit
 (43 7)  (277 327)  (277 327)  LC_3 Logic Functioning bit


LogicTile_6_20

 (19 10)  (307 330)  (307 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_8_20

 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (2 12)  (398 332)  (398 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_11_20

 (11 4)  (557 324)  (557 324)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (13 4)  (559 324)  (559 324)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (12 5)  (558 325)  (558 325)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9


LogicTile_12_20

 (8 4)  (608 324)  (608 324)  routing T_12_20.sp4_v_b_10 <X> T_12_20.sp4_h_r_4
 (9 4)  (609 324)  (609 324)  routing T_12_20.sp4_v_b_10 <X> T_12_20.sp4_h_r_4
 (10 4)  (610 324)  (610 324)  routing T_12_20.sp4_v_b_10 <X> T_12_20.sp4_h_r_4


LogicTile_15_20

 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 323)  (787 323)  routing T_15_20.sp4_r_v_b_30 <X> T_15_20.lc_trk_g0_6
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 324)  (790 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 324)  (792 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 324)  (799 324)  LC_2 Logic Functioning bit
 (39 4)  (801 324)  (801 324)  LC_2 Logic Functioning bit
 (40 4)  (802 324)  (802 324)  LC_2 Logic Functioning bit
 (42 4)  (804 324)  (804 324)  LC_2 Logic Functioning bit
 (52 4)  (814 324)  (814 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (788 325)  (788 325)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (38 5)  (800 325)  (800 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (41 5)  (803 325)  (803 325)  LC_2 Logic Functioning bit
 (43 5)  (805 325)  (805 325)  LC_2 Logic Functioning bit
 (15 8)  (777 328)  (777 328)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g2_1
 (16 8)  (778 328)  (778 328)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g2_1
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 328)  (780 328)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g2_1
 (18 9)  (780 329)  (780 329)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g2_1
 (25 14)  (787 334)  (787 334)  routing T_15_20.sp4_v_b_30 <X> T_15_20.lc_trk_g3_6
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (785 335)  (785 335)  routing T_15_20.sp4_v_b_30 <X> T_15_20.lc_trk_g3_6


LogicTile_16_20

 (6 14)  (822 334)  (822 334)  routing T_16_20.sp4_h_l_41 <X> T_16_20.sp4_v_t_44


LogicTile_17_20

 (8 1)  (882 321)  (882 321)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_b_1


LogicTile_18_20

 (19 13)  (947 333)  (947 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_20

 (11 8)  (993 328)  (993 328)  routing T_19_20.sp4_h_r_3 <X> T_19_20.sp4_v_b_8


LogicTile_20_20

 (19 15)  (1055 335)  (1055 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0


LogicTile_6_19

 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_t_23 <X> T_6_19.sp12_h_r_0
 (19 15)  (307 319)  (307 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0
 (19 13)  (361 317)  (361 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_9_19

 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (459 306)  (459 306)  routing T_9_19.sp12_h_l_4 <X> T_9_19.lc_trk_g0_7
 (22 2)  (460 306)  (460 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (462 306)  (462 306)  routing T_9_19.sp12_h_l_4 <X> T_9_19.lc_trk_g0_7
 (0 3)  (438 307)  (438 307)  routing T_9_19.glb_netwk_1 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (21 3)  (459 307)  (459 307)  routing T_9_19.sp12_h_l_4 <X> T_9_19.lc_trk_g0_7
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 308)  (468 308)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 308)  (469 308)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 308)  (471 308)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 308)  (472 308)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (41 4)  (479 308)  (479 308)  LC_2 Logic Functioning bit
 (43 4)  (481 308)  (481 308)  LC_2 Logic Functioning bit
 (45 4)  (483 308)  (483 308)  LC_2 Logic Functioning bit
 (46 4)  (484 308)  (484 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (486 308)  (486 308)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (28 5)  (466 309)  (466 309)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 309)  (468 309)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (14 8)  (452 312)  (452 312)  routing T_9_19.sp4_v_b_24 <X> T_9_19.lc_trk_g2_0
 (16 9)  (454 313)  (454 313)  routing T_9_19.sp4_v_b_24 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (4 12)  (442 316)  (442 316)  routing T_9_19.sp4_h_l_38 <X> T_9_19.sp4_v_b_9
 (6 12)  (444 316)  (444 316)  routing T_9_19.sp4_h_l_38 <X> T_9_19.sp4_v_b_9
 (5 13)  (443 317)  (443 317)  routing T_9_19.sp4_h_l_38 <X> T_9_19.sp4_v_b_9
 (14 14)  (452 318)  (452 318)  routing T_9_19.sp12_v_t_3 <X> T_9_19.lc_trk_g3_4
 (14 15)  (452 319)  (452 319)  routing T_9_19.sp12_v_t_3 <X> T_9_19.lc_trk_g3_4
 (15 15)  (453 319)  (453 319)  routing T_9_19.sp12_v_t_3 <X> T_9_19.lc_trk_g3_4
 (17 15)  (455 319)  (455 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_10_19

 (13 0)  (505 304)  (505 304)  routing T_10_19.sp4_v_t_39 <X> T_10_19.sp4_v_b_2
 (8 1)  (500 305)  (500 305)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_v_b_1
 (9 1)  (501 305)  (501 305)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_v_b_1
 (4 13)  (496 317)  (496 317)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_h_r_9
 (6 13)  (498 317)  (498 317)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_h_r_9


LogicTile_11_19

 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 306)  (576 306)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (48 2)  (594 306)  (594 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (39 3)  (585 307)  (585 307)  LC_1 Logic Functioning bit
 (3 4)  (549 308)  (549 308)  routing T_11_19.sp12_v_t_23 <X> T_11_19.sp12_h_r_0
 (15 7)  (561 311)  (561 311)  routing T_11_19.bot_op_4 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (15 10)  (561 314)  (561 314)  routing T_11_19.sp4_v_t_32 <X> T_11_19.lc_trk_g2_5
 (16 10)  (562 314)  (562 314)  routing T_11_19.sp4_v_t_32 <X> T_11_19.lc_trk_g2_5
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (15 11)  (561 315)  (561 315)  routing T_11_19.sp4_v_t_33 <X> T_11_19.lc_trk_g2_4
 (16 11)  (562 315)  (562 315)  routing T_11_19.sp4_v_t_33 <X> T_11_19.lc_trk_g2_4
 (17 11)  (563 315)  (563 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (26 12)  (572 316)  (572 316)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (37 12)  (583 316)  (583 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (39 12)  (585 316)  (585 316)  LC_6 Logic Functioning bit
 (19 13)  (565 317)  (565 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (579 317)  (579 317)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.input_2_6
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (37 13)  (583 317)  (583 317)  LC_6 Logic Functioning bit
 (38 13)  (584 317)  (584 317)  LC_6 Logic Functioning bit
 (39 13)  (585 317)  (585 317)  LC_6 Logic Functioning bit
 (43 13)  (589 317)  (589 317)  LC_6 Logic Functioning bit


LogicTile_12_19

 (11 2)  (611 306)  (611 306)  routing T_12_19.sp4_h_l_44 <X> T_12_19.sp4_v_t_39
 (19 10)  (619 314)  (619 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (4 12)  (604 316)  (604 316)  routing T_12_19.sp4_h_l_44 <X> T_12_19.sp4_v_b_9
 (5 13)  (605 317)  (605 317)  routing T_12_19.sp4_h_l_44 <X> T_12_19.sp4_v_b_9


LogicTile_14_19

 (4 4)  (712 308)  (712 308)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (6 4)  (714 308)  (714 308)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (5 5)  (713 309)  (713 309)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (2 8)  (710 312)  (710 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 9)  (716 313)  (716 313)  routing T_14_19.sp4_h_l_36 <X> T_14_19.sp4_v_b_7
 (9 9)  (717 313)  (717 313)  routing T_14_19.sp4_h_l_36 <X> T_14_19.sp4_v_b_7
 (10 9)  (718 313)  (718 313)  routing T_14_19.sp4_h_l_36 <X> T_14_19.sp4_v_b_7


LogicTile_17_19

 (4 12)  (878 316)  (878 316)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_b_9
 (5 13)  (879 317)  (879 317)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_b_9


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0


LogicTile_23_19

 (5 5)  (1203 309)  (1203 309)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_b_3


LogicTile_24_19

 (19 15)  (1271 319)  (1271 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 296)  (1 296)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 5)  (75 293)  (75 293)  routing T_2_18.sp12_h_l_23 <X> T_2_18.sp12_h_r_0


LogicTile_6_18

 (3 4)  (291 292)  (291 292)  routing T_6_18.sp12_v_t_23 <X> T_6_18.sp12_h_r_0


RAM_Tile_8_18

 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_18

 (27 0)  (519 288)  (519 288)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 288)  (520 288)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 288)  (522 288)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 288)  (525 288)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 288)  (527 288)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.input_2_0
 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (40 0)  (532 288)  (532 288)  LC_0 Logic Functioning bit
 (42 0)  (534 288)  (534 288)  LC_0 Logic Functioning bit
 (52 0)  (544 288)  (544 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (518 289)  (518 289)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 289)  (520 289)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 289)  (522 289)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 289)  (524 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (525 289)  (525 289)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.input_2_0
 (34 1)  (526 289)  (526 289)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.input_2_0
 (35 1)  (527 289)  (527 289)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.input_2_0
 (37 1)  (529 289)  (529 289)  LC_0 Logic Functioning bit
 (39 1)  (531 289)  (531 289)  LC_0 Logic Functioning bit
 (40 1)  (532 289)  (532 289)  LC_0 Logic Functioning bit
 (42 1)  (534 289)  (534 289)  LC_0 Logic Functioning bit
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (507 291)  (507 291)  routing T_10_18.sp4_v_t_9 <X> T_10_18.lc_trk_g0_4
 (16 3)  (508 291)  (508 291)  routing T_10_18.sp4_v_t_9 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (3 4)  (495 292)  (495 292)  routing T_10_18.sp12_v_b_0 <X> T_10_18.sp12_h_r_0
 (3 5)  (495 293)  (495 293)  routing T_10_18.sp12_v_b_0 <X> T_10_18.sp12_h_r_0
 (22 5)  (514 293)  (514 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (516 293)  (516 293)  routing T_10_18.bot_op_2 <X> T_10_18.lc_trk_g1_2
 (21 6)  (513 294)  (513 294)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g1_7
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 7)  (507 295)  (507 295)  routing T_10_18.bot_op_4 <X> T_10_18.lc_trk_g1_4
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 9)  (514 297)  (514 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (515 297)  (515 297)  routing T_10_18.sp4_h_l_15 <X> T_10_18.lc_trk_g2_2
 (24 9)  (516 297)  (516 297)  routing T_10_18.sp4_h_l_15 <X> T_10_18.lc_trk_g2_2
 (25 9)  (517 297)  (517 297)  routing T_10_18.sp4_h_l_15 <X> T_10_18.lc_trk_g2_2
 (14 12)  (506 300)  (506 300)  routing T_10_18.sp4_h_l_21 <X> T_10_18.lc_trk_g3_0
 (15 13)  (507 301)  (507 301)  routing T_10_18.sp4_h_l_21 <X> T_10_18.lc_trk_g3_0
 (16 13)  (508 301)  (508 301)  routing T_10_18.sp4_h_l_21 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_4 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (515 302)  (515 302)  routing T_10_18.sp12_v_b_23 <X> T_10_18.lc_trk_g3_7
 (26 14)  (518 302)  (518 302)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 302)  (519 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 302)  (522 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (40 14)  (532 302)  (532 302)  LC_7 Logic Functioning bit
 (41 14)  (533 302)  (533 302)  LC_7 Logic Functioning bit
 (43 14)  (535 302)  (535 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (46 14)  (538 302)  (538 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (21 15)  (513 303)  (513 303)  routing T_10_18.sp12_v_b_23 <X> T_10_18.lc_trk_g3_7
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (516 303)  (516 303)  routing T_10_18.tnr_op_6 <X> T_10_18.lc_trk_g3_6
 (27 15)  (519 303)  (519 303)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 303)  (522 303)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 303)  (524 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (526 303)  (526 303)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.input_2_7
 (35 15)  (527 303)  (527 303)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.input_2_7
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (41 15)  (533 303)  (533 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (17 0)  (563 288)  (563 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (569 288)  (569 288)  routing T_11_18.sp12_h_r_11 <X> T_11_18.lc_trk_g0_3
 (8 1)  (554 289)  (554 289)  routing T_11_18.sp4_h_r_1 <X> T_11_18.sp4_v_b_1
 (18 1)  (564 289)  (564 289)  routing T_11_18.sp4_r_v_b_34 <X> T_11_18.lc_trk_g0_1
 (26 2)  (572 290)  (572 290)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 290)  (580 290)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (28 3)  (574 291)  (574 291)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (15 4)  (561 292)  (561 292)  routing T_11_18.top_op_1 <X> T_11_18.lc_trk_g1_1
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (18 5)  (564 293)  (564 293)  routing T_11_18.top_op_1 <X> T_11_18.lc_trk_g1_1
 (15 6)  (561 294)  (561 294)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g1_5
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (567 294)  (567 294)  routing T_11_18.sp12_h_l_4 <X> T_11_18.lc_trk_g1_7
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.sp12_h_l_4 <X> T_11_18.lc_trk_g1_7
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (18 7)  (564 295)  (564 295)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g1_5
 (21 7)  (567 295)  (567 295)  routing T_11_18.sp12_h_l_4 <X> T_11_18.lc_trk_g1_7
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (12 8)  (558 296)  (558 296)  routing T_11_18.sp4_v_b_2 <X> T_11_18.sp4_h_r_8
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (11 9)  (557 297)  (557 297)  routing T_11_18.sp4_v_b_2 <X> T_11_18.sp4_h_r_8
 (13 9)  (559 297)  (559 297)  routing T_11_18.sp4_v_b_2 <X> T_11_18.sp4_h_r_8
 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 297)  (574 297)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 297)  (577 297)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (40 9)  (586 297)  (586 297)  LC_4 Logic Functioning bit
 (42 9)  (588 297)  (588 297)  LC_4 Logic Functioning bit
 (16 10)  (562 298)  (562 298)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 298)  (564 298)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g2_5
 (26 10)  (572 298)  (572 298)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 298)  (573 298)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 298)  (574 298)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (586 298)  (586 298)  LC_5 Logic Functioning bit
 (41 10)  (587 298)  (587 298)  LC_5 Logic Functioning bit
 (50 10)  (596 298)  (596 298)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (598 298)  (598 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (564 299)  (564 299)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g2_5
 (27 11)  (573 299)  (573 299)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 299)  (574 299)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 299)  (576 299)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (40 11)  (586 299)  (586 299)  LC_5 Logic Functioning bit
 (4 12)  (550 300)  (550 300)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_9
 (21 12)  (567 300)  (567 300)  routing T_11_18.rgt_op_3 <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 300)  (570 300)  routing T_11_18.rgt_op_3 <X> T_11_18.lc_trk_g3_3
 (5 13)  (551 301)  (551 301)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_9
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (15 15)  (561 303)  (561 303)  routing T_11_18.sp4_v_t_33 <X> T_11_18.lc_trk_g3_4
 (16 15)  (562 303)  (562 303)  routing T_11_18.sp4_v_t_33 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_12_18

 (15 0)  (615 288)  (615 288)  routing T_12_18.lft_op_1 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 288)  (618 288)  routing T_12_18.lft_op_1 <X> T_12_18.lc_trk_g0_1
 (14 2)  (614 290)  (614 290)  routing T_12_18.lft_op_4 <X> T_12_18.lc_trk_g0_4
 (13 3)  (613 291)  (613 291)  routing T_12_18.sp4_v_b_9 <X> T_12_18.sp4_h_l_39
 (15 3)  (615 291)  (615 291)  routing T_12_18.lft_op_4 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (14 4)  (614 292)  (614 292)  routing T_12_18.sp12_h_r_0 <X> T_12_18.lc_trk_g1_0
 (21 4)  (621 292)  (621 292)  routing T_12_18.sp4_v_b_3 <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (623 292)  (623 292)  routing T_12_18.sp4_v_b_3 <X> T_12_18.lc_trk_g1_3
 (14 5)  (614 293)  (614 293)  routing T_12_18.sp12_h_r_0 <X> T_12_18.lc_trk_g1_0
 (15 5)  (615 293)  (615 293)  routing T_12_18.sp12_h_r_0 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (19 6)  (619 294)  (619 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (40 8)  (640 296)  (640 296)  LC_4 Logic Functioning bit
 (48 8)  (648 296)  (648 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (606 297)  (606 297)  routing T_12_18.sp4_h_l_43 <X> T_12_18.sp4_h_r_6
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (6 10)  (606 298)  (606 298)  routing T_12_18.sp4_v_b_3 <X> T_12_18.sp4_v_t_43
 (5 11)  (605 299)  (605 299)  routing T_12_18.sp4_v_b_3 <X> T_12_18.sp4_v_t_43
 (13 11)  (613 299)  (613 299)  routing T_12_18.sp4_v_b_3 <X> T_12_18.sp4_h_l_45
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (623 299)  (623 299)  routing T_12_18.sp12_v_b_14 <X> T_12_18.lc_trk_g2_6
 (19 13)  (619 301)  (619 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_18

 (14 0)  (668 288)  (668 288)  routing T_13_18.sp4_v_b_0 <X> T_13_18.lc_trk_g0_0
 (16 1)  (670 289)  (670 289)  routing T_13_18.sp4_v_b_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (14 2)  (668 290)  (668 290)  routing T_13_18.sp4_v_t_1 <X> T_13_18.lc_trk_g0_4
 (16 2)  (670 290)  (670 290)  routing T_13_18.sp4_v_b_13 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 290)  (672 290)  routing T_13_18.sp4_v_b_13 <X> T_13_18.lc_trk_g0_5
 (14 3)  (668 291)  (668 291)  routing T_13_18.sp4_v_t_1 <X> T_13_18.lc_trk_g0_4
 (16 3)  (670 291)  (670 291)  routing T_13_18.sp4_v_t_1 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (672 291)  (672 291)  routing T_13_18.sp4_v_b_13 <X> T_13_18.lc_trk_g0_5
 (13 4)  (667 292)  (667 292)  routing T_13_18.sp4_v_t_40 <X> T_13_18.sp4_v_b_5
 (25 4)  (679 292)  (679 292)  routing T_13_18.sp4_v_b_10 <X> T_13_18.lc_trk_g1_2
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (40 4)  (694 292)  (694 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 293)  (677 293)  routing T_13_18.sp4_v_b_10 <X> T_13_18.lc_trk_g1_2
 (25 5)  (679 293)  (679 293)  routing T_13_18.sp4_v_b_10 <X> T_13_18.lc_trk_g1_2
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (14 8)  (668 296)  (668 296)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (21 8)  (675 296)  (675 296)  routing T_13_18.bnl_op_3 <X> T_13_18.lc_trk_g2_3
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (681 296)  (681 296)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (15 9)  (669 297)  (669 297)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (675 297)  (675 297)  routing T_13_18.bnl_op_3 <X> T_13_18.lc_trk_g2_3
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (40 10)  (694 298)  (694 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 14)  (675 302)  (675 302)  routing T_13_18.bnl_op_7 <X> T_13_18.lc_trk_g3_7
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (679 302)  (679 302)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (21 15)  (675 303)  (675 303)  routing T_13_18.bnl_op_7 <X> T_13_18.lc_trk_g3_7
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (25 15)  (679 303)  (679 303)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6


LogicTile_14_18

 (3 1)  (711 289)  (711 289)  routing T_14_18.sp12_h_l_23 <X> T_14_18.sp12_v_b_0


LogicTile_15_18

 (8 9)  (770 297)  (770 297)  routing T_15_18.sp4_h_r_7 <X> T_15_18.sp4_v_b_7


LogicTile_16_18

 (2 4)  (818 292)  (818 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 5)  (819 293)  (819 293)  routing T_16_18.sp12_h_l_23 <X> T_16_18.sp12_h_r_0
 (5 11)  (821 299)  (821 299)  routing T_16_18.sp4_h_l_43 <X> T_16_18.sp4_v_t_43


LogicTile_17_18

 (6 8)  (880 296)  (880 296)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_b_6


LogicTile_18_18

 (19 2)  (947 290)  (947 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 8)  (947 296)  (947 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 13)  (947 301)  (947 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_18

 (11 8)  (993 296)  (993 296)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_v_b_8


LogicTile_20_18

 (3 2)  (1039 290)  (1039 290)  routing T_20_18.sp12_h_r_0 <X> T_20_18.sp12_h_l_23
 (3 3)  (1039 291)  (1039 291)  routing T_20_18.sp12_h_r_0 <X> T_20_18.sp12_h_l_23
 (19 15)  (1055 303)  (1055 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_24_18

 (3 2)  (1255 290)  (1255 290)  routing T_24_18.sp12_v_t_23 <X> T_24_18.sp12_h_l_23


LogicTile_28_18

 (3 1)  (1459 289)  (1459 289)  routing T_28_18.sp12_h_l_23 <X> T_28_18.sp12_v_b_0


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


LogicTile_32_18

 (3 2)  (1675 290)  (1675 290)  routing T_32_18.sp12_v_t_23 <X> T_32_18.sp12_h_l_23


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (8 6)  (188 278)  (188 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (9 6)  (189 278)  (189 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (10 6)  (190 278)  (190 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41


LogicTile_6_17

 (4 5)  (292 277)  (292 277)  routing T_6_17.sp4_v_t_47 <X> T_6_17.sp4_h_r_3


LogicTile_7_17

 (4 1)  (346 273)  (346 273)  routing T_7_17.sp4_v_t_42 <X> T_7_17.sp4_h_r_0


LogicTile_9_17

 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (439 274)  (439 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (442 274)  (442 274)  routing T_9_17.sp4_h_r_6 <X> T_9_17.sp4_v_t_37
 (6 2)  (444 274)  (444 274)  routing T_9_17.sp4_h_r_6 <X> T_9_17.sp4_v_t_37
 (5 3)  (443 275)  (443 275)  routing T_9_17.sp4_h_r_6 <X> T_9_17.sp4_v_t_37
 (11 12)  (449 284)  (449 284)  routing T_9_17.sp4_h_r_6 <X> T_9_17.sp4_v_b_11
 (31 12)  (469 284)  (469 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 284)  (471 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 284)  (472 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 284)  (474 284)  LC_6 Logic Functioning bit
 (37 12)  (475 284)  (475 284)  LC_6 Logic Functioning bit
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (39 12)  (477 284)  (477 284)  LC_6 Logic Functioning bit
 (45 12)  (483 284)  (483 284)  LC_6 Logic Functioning bit
 (31 13)  (469 285)  (469 285)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 285)  (474 285)  LC_6 Logic Functioning bit
 (37 13)  (475 285)  (475 285)  LC_6 Logic Functioning bit
 (38 13)  (476 285)  (476 285)  LC_6 Logic Functioning bit
 (39 13)  (477 285)  (477 285)  LC_6 Logic Functioning bit
 (44 13)  (482 285)  (482 285)  LC_6 Logic Functioning bit
 (53 13)  (491 285)  (491 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (438 286)  (438 286)  routing T_9_17.glb_netwk_4 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 286)  (439 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (463 286)  (463 286)  routing T_9_17.sp4_h_r_38 <X> T_9_17.lc_trk_g3_6
 (22 15)  (460 287)  (460 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (461 287)  (461 287)  routing T_9_17.sp4_h_r_38 <X> T_9_17.lc_trk_g3_6
 (24 15)  (462 287)  (462 287)  routing T_9_17.sp4_h_r_38 <X> T_9_17.lc_trk_g3_6


LogicTile_10_17

 (22 0)  (514 272)  (514 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (3 1)  (495 273)  (495 273)  routing T_10_17.sp12_h_l_23 <X> T_10_17.sp12_v_b_0
 (22 1)  (514 273)  (514 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (15 2)  (507 274)  (507 274)  routing T_10_17.sp4_v_b_21 <X> T_10_17.lc_trk_g0_5
 (16 2)  (508 274)  (508 274)  routing T_10_17.sp4_v_b_21 <X> T_10_17.lc_trk_g0_5
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (514 274)  (514 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (515 274)  (515 274)  routing T_10_17.sp4_v_b_23 <X> T_10_17.lc_trk_g0_7
 (24 2)  (516 274)  (516 274)  routing T_10_17.sp4_v_b_23 <X> T_10_17.lc_trk_g0_7
 (15 3)  (507 275)  (507 275)  routing T_10_17.bot_op_4 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 276)  (522 276)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 276)  (525 276)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 276)  (526 276)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (40 4)  (532 276)  (532 276)  LC_2 Logic Functioning bit
 (41 4)  (533 276)  (533 276)  LC_2 Logic Functioning bit
 (42 4)  (534 276)  (534 276)  LC_2 Logic Functioning bit
 (43 4)  (535 276)  (535 276)  LC_2 Logic Functioning bit
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 277)  (520 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (41 5)  (533 277)  (533 277)  LC_2 Logic Functioning bit
 (43 5)  (535 277)  (535 277)  LC_2 Logic Functioning bit
 (14 6)  (506 278)  (506 278)  routing T_10_17.sp4_v_t_1 <X> T_10_17.lc_trk_g1_4
 (15 6)  (507 278)  (507 278)  routing T_10_17.sp4_h_r_13 <X> T_10_17.lc_trk_g1_5
 (16 6)  (508 278)  (508 278)  routing T_10_17.sp4_h_r_13 <X> T_10_17.lc_trk_g1_5
 (17 6)  (509 278)  (509 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (510 278)  (510 278)  routing T_10_17.sp4_h_r_13 <X> T_10_17.lc_trk_g1_5
 (26 6)  (518 278)  (518 278)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 278)  (526 278)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 278)  (527 278)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_3
 (40 6)  (532 278)  (532 278)  LC_3 Logic Functioning bit
 (51 6)  (543 278)  (543 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (506 279)  (506 279)  routing T_10_17.sp4_v_t_1 <X> T_10_17.lc_trk_g1_4
 (16 7)  (508 279)  (508 279)  routing T_10_17.sp4_v_t_1 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (28 7)  (520 279)  (520 279)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 279)  (522 279)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 279)  (523 279)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 279)  (524 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (525 279)  (525 279)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_3
 (34 7)  (526 279)  (526 279)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_3
 (40 7)  (532 279)  (532 279)  LC_3 Logic Functioning bit
 (41 7)  (533 279)  (533 279)  LC_3 Logic Functioning bit
 (21 8)  (513 280)  (513 280)  routing T_10_17.bnl_op_3 <X> T_10_17.lc_trk_g2_3
 (22 8)  (514 280)  (514 280)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (517 280)  (517 280)  routing T_10_17.sp4_v_b_26 <X> T_10_17.lc_trk_g2_2
 (26 8)  (518 280)  (518 280)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 280)  (520 280)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (38 8)  (530 280)  (530 280)  LC_4 Logic Functioning bit
 (40 8)  (532 280)  (532 280)  LC_4 Logic Functioning bit
 (41 8)  (533 280)  (533 280)  LC_4 Logic Functioning bit
 (42 8)  (534 280)  (534 280)  LC_4 Logic Functioning bit
 (43 8)  (535 280)  (535 280)  LC_4 Logic Functioning bit
 (16 9)  (508 281)  (508 281)  routing T_10_17.sp12_v_b_8 <X> T_10_17.lc_trk_g2_0
 (17 9)  (509 281)  (509 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (513 281)  (513 281)  routing T_10_17.bnl_op_3 <X> T_10_17.lc_trk_g2_3
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (515 281)  (515 281)  routing T_10_17.sp4_v_b_26 <X> T_10_17.lc_trk_g2_2
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 281)  (522 281)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 281)  (523 281)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 281)  (524 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (525 281)  (525 281)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.input_2_4
 (34 9)  (526 281)  (526 281)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.input_2_4
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (40 9)  (532 281)  (532 281)  LC_4 Logic Functioning bit
 (41 9)  (533 281)  (533 281)  LC_4 Logic Functioning bit
 (42 9)  (534 281)  (534 281)  LC_4 Logic Functioning bit
 (15 10)  (507 282)  (507 282)  routing T_10_17.sp4_h_l_24 <X> T_10_17.lc_trk_g2_5
 (16 10)  (508 282)  (508 282)  routing T_10_17.sp4_h_l_24 <X> T_10_17.lc_trk_g2_5
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (510 282)  (510 282)  routing T_10_17.sp4_h_l_24 <X> T_10_17.lc_trk_g2_5
 (26 10)  (518 282)  (518 282)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 282)  (520 282)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 282)  (523 282)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 282)  (526 282)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 282)  (530 282)  LC_5 Logic Functioning bit
 (41 10)  (533 282)  (533 282)  LC_5 Logic Functioning bit
 (27 11)  (519 283)  (519 283)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 283)  (524 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (527 283)  (527 283)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.input_2_5
 (41 11)  (533 283)  (533 283)  LC_5 Logic Functioning bit
 (46 11)  (538 283)  (538 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (506 284)  (506 284)  routing T_10_17.bnl_op_0 <X> T_10_17.lc_trk_g3_0
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.bnl_op_1 <X> T_10_17.lc_trk_g3_1
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (516 284)  (516 284)  routing T_10_17.tnr_op_3 <X> T_10_17.lc_trk_g3_3
 (14 13)  (506 285)  (506 285)  routing T_10_17.bnl_op_0 <X> T_10_17.lc_trk_g3_0
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (510 285)  (510 285)  routing T_10_17.bnl_op_1 <X> T_10_17.lc_trk_g3_1
 (15 15)  (507 287)  (507 287)  routing T_10_17.tnr_op_4 <X> T_10_17.lc_trk_g3_4
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_11_17

 (12 0)  (558 272)  (558 272)  routing T_11_17.sp4_v_b_8 <X> T_11_17.sp4_h_r_2
 (8 1)  (554 273)  (554 273)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_b_1
 (11 1)  (557 273)  (557 273)  routing T_11_17.sp4_v_b_8 <X> T_11_17.sp4_h_r_2
 (13 1)  (559 273)  (559 273)  routing T_11_17.sp4_v_b_8 <X> T_11_17.sp4_h_r_2
 (14 2)  (560 274)  (560 274)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g0_4
 (15 2)  (561 274)  (561 274)  routing T_11_17.sp4_v_b_21 <X> T_11_17.lc_trk_g0_5
 (16 2)  (562 274)  (562 274)  routing T_11_17.sp4_v_b_21 <X> T_11_17.lc_trk_g0_5
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (5 3)  (551 275)  (551 275)  routing T_11_17.sp4_h_l_37 <X> T_11_17.sp4_v_t_37
 (15 3)  (561 275)  (561 275)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g0_4
 (16 3)  (562 275)  (562 275)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (25 4)  (571 276)  (571 276)  routing T_11_17.sp4_h_r_10 <X> T_11_17.lc_trk_g1_2
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 276)  (576 276)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 276)  (577 276)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (40 4)  (586 276)  (586 276)  LC_2 Logic Functioning bit
 (42 4)  (588 276)  (588 276)  LC_2 Logic Functioning bit
 (5 5)  (551 277)  (551 277)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_v_b_3
 (8 5)  (554 277)  (554 277)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_v_b_4
 (10 5)  (556 277)  (556 277)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_v_b_4
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (569 277)  (569 277)  routing T_11_17.sp4_h_r_10 <X> T_11_17.lc_trk_g1_2
 (24 5)  (570 277)  (570 277)  routing T_11_17.sp4_h_r_10 <X> T_11_17.lc_trk_g1_2
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (42 5)  (588 277)  (588 277)  LC_2 Logic Functioning bit
 (14 6)  (560 278)  (560 278)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g1_4
 (15 6)  (561 278)  (561 278)  routing T_11_17.sp4_h_r_21 <X> T_11_17.lc_trk_g1_5
 (16 6)  (562 278)  (562 278)  routing T_11_17.sp4_h_r_21 <X> T_11_17.lc_trk_g1_5
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (564 278)  (564 278)  routing T_11_17.sp4_h_r_21 <X> T_11_17.lc_trk_g1_5
 (25 6)  (571 278)  (571 278)  routing T_11_17.sp4_v_t_3 <X> T_11_17.lc_trk_g1_6
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 278)  (574 278)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 278)  (580 278)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (50 6)  (596 278)  (596 278)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (561 279)  (561 279)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g1_4
 (16 7)  (562 279)  (562 279)  routing T_11_17.sp4_h_l_1 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (564 279)  (564 279)  routing T_11_17.sp4_h_r_21 <X> T_11_17.lc_trk_g1_5
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 279)  (569 279)  routing T_11_17.sp4_v_t_3 <X> T_11_17.lc_trk_g1_6
 (25 7)  (571 279)  (571 279)  routing T_11_17.sp4_v_t_3 <X> T_11_17.lc_trk_g1_6
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 279)  (574 279)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 10)  (573 282)  (573 282)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 282)  (574 282)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (27 11)  (573 283)  (573 283)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 283)  (574 283)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (38 11)  (584 283)  (584 283)  LC_5 Logic Functioning bit
 (40 11)  (586 283)  (586 283)  LC_5 Logic Functioning bit
 (42 11)  (588 283)  (588 283)  LC_5 Logic Functioning bit
 (16 12)  (562 284)  (562 284)  routing T_11_17.sp4_v_b_33 <X> T_11_17.lc_trk_g3_1
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 284)  (564 284)  routing T_11_17.sp4_v_b_33 <X> T_11_17.lc_trk_g3_1
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (50 12)  (596 284)  (596 284)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (561 285)  (561 285)  routing T_11_17.sp4_v_t_29 <X> T_11_17.lc_trk_g3_0
 (16 13)  (562 285)  (562 285)  routing T_11_17.sp4_v_t_29 <X> T_11_17.lc_trk_g3_0
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (564 285)  (564 285)  routing T_11_17.sp4_v_b_33 <X> T_11_17.lc_trk_g3_1
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 285)  (582 285)  LC_6 Logic Functioning bit
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (42 13)  (588 285)  (588 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (52 13)  (598 285)  (598 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (550 286)  (550 286)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_v_t_44
 (6 14)  (552 286)  (552 286)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_v_t_44
 (5 15)  (551 287)  (551 287)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_v_t_44


LogicTile_12_17

 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (625 272)  (625 272)  routing T_12_17.lft_op_2 <X> T_12_17.lc_trk_g0_2
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 273)  (624 273)  routing T_12_17.lft_op_2 <X> T_12_17.lc_trk_g0_2
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 274)  (614 274)  routing T_12_17.sp4_v_t_1 <X> T_12_17.lc_trk_g0_4
 (21 2)  (621 274)  (621 274)  routing T_12_17.sp4_v_b_7 <X> T_12_17.lc_trk_g0_7
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (623 274)  (623 274)  routing T_12_17.sp4_v_b_7 <X> T_12_17.lc_trk_g0_7
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (14 3)  (614 275)  (614 275)  routing T_12_17.sp4_v_t_1 <X> T_12_17.lc_trk_g0_4
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp4_v_t_1 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (40 3)  (640 275)  (640 275)  LC_1 Logic Functioning bit
 (0 4)  (600 276)  (600 276)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 4)  (601 276)  (601 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (621 276)  (621 276)  routing T_12_17.sp4_v_b_11 <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (623 276)  (623 276)  routing T_12_17.sp4_v_b_11 <X> T_12_17.lc_trk_g1_3
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (0 5)  (600 277)  (600 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 5)  (601 277)  (601 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (21 5)  (621 277)  (621 277)  routing T_12_17.sp4_v_b_11 <X> T_12_17.lc_trk_g1_3
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (634 277)  (634 277)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.input_2_2
 (35 5)  (635 277)  (635 277)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.input_2_2
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (14 6)  (614 278)  (614 278)  routing T_12_17.sp4_v_t_1 <X> T_12_17.lc_trk_g1_4
 (19 6)  (619 278)  (619 278)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (621 278)  (621 278)  routing T_12_17.sp4_v_b_15 <X> T_12_17.lc_trk_g1_7
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (623 278)  (623 278)  routing T_12_17.sp4_v_b_15 <X> T_12_17.lc_trk_g1_7
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (14 7)  (614 279)  (614 279)  routing T_12_17.sp4_v_t_1 <X> T_12_17.lc_trk_g1_4
 (16 7)  (616 279)  (616 279)  routing T_12_17.sp4_v_t_1 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (621 279)  (621 279)  routing T_12_17.sp4_v_b_15 <X> T_12_17.lc_trk_g1_7
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 279)  (623 279)  routing T_12_17.sp4_v_b_22 <X> T_12_17.lc_trk_g1_6
 (24 7)  (624 279)  (624 279)  routing T_12_17.sp4_v_b_22 <X> T_12_17.lc_trk_g1_6
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 279)  (632 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 280)  (630 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (40 8)  (640 280)  (640 280)  LC_4 Logic Functioning bit
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (42 8)  (642 280)  (642 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (45 8)  (645 280)  (645 280)  LC_4 Logic Functioning bit
 (46 8)  (646 280)  (646 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (650 280)  (650 280)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (652 280)  (652 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (19 9)  (619 281)  (619 281)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (46 9)  (646 281)  (646 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 282)  (618 282)  routing T_12_17.bnl_op_5 <X> T_12_17.lc_trk_g2_5
 (26 10)  (626 282)  (626 282)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 282)  (630 282)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (37 10)  (637 282)  (637 282)  LC_5 Logic Functioning bit
 (38 10)  (638 282)  (638 282)  LC_5 Logic Functioning bit
 (42 10)  (642 282)  (642 282)  LC_5 Logic Functioning bit
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (618 283)  (618 283)  routing T_12_17.bnl_op_5 <X> T_12_17.lc_trk_g2_5
 (26 11)  (626 283)  (626 283)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 283)  (627 283)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 283)  (632 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (636 283)  (636 283)  LC_5 Logic Functioning bit
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (21 12)  (621 284)  (621 284)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 284)  (630 284)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 284)  (631 284)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 284)  (635 284)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_6
 (21 13)  (621 285)  (621 285)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 285)  (632 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (634 285)  (634 285)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_6
 (35 13)  (635 285)  (635 285)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_6
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (51 13)  (651 285)  (651 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (615 286)  (615 286)  routing T_12_17.tnr_op_5 <X> T_12_17.lc_trk_g3_5
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (38 14)  (638 286)  (638 286)  LC_7 Logic Functioning bit
 (19 15)  (619 287)  (619 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 287)  (636 287)  LC_7 Logic Functioning bit
 (38 15)  (638 287)  (638 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (6 0)  (660 272)  (660 272)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_v_b_0
 (11 0)  (665 272)  (665 272)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_v_b_2
 (15 0)  (669 272)  (669 272)  routing T_13_17.lft_op_1 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.lft_op_1 <X> T_13_17.lc_trk_g0_1
 (25 0)  (679 272)  (679 272)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g0_2
 (5 1)  (659 273)  (659 273)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_v_b_0
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g0_2
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 274)  (669 274)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (4 3)  (658 275)  (658 275)  routing T_13_17.sp4_v_b_7 <X> T_13_17.sp4_h_l_37
 (14 3)  (668 275)  (668 275)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g0_4
 (15 3)  (669 275)  (669 275)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (672 275)  (672 275)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g0_5
 (0 4)  (654 276)  (654 276)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 276)  (689 276)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_2
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (51 4)  (705 276)  (705 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (706 276)  (706 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (654 277)  (654 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_3
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g1_2
 (25 5)  (679 277)  (679 277)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g1_2
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (687 277)  (687 277)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_2
 (34 5)  (688 277)  (688 277)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_2
 (35 5)  (689 277)  (689 277)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_2
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (47 5)  (701 277)  (701 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (52 5)  (706 277)  (706 277)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (4 6)  (658 278)  (658 278)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (15 6)  (669 278)  (669 278)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g1_5
 (5 7)  (659 279)  (659 279)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (11 8)  (665 280)  (665 280)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_8
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_h_l_15 <X> T_13_17.lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.sp4_h_l_15 <X> T_13_17.lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.sp4_h_l_15 <X> T_13_17.lc_trk_g2_2
 (5 10)  (659 282)  (659 282)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_h_l_43
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (42 10)  (696 282)  (696 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (48 10)  (702 282)  (702 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (658 283)  (658 283)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_h_l_43
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 283)  (687 283)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_5
 (34 11)  (688 283)  (688 283)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_5
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (52 11)  (706 283)  (706 283)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (668 284)  (668 284)  routing T_13_17.sp4_v_b_24 <X> T_13_17.lc_trk_g3_0
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (52 12)  (706 284)  (706 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp4_v_b_24 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (675 285)  (675 285)  routing T_13_17.sp4_r_v_b_43 <X> T_13_17.lc_trk_g3_3
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (52 13)  (706 285)  (706 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (21 14)  (675 286)  (675 286)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 286)  (677 286)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g3_7
 (24 14)  (678 286)  (678 286)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g3_7
 (21 15)  (675 287)  (675 287)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g3_7


LogicTile_14_17

 (15 2)  (723 274)  (723 274)  routing T_14_17.sp4_h_r_5 <X> T_14_17.lc_trk_g0_5
 (16 2)  (724 274)  (724 274)  routing T_14_17.sp4_h_r_5 <X> T_14_17.lc_trk_g0_5
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (733 274)  (733 274)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (18 3)  (726 275)  (726 275)  routing T_14_17.sp4_h_r_5 <X> T_14_17.lc_trk_g0_5
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (25 4)  (733 276)  (733 276)  routing T_14_17.lft_op_2 <X> T_14_17.lc_trk_g1_2
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 276)  (743 276)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.input_2_2
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.lft_op_2 <X> T_14_17.lc_trk_g1_2
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (743 277)  (743 277)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.input_2_2
 (53 5)  (761 277)  (761 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (723 278)  (723 278)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g1_5
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 278)  (743 278)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_3
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (40 6)  (748 278)  (748 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (42 6)  (750 278)  (750 278)  LC_3 Logic Functioning bit
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 279)  (741 279)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_3
 (34 7)  (742 279)  (742 279)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_3
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (41 7)  (749 279)  (749 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (4 8)  (712 280)  (712 280)  routing T_14_17.sp4_h_l_37 <X> T_14_17.sp4_v_b_6
 (6 8)  (714 280)  (714 280)  routing T_14_17.sp4_h_l_37 <X> T_14_17.sp4_v_b_6
 (25 8)  (733 280)  (733 280)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g2_2
 (5 9)  (713 281)  (713 281)  routing T_14_17.sp4_h_l_37 <X> T_14_17.sp4_v_b_6
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g2_2
 (12 10)  (720 282)  (720 282)  routing T_14_17.sp4_v_b_8 <X> T_14_17.sp4_h_l_45
 (14 12)  (722 284)  (722 284)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g3_0
 (15 12)  (723 284)  (723 284)  routing T_14_17.rgt_op_1 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.rgt_op_1 <X> T_14_17.lc_trk_g3_1
 (15 13)  (723 285)  (723 285)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g3_0
 (16 13)  (724 285)  (724 285)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (14 14)  (722 286)  (722 286)  routing T_14_17.rgt_op_4 <X> T_14_17.lc_trk_g3_4
 (15 15)  (723 287)  (723 287)  routing T_14_17.rgt_op_4 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_17

 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (44 0)  (806 272)  (806 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (46 0)  (808 272)  (808 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (40 1)  (802 273)  (802 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (45 1)  (807 273)  (807 273)  LC_0 Logic Functioning bit
 (50 1)  (812 273)  (812 273)  Carry_In_Mux bit 

 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_3 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (770 274)  (770 274)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_h_l_36
 (10 2)  (772 274)  (772 274)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_h_l_36
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (44 2)  (806 274)  (806 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (0 3)  (762 275)  (762 275)  routing T_15_17.glb_netwk_3 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (40 3)  (802 275)  (802 275)  LC_1 Logic Functioning bit
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (43 3)  (805 275)  (805 275)  LC_1 Logic Functioning bit
 (45 3)  (807 275)  (807 275)  LC_1 Logic Functioning bit
 (14 4)  (776 276)  (776 276)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (21 4)  (783 276)  (783 276)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 276)  (787 276)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g1_2
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (44 4)  (806 276)  (806 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (14 5)  (776 277)  (776 277)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (15 5)  (777 277)  (777 277)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (16 5)  (778 277)  (778 277)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 277)  (802 277)  LC_2 Logic Functioning bit
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (43 5)  (805 277)  (805 277)  LC_2 Logic Functioning bit
 (45 5)  (807 277)  (807 277)  LC_2 Logic Functioning bit
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g1_5
 (21 6)  (783 278)  (783 278)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 278)  (787 278)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g1_6
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (37 6)  (799 278)  (799 278)  LC_3 Logic Functioning bit
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (44 6)  (806 278)  (806 278)  LC_3 Logic Functioning bit
 (45 6)  (807 278)  (807 278)  LC_3 Logic Functioning bit
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 279)  (802 279)  LC_3 Logic Functioning bit
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (43 7)  (805 279)  (805 279)  LC_3 Logic Functioning bit
 (45 7)  (807 279)  (807 279)  LC_3 Logic Functioning bit
 (51 7)  (813 279)  (813 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (38 8)  (800 280)  (800 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (44 8)  (806 280)  (806 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (40 9)  (802 281)  (802 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (45 9)  (807 281)  (807 281)  LC_4 Logic Functioning bit
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (37 10)  (799 282)  (799 282)  LC_5 Logic Functioning bit
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (44 10)  (806 282)  (806 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (40 11)  (802 283)  (802 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (43 11)  (805 283)  (805 283)  LC_5 Logic Functioning bit
 (45 11)  (807 283)  (807 283)  LC_5 Logic Functioning bit
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g3_1
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (37 12)  (799 284)  (799 284)  LC_6 Logic Functioning bit
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (44 12)  (806 284)  (806 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (10 13)  (772 285)  (772 285)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_b_10
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 285)  (802 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (45 13)  (807 285)  (807 285)  LC_6 Logic Functioning bit
 (0 14)  (762 286)  (762 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (770 286)  (770 286)  routing T_15_17.sp4_h_r_10 <X> T_15_17.sp4_h_l_47
 (14 14)  (776 286)  (776 286)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g3_4
 (16 14)  (778 286)  (778 286)  routing T_15_17.sp4_v_b_37 <X> T_15_17.lc_trk_g3_5
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 286)  (780 286)  routing T_15_17.sp4_v_b_37 <X> T_15_17.lc_trk_g3_5
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (39 14)  (801 286)  (801 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (51 14)  (813 286)  (813 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (762 287)  (762 287)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 287)  (780 287)  routing T_15_17.sp4_v_b_37 <X> T_15_17.lc_trk_g3_5
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit
 (45 15)  (807 287)  (807 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (2 0)  (818 272)  (818 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (13 8)  (829 280)  (829 280)  routing T_16_17.sp4_h_l_45 <X> T_16_17.sp4_v_b_8
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 280)  (856 280)  LC_4 Logic Functioning bit
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (42 8)  (858 280)  (858 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (47 8)  (863 280)  (863 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (867 280)  (867 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (819 281)  (819 281)  routing T_16_17.sp12_h_l_22 <X> T_16_17.sp12_v_b_1
 (12 9)  (828 281)  (828 281)  routing T_16_17.sp4_h_l_45 <X> T_16_17.sp4_v_b_8
 (40 9)  (856 281)  (856 281)  LC_4 Logic Functioning bit
 (41 9)  (857 281)  (857 281)  LC_4 Logic Functioning bit
 (42 9)  (858 281)  (858 281)  LC_4 Logic Functioning bit
 (43 9)  (859 281)  (859 281)  LC_4 Logic Functioning bit


LogicTile_17_17

 (0 0)  (874 272)  (874 272)  Negative Clock bit

 (15 0)  (889 272)  (889 272)  routing T_17_17.sp4_h_r_9 <X> T_17_17.lc_trk_g0_1
 (16 0)  (890 272)  (890 272)  routing T_17_17.sp4_h_r_9 <X> T_17_17.lc_trk_g0_1
 (17 0)  (891 272)  (891 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (892 272)  (892 272)  routing T_17_17.sp4_h_r_9 <X> T_17_17.lc_trk_g0_1
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 274)  (901 274)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (45 2)  (919 274)  (919 274)  LC_1 Logic Functioning bit
 (0 3)  (874 275)  (874 275)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 275)  (905 275)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (37 3)  (911 275)  (911 275)  LC_1 Logic Functioning bit
 (38 3)  (912 275)  (912 275)  LC_1 Logic Functioning bit
 (39 3)  (913 275)  (913 275)  LC_1 Logic Functioning bit
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (42 3)  (916 275)  (916 275)  LC_1 Logic Functioning bit
 (47 3)  (921 275)  (921 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (874 276)  (874 276)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (889 276)  (889 276)  routing T_17_17.sp4_h_r_1 <X> T_17_17.lc_trk_g1_1
 (16 4)  (890 276)  (890 276)  routing T_17_17.sp4_h_r_1 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (1 5)  (875 277)  (875 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (18 5)  (892 277)  (892 277)  routing T_17_17.sp4_h_r_1 <X> T_17_17.lc_trk_g1_1
 (6 8)  (880 280)  (880 280)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_b_6
 (25 8)  (899 280)  (899 280)  routing T_17_17.bnl_op_2 <X> T_17_17.lc_trk_g2_2
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 280)  (905 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 280)  (907 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 280)  (910 280)  LC_4 Logic Functioning bit
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (38 8)  (912 280)  (912 280)  LC_4 Logic Functioning bit
 (39 8)  (913 280)  (913 280)  LC_4 Logic Functioning bit
 (41 8)  (915 280)  (915 280)  LC_4 Logic Functioning bit
 (43 8)  (917 280)  (917 280)  LC_4 Logic Functioning bit
 (45 8)  (919 280)  (919 280)  LC_4 Logic Functioning bit
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (899 281)  (899 281)  routing T_17_17.bnl_op_2 <X> T_17_17.lc_trk_g2_2
 (27 9)  (901 281)  (901 281)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (38 9)  (912 281)  (912 281)  LC_4 Logic Functioning bit
 (51 9)  (925 281)  (925 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (11 10)  (885 282)  (885 282)  routing T_17_17.sp4_h_l_38 <X> T_17_17.sp4_v_t_45
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 286)  (888 286)  routing T_17_17.sp4_v_b_36 <X> T_17_17.lc_trk_g3_4
 (4 15)  (878 287)  (878 287)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_44
 (6 15)  (880 287)  (880 287)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_44
 (14 15)  (888 287)  (888 287)  routing T_17_17.sp4_v_b_36 <X> T_17_17.lc_trk_g3_4
 (16 15)  (890 287)  (890 287)  routing T_17_17.sp4_v_b_36 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_18_17

 (19 13)  (947 285)  (947 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_17

 (5 5)  (987 277)  (987 277)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_b_3
 (6 12)  (988 284)  (988 284)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9
 (5 13)  (987 285)  (987 285)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9


LogicTile_20_17

 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_17

 (5 14)  (1095 286)  (1095 286)  routing T_21_17.sp4_v_t_38 <X> T_21_17.sp4_h_l_44
 (4 15)  (1094 287)  (1094 287)  routing T_21_17.sp4_v_t_38 <X> T_21_17.sp4_h_l_44
 (6 15)  (1096 287)  (1096 287)  routing T_21_17.sp4_v_t_38 <X> T_21_17.sp4_h_l_44


LogicTile_22_17

 (3 2)  (1147 274)  (1147 274)  routing T_22_17.sp12_v_t_23 <X> T_22_17.sp12_h_l_23


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (6 0)  (11 256)  (11 256)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g0_1
 (7 0)  (10 256)  (10 256)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 256)  (9 256)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g0_1
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (8 1)  (9 257)  (9 257)  routing T_0_16.span4_horz_9 <X> T_0_16.lc_trk_g0_1
 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (4 15)  (184 271)  (184 271)  routing T_4_16.sp4_h_r_1 <X> T_4_16.sp4_h_l_44
 (6 15)  (186 271)  (186 271)  routing T_4_16.sp4_h_r_1 <X> T_4_16.sp4_h_l_44


LogicTile_6_16

 (11 6)  (299 262)  (299 262)  routing T_6_16.sp4_h_r_11 <X> T_6_16.sp4_v_t_40
 (13 6)  (301 262)  (301 262)  routing T_6_16.sp4_h_r_11 <X> T_6_16.sp4_v_t_40
 (12 7)  (300 263)  (300 263)  routing T_6_16.sp4_h_r_11 <X> T_6_16.sp4_v_t_40


LogicTile_7_16

 (12 0)  (354 256)  (354 256)  routing T_7_16.sp4_v_b_8 <X> T_7_16.sp4_h_r_2
 (11 1)  (353 257)  (353 257)  routing T_7_16.sp4_v_b_8 <X> T_7_16.sp4_h_r_2
 (13 1)  (355 257)  (355 257)  routing T_7_16.sp4_v_b_8 <X> T_7_16.sp4_h_r_2


RAM_Tile_8_16

 (8 2)  (404 258)  (404 258)  routing T_8_16.sp4_h_r_5 <X> T_8_16.sp4_h_l_36
 (10 2)  (406 258)  (406 258)  routing T_8_16.sp4_h_r_5 <X> T_8_16.sp4_h_l_36
 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0


LogicTile_9_16

 (26 0)  (464 256)  (464 256)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (41 0)  (479 256)  (479 256)  LC_0 Logic Functioning bit
 (43 0)  (481 256)  (481 256)  LC_0 Logic Functioning bit
 (45 0)  (483 256)  (483 256)  LC_0 Logic Functioning bit
 (27 1)  (465 257)  (465 257)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (475 257)  (475 257)  LC_0 Logic Functioning bit
 (39 1)  (477 257)  (477 257)  LC_0 Logic Functioning bit
 (40 1)  (478 257)  (478 257)  LC_0 Logic Functioning bit
 (42 1)  (480 257)  (480 257)  LC_0 Logic Functioning bit
 (44 1)  (482 257)  (482 257)  LC_0 Logic Functioning bit
 (0 2)  (438 258)  (438 258)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (1 2)  (439 258)  (439 258)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 258)  (472 258)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 258)  (474 258)  LC_1 Logic Functioning bit
 (37 2)  (475 258)  (475 258)  LC_1 Logic Functioning bit
 (38 2)  (476 258)  (476 258)  LC_1 Logic Functioning bit
 (39 2)  (477 258)  (477 258)  LC_1 Logic Functioning bit
 (45 2)  (483 258)  (483 258)  LC_1 Logic Functioning bit
 (31 3)  (469 259)  (469 259)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 259)  (474 259)  LC_1 Logic Functioning bit
 (37 3)  (475 259)  (475 259)  LC_1 Logic Functioning bit
 (38 3)  (476 259)  (476 259)  LC_1 Logic Functioning bit
 (39 3)  (477 259)  (477 259)  LC_1 Logic Functioning bit
 (44 3)  (482 259)  (482 259)  LC_1 Logic Functioning bit
 (21 4)  (459 260)  (459 260)  routing T_9_16.wire_logic_cluster/lc_3/out <X> T_9_16.lc_trk_g1_3
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 6)  (452 262)  (452 262)  routing T_9_16.wire_logic_cluster/lc_4/out <X> T_9_16.lc_trk_g1_4
 (15 6)  (453 262)  (453 262)  routing T_9_16.sp4_v_b_21 <X> T_9_16.lc_trk_g1_5
 (16 6)  (454 262)  (454 262)  routing T_9_16.sp4_v_b_21 <X> T_9_16.lc_trk_g1_5
 (17 6)  (455 262)  (455 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (464 262)  (464 262)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (38 6)  (476 262)  (476 262)  LC_3 Logic Functioning bit
 (41 6)  (479 262)  (479 262)  LC_3 Logic Functioning bit
 (43 6)  (481 262)  (481 262)  LC_3 Logic Functioning bit
 (45 6)  (483 262)  (483 262)  LC_3 Logic Functioning bit
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (465 263)  (465 263)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 263)  (466 263)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (39 7)  (477 263)  (477 263)  LC_3 Logic Functioning bit
 (40 7)  (478 263)  (478 263)  LC_3 Logic Functioning bit
 (42 7)  (480 263)  (480 263)  LC_3 Logic Functioning bit
 (44 7)  (482 263)  (482 263)  LC_3 Logic Functioning bit
 (14 8)  (452 264)  (452 264)  routing T_9_16.wire_logic_cluster/lc_0/out <X> T_9_16.lc_trk_g2_0
 (15 8)  (453 264)  (453 264)  routing T_9_16.sp4_v_t_28 <X> T_9_16.lc_trk_g2_1
 (16 8)  (454 264)  (454 264)  routing T_9_16.sp4_v_t_28 <X> T_9_16.lc_trk_g2_1
 (17 8)  (455 264)  (455 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (464 264)  (464 264)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 264)  (465 264)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 264)  (468 264)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 264)  (471 264)  routing T_9_16.lc_trk_g2_1 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (39 8)  (477 264)  (477 264)  LC_4 Logic Functioning bit
 (40 8)  (478 264)  (478 264)  LC_4 Logic Functioning bit
 (41 8)  (479 264)  (479 264)  LC_4 Logic Functioning bit
 (43 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (45 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 265)  (461 265)  routing T_9_16.sp4_h_l_15 <X> T_9_16.lc_trk_g2_2
 (24 9)  (462 265)  (462 265)  routing T_9_16.sp4_h_l_15 <X> T_9_16.lc_trk_g2_2
 (25 9)  (463 265)  (463 265)  routing T_9_16.sp4_h_l_15 <X> T_9_16.lc_trk_g2_2
 (28 9)  (466 265)  (466 265)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 265)  (470 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (471 265)  (471 265)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.input_2_4
 (35 9)  (473 265)  (473 265)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.input_2_4
 (38 9)  (476 265)  (476 265)  LC_4 Logic Functioning bit
 (41 9)  (479 265)  (479 265)  LC_4 Logic Functioning bit
 (43 9)  (481 265)  (481 265)  LC_4 Logic Functioning bit
 (48 9)  (486 265)  (486 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (32 10)  (470 266)  (470 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 266)  (471 266)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 266)  (474 266)  LC_5 Logic Functioning bit
 (37 10)  (475 266)  (475 266)  LC_5 Logic Functioning bit
 (38 10)  (476 266)  (476 266)  LC_5 Logic Functioning bit
 (39 10)  (477 266)  (477 266)  LC_5 Logic Functioning bit
 (45 10)  (483 266)  (483 266)  LC_5 Logic Functioning bit
 (14 11)  (452 267)  (452 267)  routing T_9_16.sp4_r_v_b_36 <X> T_9_16.lc_trk_g2_4
 (17 11)  (455 267)  (455 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (36 11)  (474 267)  (474 267)  LC_5 Logic Functioning bit
 (37 11)  (475 267)  (475 267)  LC_5 Logic Functioning bit
 (38 11)  (476 267)  (476 267)  LC_5 Logic Functioning bit
 (39 11)  (477 267)  (477 267)  LC_5 Logic Functioning bit
 (44 11)  (482 267)  (482 267)  LC_5 Logic Functioning bit
 (0 14)  (438 270)  (438 270)  routing T_9_16.glb_netwk_4 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 270)  (439 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 15)  (453 271)  (453 271)  routing T_9_16.sp4_v_t_33 <X> T_9_16.lc_trk_g3_4
 (16 15)  (454 271)  (454 271)  routing T_9_16.sp4_v_t_33 <X> T_9_16.lc_trk_g3_4
 (17 15)  (455 271)  (455 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_10_16

 (15 0)  (507 256)  (507 256)  routing T_10_16.lft_op_1 <X> T_10_16.lc_trk_g0_1
 (17 0)  (509 256)  (509 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (510 256)  (510 256)  routing T_10_16.lft_op_1 <X> T_10_16.lc_trk_g0_1
 (21 0)  (513 256)  (513 256)  routing T_10_16.lft_op_3 <X> T_10_16.lc_trk_g0_3
 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (516 256)  (516 256)  routing T_10_16.lft_op_3 <X> T_10_16.lc_trk_g0_3
 (26 0)  (518 256)  (518 256)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 256)  (520 256)  routing T_10_16.lc_trk_g2_1 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (45 0)  (537 256)  (537 256)  LC_0 Logic Functioning bit
 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (516 257)  (516 257)  routing T_10_16.bot_op_2 <X> T_10_16.lc_trk_g0_2
 (26 1)  (518 257)  (518 257)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 257)  (519 257)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 257)  (523 257)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 257)  (524 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (525 257)  (525 257)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.input_2_0
 (35 1)  (527 257)  (527 257)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.input_2_0
 (38 1)  (530 257)  (530 257)  LC_0 Logic Functioning bit
 (41 1)  (533 257)  (533 257)  LC_0 Logic Functioning bit
 (43 1)  (535 257)  (535 257)  LC_0 Logic Functioning bit
 (48 1)  (540 257)  (540 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (514 258)  (514 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 258)  (522 258)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 258)  (529 258)  LC_1 Logic Functioning bit
 (38 2)  (530 258)  (530 258)  LC_1 Logic Functioning bit
 (39 2)  (531 258)  (531 258)  LC_1 Logic Functioning bit
 (40 2)  (532 258)  (532 258)  LC_1 Logic Functioning bit
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (42 2)  (534 258)  (534 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (22 3)  (514 259)  (514 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (515 259)  (515 259)  routing T_10_16.sp4_v_b_22 <X> T_10_16.lc_trk_g0_6
 (24 3)  (516 259)  (516 259)  routing T_10_16.sp4_v_b_22 <X> T_10_16.lc_trk_g0_6
 (27 3)  (519 259)  (519 259)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 259)  (524 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (525 259)  (525 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_1
 (34 3)  (526 259)  (526 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_1
 (35 3)  (527 259)  (527 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_1
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (38 3)  (530 259)  (530 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (40 3)  (532 259)  (532 259)  LC_1 Logic Functioning bit
 (41 3)  (533 259)  (533 259)  LC_1 Logic Functioning bit
 (42 3)  (534 259)  (534 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (14 4)  (506 260)  (506 260)  routing T_10_16.lft_op_0 <X> T_10_16.lc_trk_g1_0
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (37 4)  (529 260)  (529 260)  LC_2 Logic Functioning bit
 (39 4)  (531 260)  (531 260)  LC_2 Logic Functioning bit
 (40 4)  (532 260)  (532 260)  LC_2 Logic Functioning bit
 (41 4)  (533 260)  (533 260)  LC_2 Logic Functioning bit
 (42 4)  (534 260)  (534 260)  LC_2 Logic Functioning bit
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (50 4)  (542 260)  (542 260)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (507 261)  (507 261)  routing T_10_16.lft_op_0 <X> T_10_16.lc_trk_g1_0
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 261)  (528 261)  LC_2 Logic Functioning bit
 (37 5)  (529 261)  (529 261)  LC_2 Logic Functioning bit
 (39 5)  (531 261)  (531 261)  LC_2 Logic Functioning bit
 (40 5)  (532 261)  (532 261)  LC_2 Logic Functioning bit
 (41 5)  (533 261)  (533 261)  LC_2 Logic Functioning bit
 (42 5)  (534 261)  (534 261)  LC_2 Logic Functioning bit
 (43 5)  (535 261)  (535 261)  LC_2 Logic Functioning bit
 (15 6)  (507 262)  (507 262)  routing T_10_16.lft_op_5 <X> T_10_16.lc_trk_g1_5
 (17 6)  (509 262)  (509 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (510 262)  (510 262)  routing T_10_16.lft_op_5 <X> T_10_16.lc_trk_g1_5
 (21 6)  (513 262)  (513 262)  routing T_10_16.wire_logic_cluster/lc_7/out <X> T_10_16.lc_trk_g1_7
 (22 6)  (514 262)  (514 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (520 262)  (520 262)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 262)  (522 262)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 262)  (525 262)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 262)  (526 262)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 262)  (528 262)  LC_3 Logic Functioning bit
 (43 6)  (535 262)  (535 262)  LC_3 Logic Functioning bit
 (45 6)  (537 262)  (537 262)  LC_3 Logic Functioning bit
 (50 6)  (542 262)  (542 262)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (518 263)  (518 263)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 263)  (520 263)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 263)  (523 263)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (43 7)  (535 263)  (535 263)  LC_3 Logic Functioning bit
 (48 7)  (540 263)  (540 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (12 8)  (504 264)  (504 264)  routing T_10_16.sp4_v_t_45 <X> T_10_16.sp4_h_r_8
 (14 8)  (506 264)  (506 264)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g2_0
 (17 8)  (509 264)  (509 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (510 264)  (510 264)  routing T_10_16.bnl_op_1 <X> T_10_16.lc_trk_g2_1
 (21 8)  (513 264)  (513 264)  routing T_10_16.wire_logic_cluster/lc_3/out <X> T_10_16.lc_trk_g2_3
 (22 8)  (514 264)  (514 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (517 264)  (517 264)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g2_2
 (26 8)  (518 264)  (518 264)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 264)  (520 264)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 264)  (526 264)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (39 8)  (531 264)  (531 264)  LC_4 Logic Functioning bit
 (41 8)  (533 264)  (533 264)  LC_4 Logic Functioning bit
 (43 8)  (535 264)  (535 264)  LC_4 Logic Functioning bit
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (510 265)  (510 265)  routing T_10_16.bnl_op_1 <X> T_10_16.lc_trk_g2_1
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (519 265)  (519 265)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 265)  (522 265)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (38 9)  (530 265)  (530 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (40 9)  (532 265)  (532 265)  LC_4 Logic Functioning bit
 (41 9)  (533 265)  (533 265)  LC_4 Logic Functioning bit
 (42 9)  (534 265)  (534 265)  LC_4 Logic Functioning bit
 (43 9)  (535 265)  (535 265)  LC_4 Logic Functioning bit
 (21 10)  (513 266)  (513 266)  routing T_10_16.sp4_v_t_26 <X> T_10_16.lc_trk_g2_7
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (515 266)  (515 266)  routing T_10_16.sp4_v_t_26 <X> T_10_16.lc_trk_g2_7
 (26 10)  (518 266)  (518 266)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 266)  (519 266)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 266)  (520 266)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 266)  (528 266)  LC_5 Logic Functioning bit
 (38 10)  (530 266)  (530 266)  LC_5 Logic Functioning bit
 (41 10)  (533 266)  (533 266)  LC_5 Logic Functioning bit
 (43 10)  (535 266)  (535 266)  LC_5 Logic Functioning bit
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (513 267)  (513 267)  routing T_10_16.sp4_v_t_26 <X> T_10_16.lc_trk_g2_7
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (516 267)  (516 267)  routing T_10_16.tnl_op_6 <X> T_10_16.lc_trk_g2_6
 (25 11)  (517 267)  (517 267)  routing T_10_16.tnl_op_6 <X> T_10_16.lc_trk_g2_6
 (26 11)  (518 267)  (518 267)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 267)  (520 267)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (38 11)  (530 267)  (530 267)  LC_5 Logic Functioning bit
 (40 11)  (532 267)  (532 267)  LC_5 Logic Functioning bit
 (42 11)  (534 267)  (534 267)  LC_5 Logic Functioning bit
 (51 11)  (543 267)  (543 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (0 12)  (492 268)  (492 268)  routing T_10_16.glb_netwk_3 <X> T_10_16.glb2local_3
 (1 12)  (493 268)  (493 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_3 glb2local_3
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (513 268)  (513 268)  routing T_10_16.bnl_op_3 <X> T_10_16.lc_trk_g3_3
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (518 268)  (518 268)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 268)  (519 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 268)  (520 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 268)  (522 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 268)  (523 268)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (527 268)  (527 268)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.input_2_6
 (39 12)  (531 268)  (531 268)  LC_6 Logic Functioning bit
 (40 12)  (532 268)  (532 268)  LC_6 Logic Functioning bit
 (51 12)  (543 268)  (543 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (0 13)  (492 269)  (492 269)  routing T_10_16.glb_netwk_3 <X> T_10_16.glb2local_3
 (21 13)  (513 269)  (513 269)  routing T_10_16.bnl_op_3 <X> T_10_16.lc_trk_g3_3
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (515 269)  (515 269)  routing T_10_16.sp4_h_l_15 <X> T_10_16.lc_trk_g3_2
 (24 13)  (516 269)  (516 269)  routing T_10_16.sp4_h_l_15 <X> T_10_16.lc_trk_g3_2
 (25 13)  (517 269)  (517 269)  routing T_10_16.sp4_h_l_15 <X> T_10_16.lc_trk_g3_2
 (26 13)  (518 269)  (518 269)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 269)  (519 269)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 269)  (520 269)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 269)  (522 269)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 269)  (523 269)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 269)  (524 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (527 269)  (527 269)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.input_2_6
 (39 13)  (531 269)  (531 269)  LC_6 Logic Functioning bit
 (21 14)  (513 270)  (513 270)  routing T_10_16.bnl_op_7 <X> T_10_16.lc_trk_g3_7
 (22 14)  (514 270)  (514 270)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (517 270)  (517 270)  routing T_10_16.bnl_op_6 <X> T_10_16.lc_trk_g3_6
 (28 14)  (520 270)  (520 270)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 270)  (522 270)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 270)  (525 270)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 270)  (529 270)  LC_7 Logic Functioning bit
 (39 14)  (531 270)  (531 270)  LC_7 Logic Functioning bit
 (40 14)  (532 270)  (532 270)  LC_7 Logic Functioning bit
 (42 14)  (534 270)  (534 270)  LC_7 Logic Functioning bit
 (13 15)  (505 271)  (505 271)  routing T_10_16.sp4_v_b_6 <X> T_10_16.sp4_h_l_46
 (21 15)  (513 271)  (513 271)  routing T_10_16.bnl_op_7 <X> T_10_16.lc_trk_g3_7
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (517 271)  (517 271)  routing T_10_16.bnl_op_6 <X> T_10_16.lc_trk_g3_6
 (26 15)  (518 271)  (518 271)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 271)  (520 271)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 271)  (529 271)  LC_7 Logic Functioning bit
 (39 15)  (531 271)  (531 271)  LC_7 Logic Functioning bit
 (40 15)  (532 271)  (532 271)  LC_7 Logic Functioning bit
 (41 15)  (533 271)  (533 271)  LC_7 Logic Functioning bit
 (42 15)  (534 271)  (534 271)  LC_7 Logic Functioning bit
 (43 15)  (535 271)  (535 271)  LC_7 Logic Functioning bit


LogicTile_11_16

 (15 0)  (561 256)  (561 256)  routing T_11_16.bot_op_1 <X> T_11_16.lc_trk_g0_1
 (17 0)  (563 256)  (563 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (567 256)  (567 256)  routing T_11_16.bnr_op_3 <X> T_11_16.lc_trk_g0_3
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (571 256)  (571 256)  routing T_11_16.bnr_op_2 <X> T_11_16.lc_trk_g0_2
 (26 0)  (572 256)  (572 256)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 256)  (576 256)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 256)  (577 256)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 256)  (579 256)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (43 0)  (589 256)  (589 256)  LC_0 Logic Functioning bit
 (5 1)  (551 257)  (551 257)  routing T_11_16.sp4_h_r_0 <X> T_11_16.sp4_v_b_0
 (21 1)  (567 257)  (567 257)  routing T_11_16.bnr_op_3 <X> T_11_16.lc_trk_g0_3
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (571 257)  (571 257)  routing T_11_16.bnr_op_2 <X> T_11_16.lc_trk_g0_2
 (27 1)  (573 257)  (573 257)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 257)  (574 257)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 257)  (576 257)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 257)  (579 257)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_0
 (34 1)  (580 257)  (580 257)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_0
 (35 1)  (581 257)  (581 257)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_0
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (567 258)  (567 258)  routing T_11_16.sp4_h_l_10 <X> T_11_16.lc_trk_g0_7
 (22 2)  (568 258)  (568 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (569 258)  (569 258)  routing T_11_16.sp4_h_l_10 <X> T_11_16.lc_trk_g0_7
 (24 2)  (570 258)  (570 258)  routing T_11_16.sp4_h_l_10 <X> T_11_16.lc_trk_g0_7
 (26 2)  (572 258)  (572 258)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 258)  (573 258)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (37 2)  (583 258)  (583 258)  LC_1 Logic Functioning bit
 (42 2)  (588 258)  (588 258)  LC_1 Logic Functioning bit
 (43 2)  (589 258)  (589 258)  LC_1 Logic Functioning bit
 (50 2)  (596 258)  (596 258)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (567 259)  (567 259)  routing T_11_16.sp4_h_l_10 <X> T_11_16.lc_trk_g0_7
 (28 3)  (574 259)  (574 259)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 259)  (576 259)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 259)  (577 259)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 259)  (582 259)  LC_1 Logic Functioning bit
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (38 3)  (584 259)  (584 259)  LC_1 Logic Functioning bit
 (42 3)  (588 259)  (588 259)  LC_1 Logic Functioning bit
 (43 3)  (589 259)  (589 259)  LC_1 Logic Functioning bit
 (11 4)  (557 260)  (557 260)  routing T_11_16.sp4_h_r_0 <X> T_11_16.sp4_v_b_5
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 260)  (570 260)  routing T_11_16.top_op_3 <X> T_11_16.lc_trk_g1_3
 (25 4)  (571 260)  (571 260)  routing T_11_16.bnr_op_2 <X> T_11_16.lc_trk_g1_2
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 260)  (580 260)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (37 4)  (583 260)  (583 260)  LC_2 Logic Functioning bit
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (41 4)  (587 260)  (587 260)  LC_2 Logic Functioning bit
 (43 4)  (589 260)  (589 260)  LC_2 Logic Functioning bit
 (21 5)  (567 261)  (567 261)  routing T_11_16.top_op_3 <X> T_11_16.lc_trk_g1_3
 (22 5)  (568 261)  (568 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (571 261)  (571 261)  routing T_11_16.bnr_op_2 <X> T_11_16.lc_trk_g1_2
 (27 5)  (573 261)  (573 261)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 261)  (578 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (579 261)  (579 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_2
 (34 5)  (580 261)  (580 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_2
 (35 5)  (581 261)  (581 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_2
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (37 5)  (583 261)  (583 261)  LC_2 Logic Functioning bit
 (39 5)  (585 261)  (585 261)  LC_2 Logic Functioning bit
 (40 5)  (586 261)  (586 261)  LC_2 Logic Functioning bit
 (43 5)  (589 261)  (589 261)  LC_2 Logic Functioning bit
 (15 6)  (561 262)  (561 262)  routing T_11_16.bot_op_5 <X> T_11_16.lc_trk_g1_5
 (17 6)  (563 262)  (563 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 262)  (570 262)  routing T_11_16.bot_op_7 <X> T_11_16.lc_trk_g1_7
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (38 6)  (584 262)  (584 262)  LC_3 Logic Functioning bit
 (39 6)  (585 262)  (585 262)  LC_3 Logic Functioning bit
 (40 6)  (586 262)  (586 262)  LC_3 Logic Functioning bit
 (41 6)  (587 262)  (587 262)  LC_3 Logic Functioning bit
 (42 6)  (588 262)  (588 262)  LC_3 Logic Functioning bit
 (43 6)  (589 262)  (589 262)  LC_3 Logic Functioning bit
 (50 6)  (596 262)  (596 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (561 263)  (561 263)  routing T_11_16.bot_op_4 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (568 263)  (568 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 263)  (570 263)  routing T_11_16.bot_op_6 <X> T_11_16.lc_trk_g1_6
 (27 7)  (573 263)  (573 263)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 263)  (582 263)  LC_3 Logic Functioning bit
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (39 7)  (585 263)  (585 263)  LC_3 Logic Functioning bit
 (42 7)  (588 263)  (588 263)  LC_3 Logic Functioning bit
 (43 7)  (589 263)  (589 263)  LC_3 Logic Functioning bit
 (8 8)  (554 264)  (554 264)  routing T_11_16.sp4_v_b_1 <X> T_11_16.sp4_h_r_7
 (9 8)  (555 264)  (555 264)  routing T_11_16.sp4_v_b_1 <X> T_11_16.sp4_h_r_7
 (10 8)  (556 264)  (556 264)  routing T_11_16.sp4_v_b_1 <X> T_11_16.sp4_h_r_7
 (12 8)  (558 264)  (558 264)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_h_r_8
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 264)  (564 264)  routing T_11_16.wire_logic_cluster/lc_1/out <X> T_11_16.lc_trk_g2_1
 (26 8)  (572 264)  (572 264)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 264)  (574 264)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (41 8)  (587 264)  (587 264)  LC_4 Logic Functioning bit
 (43 8)  (589 264)  (589 264)  LC_4 Logic Functioning bit
 (45 8)  (591 264)  (591 264)  LC_4 Logic Functioning bit
 (50 8)  (596 264)  (596 264)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (557 265)  (557 265)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_h_r_8
 (28 9)  (574 265)  (574 265)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 265)  (577 265)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 265)  (583 265)  LC_4 Logic Functioning bit
 (39 9)  (585 265)  (585 265)  LC_4 Logic Functioning bit
 (41 9)  (587 265)  (587 265)  LC_4 Logic Functioning bit
 (42 9)  (588 265)  (588 265)  LC_4 Logic Functioning bit
 (52 9)  (598 265)  (598 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (560 266)  (560 266)  routing T_11_16.wire_logic_cluster/lc_4/out <X> T_11_16.lc_trk_g2_4
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 266)  (564 266)  routing T_11_16.wire_logic_cluster/lc_5/out <X> T_11_16.lc_trk_g2_5
 (21 10)  (567 266)  (567 266)  routing T_11_16.bnl_op_7 <X> T_11_16.lc_trk_g2_7
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (572 266)  (572 266)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 266)  (573 266)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 266)  (576 266)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 266)  (580 266)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 266)  (581 266)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.input_2_5
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (39 10)  (585 266)  (585 266)  LC_5 Logic Functioning bit
 (41 10)  (587 266)  (587 266)  LC_5 Logic Functioning bit
 (42 10)  (588 266)  (588 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (51 10)  (597 266)  (597 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (567 267)  (567 267)  routing T_11_16.bnl_op_7 <X> T_11_16.lc_trk_g2_7
 (26 11)  (572 267)  (572 267)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 267)  (573 267)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 267)  (577 267)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 267)  (578 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (580 267)  (580 267)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.input_2_5
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (39 11)  (585 267)  (585 267)  LC_5 Logic Functioning bit
 (40 11)  (586 267)  (586 267)  LC_5 Logic Functioning bit
 (41 11)  (587 267)  (587 267)  LC_5 Logic Functioning bit
 (42 11)  (588 267)  (588 267)  LC_5 Logic Functioning bit
 (43 11)  (589 267)  (589 267)  LC_5 Logic Functioning bit
 (51 11)  (597 267)  (597 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (598 267)  (598 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (5 12)  (551 268)  (551 268)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_h_r_9
 (14 12)  (560 268)  (560 268)  routing T_11_16.sp4_v_t_21 <X> T_11_16.lc_trk_g3_0
 (15 12)  (561 268)  (561 268)  routing T_11_16.sp4_h_r_33 <X> T_11_16.lc_trk_g3_1
 (16 12)  (562 268)  (562 268)  routing T_11_16.sp4_h_r_33 <X> T_11_16.lc_trk_g3_1
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (564 268)  (564 268)  routing T_11_16.sp4_h_r_33 <X> T_11_16.lc_trk_g3_1
 (21 12)  (567 268)  (567 268)  routing T_11_16.sp4_v_t_14 <X> T_11_16.lc_trk_g3_3
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 268)  (569 268)  routing T_11_16.sp4_v_t_14 <X> T_11_16.lc_trk_g3_3
 (28 12)  (574 268)  (574 268)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 268)  (576 268)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 268)  (580 268)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (50 12)  (596 268)  (596 268)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (554 269)  (554 269)  routing T_11_16.sp4_h_r_10 <X> T_11_16.sp4_v_b_10
 (14 13)  (560 269)  (560 269)  routing T_11_16.sp4_v_t_21 <X> T_11_16.lc_trk_g3_0
 (16 13)  (562 269)  (562 269)  routing T_11_16.sp4_v_t_21 <X> T_11_16.lc_trk_g3_0
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (30 13)  (576 269)  (576 269)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 269)  (577 269)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 270)  (561 270)  routing T_11_16.rgt_op_5 <X> T_11_16.lc_trk_g3_5
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 270)  (564 270)  routing T_11_16.rgt_op_5 <X> T_11_16.lc_trk_g3_5
 (22 14)  (568 270)  (568 270)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (570 270)  (570 270)  routing T_11_16.tnr_op_7 <X> T_11_16.lc_trk_g3_7
 (15 15)  (561 271)  (561 271)  routing T_11_16.sp4_v_t_33 <X> T_11_16.lc_trk_g3_4
 (16 15)  (562 271)  (562 271)  routing T_11_16.sp4_v_t_33 <X> T_11_16.lc_trk_g3_4
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_12_16

 (21 0)  (621 256)  (621 256)  routing T_12_16.sp4_h_r_19 <X> T_12_16.lc_trk_g0_3
 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (623 256)  (623 256)  routing T_12_16.sp4_h_r_19 <X> T_12_16.lc_trk_g0_3
 (24 0)  (624 256)  (624 256)  routing T_12_16.sp4_h_r_19 <X> T_12_16.lc_trk_g0_3
 (26 0)  (626 256)  (626 256)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (43 0)  (643 256)  (643 256)  LC_0 Logic Functioning bit
 (21 1)  (621 257)  (621 257)  routing T_12_16.sp4_h_r_19 <X> T_12_16.lc_trk_g0_3
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 257)  (624 257)  routing T_12_16.bot_op_2 <X> T_12_16.lc_trk_g0_2
 (26 1)  (626 257)  (626 257)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 257)  (627 257)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 257)  (630 257)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (53 1)  (653 257)  (653 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (612 258)  (612 258)  routing T_12_16.sp4_h_r_11 <X> T_12_16.sp4_h_l_39
 (15 2)  (615 258)  (615 258)  routing T_12_16.sp4_h_r_21 <X> T_12_16.lc_trk_g0_5
 (16 2)  (616 258)  (616 258)  routing T_12_16.sp4_h_r_21 <X> T_12_16.lc_trk_g0_5
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (618 258)  (618 258)  routing T_12_16.sp4_h_r_21 <X> T_12_16.lc_trk_g0_5
 (22 2)  (622 258)  (622 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 258)  (624 258)  routing T_12_16.bot_op_7 <X> T_12_16.lc_trk_g0_7
 (25 2)  (625 258)  (625 258)  routing T_12_16.lft_op_6 <X> T_12_16.lc_trk_g0_6
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 258)  (630 258)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 258)  (633 258)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (50 2)  (650 258)  (650 258)  Cascade bit: LH_LC01_inmux02_5

 (13 3)  (613 259)  (613 259)  routing T_12_16.sp4_h_r_11 <X> T_12_16.sp4_h_l_39
 (18 3)  (618 259)  (618 259)  routing T_12_16.sp4_h_r_21 <X> T_12_16.lc_trk_g0_5
 (22 3)  (622 259)  (622 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 259)  (624 259)  routing T_12_16.lft_op_6 <X> T_12_16.lc_trk_g0_6
 (30 3)  (630 259)  (630 259)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (52 3)  (652 259)  (652 259)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 260)  (630 260)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 260)  (633 260)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (50 4)  (650 260)  (650 260)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (625 261)  (625 261)  routing T_12_16.sp4_r_v_b_26 <X> T_12_16.lc_trk_g1_2
 (27 5)  (627 261)  (627 261)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (21 6)  (621 262)  (621 262)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 262)  (630 262)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 262)  (633 262)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (42 6)  (642 262)  (642 262)  LC_3 Logic Functioning bit
 (50 6)  (650 262)  (650 262)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (611 263)  (611 263)  routing T_12_16.sp4_h_r_5 <X> T_12_16.sp4_h_l_40
 (26 7)  (626 263)  (626 263)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 263)  (627 263)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 263)  (631 263)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (14 8)  (614 264)  (614 264)  routing T_12_16.rgt_op_0 <X> T_12_16.lc_trk_g2_0
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.bnl_op_1 <X> T_12_16.lc_trk_g2_1
 (21 8)  (621 264)  (621 264)  routing T_12_16.rgt_op_3 <X> T_12_16.lc_trk_g2_3
 (22 8)  (622 264)  (622 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 264)  (624 264)  routing T_12_16.rgt_op_3 <X> T_12_16.lc_trk_g2_3
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (40 8)  (640 264)  (640 264)  LC_4 Logic Functioning bit
 (41 8)  (641 264)  (641 264)  LC_4 Logic Functioning bit
 (46 8)  (646 264)  (646 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (650 264)  (650 264)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 264)  (651 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (615 265)  (615 265)  routing T_12_16.rgt_op_0 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (618 265)  (618 265)  routing T_12_16.bnl_op_1 <X> T_12_16.lc_trk_g2_1
 (26 9)  (626 265)  (626 265)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 265)  (627 265)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 265)  (631 265)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (40 9)  (640 265)  (640 265)  LC_4 Logic Functioning bit
 (41 9)  (641 265)  (641 265)  LC_4 Logic Functioning bit
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 266)  (618 266)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g2_5
 (21 10)  (621 266)  (621 266)  routing T_12_16.rgt_op_7 <X> T_12_16.lc_trk_g2_7
 (22 10)  (622 266)  (622 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 266)  (624 266)  routing T_12_16.rgt_op_7 <X> T_12_16.lc_trk_g2_7
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (640 266)  (640 266)  LC_5 Logic Functioning bit
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (626 267)  (626 267)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 267)  (632 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (633 267)  (633 267)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.input_2_5
 (41 11)  (641 267)  (641 267)  LC_5 Logic Functioning bit
 (15 12)  (615 268)  (615 268)  routing T_12_16.rgt_op_1 <X> T_12_16.lc_trk_g3_1
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.rgt_op_1 <X> T_12_16.lc_trk_g3_1
 (21 12)  (621 268)  (621 268)  routing T_12_16.bnl_op_3 <X> T_12_16.lc_trk_g3_3
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 268)  (633 268)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (21 13)  (621 269)  (621 269)  routing T_12_16.bnl_op_3 <X> T_12_16.lc_trk_g3_3
 (26 13)  (626 269)  (626 269)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 269)  (627 269)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 269)  (628 269)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 269)  (632 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (635 269)  (635 269)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.input_2_6
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (626 270)  (626 270)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (41 14)  (641 270)  (641 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (26 15)  (626 271)  (626 271)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit
 (40 15)  (640 271)  (640 271)  LC_7 Logic Functioning bit
 (42 15)  (642 271)  (642 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (14 0)  (668 256)  (668 256)  routing T_13_16.bnr_op_0 <X> T_13_16.lc_trk_g0_0
 (21 0)  (675 256)  (675 256)  routing T_13_16.sp4_v_b_11 <X> T_13_16.lc_trk_g0_3
 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (677 256)  (677 256)  routing T_13_16.sp4_v_b_11 <X> T_13_16.lc_trk_g0_3
 (25 0)  (679 256)  (679 256)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g0_2
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (40 0)  (694 256)  (694 256)  LC_0 Logic Functioning bit
 (42 0)  (696 256)  (696 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (14 1)  (668 257)  (668 257)  routing T_13_16.bnr_op_0 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (675 257)  (675 257)  routing T_13_16.sp4_v_b_11 <X> T_13_16.lc_trk_g0_3
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 258)  (672 258)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g0_5
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 258)  (689 258)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.input_2_1
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (40 2)  (694 258)  (694 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (42 2)  (696 258)  (696 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (48 2)  (702 258)  (702 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (668 259)  (668 259)  routing T_13_16.sp4_h_r_4 <X> T_13_16.lc_trk_g0_4
 (15 3)  (669 259)  (669 259)  routing T_13_16.sp4_h_r_4 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp4_h_r_4 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 259)  (677 259)  routing T_13_16.sp4_v_b_22 <X> T_13_16.lc_trk_g0_6
 (24 3)  (678 259)  (678 259)  routing T_13_16.sp4_v_b_22 <X> T_13_16.lc_trk_g0_6
 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (687 259)  (687 259)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.input_2_1
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (47 3)  (701 259)  (701 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (702 259)  (702 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (668 260)  (668 260)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g1_0
 (26 4)  (680 260)  (680 260)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 260)  (682 260)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (691 260)  (691 260)  LC_2 Logic Functioning bit
 (42 4)  (696 260)  (696 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (51 4)  (705 260)  (705 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (681 261)  (681 261)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 261)  (686 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 261)  (689 261)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.input_2_2
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (42 5)  (696 261)  (696 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (44 5)  (698 261)  (698 261)  LC_2 Logic Functioning bit
 (16 6)  (670 262)  (670 262)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (672 262)  (672 262)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g1_5
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 262)  (687 262)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (37 6)  (691 262)  (691 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (39 6)  (693 262)  (693 262)  LC_3 Logic Functioning bit
 (45 6)  (699 262)  (699 262)  LC_3 Logic Functioning bit
 (46 6)  (700 262)  (700 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (672 263)  (672 263)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g1_5
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (38 7)  (692 263)  (692 263)  LC_3 Logic Functioning bit
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (44 7)  (698 263)  (698 263)  LC_3 Logic Functioning bit
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 264)  (677 264)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g2_3
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (39 8)  (693 264)  (693 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (46 8)  (700 264)  (700 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (675 265)  (675 265)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g2_3
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (48 9)  (702 265)  (702 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (669 266)  (669 266)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g2_5
 (16 10)  (670 266)  (670 266)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g2_5
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 266)  (691 266)  LC_5 Logic Functioning bit
 (39 10)  (693 266)  (693 266)  LC_5 Logic Functioning bit
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (15 11)  (669 267)  (669 267)  routing T_13_16.sp4_v_t_33 <X> T_13_16.lc_trk_g2_4
 (16 11)  (670 267)  (670 267)  routing T_13_16.sp4_v_t_33 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (672 267)  (672 267)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g2_5
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 267)  (679 267)  routing T_13_16.sp4_r_v_b_38 <X> T_13_16.lc_trk_g2_6
 (30 11)  (684 267)  (684 267)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 267)  (691 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (48 11)  (702 267)  (702 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (668 268)  (668 268)  routing T_13_16.sp4_h_l_21 <X> T_13_16.lc_trk_g3_0
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 268)  (678 268)  routing T_13_16.tnr_op_3 <X> T_13_16.lc_trk_g3_3
 (15 13)  (669 269)  (669 269)  routing T_13_16.sp4_h_l_21 <X> T_13_16.lc_trk_g3_0
 (16 13)  (670 269)  (670 269)  routing T_13_16.sp4_h_l_21 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 269)  (679 269)  routing T_13_16.sp4_r_v_b_42 <X> T_13_16.lc_trk_g3_2
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 270)  (659 270)  routing T_13_16.sp4_v_b_9 <X> T_13_16.sp4_h_l_44
 (14 14)  (668 270)  (668 270)  routing T_13_16.sp4_v_t_17 <X> T_13_16.lc_trk_g3_4
 (15 14)  (669 270)  (669 270)  routing T_13_16.sp4_h_r_45 <X> T_13_16.lc_trk_g3_5
 (16 14)  (670 270)  (670 270)  routing T_13_16.sp4_h_r_45 <X> T_13_16.lc_trk_g3_5
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 270)  (672 270)  routing T_13_16.sp4_h_r_45 <X> T_13_16.lc_trk_g3_5
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 270)  (677 270)  routing T_13_16.sp4_h_r_31 <X> T_13_16.lc_trk_g3_7
 (24 14)  (678 270)  (678 270)  routing T_13_16.sp4_h_r_31 <X> T_13_16.lc_trk_g3_7
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (694 270)  (694 270)  LC_7 Logic Functioning bit
 (42 14)  (696 270)  (696 270)  LC_7 Logic Functioning bit
 (45 14)  (699 270)  (699 270)  LC_7 Logic Functioning bit
 (16 15)  (670 271)  (670 271)  routing T_13_16.sp4_v_t_17 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (672 271)  (672 271)  routing T_13_16.sp4_h_r_45 <X> T_13_16.lc_trk_g3_5
 (21 15)  (675 271)  (675 271)  routing T_13_16.sp4_h_r_31 <X> T_13_16.lc_trk_g3_7
 (27 15)  (681 271)  (681 271)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (41 15)  (695 271)  (695 271)  LC_7 Logic Functioning bit
 (43 15)  (697 271)  (697 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (731 256)  (731 256)  routing T_14_16.sp4_v_b_19 <X> T_14_16.lc_trk_g0_3
 (24 0)  (732 256)  (732 256)  routing T_14_16.sp4_v_b_19 <X> T_14_16.lc_trk_g0_3
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (41 0)  (749 256)  (749 256)  LC_0 Logic Functioning bit
 (43 0)  (751 256)  (751 256)  LC_0 Logic Functioning bit
 (48 0)  (756 256)  (756 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (6 1)  (714 257)  (714 257)  routing T_14_16.sp4_h_l_37 <X> T_14_16.sp4_h_r_0
 (26 1)  (734 257)  (734 257)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 257)  (736 257)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 257)  (738 257)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 262)  (736 262)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (41 6)  (749 262)  (749 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (48 6)  (756 262)  (756 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (16 7)  (724 263)  (724 263)  routing T_14_16.sp12_h_r_12 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 263)  (738 263)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g2_2
 (25 9)  (733 265)  (733 265)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g2_2
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (4 10)  (712 266)  (712 266)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (6 10)  (714 266)  (714 266)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 266)  (731 266)  routing T_14_16.sp12_v_t_12 <X> T_14_16.lc_trk_g2_7
 (5 11)  (713 267)  (713 267)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp12_v_b_19 <X> T_14_16.lc_trk_g3_3
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (14 13)  (722 269)  (722 269)  routing T_14_16.sp4_r_v_b_40 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (729 269)  (729 269)  routing T_14_16.sp12_v_b_19 <X> T_14_16.lc_trk_g3_3
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (41 13)  (749 269)  (749 269)  LC_6 Logic Functioning bit
 (43 13)  (751 269)  (751 269)  LC_6 Logic Functioning bit
 (10 14)  (718 270)  (718 270)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_h_l_47
 (14 14)  (722 270)  (722 270)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (14 15)  (722 271)  (722 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (15 15)  (723 271)  (723 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (16 15)  (724 271)  (724 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 271)  (732 271)  routing T_14_16.tnl_op_6 <X> T_14_16.lc_trk_g3_6
 (25 15)  (733 271)  (733 271)  routing T_14_16.tnl_op_6 <X> T_14_16.lc_trk_g3_6


LogicTile_15_16

 (15 2)  (777 258)  (777 258)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (780 259)  (780 259)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g0_5
 (5 6)  (767 262)  (767 262)  routing T_15_16.sp4_v_t_38 <X> T_15_16.sp4_h_l_38
 (12 6)  (774 262)  (774 262)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_h_l_40
 (6 7)  (768 263)  (768 263)  routing T_15_16.sp4_v_t_38 <X> T_15_16.sp4_h_l_38
 (11 7)  (773 263)  (773 263)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_h_l_40
 (13 7)  (775 263)  (775 263)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_h_l_40
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 263)  (786 263)  routing T_15_16.top_op_6 <X> T_15_16.lc_trk_g1_6
 (25 7)  (787 263)  (787 263)  routing T_15_16.top_op_6 <X> T_15_16.lc_trk_g1_6
 (5 10)  (767 266)  (767 266)  routing T_15_16.sp4_v_b_6 <X> T_15_16.sp4_h_l_43
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 268)  (792 268)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (40 12)  (802 268)  (802 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (46 12)  (808 268)  (808 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (30 13)  (792 269)  (792 269)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 269)  (802 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit


LogicTile_16_16

 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (842 258)  (842 258)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (27 3)  (843 259)  (843 259)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 259)  (844 259)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (39 4)  (855 260)  (855 260)  LC_2 Logic Functioning bit
 (42 4)  (858 260)  (858 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (50 4)  (866 260)  (866 260)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (868 260)  (868 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (47 5)  (863 261)  (863 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (0 6)  (816 262)  (816 262)  routing T_16_16.glb_netwk_3 <X> T_16_16.glb2local_0
 (1 6)  (817 262)  (817 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (12 6)  (828 262)  (828 262)  routing T_16_16.sp4_v_t_40 <X> T_16_16.sp4_h_l_40
 (0 7)  (816 263)  (816 263)  routing T_16_16.glb_netwk_3 <X> T_16_16.glb2local_0
 (11 7)  (827 263)  (827 263)  routing T_16_16.sp4_v_t_40 <X> T_16_16.sp4_h_l_40
 (1 8)  (817 264)  (817 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (817 265)  (817 265)  routing T_16_16.glb_netwk_4 <X> T_16_16.glb2local_1
 (1 10)  (817 266)  (817 266)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_1 glb2local_2
 (0 11)  (816 267)  (816 267)  routing T_16_16.glb_netwk_1 <X> T_16_16.glb2local_2
 (26 14)  (842 270)  (842 270)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 270)  (851 270)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.input_2_7
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (39 14)  (855 270)  (855 270)  LC_7 Logic Functioning bit
 (41 14)  (857 270)  (857 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (47 14)  (863 270)  (863 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (867 270)  (867 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (830 271)  (830 271)  routing T_16_16.sp4_r_v_b_44 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 271)  (848 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (849 271)  (849 271)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.input_2_7
 (34 15)  (850 271)  (850 271)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.input_2_7
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (38 15)  (854 271)  (854 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit
 (40 15)  (856 271)  (856 271)  LC_7 Logic Functioning bit
 (42 15)  (858 271)  (858 271)  LC_7 Logic Functioning bit
 (48 15)  (864 271)  (864 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (867 271)  (867 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_16

 (0 0)  (874 256)  (874 256)  Negative Clock bit

 (6 0)  (880 256)  (880 256)  routing T_17_16.sp4_h_r_7 <X> T_17_16.sp4_v_b_0
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 256)  (897 256)  routing T_17_16.sp4_v_b_19 <X> T_17_16.lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.sp4_v_b_19 <X> T_17_16.lc_trk_g0_3
 (25 0)  (899 256)  (899 256)  routing T_17_16.lft_op_2 <X> T_17_16.lc_trk_g0_2
 (26 0)  (900 256)  (900 256)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (37 0)  (911 256)  (911 256)  LC_0 Logic Functioning bit
 (41 0)  (915 256)  (915 256)  LC_0 Logic Functioning bit
 (43 0)  (917 256)  (917 256)  LC_0 Logic Functioning bit
 (45 0)  (919 256)  (919 256)  LC_0 Logic Functioning bit
 (9 1)  (883 257)  (883 257)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_v_b_1
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 257)  (898 257)  routing T_17_16.lft_op_2 <X> T_17_16.lc_trk_g0_2
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 257)  (902 257)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 257)  (906 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (908 257)  (908 257)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.input_2_0
 (35 1)  (909 257)  (909 257)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.input_2_0
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (37 1)  (911 257)  (911 257)  LC_0 Logic Functioning bit
 (40 1)  (914 257)  (914 257)  LC_0 Logic Functioning bit
 (42 1)  (916 257)  (916 257)  LC_0 Logic Functioning bit
 (51 1)  (925 257)  (925 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (895 260)  (895 260)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g1_3
 (1 5)  (875 261)  (875 261)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g1_3
 (8 9)  (882 265)  (882 265)  routing T_17_16.sp4_h_l_36 <X> T_17_16.sp4_v_b_7
 (9 9)  (883 265)  (883 265)  routing T_17_16.sp4_h_l_36 <X> T_17_16.sp4_v_b_7
 (10 9)  (884 265)  (884 265)  routing T_17_16.sp4_h_l_36 <X> T_17_16.sp4_v_b_7
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (892 271)  (892 271)  routing T_17_16.sp4_r_v_b_45 <X> T_17_16.lc_trk_g3_5


LogicTile_18_16

 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 256)  (956 256)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 256)  (959 256)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (45 0)  (973 256)  (973 256)  LC_0 Logic Functioning bit
 (48 0)  (976 256)  (976 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (950 257)  (950 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (951 257)  (951 257)  routing T_18_16.sp12_h_r_10 <X> T_18_16.lc_trk_g0_2
 (26 1)  (954 257)  (954 257)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 257)  (955 257)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 257)  (956 257)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 257)  (958 257)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (40 1)  (968 257)  (968 257)  LC_0 Logic Functioning bit
 (42 1)  (970 257)  (970 257)  LC_0 Logic Functioning bit
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (19 2)  (947 258)  (947 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_1 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (930 260)  (930 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (1 5)  (929 261)  (929 261)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (14 6)  (942 262)  (942 262)  routing T_18_16.sp12_h_l_3 <X> T_18_16.lc_trk_g1_4
 (14 7)  (942 263)  (942 263)  routing T_18_16.sp12_h_l_3 <X> T_18_16.lc_trk_g1_4
 (15 7)  (943 263)  (943 263)  routing T_18_16.sp12_h_l_3 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 8)  (950 264)  (950 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (951 264)  (951 264)  routing T_18_16.sp12_v_b_19 <X> T_18_16.lc_trk_g2_3
 (21 9)  (949 265)  (949 265)  routing T_18_16.sp12_v_b_19 <X> T_18_16.lc_trk_g2_3
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 270)  (951 270)  routing T_18_16.sp12_v_b_23 <X> T_18_16.lc_trk_g3_7
 (21 15)  (949 271)  (949 271)  routing T_18_16.sp12_v_b_23 <X> T_18_16.lc_trk_g3_7


LogicTile_19_16

 (8 1)  (990 257)  (990 257)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_b_1
 (13 8)  (995 264)  (995 264)  routing T_19_16.sp4_v_t_45 <X> T_19_16.sp4_v_b_8


LogicTile_23_16

 (8 2)  (1206 258)  (1206 258)  routing T_23_16.sp4_h_r_1 <X> T_23_16.sp4_h_l_36


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23
 (3 3)  (1255 259)  (1255 259)  routing T_24_16.sp12_h_r_0 <X> T_24_16.sp12_h_l_23
 (19 13)  (1271 269)  (1271 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_v_t_23 <X> T_28_16.sp12_h_l_23


IO_Tile_33_16

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (17 5)  (1743 261)  (1743 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



RAM_Tile_8_15

 (3 4)  (399 244)  (399 244)  routing T_8_15.sp12_v_t_23 <X> T_8_15.sp12_h_r_0


LogicTile_9_15

 (15 0)  (453 240)  (453 240)  routing T_9_15.top_op_1 <X> T_9_15.lc_trk_g0_1
 (17 0)  (455 240)  (455 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (460 240)  (460 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (462 240)  (462 240)  routing T_9_15.top_op_3 <X> T_9_15.lc_trk_g0_3
 (14 1)  (452 241)  (452 241)  routing T_9_15.top_op_0 <X> T_9_15.lc_trk_g0_0
 (15 1)  (453 241)  (453 241)  routing T_9_15.top_op_0 <X> T_9_15.lc_trk_g0_0
 (17 1)  (455 241)  (455 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (456 241)  (456 241)  routing T_9_15.top_op_1 <X> T_9_15.lc_trk_g0_1
 (21 1)  (459 241)  (459 241)  routing T_9_15.top_op_3 <X> T_9_15.lc_trk_g0_3
 (0 2)  (438 242)  (438 242)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (1 2)  (439 242)  (439 242)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (453 242)  (453 242)  routing T_9_15.top_op_5 <X> T_9_15.lc_trk_g0_5
 (17 2)  (455 242)  (455 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (460 242)  (460 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (461 242)  (461 242)  routing T_9_15.sp4_v_b_23 <X> T_9_15.lc_trk_g0_7
 (24 2)  (462 242)  (462 242)  routing T_9_15.sp4_v_b_23 <X> T_9_15.lc_trk_g0_7
 (29 2)  (467 242)  (467 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 242)  (469 242)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 242)  (472 242)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (37 2)  (475 242)  (475 242)  LC_1 Logic Functioning bit
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (39 2)  (477 242)  (477 242)  LC_1 Logic Functioning bit
 (40 2)  (478 242)  (478 242)  LC_1 Logic Functioning bit
 (41 2)  (479 242)  (479 242)  LC_1 Logic Functioning bit
 (42 2)  (480 242)  (480 242)  LC_1 Logic Functioning bit
 (43 2)  (481 242)  (481 242)  LC_1 Logic Functioning bit
 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (456 243)  (456 243)  routing T_9_15.top_op_5 <X> T_9_15.lc_trk_g0_5
 (29 3)  (467 243)  (467 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 243)  (470 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (473 243)  (473 243)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.input_2_1
 (36 3)  (474 243)  (474 243)  LC_1 Logic Functioning bit
 (37 3)  (475 243)  (475 243)  LC_1 Logic Functioning bit
 (39 3)  (477 243)  (477 243)  LC_1 Logic Functioning bit
 (40 3)  (478 243)  (478 243)  LC_1 Logic Functioning bit
 (41 3)  (479 243)  (479 243)  LC_1 Logic Functioning bit
 (42 3)  (480 243)  (480 243)  LC_1 Logic Functioning bit
 (43 3)  (481 243)  (481 243)  LC_1 Logic Functioning bit
 (14 5)  (452 245)  (452 245)  routing T_9_15.top_op_0 <X> T_9_15.lc_trk_g1_0
 (15 5)  (453 245)  (453 245)  routing T_9_15.top_op_0 <X> T_9_15.lc_trk_g1_0
 (17 5)  (455 245)  (455 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (0 6)  (438 246)  (438 246)  routing T_9_15.glb_netwk_3 <X> T_9_15.glb2local_0
 (1 6)  (439 246)  (439 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (15 6)  (453 246)  (453 246)  routing T_9_15.top_op_5 <X> T_9_15.lc_trk_g1_5
 (17 6)  (455 246)  (455 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (459 246)  (459 246)  routing T_9_15.wire_logic_cluster/lc_7/out <X> T_9_15.lc_trk_g1_7
 (22 6)  (460 246)  (460 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 246)  (464 246)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 246)  (465 246)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 246)  (467 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 246)  (468 246)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 246)  (469 246)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 246)  (470 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 246)  (474 246)  LC_3 Logic Functioning bit
 (37 6)  (475 246)  (475 246)  LC_3 Logic Functioning bit
 (38 6)  (476 246)  (476 246)  LC_3 Logic Functioning bit
 (39 6)  (477 246)  (477 246)  LC_3 Logic Functioning bit
 (40 6)  (478 246)  (478 246)  LC_3 Logic Functioning bit
 (41 6)  (479 246)  (479 246)  LC_3 Logic Functioning bit
 (42 6)  (480 246)  (480 246)  LC_3 Logic Functioning bit
 (43 6)  (481 246)  (481 246)  LC_3 Logic Functioning bit
 (0 7)  (438 247)  (438 247)  routing T_9_15.glb_netwk_3 <X> T_9_15.glb2local_0
 (18 7)  (456 247)  (456 247)  routing T_9_15.top_op_5 <X> T_9_15.lc_trk_g1_5
 (29 7)  (467 247)  (467 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 247)  (468 247)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 247)  (470 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (472 247)  (472 247)  routing T_9_15.lc_trk_g1_0 <X> T_9_15.input_2_3
 (36 7)  (474 247)  (474 247)  LC_3 Logic Functioning bit
 (37 7)  (475 247)  (475 247)  LC_3 Logic Functioning bit
 (38 7)  (476 247)  (476 247)  LC_3 Logic Functioning bit
 (39 7)  (477 247)  (477 247)  LC_3 Logic Functioning bit
 (40 7)  (478 247)  (478 247)  LC_3 Logic Functioning bit
 (42 7)  (480 247)  (480 247)  LC_3 Logic Functioning bit
 (43 7)  (481 247)  (481 247)  LC_3 Logic Functioning bit
 (48 7)  (486 247)  (486 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (455 248)  (455 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 248)  (456 248)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g2_1
 (26 8)  (464 248)  (464 248)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 248)  (467 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 248)  (470 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 248)  (474 248)  LC_4 Logic Functioning bit
 (37 8)  (475 248)  (475 248)  LC_4 Logic Functioning bit
 (38 8)  (476 248)  (476 248)  LC_4 Logic Functioning bit
 (39 8)  (477 248)  (477 248)  LC_4 Logic Functioning bit
 (40 8)  (478 248)  (478 248)  LC_4 Logic Functioning bit
 (41 8)  (479 248)  (479 248)  LC_4 Logic Functioning bit
 (42 8)  (480 248)  (480 248)  LC_4 Logic Functioning bit
 (43 8)  (481 248)  (481 248)  LC_4 Logic Functioning bit
 (27 9)  (465 249)  (465 249)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 249)  (467 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 249)  (469 249)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 249)  (470 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (474 249)  (474 249)  LC_4 Logic Functioning bit
 (37 9)  (475 249)  (475 249)  LC_4 Logic Functioning bit
 (39 9)  (477 249)  (477 249)  LC_4 Logic Functioning bit
 (40 9)  (478 249)  (478 249)  LC_4 Logic Functioning bit
 (41 9)  (479 249)  (479 249)  LC_4 Logic Functioning bit
 (42 9)  (480 249)  (480 249)  LC_4 Logic Functioning bit
 (43 9)  (481 249)  (481 249)  LC_4 Logic Functioning bit
 (25 10)  (463 250)  (463 250)  routing T_9_15.wire_logic_cluster/lc_6/out <X> T_9_15.lc_trk_g2_6
 (27 10)  (465 250)  (465 250)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 250)  (466 250)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 250)  (467 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 250)  (469 250)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 250)  (471 250)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 250)  (474 250)  LC_5 Logic Functioning bit
 (50 10)  (488 250)  (488 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (460 251)  (460 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (468 251)  (468 251)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 251)  (469 251)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 251)  (474 251)  LC_5 Logic Functioning bit
 (21 12)  (459 252)  (459 252)  routing T_9_15.sp4_v_t_22 <X> T_9_15.lc_trk_g3_3
 (22 12)  (460 252)  (460 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (461 252)  (461 252)  routing T_9_15.sp4_v_t_22 <X> T_9_15.lc_trk_g3_3
 (27 12)  (465 252)  (465 252)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 252)  (466 252)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 252)  (467 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 252)  (471 252)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 252)  (474 252)  LC_6 Logic Functioning bit
 (37 12)  (475 252)  (475 252)  LC_6 Logic Functioning bit
 (41 12)  (479 252)  (479 252)  LC_6 Logic Functioning bit
 (42 12)  (480 252)  (480 252)  LC_6 Logic Functioning bit
 (43 12)  (481 252)  (481 252)  LC_6 Logic Functioning bit
 (45 12)  (483 252)  (483 252)  LC_6 Logic Functioning bit
 (50 12)  (488 252)  (488 252)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (453 253)  (453 253)  routing T_9_15.tnr_op_0 <X> T_9_15.lc_trk_g3_0
 (17 13)  (455 253)  (455 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (459 253)  (459 253)  routing T_9_15.sp4_v_t_22 <X> T_9_15.lc_trk_g3_3
 (26 13)  (464 253)  (464 253)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 253)  (465 253)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 253)  (466 253)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 253)  (467 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 253)  (474 253)  LC_6 Logic Functioning bit
 (37 13)  (475 253)  (475 253)  LC_6 Logic Functioning bit
 (42 13)  (480 253)  (480 253)  LC_6 Logic Functioning bit
 (43 13)  (481 253)  (481 253)  LC_6 Logic Functioning bit
 (53 13)  (491 253)  (491 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (26 14)  (464 254)  (464 254)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 254)  (467 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 254)  (469 254)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 254)  (470 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (473 254)  (473 254)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.input_2_7
 (38 14)  (476 254)  (476 254)  LC_7 Logic Functioning bit
 (39 14)  (477 254)  (477 254)  LC_7 Logic Functioning bit
 (41 14)  (479 254)  (479 254)  LC_7 Logic Functioning bit
 (45 14)  (483 254)  (483 254)  LC_7 Logic Functioning bit
 (29 15)  (467 255)  (467 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 255)  (470 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (473 255)  (473 255)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.input_2_7
 (38 15)  (476 255)  (476 255)  LC_7 Logic Functioning bit
 (39 15)  (477 255)  (477 255)  LC_7 Logic Functioning bit
 (40 15)  (478 255)  (478 255)  LC_7 Logic Functioning bit
 (41 15)  (479 255)  (479 255)  LC_7 Logic Functioning bit
 (53 15)  (491 255)  (491 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_15

 (5 0)  (497 240)  (497 240)  routing T_10_15.sp4_v_b_6 <X> T_10_15.sp4_h_r_0
 (13 0)  (505 240)  (505 240)  routing T_10_15.sp4_v_t_39 <X> T_10_15.sp4_v_b_2
 (17 0)  (509 240)  (509 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (514 240)  (514 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (4 1)  (496 241)  (496 241)  routing T_10_15.sp4_v_b_6 <X> T_10_15.sp4_h_r_0
 (6 1)  (498 241)  (498 241)  routing T_10_15.sp4_v_b_6 <X> T_10_15.sp4_h_r_0
 (0 2)  (492 242)  (492 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 2)  (493 242)  (493 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (519 242)  (519 242)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 242)  (522 242)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 242)  (523 242)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 242)  (526 242)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (41 2)  (533 242)  (533 242)  LC_1 Logic Functioning bit
 (43 2)  (535 242)  (535 242)  LC_1 Logic Functioning bit
 (30 3)  (522 243)  (522 243)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (41 3)  (533 243)  (533 243)  LC_1 Logic Functioning bit
 (43 3)  (535 243)  (535 243)  LC_1 Logic Functioning bit
 (14 4)  (506 244)  (506 244)  routing T_10_15.sp4_h_r_8 <X> T_10_15.lc_trk_g1_0
 (25 4)  (517 244)  (517 244)  routing T_10_15.wire_logic_cluster/lc_2/out <X> T_10_15.lc_trk_g1_2
 (27 4)  (519 244)  (519 244)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 244)  (522 244)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 244)  (528 244)  LC_2 Logic Functioning bit
 (41 4)  (533 244)  (533 244)  LC_2 Logic Functioning bit
 (43 4)  (535 244)  (535 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (50 4)  (542 244)  (542 244)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (545 244)  (545 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (507 245)  (507 245)  routing T_10_15.sp4_h_r_8 <X> T_10_15.lc_trk_g1_0
 (16 5)  (508 245)  (508 245)  routing T_10_15.sp4_h_r_8 <X> T_10_15.lc_trk_g1_0
 (17 5)  (509 245)  (509 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (514 245)  (514 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (518 245)  (518 245)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 245)  (520 245)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 245)  (528 245)  LC_2 Logic Functioning bit
 (40 5)  (532 245)  (532 245)  LC_2 Logic Functioning bit
 (42 5)  (534 245)  (534 245)  LC_2 Logic Functioning bit
 (43 5)  (535 245)  (535 245)  LC_2 Logic Functioning bit
 (46 5)  (538 245)  (538 245)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (543 245)  (543 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (506 246)  (506 246)  routing T_10_15.bnr_op_4 <X> T_10_15.lc_trk_g1_4
 (17 6)  (509 246)  (509 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 246)  (510 246)  routing T_10_15.wire_logic_cluster/lc_5/out <X> T_10_15.lc_trk_g1_5
 (21 6)  (513 246)  (513 246)  routing T_10_15.bnr_op_7 <X> T_10_15.lc_trk_g1_7
 (22 6)  (514 246)  (514 246)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (28 6)  (520 246)  (520 246)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 246)  (521 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 246)  (522 246)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 246)  (523 246)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 246)  (525 246)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 246)  (526 246)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (38 6)  (530 246)  (530 246)  LC_3 Logic Functioning bit
 (48 6)  (540 246)  (540 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (506 247)  (506 247)  routing T_10_15.bnr_op_4 <X> T_10_15.lc_trk_g1_4
 (17 7)  (509 247)  (509 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (513 247)  (513 247)  routing T_10_15.bnr_op_7 <X> T_10_15.lc_trk_g1_7
 (22 7)  (514 247)  (514 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (515 247)  (515 247)  routing T_10_15.sp4_h_r_6 <X> T_10_15.lc_trk_g1_6
 (24 7)  (516 247)  (516 247)  routing T_10_15.sp4_h_r_6 <X> T_10_15.lc_trk_g1_6
 (25 7)  (517 247)  (517 247)  routing T_10_15.sp4_h_r_6 <X> T_10_15.lc_trk_g1_6
 (29 7)  (521 247)  (521 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 247)  (522 247)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 247)  (523 247)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 247)  (524 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (526 247)  (526 247)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.input_2_3
 (35 7)  (527 247)  (527 247)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.input_2_3
 (37 7)  (529 247)  (529 247)  LC_3 Logic Functioning bit
 (39 7)  (531 247)  (531 247)  LC_3 Logic Functioning bit
 (40 7)  (532 247)  (532 247)  LC_3 Logic Functioning bit
 (42 7)  (534 247)  (534 247)  LC_3 Logic Functioning bit
 (15 8)  (507 248)  (507 248)  routing T_10_15.rgt_op_1 <X> T_10_15.lc_trk_g2_1
 (17 8)  (509 248)  (509 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 248)  (510 248)  routing T_10_15.rgt_op_1 <X> T_10_15.lc_trk_g2_1
 (25 8)  (517 248)  (517 248)  routing T_10_15.wire_logic_cluster/lc_2/out <X> T_10_15.lc_trk_g2_2
 (22 9)  (514 249)  (514 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (25 10)  (517 250)  (517 250)  routing T_10_15.wire_logic_cluster/lc_6/out <X> T_10_15.lc_trk_g2_6
 (31 10)  (523 250)  (523 250)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 250)  (525 250)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 250)  (528 250)  LC_5 Logic Functioning bit
 (38 10)  (530 250)  (530 250)  LC_5 Logic Functioning bit
 (45 10)  (537 250)  (537 250)  LC_5 Logic Functioning bit
 (14 11)  (506 251)  (506 251)  routing T_10_15.sp4_r_v_b_36 <X> T_10_15.lc_trk_g2_4
 (17 11)  (509 251)  (509 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (514 251)  (514 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (518 251)  (518 251)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 251)  (529 251)  LC_5 Logic Functioning bit
 (39 11)  (531 251)  (531 251)  LC_5 Logic Functioning bit
 (44 11)  (536 251)  (536 251)  LC_5 Logic Functioning bit
 (21 12)  (513 252)  (513 252)  routing T_10_15.rgt_op_3 <X> T_10_15.lc_trk_g3_3
 (22 12)  (514 252)  (514 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 252)  (516 252)  routing T_10_15.rgt_op_3 <X> T_10_15.lc_trk_g3_3
 (25 12)  (517 252)  (517 252)  routing T_10_15.sp4_h_r_34 <X> T_10_15.lc_trk_g3_2
 (26 12)  (518 252)  (518 252)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 252)  (520 252)  routing T_10_15.lc_trk_g2_1 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 252)  (525 252)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 252)  (526 252)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 252)  (528 252)  LC_6 Logic Functioning bit
 (37 12)  (529 252)  (529 252)  LC_6 Logic Functioning bit
 (38 12)  (530 252)  (530 252)  LC_6 Logic Functioning bit
 (39 12)  (531 252)  (531 252)  LC_6 Logic Functioning bit
 (41 12)  (533 252)  (533 252)  LC_6 Logic Functioning bit
 (43 12)  (535 252)  (535 252)  LC_6 Logic Functioning bit
 (45 12)  (537 252)  (537 252)  LC_6 Logic Functioning bit
 (52 12)  (544 252)  (544 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (515 253)  (515 253)  routing T_10_15.sp4_h_r_34 <X> T_10_15.lc_trk_g3_2
 (24 13)  (516 253)  (516 253)  routing T_10_15.sp4_h_r_34 <X> T_10_15.lc_trk_g3_2
 (26 13)  (518 253)  (518 253)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 253)  (520 253)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 253)  (521 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 253)  (523 253)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 253)  (529 253)  LC_6 Logic Functioning bit
 (39 13)  (531 253)  (531 253)  LC_6 Logic Functioning bit
 (40 13)  (532 253)  (532 253)  LC_6 Logic Functioning bit
 (42 13)  (534 253)  (534 253)  LC_6 Logic Functioning bit
 (46 13)  (538 253)  (538 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (492 254)  (492 254)  routing T_10_15.glb_netwk_4 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (514 254)  (514 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (518 254)  (518 254)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 254)  (520 254)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 254)  (521 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 254)  (522 254)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 254)  (525 254)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 254)  (526 254)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (26 15)  (518 255)  (518 255)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 255)  (519 255)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 255)  (521 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 255)  (522 255)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 255)  (523 255)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 255)  (524 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (525 255)  (525 255)  routing T_10_15.lc_trk_g2_1 <X> T_10_15.input_2_7
 (39 15)  (531 255)  (531 255)  LC_7 Logic Functioning bit
 (43 15)  (535 255)  (535 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (15 0)  (561 240)  (561 240)  routing T_11_15.sp4_h_r_9 <X> T_11_15.lc_trk_g0_1
 (16 0)  (562 240)  (562 240)  routing T_11_15.sp4_h_r_9 <X> T_11_15.lc_trk_g0_1
 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (564 240)  (564 240)  routing T_11_15.sp4_h_r_9 <X> T_11_15.lc_trk_g0_1
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (569 240)  (569 240)  routing T_11_15.sp4_h_r_3 <X> T_11_15.lc_trk_g0_3
 (24 0)  (570 240)  (570 240)  routing T_11_15.sp4_h_r_3 <X> T_11_15.lc_trk_g0_3
 (25 0)  (571 240)  (571 240)  routing T_11_15.sp4_h_l_7 <X> T_11_15.lc_trk_g0_2
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 240)  (579 240)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 240)  (582 240)  LC_0 Logic Functioning bit
 (37 0)  (583 240)  (583 240)  LC_0 Logic Functioning bit
 (38 0)  (584 240)  (584 240)  LC_0 Logic Functioning bit
 (39 0)  (585 240)  (585 240)  LC_0 Logic Functioning bit
 (41 0)  (587 240)  (587 240)  LC_0 Logic Functioning bit
 (43 0)  (589 240)  (589 240)  LC_0 Logic Functioning bit
 (44 0)  (590 240)  (590 240)  LC_0 Logic Functioning bit
 (21 1)  (567 241)  (567 241)  routing T_11_15.sp4_h_r_3 <X> T_11_15.lc_trk_g0_3
 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 241)  (569 241)  routing T_11_15.sp4_h_l_7 <X> T_11_15.lc_trk_g0_2
 (24 1)  (570 241)  (570 241)  routing T_11_15.sp4_h_l_7 <X> T_11_15.lc_trk_g0_2
 (25 1)  (571 241)  (571 241)  routing T_11_15.sp4_h_l_7 <X> T_11_15.lc_trk_g0_2
 (36 1)  (582 241)  (582 241)  LC_0 Logic Functioning bit
 (37 1)  (583 241)  (583 241)  LC_0 Logic Functioning bit
 (38 1)  (584 241)  (584 241)  LC_0 Logic Functioning bit
 (39 1)  (585 241)  (585 241)  LC_0 Logic Functioning bit
 (41 1)  (587 241)  (587 241)  LC_0 Logic Functioning bit
 (43 1)  (589 241)  (589 241)  LC_0 Logic Functioning bit
 (50 1)  (596 241)  (596 241)  Carry_In_Mux bit 

 (51 1)  (597 241)  (597 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (567 242)  (567 242)  routing T_11_15.sp4_h_l_10 <X> T_11_15.lc_trk_g0_7
 (22 2)  (568 242)  (568 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (569 242)  (569 242)  routing T_11_15.sp4_h_l_10 <X> T_11_15.lc_trk_g0_7
 (24 2)  (570 242)  (570 242)  routing T_11_15.sp4_h_l_10 <X> T_11_15.lc_trk_g0_7
 (26 2)  (572 242)  (572 242)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (39 2)  (585 242)  (585 242)  LC_1 Logic Functioning bit
 (44 2)  (590 242)  (590 242)  LC_1 Logic Functioning bit
 (45 2)  (591 242)  (591 242)  LC_1 Logic Functioning bit
 (46 2)  (592 242)  (592 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (21 3)  (567 243)  (567 243)  routing T_11_15.sp4_h_l_10 <X> T_11_15.lc_trk_g0_7
 (26 3)  (572 243)  (572 243)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 243)  (576 243)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (41 3)  (587 243)  (587 243)  LC_1 Logic Functioning bit
 (43 3)  (589 243)  (589 243)  LC_1 Logic Functioning bit
 (53 3)  (599 243)  (599 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (546 244)  (546 244)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (1 4)  (547 244)  (547 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (567 244)  (567 244)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g1_3
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (38 4)  (584 244)  (584 244)  LC_2 Logic Functioning bit
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (44 4)  (590 244)  (590 244)  LC_2 Logic Functioning bit
 (1 5)  (547 245)  (547 245)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (30 5)  (576 245)  (576 245)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (586 245)  (586 245)  LC_2 Logic Functioning bit
 (41 5)  (587 245)  (587 245)  LC_2 Logic Functioning bit
 (42 5)  (588 245)  (588 245)  LC_2 Logic Functioning bit
 (43 5)  (589 245)  (589 245)  LC_2 Logic Functioning bit
 (4 6)  (550 246)  (550 246)  routing T_11_15.sp4_h_r_9 <X> T_11_15.sp4_v_t_38
 (6 6)  (552 246)  (552 246)  routing T_11_15.sp4_h_r_9 <X> T_11_15.sp4_v_t_38
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 246)  (564 246)  routing T_11_15.wire_logic_cluster/lc_5/out <X> T_11_15.lc_trk_g1_5
 (21 6)  (567 246)  (567 246)  routing T_11_15.wire_logic_cluster/lc_7/out <X> T_11_15.lc_trk_g1_7
 (22 6)  (568 246)  (568 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 246)  (571 246)  routing T_11_15.wire_logic_cluster/lc_6/out <X> T_11_15.lc_trk_g1_6
 (26 6)  (572 246)  (572 246)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 246)  (573 246)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (583 246)  (583 246)  LC_3 Logic Functioning bit
 (39 6)  (585 246)  (585 246)  LC_3 Logic Functioning bit
 (44 6)  (590 246)  (590 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (46 6)  (592 246)  (592 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (551 247)  (551 247)  routing T_11_15.sp4_h_r_9 <X> T_11_15.sp4_v_t_38
 (22 7)  (568 247)  (568 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (572 247)  (572 247)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (41 7)  (587 247)  (587 247)  LC_3 Logic Functioning bit
 (43 7)  (589 247)  (589 247)  LC_3 Logic Functioning bit
 (51 7)  (597 247)  (597 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (599 247)  (599 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (9 8)  (555 248)  (555 248)  routing T_11_15.sp4_v_t_42 <X> T_11_15.sp4_h_r_7
 (15 8)  (561 248)  (561 248)  routing T_11_15.sp4_h_r_25 <X> T_11_15.lc_trk_g2_1
 (16 8)  (562 248)  (562 248)  routing T_11_15.sp4_h_r_25 <X> T_11_15.lc_trk_g2_1
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (573 248)  (573 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 248)  (574 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 248)  (576 248)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (39 8)  (585 248)  (585 248)  LC_4 Logic Functioning bit
 (44 8)  (590 248)  (590 248)  LC_4 Logic Functioning bit
 (45 8)  (591 248)  (591 248)  LC_4 Logic Functioning bit
 (18 9)  (564 249)  (564 249)  routing T_11_15.sp4_h_r_25 <X> T_11_15.lc_trk_g2_1
 (22 9)  (568 249)  (568 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 249)  (571 249)  routing T_11_15.sp4_r_v_b_34 <X> T_11_15.lc_trk_g2_2
 (27 9)  (573 249)  (573 249)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 249)  (574 249)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (41 9)  (587 249)  (587 249)  LC_4 Logic Functioning bit
 (43 9)  (589 249)  (589 249)  LC_4 Logic Functioning bit
 (26 10)  (572 250)  (572 250)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 250)  (573 250)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 250)  (576 250)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (44 10)  (590 250)  (590 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (26 11)  (572 251)  (572 251)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 251)  (575 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (587 251)  (587 251)  LC_5 Logic Functioning bit
 (43 11)  (589 251)  (589 251)  LC_5 Logic Functioning bit
 (15 12)  (561 252)  (561 252)  routing T_11_15.rgt_op_1 <X> T_11_15.lc_trk_g3_1
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 252)  (564 252)  routing T_11_15.rgt_op_1 <X> T_11_15.lc_trk_g3_1
 (27 12)  (573 252)  (573 252)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 252)  (576 252)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (583 252)  (583 252)  LC_6 Logic Functioning bit
 (39 12)  (585 252)  (585 252)  LC_6 Logic Functioning bit
 (44 12)  (590 252)  (590 252)  LC_6 Logic Functioning bit
 (45 12)  (591 252)  (591 252)  LC_6 Logic Functioning bit
 (27 13)  (573 253)  (573 253)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 253)  (574 253)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 253)  (575 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 253)  (576 253)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (41 13)  (587 253)  (587 253)  LC_6 Logic Functioning bit
 (43 13)  (589 253)  (589 253)  LC_6 Logic Functioning bit
 (4 14)  (550 254)  (550 254)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_t_44
 (6 14)  (552 254)  (552 254)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_t_44
 (14 14)  (560 254)  (560 254)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g3_4
 (26 14)  (572 254)  (572 254)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 254)  (573 254)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 254)  (576 254)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (583 254)  (583 254)  LC_7 Logic Functioning bit
 (39 14)  (585 254)  (585 254)  LC_7 Logic Functioning bit
 (45 14)  (591 254)  (591 254)  LC_7 Logic Functioning bit
 (5 15)  (551 255)  (551 255)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_t_44
 (17 15)  (563 255)  (563 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (572 255)  (572 255)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 255)  (575 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 255)  (576 255)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (41 15)  (587 255)  (587 255)  LC_7 Logic Functioning bit
 (43 15)  (589 255)  (589 255)  LC_7 Logic Functioning bit


LogicTile_12_15

 (2 0)  (602 240)  (602 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (621 240)  (621 240)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g0_3
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 240)  (625 240)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g0_2
 (26 0)  (626 240)  (626 240)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 240)  (630 240)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (18 1)  (618 241)  (618 241)  routing T_12_15.sp4_r_v_b_34 <X> T_12_15.lc_trk_g0_1
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 241)  (627 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 241)  (631 241)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 241)  (635 241)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.input_2_0
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 242)  (615 242)  routing T_12_15.top_op_5 <X> T_12_15.lc_trk_g0_5
 (17 2)  (617 242)  (617 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 242)  (633 242)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (37 2)  (637 242)  (637 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (40 2)  (640 242)  (640 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (43 2)  (643 242)  (643 242)  LC_1 Logic Functioning bit
 (50 2)  (650 242)  (650 242)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (618 243)  (618 243)  routing T_12_15.top_op_5 <X> T_12_15.lc_trk_g0_5
 (26 3)  (626 243)  (626 243)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 243)  (628 243)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (43 3)  (643 243)  (643 243)  LC_1 Logic Functioning bit
 (47 3)  (647 243)  (647 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (600 244)  (600 244)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (612 244)  (612 244)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_h_r_5
 (14 4)  (614 244)  (614 244)  routing T_12_15.bnr_op_0 <X> T_12_15.lc_trk_g1_0
 (21 4)  (621 244)  (621 244)  routing T_12_15.bnr_op_3 <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.lft_op_2 <X> T_12_15.lc_trk_g1_2
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (46 4)  (646 244)  (646 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (650 244)  (650 244)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (14 5)  (614 245)  (614 245)  routing T_12_15.bnr_op_0 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (621 245)  (621 245)  routing T_12_15.bnr_op_3 <X> T_12_15.lc_trk_g1_3
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 245)  (624 245)  routing T_12_15.lft_op_2 <X> T_12_15.lc_trk_g1_2
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 245)  (627 245)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 245)  (628 245)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (38 5)  (638 245)  (638 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (51 5)  (651 245)  (651 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (652 245)  (652 245)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (53 5)  (653 245)  (653 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (614 246)  (614 246)  routing T_12_15.bnr_op_4 <X> T_12_15.lc_trk_g1_4
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 246)  (630 246)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 246)  (631 246)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (40 6)  (640 246)  (640 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (14 7)  (614 247)  (614 247)  routing T_12_15.bnr_op_4 <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 247)  (624 247)  routing T_12_15.top_op_6 <X> T_12_15.lc_trk_g1_6
 (25 7)  (625 247)  (625 247)  routing T_12_15.top_op_6 <X> T_12_15.lc_trk_g1_6
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (40 7)  (640 247)  (640 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (53 7)  (653 247)  (653 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 248)  (618 248)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g2_1
 (21 8)  (621 248)  (621 248)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g2_3
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 248)  (624 248)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g2_3
 (25 8)  (625 248)  (625 248)  routing T_12_15.sp4_v_t_23 <X> T_12_15.lc_trk_g2_2
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 248)  (631 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (50 8)  (650 248)  (650 248)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (614 249)  (614 249)  routing T_12_15.sp4_r_v_b_32 <X> T_12_15.lc_trk_g2_0
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 249)  (623 249)  routing T_12_15.sp4_v_t_23 <X> T_12_15.lc_trk_g2_2
 (25 9)  (625 249)  (625 249)  routing T_12_15.sp4_v_t_23 <X> T_12_15.lc_trk_g2_2
 (26 9)  (626 249)  (626 249)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 249)  (627 249)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 249)  (628 249)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (52 9)  (652 249)  (652 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (13 10)  (613 250)  (613 250)  routing T_12_15.sp4_h_r_8 <X> T_12_15.sp4_v_t_45
 (14 10)  (614 250)  (614 250)  routing T_12_15.sp4_h_r_36 <X> T_12_15.lc_trk_g2_4
 (12 11)  (612 251)  (612 251)  routing T_12_15.sp4_h_r_8 <X> T_12_15.sp4_v_t_45
 (15 11)  (615 251)  (615 251)  routing T_12_15.sp4_h_r_36 <X> T_12_15.lc_trk_g2_4
 (16 11)  (616 251)  (616 251)  routing T_12_15.sp4_h_r_36 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (624 251)  (624 251)  routing T_12_15.tnl_op_6 <X> T_12_15.lc_trk_g2_6
 (25 11)  (625 251)  (625 251)  routing T_12_15.tnl_op_6 <X> T_12_15.lc_trk_g2_6
 (4 12)  (604 252)  (604 252)  routing T_12_15.sp4_v_t_44 <X> T_12_15.sp4_v_b_9
 (21 12)  (621 252)  (621 252)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g3_3
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (14 13)  (614 253)  (614 253)  routing T_12_15.sp4_h_r_24 <X> T_12_15.lc_trk_g3_0
 (15 13)  (615 253)  (615 253)  routing T_12_15.sp4_h_r_24 <X> T_12_15.lc_trk_g3_0
 (16 13)  (616 253)  (616 253)  routing T_12_15.sp4_h_r_24 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (37 13)  (637 253)  (637 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (8 14)  (608 254)  (608 254)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_l_47
 (9 14)  (609 254)  (609 254)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_l_47
 (10 14)  (610 254)  (610 254)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_l_47
 (11 14)  (611 254)  (611 254)  routing T_12_15.sp4_h_r_5 <X> T_12_15.sp4_v_t_46
 (13 14)  (613 254)  (613 254)  routing T_12_15.sp4_h_r_5 <X> T_12_15.sp4_v_t_46
 (15 14)  (615 254)  (615 254)  routing T_12_15.tnl_op_5 <X> T_12_15.lc_trk_g3_5
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (621 254)  (621 254)  routing T_12_15.sp4_v_t_26 <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 254)  (623 254)  routing T_12_15.sp4_v_t_26 <X> T_12_15.lc_trk_g3_7
 (25 14)  (625 254)  (625 254)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g3_6
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (46 14)  (646 254)  (646 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (651 254)  (651 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (612 255)  (612 255)  routing T_12_15.sp4_h_r_5 <X> T_12_15.sp4_v_t_46
 (18 15)  (618 255)  (618 255)  routing T_12_15.tnl_op_5 <X> T_12_15.lc_trk_g3_5
 (21 15)  (621 255)  (621 255)  routing T_12_15.sp4_v_t_26 <X> T_12_15.lc_trk_g3_7
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 255)  (632 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (633 255)  (633 255)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.input_2_7
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (40 15)  (640 255)  (640 255)  LC_7 Logic Functioning bit
 (46 15)  (646 255)  (646 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (653 255)  (653 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_15

 (15 0)  (669 240)  (669 240)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 240)  (678 240)  routing T_13_15.bot_op_3 <X> T_13_15.lc_trk_g0_3
 (14 1)  (668 241)  (668 241)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g0_0
 (15 1)  (669 241)  (669 241)  routing T_13_15.top_op_0 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (672 241)  (672 241)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (658 242)  (658 242)  routing T_13_15.sp4_v_b_4 <X> T_13_15.sp4_v_t_37
 (6 2)  (660 242)  (660 242)  routing T_13_15.sp4_v_b_4 <X> T_13_15.sp4_v_t_37
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 242)  (689 242)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.input_2_1
 (8 3)  (662 243)  (662 243)  routing T_13_15.sp4_h_l_36 <X> T_13_15.sp4_v_t_36
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (687 243)  (687 243)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.input_2_1
 (34 3)  (688 243)  (688 243)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.input_2_1
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (3 4)  (657 244)  (657 244)  routing T_13_15.sp12_v_t_23 <X> T_13_15.sp12_h_r_0
 (14 4)  (668 244)  (668 244)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g1_0
 (15 4)  (669 244)  (669 244)  routing T_13_15.sp4_h_r_1 <X> T_13_15.lc_trk_g1_1
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_h_r_1 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (679 244)  (679 244)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 244)  (694 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (15 5)  (669 245)  (669 245)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (672 245)  (672 245)  routing T_13_15.sp4_h_r_1 <X> T_13_15.lc_trk_g1_1
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (694 245)  (694 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (48 5)  (702 245)  (702 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (705 245)  (705 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (680 246)  (680 246)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (50 6)  (704 246)  (704 246)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (8 8)  (662 248)  (662 248)  routing T_13_15.sp4_v_b_1 <X> T_13_15.sp4_h_r_7
 (9 8)  (663 248)  (663 248)  routing T_13_15.sp4_v_b_1 <X> T_13_15.sp4_h_r_7
 (10 8)  (664 248)  (664 248)  routing T_13_15.sp4_v_b_1 <X> T_13_15.sp4_h_r_7
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g2_1
 (21 8)  (675 248)  (675 248)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (679 248)  (679 248)  routing T_13_15.sp4_v_b_26 <X> T_13_15.lc_trk_g2_2
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (50 8)  (704 248)  (704 248)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (662 249)  (662 249)  routing T_13_15.sp4_h_l_36 <X> T_13_15.sp4_v_b_7
 (9 9)  (663 249)  (663 249)  routing T_13_15.sp4_h_l_36 <X> T_13_15.sp4_v_b_7
 (10 9)  (664 249)  (664 249)  routing T_13_15.sp4_h_l_36 <X> T_13_15.sp4_v_b_7
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 249)  (677 249)  routing T_13_15.sp4_v_b_26 <X> T_13_15.lc_trk_g2_2
 (26 9)  (680 249)  (680 249)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 249)  (682 249)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (25 10)  (679 250)  (679 250)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g2_6
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (42 10)  (696 250)  (696 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (50 10)  (704 250)  (704 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (15 12)  (669 252)  (669 252)  routing T_13_15.sp4_h_r_41 <X> T_13_15.lc_trk_g3_1
 (16 12)  (670 252)  (670 252)  routing T_13_15.sp4_h_r_41 <X> T_13_15.lc_trk_g3_1
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.sp4_h_r_41 <X> T_13_15.lc_trk_g3_1
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 252)  (677 252)  routing T_13_15.sp4_h_r_27 <X> T_13_15.lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.sp4_h_r_27 <X> T_13_15.lc_trk_g3_3
 (25 12)  (679 252)  (679 252)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (669 253)  (669 253)  routing T_13_15.sp4_v_t_29 <X> T_13_15.lc_trk_g3_0
 (16 13)  (670 253)  (670 253)  routing T_13_15.sp4_v_t_29 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (672 253)  (672 253)  routing T_13_15.sp4_h_r_41 <X> T_13_15.lc_trk_g3_1
 (21 13)  (675 253)  (675 253)  routing T_13_15.sp4_h_r_27 <X> T_13_15.lc_trk_g3_3
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 253)  (677 253)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (25 13)  (679 253)  (679 253)  routing T_13_15.sp4_h_r_42 <X> T_13_15.lc_trk_g3_2
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 253)  (682 253)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (40 13)  (694 253)  (694 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (48 13)  (702 253)  (702 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (658 254)  (658 254)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_v_t_44
 (6 14)  (660 254)  (660 254)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_v_t_44
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 254)  (677 254)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g3_7
 (24 14)  (678 254)  (678 254)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g3_7
 (25 14)  (679 254)  (679 254)  routing T_13_15.sp4_h_r_46 <X> T_13_15.lc_trk_g3_6
 (5 15)  (659 255)  (659 255)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_v_t_44
 (15 15)  (669 255)  (669 255)  routing T_13_15.sp4_v_t_33 <X> T_13_15.lc_trk_g3_4
 (16 15)  (670 255)  (670 255)  routing T_13_15.sp4_v_t_33 <X> T_13_15.lc_trk_g3_4
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (675 255)  (675 255)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g3_7
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 255)  (677 255)  routing T_13_15.sp4_h_r_46 <X> T_13_15.lc_trk_g3_6
 (24 15)  (678 255)  (678 255)  routing T_13_15.sp4_h_r_46 <X> T_13_15.lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.sp4_h_r_46 <X> T_13_15.lc_trk_g3_6


LogicTile_14_15

 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (733 240)  (733 240)  routing T_14_15.sp4_h_l_7 <X> T_14_15.lc_trk_g0_2
 (26 0)  (734 240)  (734 240)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 240)  (741 240)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 240)  (743 240)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.input_2_0
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (53 0)  (761 240)  (761 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (18 1)  (726 241)  (726 241)  routing T_14_15.sp4_r_v_b_34 <X> T_14_15.lc_trk_g0_1
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 241)  (731 241)  routing T_14_15.sp4_h_l_7 <X> T_14_15.lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.sp4_h_l_7 <X> T_14_15.lc_trk_g0_2
 (25 1)  (733 241)  (733 241)  routing T_14_15.sp4_h_l_7 <X> T_14_15.lc_trk_g0_2
 (26 1)  (734 241)  (734 241)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (742 241)  (742 241)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.input_2_0
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (47 1)  (755 241)  (755 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (756 241)  (756 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (759 241)  (759 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (760 241)  (760 241)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (714 242)  (714 242)  routing T_14_15.sp4_h_l_42 <X> T_14_15.sp4_v_t_37
 (19 2)  (727 242)  (727 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 242)  (739 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (53 2)  (761 242)  (761 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 243)  (738 243)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (1 4)  (709 244)  (709 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (719 244)  (719 244)  routing T_14_15.sp4_h_l_46 <X> T_14_15.sp4_v_b_5
 (13 4)  (721 244)  (721 244)  routing T_14_15.sp4_h_l_46 <X> T_14_15.sp4_v_b_5
 (25 4)  (733 244)  (733 244)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g1_2
 (1 5)  (709 245)  (709 245)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (12 5)  (720 245)  (720 245)  routing T_14_15.sp4_h_l_46 <X> T_14_15.sp4_v_b_5
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 245)  (732 245)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g1_2
 (16 6)  (724 246)  (724 246)  routing T_14_15.sp4_v_b_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.sp4_v_b_5 <X> T_14_15.lc_trk_g1_5
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (731 246)  (731 246)  routing T_14_15.sp4_h_r_7 <X> T_14_15.lc_trk_g1_7
 (24 6)  (732 246)  (732 246)  routing T_14_15.sp4_h_r_7 <X> T_14_15.lc_trk_g1_7
 (26 6)  (734 246)  (734 246)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (10 7)  (718 247)  (718 247)  routing T_14_15.sp4_h_l_46 <X> T_14_15.sp4_v_t_41
 (21 7)  (729 247)  (729 247)  routing T_14_15.sp4_h_r_7 <X> T_14_15.lc_trk_g1_7
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (4 8)  (712 248)  (712 248)  routing T_14_15.sp4_h_l_43 <X> T_14_15.sp4_v_b_6
 (8 8)  (716 248)  (716 248)  routing T_14_15.sp4_h_l_42 <X> T_14_15.sp4_h_r_7
 (5 9)  (713 249)  (713 249)  routing T_14_15.sp4_h_l_43 <X> T_14_15.sp4_v_b_6
 (8 9)  (716 249)  (716 249)  routing T_14_15.sp4_h_l_42 <X> T_14_15.sp4_v_b_7
 (9 9)  (717 249)  (717 249)  routing T_14_15.sp4_h_l_42 <X> T_14_15.sp4_v_b_7
 (12 10)  (720 250)  (720 250)  routing T_14_15.sp4_v_b_8 <X> T_14_15.sp4_h_l_45
 (25 10)  (733 250)  (733 250)  routing T_14_15.sp4_h_r_38 <X> T_14_15.lc_trk_g2_6
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 251)  (731 251)  routing T_14_15.sp4_h_r_38 <X> T_14_15.lc_trk_g2_6
 (24 11)  (732 251)  (732 251)  routing T_14_15.sp4_h_r_38 <X> T_14_15.lc_trk_g2_6
 (21 12)  (729 252)  (729 252)  routing T_14_15.sp12_v_t_0 <X> T_14_15.lc_trk_g3_3
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (732 252)  (732 252)  routing T_14_15.sp12_v_t_0 <X> T_14_15.lc_trk_g3_3
 (25 12)  (733 252)  (733 252)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (21 13)  (729 253)  (729 253)  routing T_14_15.sp12_v_t_0 <X> T_14_15.lc_trk_g3_3
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (25 13)  (733 253)  (733 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 254)  (722 254)  routing T_14_15.sp12_v_t_3 <X> T_14_15.lc_trk_g3_4
 (16 14)  (724 254)  (724 254)  routing T_14_15.sp4_v_t_16 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.sp4_v_t_16 <X> T_14_15.lc_trk_g3_5
 (14 15)  (722 255)  (722 255)  routing T_14_15.sp12_v_t_3 <X> T_14_15.lc_trk_g3_4
 (15 15)  (723 255)  (723 255)  routing T_14_15.sp12_v_t_3 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (19 15)  (727 255)  (727 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_15

 (14 0)  (776 240)  (776 240)  routing T_15_15.lft_op_0 <X> T_15_15.lc_trk_g0_0
 (15 0)  (777 240)  (777 240)  routing T_15_15.sp4_v_b_17 <X> T_15_15.lc_trk_g0_1
 (16 0)  (778 240)  (778 240)  routing T_15_15.sp4_v_b_17 <X> T_15_15.lc_trk_g0_1
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (783 240)  (783 240)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g0_3
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 240)  (786 240)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g0_3
 (25 0)  (787 240)  (787 240)  routing T_15_15.sp12_h_r_2 <X> T_15_15.lc_trk_g0_2
 (15 1)  (777 241)  (777 241)  routing T_15_15.lft_op_0 <X> T_15_15.lc_trk_g0_0
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (786 241)  (786 241)  routing T_15_15.sp12_h_r_2 <X> T_15_15.lc_trk_g0_2
 (25 1)  (787 241)  (787 241)  routing T_15_15.sp12_h_r_2 <X> T_15_15.lc_trk_g0_2
 (14 2)  (776 242)  (776 242)  routing T_15_15.sp12_h_l_3 <X> T_15_15.lc_trk_g0_4
 (14 3)  (776 243)  (776 243)  routing T_15_15.sp12_h_l_3 <X> T_15_15.lc_trk_g0_4
 (15 3)  (777 243)  (777 243)  routing T_15_15.sp12_h_l_3 <X> T_15_15.lc_trk_g0_4
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 244)  (797 244)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.input_2_2
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (14 5)  (776 245)  (776 245)  routing T_15_15.sp4_h_r_0 <X> T_15_15.lc_trk_g1_0
 (15 5)  (777 245)  (777 245)  routing T_15_15.sp4_h_r_0 <X> T_15_15.lc_trk_g1_0
 (16 5)  (778 245)  (778 245)  routing T_15_15.sp4_h_r_0 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (785 245)  (785 245)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g1_2
 (24 5)  (786 245)  (786 245)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g1_2
 (25 5)  (787 245)  (787 245)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g1_2
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 245)  (794 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (14 6)  (776 246)  (776 246)  routing T_15_15.sp12_h_l_3 <X> T_15_15.lc_trk_g1_4
 (26 6)  (788 246)  (788 246)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 246)  (790 246)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 246)  (792 246)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (12 7)  (774 247)  (774 247)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_v_t_40
 (14 7)  (776 247)  (776 247)  routing T_15_15.sp12_h_l_3 <X> T_15_15.lc_trk_g1_4
 (15 7)  (777 247)  (777 247)  routing T_15_15.sp12_h_l_3 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (789 247)  (789 247)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 249)  (785 249)  routing T_15_15.sp4_v_b_42 <X> T_15_15.lc_trk_g2_2
 (24 9)  (786 249)  (786 249)  routing T_15_15.sp4_v_b_42 <X> T_15_15.lc_trk_g2_2
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (40 10)  (802 250)  (802 250)  LC_5 Logic Functioning bit
 (42 10)  (804 250)  (804 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (14 11)  (776 251)  (776 251)  routing T_15_15.tnl_op_4 <X> T_15_15.lc_trk_g2_4
 (15 11)  (777 251)  (777 251)  routing T_15_15.tnl_op_4 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 251)  (785 251)  routing T_15_15.sp4_h_r_30 <X> T_15_15.lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.sp4_h_r_30 <X> T_15_15.lc_trk_g2_6
 (25 11)  (787 251)  (787 251)  routing T_15_15.sp4_h_r_30 <X> T_15_15.lc_trk_g2_6
 (27 11)  (789 251)  (789 251)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 251)  (790 251)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 251)  (794 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 252)  (790 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 252)  (797 252)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.input_2_6
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (38 12)  (800 252)  (800 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (52 12)  (814 252)  (814 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (776 253)  (776 253)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g3_0
 (15 13)  (777 253)  (777 253)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (38 13)  (800 253)  (800 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (43 14)  (805 254)  (805 254)  LC_7 Logic Functioning bit
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 255)  (786 255)  routing T_15_15.tnl_op_6 <X> T_15_15.lc_trk_g3_6
 (25 15)  (787 255)  (787 255)  routing T_15_15.tnl_op_6 <X> T_15_15.lc_trk_g3_6
 (27 15)  (789 255)  (789 255)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 255)  (793 255)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 255)  (794 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (15 0)  (831 240)  (831 240)  routing T_16_15.top_op_1 <X> T_16_15.lc_trk_g0_1
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (834 241)  (834 241)  routing T_16_15.top_op_1 <X> T_16_15.lc_trk_g0_1
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 243)  (841 243)  routing T_16_15.sp4_r_v_b_30 <X> T_16_15.lc_trk_g0_6
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 244)  (849 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 245)  (848 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (849 245)  (849 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_2
 (34 5)  (850 245)  (850 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_2
 (35 5)  (851 245)  (851 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.input_2_2
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (47 5)  (863 245)  (863 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 12)  (828 252)  (828 252)  routing T_16_15.sp4_v_t_46 <X> T_16_15.sp4_h_r_11
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (841 252)  (841 252)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g3_2
 (10 13)  (826 253)  (826 253)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_v_b_10
 (21 13)  (837 253)  (837 253)  routing T_16_15.sp4_r_v_b_43 <X> T_16_15.lc_trk_g3_3
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (2 0)  (876 240)  (876 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (26 0)  (900 240)  (900 240)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 240)  (901 240)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 240)  (902 240)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 240)  (904 240)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 240)  (908 240)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (8 1)  (882 241)  (882 241)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_b_1
 (27 1)  (901 241)  (901 241)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 241)  (902 241)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 241)  (904 241)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (40 1)  (914 241)  (914 241)  LC_0 Logic Functioning bit
 (42 1)  (916 241)  (916 241)  LC_0 Logic Functioning bit
 (51 1)  (925 241)  (925 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (896 242)  (896 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (897 242)  (897 242)  routing T_17_15.sp12_h_l_12 <X> T_17_15.lc_trk_g0_7
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (0 4)  (874 244)  (874 244)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (14 6)  (888 246)  (888 246)  routing T_17_15.sp4_v_t_1 <X> T_17_15.lc_trk_g1_4
 (21 6)  (895 246)  (895 246)  routing T_17_15.sp12_h_l_4 <X> T_17_15.lc_trk_g1_7
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (898 246)  (898 246)  routing T_17_15.sp12_h_l_4 <X> T_17_15.lc_trk_g1_7
 (14 7)  (888 247)  (888 247)  routing T_17_15.sp4_v_t_1 <X> T_17_15.lc_trk_g1_4
 (16 7)  (890 247)  (890 247)  routing T_17_15.sp4_v_t_1 <X> T_17_15.lc_trk_g1_4
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (895 247)  (895 247)  routing T_17_15.sp12_h_l_4 <X> T_17_15.lc_trk_g1_7
 (22 8)  (896 248)  (896 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (897 248)  (897 248)  routing T_17_15.sp4_h_r_27 <X> T_17_15.lc_trk_g2_3
 (24 8)  (898 248)  (898 248)  routing T_17_15.sp4_h_r_27 <X> T_17_15.lc_trk_g2_3
 (26 8)  (900 248)  (900 248)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 248)  (901 248)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 248)  (902 248)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (39 8)  (913 248)  (913 248)  LC_4 Logic Functioning bit
 (41 8)  (915 248)  (915 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (46 8)  (920 248)  (920 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (895 249)  (895 249)  routing T_17_15.sp4_h_r_27 <X> T_17_15.lc_trk_g2_3
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 249)  (898 249)  routing T_17_15.tnl_op_2 <X> T_17_15.lc_trk_g2_2
 (25 9)  (899 249)  (899 249)  routing T_17_15.tnl_op_2 <X> T_17_15.lc_trk_g2_2
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 249)  (901 249)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 249)  (904 249)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 249)  (905 249)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (5 10)  (879 250)  (879 250)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_h_l_43
 (26 10)  (900 250)  (900 250)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 250)  (907 250)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 250)  (908 250)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 250)  (909 250)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.input_2_5
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (43 10)  (917 250)  (917 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (46 10)  (920 250)  (920 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (878 251)  (878 251)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_h_l_43
 (6 11)  (880 251)  (880 251)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_h_l_43
 (26 11)  (900 251)  (900 251)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 251)  (906 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (907 251)  (907 251)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.input_2_5
 (34 11)  (908 251)  (908 251)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.input_2_5
 (35 11)  (909 251)  (909 251)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.input_2_5
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (38 11)  (912 251)  (912 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (42 11)  (916 251)  (916 251)  LC_5 Logic Functioning bit
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 252)  (897 252)  routing T_17_15.sp4_v_t_30 <X> T_17_15.lc_trk_g3_3
 (24 12)  (898 252)  (898 252)  routing T_17_15.sp4_v_t_30 <X> T_17_15.lc_trk_g3_3
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 252)  (901 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 252)  (902 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 252)  (904 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 252)  (910 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (51 12)  (925 252)  (925 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 253)  (901 253)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 253)  (902 253)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 253)  (904 253)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 253)  (905 253)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (40 13)  (914 253)  (914 253)  LC_6 Logic Functioning bit
 (42 13)  (916 253)  (916 253)  LC_6 Logic Functioning bit
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 254)  (889 254)  routing T_17_15.sp4_h_l_16 <X> T_17_15.lc_trk_g3_5
 (16 14)  (890 254)  (890 254)  routing T_17_15.sp4_h_l_16 <X> T_17_15.lc_trk_g3_5
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (895 254)  (895 254)  routing T_17_15.sp4_h_r_39 <X> T_17_15.lc_trk_g3_7
 (22 14)  (896 254)  (896 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (897 254)  (897 254)  routing T_17_15.sp4_h_r_39 <X> T_17_15.lc_trk_g3_7
 (24 14)  (898 254)  (898 254)  routing T_17_15.sp4_h_r_39 <X> T_17_15.lc_trk_g3_7
 (25 14)  (899 254)  (899 254)  routing T_17_15.sp4_v_b_30 <X> T_17_15.lc_trk_g3_6
 (18 15)  (892 255)  (892 255)  routing T_17_15.sp4_h_l_16 <X> T_17_15.lc_trk_g3_5
 (22 15)  (896 255)  (896 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (897 255)  (897 255)  routing T_17_15.sp4_v_b_30 <X> T_17_15.lc_trk_g3_6


LogicTile_18_15

 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (12 2)  (940 242)  (940 242)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_39
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_1 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (11 3)  (939 243)  (939 243)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_39
 (0 4)  (928 244)  (928 244)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 245)  (928 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (954 248)  (954 248)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 248)  (961 248)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (18 9)  (946 249)  (946 249)  routing T_18_15.sp4_r_v_b_33 <X> T_18_15.lc_trk_g2_1
 (27 9)  (955 249)  (955 249)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 249)  (956 249)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 249)  (958 249)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (39 9)  (967 249)  (967 249)  LC_4 Logic Functioning bit
 (40 9)  (968 249)  (968 249)  LC_4 Logic Functioning bit
 (42 9)  (970 249)  (970 249)  LC_4 Logic Functioning bit
 (51 9)  (979 249)  (979 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 12)  (949 252)  (949 252)  routing T_18_15.sp4_h_r_35 <X> T_18_15.lc_trk_g3_3
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp4_h_r_35 <X> T_18_15.lc_trk_g3_3
 (24 12)  (952 252)  (952 252)  routing T_18_15.sp4_h_r_35 <X> T_18_15.lc_trk_g3_3
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 254)  (945 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_19_15

 (11 0)  (993 240)  (993 240)  routing T_19_15.sp4_h_r_9 <X> T_19_15.sp4_v_b_2
 (15 0)  (997 240)  (997 240)  routing T_19_15.sp4_h_r_9 <X> T_19_15.lc_trk_g0_1
 (16 0)  (998 240)  (998 240)  routing T_19_15.sp4_h_r_9 <X> T_19_15.lc_trk_g0_1
 (17 0)  (999 240)  (999 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1000 240)  (1000 240)  routing T_19_15.sp4_h_r_9 <X> T_19_15.lc_trk_g0_1
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 242)  (1009 242)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 242)  (1010 242)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 242)  (1013 242)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 242)  (1016 242)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (45 2)  (1027 242)  (1027 242)  LC_1 Logic Functioning bit
 (47 2)  (1029 242)  (1029 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_1 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 243)  (1012 243)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (1018 243)  (1018 243)  LC_1 Logic Functioning bit
 (37 3)  (1019 243)  (1019 243)  LC_1 Logic Functioning bit
 (38 3)  (1020 243)  (1020 243)  LC_1 Logic Functioning bit
 (39 3)  (1021 243)  (1021 243)  LC_1 Logic Functioning bit
 (40 3)  (1022 243)  (1022 243)  LC_1 Logic Functioning bit
 (42 3)  (1024 243)  (1024 243)  LC_1 Logic Functioning bit
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (982 245)  (982 245)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 5)  (983 245)  (983 245)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 245)  (1003 245)  routing T_19_15.sp4_r_v_b_27 <X> T_19_15.lc_trk_g1_3
 (5 6)  (987 246)  (987 246)  routing T_19_15.sp4_v_b_3 <X> T_19_15.sp4_h_l_38
 (15 6)  (997 246)  (997 246)  routing T_19_15.sp4_v_b_21 <X> T_19_15.lc_trk_g1_5
 (16 6)  (998 246)  (998 246)  routing T_19_15.sp4_v_b_21 <X> T_19_15.lc_trk_g1_5
 (17 6)  (999 246)  (999 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (11 7)  (993 247)  (993 247)  routing T_19_15.sp4_h_r_9 <X> T_19_15.sp4_h_l_40
 (13 7)  (995 247)  (995 247)  routing T_19_15.sp4_h_r_9 <X> T_19_15.sp4_h_l_40
 (11 8)  (993 248)  (993 248)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_b_8
 (11 12)  (993 252)  (993 252)  routing T_19_15.sp4_h_r_6 <X> T_19_15.sp4_v_b_11
 (21 12)  (1003 252)  (1003 252)  routing T_19_15.sp4_v_t_14 <X> T_19_15.lc_trk_g3_3
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 252)  (1005 252)  routing T_19_15.sp4_v_t_14 <X> T_19_15.lc_trk_g3_3
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_15

 (19 15)  (1055 255)  (1055 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_15

 (8 2)  (1098 242)  (1098 242)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_36


LogicTile_22_15

 (3 2)  (1147 242)  (1147 242)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23
 (3 3)  (1147 243)  (1147 243)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23
 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_15

 (5 10)  (1203 250)  (1203 250)  routing T_23_15.sp4_h_r_3 <X> T_23_15.sp4_h_l_43
 (4 11)  (1202 251)  (1202 251)  routing T_23_15.sp4_h_r_3 <X> T_23_15.sp4_h_l_43
 (5 14)  (1203 254)  (1203 254)  routing T_23_15.sp4_v_t_38 <X> T_23_15.sp4_h_l_44
 (4 15)  (1202 255)  (1202 255)  routing T_23_15.sp4_v_t_38 <X> T_23_15.sp4_h_l_44
 (6 15)  (1204 255)  (1204 255)  routing T_23_15.sp4_v_t_38 <X> T_23_15.sp4_h_l_44


LogicTile_24_15

 (3 2)  (1255 242)  (1255 242)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_h_l_23
 (3 3)  (1255 243)  (1255 243)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_h_l_23
 (19 15)  (1271 255)  (1271 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_v_t_23 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (17 5)  (1743 245)  (1743 245)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


LogicTile_2_14

 (3 14)  (75 238)  (75 238)  routing T_2_14.sp12_h_r_1 <X> T_2_14.sp12_v_t_22
 (3 15)  (75 239)  (75 239)  routing T_2_14.sp12_h_r_1 <X> T_2_14.sp12_v_t_22


LogicTile_9_14

 (15 0)  (453 224)  (453 224)  routing T_9_14.top_op_1 <X> T_9_14.lc_trk_g0_1
 (17 0)  (455 224)  (455 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (467 224)  (467 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 224)  (470 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 224)  (471 224)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 224)  (472 224)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 224)  (474 224)  LC_0 Logic Functioning bit
 (38 0)  (476 224)  (476 224)  LC_0 Logic Functioning bit
 (40 0)  (478 224)  (478 224)  LC_0 Logic Functioning bit
 (41 0)  (479 224)  (479 224)  LC_0 Logic Functioning bit
 (42 0)  (480 224)  (480 224)  LC_0 Logic Functioning bit
 (43 0)  (481 224)  (481 224)  LC_0 Logic Functioning bit
 (18 1)  (456 225)  (456 225)  routing T_9_14.top_op_1 <X> T_9_14.lc_trk_g0_1
 (36 1)  (474 225)  (474 225)  LC_0 Logic Functioning bit
 (38 1)  (476 225)  (476 225)  LC_0 Logic Functioning bit
 (40 1)  (478 225)  (478 225)  LC_0 Logic Functioning bit
 (41 1)  (479 225)  (479 225)  LC_0 Logic Functioning bit
 (42 1)  (480 225)  (480 225)  LC_0 Logic Functioning bit
 (43 1)  (481 225)  (481 225)  LC_0 Logic Functioning bit
 (0 2)  (438 226)  (438 226)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (1 2)  (439 226)  (439 226)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (453 226)  (453 226)  routing T_9_14.top_op_5 <X> T_9_14.lc_trk_g0_5
 (17 2)  (455 226)  (455 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (464 226)  (464 226)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 226)  (466 226)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 226)  (467 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 226)  (469 226)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 226)  (470 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 226)  (472 226)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 226)  (474 226)  LC_1 Logic Functioning bit
 (37 2)  (475 226)  (475 226)  LC_1 Logic Functioning bit
 (39 2)  (477 226)  (477 226)  LC_1 Logic Functioning bit
 (40 2)  (478 226)  (478 226)  LC_1 Logic Functioning bit
 (42 2)  (480 226)  (480 226)  LC_1 Logic Functioning bit
 (43 2)  (481 226)  (481 226)  LC_1 Logic Functioning bit
 (50 2)  (488 226)  (488 226)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (452 227)  (452 227)  routing T_9_14.top_op_4 <X> T_9_14.lc_trk_g0_4
 (15 3)  (453 227)  (453 227)  routing T_9_14.top_op_4 <X> T_9_14.lc_trk_g0_4
 (17 3)  (455 227)  (455 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (456 227)  (456 227)  routing T_9_14.top_op_5 <X> T_9_14.lc_trk_g0_5
 (22 3)  (460 227)  (460 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 227)  (462 227)  routing T_9_14.top_op_6 <X> T_9_14.lc_trk_g0_6
 (25 3)  (463 227)  (463 227)  routing T_9_14.top_op_6 <X> T_9_14.lc_trk_g0_6
 (26 3)  (464 227)  (464 227)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 227)  (465 227)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 227)  (466 227)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 227)  (467 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 227)  (468 227)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 227)  (469 227)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 227)  (474 227)  LC_1 Logic Functioning bit
 (38 3)  (476 227)  (476 227)  LC_1 Logic Functioning bit
 (40 3)  (478 227)  (478 227)  LC_1 Logic Functioning bit
 (41 3)  (479 227)  (479 227)  LC_1 Logic Functioning bit
 (42 3)  (480 227)  (480 227)  LC_1 Logic Functioning bit
 (43 3)  (481 227)  (481 227)  LC_1 Logic Functioning bit
 (51 3)  (489 227)  (489 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (452 228)  (452 228)  routing T_9_14.wire_logic_cluster/lc_0/out <X> T_9_14.lc_trk_g1_0
 (26 4)  (464 228)  (464 228)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 228)  (467 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 228)  (468 228)  routing T_9_14.lc_trk_g0_5 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 228)  (472 228)  routing T_9_14.lc_trk_g1_0 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 228)  (473 228)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.input_2_2
 (37 4)  (475 228)  (475 228)  LC_2 Logic Functioning bit
 (39 4)  (477 228)  (477 228)  LC_2 Logic Functioning bit
 (40 4)  (478 228)  (478 228)  LC_2 Logic Functioning bit
 (42 4)  (480 228)  (480 228)  LC_2 Logic Functioning bit
 (45 4)  (483 228)  (483 228)  LC_2 Logic Functioning bit
 (17 5)  (455 229)  (455 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (464 229)  (464 229)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 229)  (466 229)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 229)  (467 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 229)  (470 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (471 229)  (471 229)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.input_2_2
 (34 5)  (472 229)  (472 229)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.input_2_2
 (39 5)  (477 229)  (477 229)  LC_2 Logic Functioning bit
 (22 6)  (460 230)  (460 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 230)  (462 230)  routing T_9_14.top_op_7 <X> T_9_14.lc_trk_g1_7
 (21 7)  (459 231)  (459 231)  routing T_9_14.top_op_7 <X> T_9_14.lc_trk_g1_7
 (25 8)  (463 232)  (463 232)  routing T_9_14.wire_logic_cluster/lc_2/out <X> T_9_14.lc_trk_g2_2
 (22 9)  (460 233)  (460 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 10)  (467 234)  (467 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 234)  (468 234)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 234)  (469 234)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 234)  (470 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (479 234)  (479 234)  LC_5 Logic Functioning bit
 (43 10)  (481 234)  (481 234)  LC_5 Logic Functioning bit
 (22 11)  (460 235)  (460 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (461 235)  (461 235)  routing T_9_14.sp4_v_b_46 <X> T_9_14.lc_trk_g2_6
 (24 11)  (462 235)  (462 235)  routing T_9_14.sp4_v_b_46 <X> T_9_14.lc_trk_g2_6
 (30 11)  (468 235)  (468 235)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (41 11)  (479 235)  (479 235)  LC_5 Logic Functioning bit
 (43 11)  (481 235)  (481 235)  LC_5 Logic Functioning bit
 (14 12)  (452 236)  (452 236)  routing T_9_14.sp4_v_t_21 <X> T_9_14.lc_trk_g3_0
 (14 13)  (452 237)  (452 237)  routing T_9_14.sp4_v_t_21 <X> T_9_14.lc_trk_g3_0
 (16 13)  (454 237)  (454 237)  routing T_9_14.sp4_v_t_21 <X> T_9_14.lc_trk_g3_0
 (17 13)  (455 237)  (455 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (15 14)  (453 238)  (453 238)  routing T_9_14.rgt_op_5 <X> T_9_14.lc_trk_g3_5
 (17 14)  (455 238)  (455 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 238)  (456 238)  routing T_9_14.rgt_op_5 <X> T_9_14.lc_trk_g3_5
 (22 15)  (460 239)  (460 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (461 239)  (461 239)  routing T_9_14.sp4_v_b_46 <X> T_9_14.lc_trk_g3_6
 (24 15)  (462 239)  (462 239)  routing T_9_14.sp4_v_b_46 <X> T_9_14.lc_trk_g3_6


LogicTile_10_14

 (3 0)  (495 224)  (495 224)  routing T_10_14.sp12_v_t_23 <X> T_10_14.sp12_v_b_0
 (9 0)  (501 224)  (501 224)  routing T_10_14.sp4_v_t_36 <X> T_10_14.sp4_h_r_1
 (12 0)  (504 224)  (504 224)  routing T_10_14.sp4_v_t_39 <X> T_10_14.sp4_h_r_2
 (26 0)  (518 224)  (518 224)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 224)  (520 224)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 224)  (522 224)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 224)  (525 224)  routing T_10_14.lc_trk_g2_1 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (40 0)  (532 224)  (532 224)  LC_0 Logic Functioning bit
 (42 0)  (534 224)  (534 224)  LC_0 Logic Functioning bit
 (26 1)  (518 225)  (518 225)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 225)  (520 225)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 225)  (521 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 225)  (522 225)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (21 6)  (513 230)  (513 230)  routing T_10_14.sp4_v_b_15 <X> T_10_14.lc_trk_g1_7
 (22 6)  (514 230)  (514 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (515 230)  (515 230)  routing T_10_14.sp4_v_b_15 <X> T_10_14.lc_trk_g1_7
 (21 7)  (513 231)  (513 231)  routing T_10_14.sp4_v_b_15 <X> T_10_14.lc_trk_g1_7
 (15 8)  (507 232)  (507 232)  routing T_10_14.tnl_op_1 <X> T_10_14.lc_trk_g2_1
 (17 8)  (509 232)  (509 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (518 232)  (518 232)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 232)  (519 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 232)  (520 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 232)  (522 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 232)  (525 232)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 232)  (526 232)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 232)  (527 232)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.input_2_4
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (18 9)  (510 233)  (510 233)  routing T_10_14.tnl_op_1 <X> T_10_14.lc_trk_g2_1
 (26 9)  (518 233)  (518 233)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 233)  (519 233)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 233)  (521 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 233)  (522 233)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 233)  (524 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 233)  (525 233)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.input_2_4
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (38 9)  (530 233)  (530 233)  LC_4 Logic Functioning bit
 (39 9)  (531 233)  (531 233)  LC_4 Logic Functioning bit
 (41 9)  (533 233)  (533 233)  LC_4 Logic Functioning bit
 (22 10)  (514 234)  (514 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (516 234)  (516 234)  routing T_10_14.tnl_op_7 <X> T_10_14.lc_trk_g2_7
 (27 10)  (519 234)  (519 234)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 234)  (520 234)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 234)  (521 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 234)  (522 234)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 234)  (523 234)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 234)  (525 234)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (37 10)  (529 234)  (529 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (39 10)  (531 234)  (531 234)  LC_5 Logic Functioning bit
 (41 10)  (533 234)  (533 234)  LC_5 Logic Functioning bit
 (43 10)  (535 234)  (535 234)  LC_5 Logic Functioning bit
 (14 11)  (506 235)  (506 235)  routing T_10_14.tnl_op_4 <X> T_10_14.lc_trk_g2_4
 (15 11)  (507 235)  (507 235)  routing T_10_14.tnl_op_4 <X> T_10_14.lc_trk_g2_4
 (17 11)  (509 235)  (509 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (513 235)  (513 235)  routing T_10_14.tnl_op_7 <X> T_10_14.lc_trk_g2_7
 (22 11)  (514 235)  (514 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 235)  (515 235)  routing T_10_14.sp4_v_b_46 <X> T_10_14.lc_trk_g2_6
 (24 11)  (516 235)  (516 235)  routing T_10_14.sp4_v_b_46 <X> T_10_14.lc_trk_g2_6
 (27 11)  (519 235)  (519 235)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 235)  (520 235)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 235)  (521 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 235)  (522 235)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 235)  (523 235)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 235)  (528 235)  LC_5 Logic Functioning bit
 (37 11)  (529 235)  (529 235)  LC_5 Logic Functioning bit
 (38 11)  (530 235)  (530 235)  LC_5 Logic Functioning bit
 (39 11)  (531 235)  (531 235)  LC_5 Logic Functioning bit
 (40 11)  (532 235)  (532 235)  LC_5 Logic Functioning bit
 (41 11)  (533 235)  (533 235)  LC_5 Logic Functioning bit
 (42 11)  (534 235)  (534 235)  LC_5 Logic Functioning bit
 (43 11)  (535 235)  (535 235)  LC_5 Logic Functioning bit
 (15 13)  (507 237)  (507 237)  routing T_10_14.sp4_v_t_29 <X> T_10_14.lc_trk_g3_0
 (16 13)  (508 237)  (508 237)  routing T_10_14.sp4_v_t_29 <X> T_10_14.lc_trk_g3_0
 (17 13)  (509 237)  (509 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 14)  (514 238)  (514 238)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (516 238)  (516 238)  routing T_10_14.tnl_op_7 <X> T_10_14.lc_trk_g3_7
 (21 15)  (513 239)  (513 239)  routing T_10_14.tnl_op_7 <X> T_10_14.lc_trk_g3_7
 (22 15)  (514 239)  (514 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (516 239)  (516 239)  routing T_10_14.tnl_op_6 <X> T_10_14.lc_trk_g3_6
 (25 15)  (517 239)  (517 239)  routing T_10_14.tnl_op_6 <X> T_10_14.lc_trk_g3_6


LogicTile_11_14

 (13 1)  (559 225)  (559 225)  routing T_11_14.sp4_v_t_44 <X> T_11_14.sp4_h_r_2
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 5)  (568 229)  (568 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 229)  (570 229)  routing T_11_14.bot_op_2 <X> T_11_14.lc_trk_g1_2
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 230)  (564 230)  routing T_11_14.wire_logic_cluster/lc_5/out <X> T_11_14.lc_trk_g1_5
 (14 8)  (560 232)  (560 232)  routing T_11_14.sp4_v_b_24 <X> T_11_14.lc_trk_g2_0
 (31 8)  (577 232)  (577 232)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (37 8)  (583 232)  (583 232)  LC_4 Logic Functioning bit
 (38 8)  (584 232)  (584 232)  LC_4 Logic Functioning bit
 (39 8)  (585 232)  (585 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (16 9)  (562 233)  (562 233)  routing T_11_14.sp4_v_b_24 <X> T_11_14.lc_trk_g2_0
 (17 9)  (563 233)  (563 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (31 9)  (577 233)  (577 233)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (37 9)  (583 233)  (583 233)  LC_4 Logic Functioning bit
 (38 9)  (584 233)  (584 233)  LC_4 Logic Functioning bit
 (39 9)  (585 233)  (585 233)  LC_4 Logic Functioning bit
 (44 9)  (590 233)  (590 233)  LC_4 Logic Functioning bit
 (13 10)  (559 234)  (559 234)  routing T_11_14.sp4_h_r_8 <X> T_11_14.sp4_v_t_45
 (21 10)  (567 234)  (567 234)  routing T_11_14.wire_logic_cluster/lc_7/out <X> T_11_14.lc_trk_g2_7
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (573 234)  (573 234)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 234)  (576 234)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 234)  (579 234)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 234)  (581 234)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.input_2_5
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (37 10)  (583 234)  (583 234)  LC_5 Logic Functioning bit
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (39 10)  (585 234)  (585 234)  LC_5 Logic Functioning bit
 (43 10)  (589 234)  (589 234)  LC_5 Logic Functioning bit
 (45 10)  (591 234)  (591 234)  LC_5 Logic Functioning bit
 (48 10)  (594 234)  (594 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (12 11)  (558 235)  (558 235)  routing T_11_14.sp4_h_r_8 <X> T_11_14.sp4_v_t_45
 (26 11)  (572 235)  (572 235)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 235)  (573 235)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 235)  (578 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (579 235)  (579 235)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.input_2_5
 (34 11)  (580 235)  (580 235)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.input_2_5
 (36 11)  (582 235)  (582 235)  LC_5 Logic Functioning bit
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (38 11)  (584 235)  (584 235)  LC_5 Logic Functioning bit
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (41 11)  (587 235)  (587 235)  LC_5 Logic Functioning bit
 (43 11)  (589 235)  (589 235)  LC_5 Logic Functioning bit
 (44 11)  (590 235)  (590 235)  LC_5 Logic Functioning bit
 (0 14)  (546 238)  (546 238)  routing T_11_14.glb_netwk_4 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 238)  (561 238)  routing T_11_14.tnl_op_5 <X> T_11_14.lc_trk_g3_5
 (17 14)  (563 238)  (563 238)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (31 14)  (577 238)  (577 238)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 238)  (579 238)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 238)  (580 238)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 238)  (582 238)  LC_7 Logic Functioning bit
 (37 14)  (583 238)  (583 238)  LC_7 Logic Functioning bit
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (39 14)  (585 238)  (585 238)  LC_7 Logic Functioning bit
 (45 14)  (591 238)  (591 238)  LC_7 Logic Functioning bit
 (14 15)  (560 239)  (560 239)  routing T_11_14.sp4_r_v_b_44 <X> T_11_14.lc_trk_g3_4
 (17 15)  (563 239)  (563 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (564 239)  (564 239)  routing T_11_14.tnl_op_5 <X> T_11_14.lc_trk_g3_5
 (36 15)  (582 239)  (582 239)  LC_7 Logic Functioning bit
 (37 15)  (583 239)  (583 239)  LC_7 Logic Functioning bit
 (38 15)  (584 239)  (584 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit
 (44 15)  (590 239)  (590 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 224)  (631 224)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (43 0)  (643 224)  (643 224)  LC_0 Logic Functioning bit
 (53 0)  (653 224)  (653 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 225)  (631 225)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (38 1)  (638 225)  (638 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (43 1)  (643 225)  (643 225)  LC_0 Logic Functioning bit
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (622 226)  (622 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 226)  (624 226)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g0_7
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (50 2)  (650 226)  (650 226)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (621 227)  (621 227)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g0_7
 (26 3)  (626 227)  (626 227)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 227)  (627 227)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 227)  (628 227)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (53 3)  (653 227)  (653 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 228)  (618 228)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g1_1
 (21 4)  (621 228)  (621 228)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 228)  (634 228)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (43 4)  (643 228)  (643 228)  LC_2 Logic Functioning bit
 (50 4)  (650 228)  (650 228)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (613 229)  (613 229)  routing T_12_14.sp4_v_t_37 <X> T_12_14.sp4_h_r_5
 (14 5)  (614 229)  (614 229)  routing T_12_14.top_op_0 <X> T_12_14.lc_trk_g1_0
 (15 5)  (615 229)  (615 229)  routing T_12_14.top_op_0 <X> T_12_14.lc_trk_g1_0
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (625 229)  (625 229)  routing T_12_14.sp4_r_v_b_26 <X> T_12_14.lc_trk_g1_2
 (27 5)  (627 229)  (627 229)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (38 5)  (638 229)  (638 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (4 6)  (604 230)  (604 230)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_v_t_38
 (6 6)  (606 230)  (606 230)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_v_t_38
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 230)  (624 230)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (43 6)  (643 230)  (643 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (50 6)  (650 230)  (650 230)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (651 230)  (651 230)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (652 230)  (652 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (605 231)  (605 231)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_v_t_38
 (21 7)  (621 231)  (621 231)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (27 7)  (627 231)  (627 231)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 231)  (628 231)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 231)  (631 231)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (38 7)  (638 231)  (638 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (44 7)  (644 231)  (644 231)  LC_3 Logic Functioning bit
 (14 8)  (614 232)  (614 232)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g2_0
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 232)  (624 232)  routing T_12_14.tnl_op_3 <X> T_12_14.lc_trk_g2_3
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (38 8)  (638 232)  (638 232)  LC_4 Logic Functioning bit
 (39 8)  (639 232)  (639 232)  LC_4 Logic Functioning bit
 (40 8)  (640 232)  (640 232)  LC_4 Logic Functioning bit
 (41 8)  (641 232)  (641 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (43 8)  (643 232)  (643 232)  LC_4 Logic Functioning bit
 (51 8)  (651 232)  (651 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (617 233)  (617 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (621 233)  (621 233)  routing T_12_14.tnl_op_3 <X> T_12_14.lc_trk_g2_3
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 233)  (624 233)  routing T_12_14.tnr_op_2 <X> T_12_14.lc_trk_g2_2
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 233)  (630 233)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 233)  (631 233)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 233)  (634 233)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.input_2_4
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (38 9)  (638 233)  (638 233)  LC_4 Logic Functioning bit
 (39 9)  (639 233)  (639 233)  LC_4 Logic Functioning bit
 (40 9)  (640 233)  (640 233)  LC_4 Logic Functioning bit
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 234)  (633 234)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (40 10)  (640 234)  (640 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (42 10)  (642 234)  (642 234)  LC_5 Logic Functioning bit
 (43 10)  (643 234)  (643 234)  LC_5 Logic Functioning bit
 (51 10)  (651 234)  (651 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (626 235)  (626 235)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 235)  (627 235)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 235)  (628 235)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 235)  (630 235)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (40 11)  (640 235)  (640 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (15 12)  (615 236)  (615 236)  routing T_12_14.sp4_h_r_25 <X> T_12_14.lc_trk_g3_1
 (16 12)  (616 236)  (616 236)  routing T_12_14.sp4_h_r_25 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (621 236)  (621 236)  routing T_12_14.sp4_v_t_22 <X> T_12_14.lc_trk_g3_3
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp4_v_t_22 <X> T_12_14.lc_trk_g3_3
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (618 237)  (618 237)  routing T_12_14.sp4_h_r_25 <X> T_12_14.lc_trk_g3_1
 (21 13)  (621 237)  (621 237)  routing T_12_14.sp4_v_t_22 <X> T_12_14.lc_trk_g3_3
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (600 238)  (600 238)  routing T_12_14.glb_netwk_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 238)  (621 238)  routing T_12_14.sp4_h_r_39 <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (623 238)  (623 238)  routing T_12_14.sp4_h_r_39 <X> T_12_14.lc_trk_g3_7
 (24 14)  (624 238)  (624 238)  routing T_12_14.sp4_h_r_39 <X> T_12_14.lc_trk_g3_7


LogicTile_13_14

 (14 0)  (668 224)  (668 224)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g0_0
 (15 0)  (669 224)  (669 224)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 224)  (672 224)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g0_1
 (21 0)  (675 224)  (675 224)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 224)  (679 224)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g0_2
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (39 0)  (693 224)  (693 224)  LC_0 Logic Functioning bit
 (42 0)  (696 224)  (696 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 225)  (681 225)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 225)  (682 225)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (38 1)  (692 225)  (692 225)  LC_0 Logic Functioning bit
 (42 1)  (696 225)  (696 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (47 1)  (701 225)  (701 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (11 3)  (665 227)  (665 227)  routing T_13_14.sp4_h_r_2 <X> T_13_14.sp4_h_l_39
 (15 4)  (669 228)  (669 228)  routing T_13_14.top_op_1 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 228)  (689 228)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.input_2_2
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (46 4)  (700 228)  (700 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (706 228)  (706 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (707 228)  (707 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (672 229)  (672 229)  routing T_13_14.top_op_1 <X> T_13_14.lc_trk_g1_1
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (687 229)  (687 229)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.input_2_2
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (40 5)  (694 229)  (694 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (8 7)  (662 231)  (662 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.sp4_v_t_41
 (9 7)  (663 231)  (663 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.sp4_v_t_41
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (1 8)  (655 232)  (655 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (28 8)  (682 232)  (682 232)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 232)  (687 232)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (38 8)  (692 232)  (692 232)  LC_4 Logic Functioning bit
 (1 9)  (655 233)  (655 233)  routing T_13_14.glb_netwk_4 <X> T_13_14.glb2local_1
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.tnl_op_2 <X> T_13_14.lc_trk_g2_2
 (25 9)  (679 233)  (679 233)  routing T_13_14.tnl_op_2 <X> T_13_14.lc_trk_g2_2
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (38 9)  (692 233)  (692 233)  LC_4 Logic Functioning bit
 (40 9)  (694 233)  (694 233)  LC_4 Logic Functioning bit
 (42 9)  (696 233)  (696 233)  LC_4 Logic Functioning bit
 (14 10)  (668 234)  (668 234)  routing T_13_14.sp4_h_r_36 <X> T_13_14.lc_trk_g2_4
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g2_5
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 234)  (678 234)  routing T_13_14.tnl_op_7 <X> T_13_14.lc_trk_g2_7
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 234)  (688 234)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (50 10)  (704 234)  (704 234)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (669 235)  (669 235)  routing T_13_14.sp4_h_r_36 <X> T_13_14.lc_trk_g2_4
 (16 11)  (670 235)  (670 235)  routing T_13_14.sp4_h_r_36 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (675 235)  (675 235)  routing T_13_14.tnl_op_7 <X> T_13_14.lc_trk_g2_7
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g3_3
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (42 12)  (696 236)  (696 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (50 12)  (704 236)  (704 236)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (675 237)  (675 237)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g3_3
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (681 237)  (681 237)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (48 13)  (702 237)  (702 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (654 238)  (654 238)  routing T_13_14.glb_netwk_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (675 238)  (675 238)  routing T_13_14.sp4_h_r_39 <X> T_13_14.lc_trk_g3_7
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 238)  (677 238)  routing T_13_14.sp4_h_r_39 <X> T_13_14.lc_trk_g3_7
 (24 14)  (678 238)  (678 238)  routing T_13_14.sp4_h_r_39 <X> T_13_14.lc_trk_g3_7


LogicTile_14_14

 (21 0)  (729 224)  (729 224)  routing T_14_14.sp4_h_r_11 <X> T_14_14.lc_trk_g0_3
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (731 224)  (731 224)  routing T_14_14.sp4_h_r_11 <X> T_14_14.lc_trk_g0_3
 (24 0)  (732 224)  (732 224)  routing T_14_14.sp4_h_r_11 <X> T_14_14.lc_trk_g0_3
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (14 1)  (722 225)  (722 225)  routing T_14_14.top_op_0 <X> T_14_14.lc_trk_g0_0
 (15 1)  (723 225)  (723 225)  routing T_14_14.top_op_0 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 225)  (738 225)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 225)  (741 225)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (14 2)  (722 226)  (722 226)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g0_4
 (15 2)  (723 226)  (723 226)  routing T_14_14.sp4_h_r_5 <X> T_14_14.lc_trk_g0_5
 (16 2)  (724 226)  (724 226)  routing T_14_14.sp4_h_r_5 <X> T_14_14.lc_trk_g0_5
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (734 226)  (734 226)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (726 227)  (726 227)  routing T_14_14.sp4_h_r_5 <X> T_14_14.lc_trk_g0_5
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 227)  (740 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (741 227)  (741 227)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.input_2_1
 (34 3)  (742 227)  (742 227)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.input_2_1
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (28 4)  (736 228)  (736 228)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 228)  (738 228)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (13 5)  (721 229)  (721 229)  routing T_14_14.sp4_v_t_37 <X> T_14_14.sp4_h_r_5
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (14 6)  (722 230)  (722 230)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (15 6)  (723 230)  (723 230)  routing T_14_14.sp12_h_r_5 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.sp12_h_r_5 <X> T_14_14.lc_trk_g1_5
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 230)  (738 230)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (40 6)  (748 230)  (748 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (14 7)  (722 231)  (722 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (15 7)  (723 231)  (723 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (16 7)  (724 231)  (724 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (726 231)  (726 231)  routing T_14_14.sp12_h_r_5 <X> T_14_14.lc_trk_g1_5
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (741 231)  (741 231)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.input_2_3
 (35 7)  (743 231)  (743 231)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.input_2_3
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (22 8)  (730 232)  (730 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 232)  (731 232)  routing T_14_14.sp4_v_t_30 <X> T_14_14.lc_trk_g2_3
 (24 8)  (732 232)  (732 232)  routing T_14_14.sp4_v_t_30 <X> T_14_14.lc_trk_g2_3
 (25 8)  (733 232)  (733 232)  routing T_14_14.wire_logic_cluster/lc_2/out <X> T_14_14.lc_trk_g2_2
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (40 8)  (748 232)  (748 232)  LC_4 Logic Functioning bit
 (42 8)  (750 232)  (750 232)  LC_4 Logic Functioning bit
 (15 9)  (723 233)  (723 233)  routing T_14_14.sp4_v_t_29 <X> T_14_14.lc_trk_g2_0
 (16 9)  (724 233)  (724 233)  routing T_14_14.sp4_v_t_29 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (738 233)  (738 233)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (40 9)  (748 233)  (748 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (46 9)  (754 233)  (754 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (760 233)  (760 233)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (723 234)  (723 234)  routing T_14_14.sp4_v_t_32 <X> T_14_14.lc_trk_g2_5
 (16 10)  (724 234)  (724 234)  routing T_14_14.sp4_v_t_32 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (729 234)  (729 234)  routing T_14_14.sp4_h_r_39 <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (731 234)  (731 234)  routing T_14_14.sp4_h_r_39 <X> T_14_14.lc_trk_g2_7
 (24 10)  (732 234)  (732 234)  routing T_14_14.sp4_h_r_39 <X> T_14_14.lc_trk_g2_7
 (28 10)  (736 234)  (736 234)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (42 10)  (750 234)  (750 234)  LC_5 Logic Functioning bit
 (50 10)  (758 234)  (758 234)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 235)  (731 235)  routing T_14_14.sp4_v_b_46 <X> T_14_14.lc_trk_g2_6
 (24 11)  (732 235)  (732 235)  routing T_14_14.sp4_v_b_46 <X> T_14_14.lc_trk_g2_6
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (42 11)  (750 235)  (750 235)  LC_5 Logic Functioning bit
 (26 12)  (734 236)  (734 236)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 236)  (739 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 236)  (743 236)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.input_2_6
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (40 12)  (748 236)  (748 236)  LC_6 Logic Functioning bit
 (41 12)  (749 236)  (749 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (15 13)  (723 237)  (723 237)  routing T_14_14.sp4_v_t_29 <X> T_14_14.lc_trk_g3_0
 (16 13)  (724 237)  (724 237)  routing T_14_14.sp4_v_t_29 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (735 237)  (735 237)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 237)  (740 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (39 13)  (747 237)  (747 237)  LC_6 Logic Functioning bit
 (40 13)  (748 237)  (748 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (51 13)  (759 237)  (759 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (25 14)  (733 238)  (733 238)  routing T_14_14.sp4_v_b_30 <X> T_14_14.lc_trk_g3_6
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (731 239)  (731 239)  routing T_14_14.sp4_v_b_30 <X> T_14_14.lc_trk_g3_6


LogicTile_15_14

 (25 0)  (787 224)  (787 224)  routing T_15_14.sp4_h_l_7 <X> T_15_14.lc_trk_g0_2
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 225)  (785 225)  routing T_15_14.sp4_h_l_7 <X> T_15_14.lc_trk_g0_2
 (24 1)  (786 225)  (786 225)  routing T_15_14.sp4_h_l_7 <X> T_15_14.lc_trk_g0_2
 (25 1)  (787 225)  (787 225)  routing T_15_14.sp4_h_l_7 <X> T_15_14.lc_trk_g0_2
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 226)  (776 226)  routing T_15_14.lft_op_4 <X> T_15_14.lc_trk_g0_4
 (15 2)  (777 226)  (777 226)  routing T_15_14.top_op_5 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (784 226)  (784 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 226)  (786 226)  routing T_15_14.bot_op_7 <X> T_15_14.lc_trk_g0_7
 (15 3)  (777 227)  (777 227)  routing T_15_14.lft_op_4 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (780 227)  (780 227)  routing T_15_14.top_op_5 <X> T_15_14.lc_trk_g0_5
 (0 4)  (762 228)  (762 228)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (785 228)  (785 228)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g1_3
 (0 5)  (762 229)  (762 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (21 5)  (783 229)  (783 229)  routing T_15_14.sp4_h_r_3 <X> T_15_14.lc_trk_g1_3
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g1_2
 (25 5)  (787 229)  (787 229)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g1_2
 (14 6)  (776 230)  (776 230)  routing T_15_14.lft_op_4 <X> T_15_14.lc_trk_g1_4
 (15 6)  (777 230)  (777 230)  routing T_15_14.lft_op_5 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.lft_op_5 <X> T_15_14.lc_trk_g1_5
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 230)  (786 230)  routing T_15_14.top_op_7 <X> T_15_14.lc_trk_g1_7
 (26 6)  (788 230)  (788 230)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 230)  (797 230)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.input_2_3
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (51 6)  (813 230)  (813 230)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (777 231)  (777 231)  routing T_15_14.lft_op_4 <X> T_15_14.lc_trk_g1_4
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (783 231)  (783 231)  routing T_15_14.top_op_7 <X> T_15_14.lc_trk_g1_7
 (26 7)  (788 231)  (788 231)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (796 231)  (796 231)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.input_2_3
 (38 7)  (800 231)  (800 231)  LC_3 Logic Functioning bit
 (14 8)  (776 232)  (776 232)  routing T_15_14.sp4_h_r_40 <X> T_15_14.lc_trk_g2_0
 (14 9)  (776 233)  (776 233)  routing T_15_14.sp4_h_r_40 <X> T_15_14.lc_trk_g2_0
 (15 9)  (777 233)  (777 233)  routing T_15_14.sp4_h_r_40 <X> T_15_14.lc_trk_g2_0
 (16 9)  (778 233)  (778 233)  routing T_15_14.sp4_h_r_40 <X> T_15_14.lc_trk_g2_0
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 12)  (783 236)  (783 236)  routing T_15_14.sp4_v_t_14 <X> T_15_14.lc_trk_g3_3
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 236)  (785 236)  routing T_15_14.sp4_v_t_14 <X> T_15_14.lc_trk_g3_3
 (26 12)  (788 236)  (788 236)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (39 12)  (801 236)  (801 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (47 12)  (809 236)  (809 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 237)  (792 237)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 237)  (794 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 237)  (797 237)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.input_2_6
 (36 13)  (798 237)  (798 237)  LC_6 Logic Functioning bit
 (43 13)  (805 237)  (805 237)  LC_6 Logic Functioning bit
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (788 238)  (788 238)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (43 14)  (805 238)  (805 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (52 14)  (814 238)  (814 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 239)  (799 239)  LC_7 Logic Functioning bit
 (39 15)  (801 239)  (801 239)  LC_7 Logic Functioning bit
 (41 15)  (803 239)  (803 239)  LC_7 Logic Functioning bit
 (43 15)  (805 239)  (805 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (14 0)  (830 224)  (830 224)  routing T_16_14.sp4_h_r_8 <X> T_16_14.lc_trk_g0_0
 (15 1)  (831 225)  (831 225)  routing T_16_14.sp4_h_r_8 <X> T_16_14.lc_trk_g0_0
 (16 1)  (832 225)  (832 225)  routing T_16_14.sp4_h_r_8 <X> T_16_14.lc_trk_g0_0
 (17 1)  (833 225)  (833 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (835 226)  (835 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 4)  (816 228)  (816 228)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (819 228)  (819 228)  routing T_16_14.sp12_v_t_23 <X> T_16_14.sp12_h_r_0
 (1 5)  (817 229)  (817 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (5 8)  (821 232)  (821 232)  routing T_16_14.sp4_v_t_43 <X> T_16_14.sp4_h_r_6
 (25 8)  (841 232)  (841 232)  routing T_16_14.sp4_v_b_26 <X> T_16_14.lc_trk_g2_2
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (839 233)  (839 233)  routing T_16_14.sp4_v_b_26 <X> T_16_14.lc_trk_g2_2
 (21 10)  (837 234)  (837 234)  routing T_16_14.bnl_op_7 <X> T_16_14.lc_trk_g2_7
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (837 235)  (837 235)  routing T_16_14.bnl_op_7 <X> T_16_14.lc_trk_g2_7
 (14 12)  (830 236)  (830 236)  routing T_16_14.sp4_h_l_21 <X> T_16_14.lc_trk_g3_0
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 236)  (840 236)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g3_3
 (13 13)  (829 237)  (829 237)  routing T_16_14.sp4_v_t_43 <X> T_16_14.sp4_h_r_11
 (15 13)  (831 237)  (831 237)  routing T_16_14.sp4_h_l_21 <X> T_16_14.lc_trk_g3_0
 (16 13)  (832 237)  (832 237)  routing T_16_14.sp4_h_l_21 <X> T_16_14.lc_trk_g3_0
 (17 13)  (833 237)  (833 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (837 237)  (837 237)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g3_3
 (0 14)  (816 238)  (816 238)  routing T_16_14.glb_netwk_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (842 238)  (842 238)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (38 14)  (854 238)  (854 238)  LC_7 Logic Functioning bit
 (39 14)  (855 238)  (855 238)  LC_7 Logic Functioning bit
 (41 14)  (857 238)  (857 238)  LC_7 Logic Functioning bit
 (45 14)  (861 238)  (861 238)  LC_7 Logic Functioning bit
 (47 14)  (863 238)  (863 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (842 239)  (842 239)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 239)  (844 239)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 239)  (848 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (849 239)  (849 239)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.input_2_7
 (34 15)  (850 239)  (850 239)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.input_2_7
 (38 15)  (854 239)  (854 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (0 0)  (874 224)  (874 224)  Negative Clock bit

 (11 0)  (885 224)  (885 224)  routing T_17_14.sp4_v_t_43 <X> T_17_14.sp4_v_b_2
 (13 0)  (887 224)  (887 224)  routing T_17_14.sp4_v_t_43 <X> T_17_14.sp4_v_b_2
 (8 1)  (882 225)  (882 225)  routing T_17_14.sp4_h_r_1 <X> T_17_14.sp4_v_b_1
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (886 226)  (886 226)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_l_39
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (11 3)  (885 227)  (885 227)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_l_39
 (13 3)  (887 227)  (887 227)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_l_39
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 228)  (895 228)  routing T_17_14.sp12_h_r_3 <X> T_17_14.lc_trk_g1_3
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 228)  (898 228)  routing T_17_14.sp12_h_r_3 <X> T_17_14.lc_trk_g1_3
 (0 5)  (874 229)  (874 229)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (21 5)  (895 229)  (895 229)  routing T_17_14.sp12_h_r_3 <X> T_17_14.lc_trk_g1_3
 (9 6)  (883 230)  (883 230)  routing T_17_14.sp4_h_r_1 <X> T_17_14.sp4_h_l_41
 (10 6)  (884 230)  (884 230)  routing T_17_14.sp4_h_r_1 <X> T_17_14.sp4_h_l_41
 (14 8)  (888 232)  (888 232)  routing T_17_14.sp4_v_b_24 <X> T_17_14.lc_trk_g2_0
 (16 9)  (890 233)  (890 233)  routing T_17_14.sp4_v_b_24 <X> T_17_14.lc_trk_g2_0
 (17 9)  (891 233)  (891 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (895 235)  (895 235)  routing T_17_14.sp4_r_v_b_39 <X> T_17_14.lc_trk_g2_7
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 236)  (897 236)  routing T_17_14.sp4_v_t_30 <X> T_17_14.lc_trk_g3_3
 (24 12)  (898 236)  (898 236)  routing T_17_14.sp4_v_t_30 <X> T_17_14.lc_trk_g3_3
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 238)  (879 238)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_44
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 238)  (901 238)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 238)  (902 238)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (39 14)  (913 238)  (913 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (43 14)  (917 238)  (917 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (6 15)  (880 239)  (880 239)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_44
 (26 15)  (900 239)  (900 239)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 239)  (902 239)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 239)  (904 239)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit
 (47 15)  (921 239)  (921 239)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_18_14

 (26 0)  (954 224)  (954 224)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 224)  (955 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 224)  (958 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 224)  (959 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 224)  (961 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (26 1)  (954 225)  (954 225)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 225)  (955 225)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 225)  (956 225)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 225)  (959 225)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (41 1)  (969 225)  (969 225)  LC_0 Logic Functioning bit
 (43 1)  (971 225)  (971 225)  LC_0 Logic Functioning bit
 (47 1)  (975 225)  (975 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (0 4)  (928 228)  (928 228)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 229)  (928 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (26 6)  (954 230)  (954 230)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 230)  (955 230)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 230)  (956 230)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 230)  (958 230)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 230)  (961 230)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (45 6)  (973 230)  (973 230)  LC_3 Logic Functioning bit
 (26 7)  (954 231)  (954 231)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 231)  (956 231)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 231)  (958 231)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 231)  (959 231)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 231)  (964 231)  LC_3 Logic Functioning bit
 (37 7)  (965 231)  (965 231)  LC_3 Logic Functioning bit
 (38 7)  (966 231)  (966 231)  LC_3 Logic Functioning bit
 (39 7)  (967 231)  (967 231)  LC_3 Logic Functioning bit
 (40 7)  (968 231)  (968 231)  LC_3 Logic Functioning bit
 (42 7)  (970 231)  (970 231)  LC_3 Logic Functioning bit
 (47 7)  (975 231)  (975 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 10)  (937 234)  (937 234)  routing T_18_14.sp4_v_b_7 <X> T_18_14.sp4_h_l_42
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp12_v_t_12 <X> T_18_14.lc_trk_g2_7
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (21 12)  (949 236)  (949 236)  routing T_18_14.sp4_h_r_35 <X> T_18_14.lc_trk_g3_3
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (951 236)  (951 236)  routing T_18_14.sp4_h_r_35 <X> T_18_14.lc_trk_g3_3
 (24 12)  (952 236)  (952 236)  routing T_18_14.sp4_h_r_35 <X> T_18_14.lc_trk_g3_3
 (19 13)  (947 237)  (947 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 238)  (950 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 238)  (951 238)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g3_7
 (14 15)  (942 239)  (942 239)  routing T_18_14.sp4_r_v_b_44 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (949 239)  (949 239)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g3_7


LogicTile_19_14

 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 226)  (1007 226)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 227)  (1004 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 227)  (1005 227)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (25 3)  (1007 227)  (1007 227)  routing T_19_14.sp4_v_t_3 <X> T_19_14.lc_trk_g0_6
 (0 4)  (982 228)  (982 228)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 229)  (982 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 5)  (983 229)  (983 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (15 6)  (997 230)  (997 230)  routing T_19_14.sp4_v_b_21 <X> T_19_14.lc_trk_g1_5
 (16 6)  (998 230)  (998 230)  routing T_19_14.sp4_v_b_21 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (1008 230)  (1008 230)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 230)  (1012 230)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 230)  (1013 230)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 230)  (1016 230)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 230)  (1018 230)  LC_3 Logic Functioning bit
 (38 6)  (1020 230)  (1020 230)  LC_3 Logic Functioning bit
 (45 6)  (1027 230)  (1027 230)  LC_3 Logic Functioning bit
 (47 6)  (1029 230)  (1029 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (1008 231)  (1008 231)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 231)  (1009 231)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 231)  (1010 231)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 231)  (1012 231)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 231)  (1018 231)  LC_3 Logic Functioning bit
 (37 7)  (1019 231)  (1019 231)  LC_3 Logic Functioning bit
 (38 7)  (1020 231)  (1020 231)  LC_3 Logic Functioning bit
 (39 7)  (1021 231)  (1021 231)  LC_3 Logic Functioning bit
 (41 7)  (1023 231)  (1023 231)  LC_3 Logic Functioning bit
 (43 7)  (1025 231)  (1025 231)  LC_3 Logic Functioning bit
 (11 12)  (993 236)  (993 236)  routing T_19_14.sp4_v_t_45 <X> T_19_14.sp4_v_b_11
 (21 12)  (1003 236)  (1003 236)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (22 12)  (1004 236)  (1004 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1005 236)  (1005 236)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (24 12)  (1006 236)  (1006 236)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (12 13)  (994 237)  (994 237)  routing T_19_14.sp4_v_t_45 <X> T_19_14.sp4_v_b_11
 (21 13)  (1003 237)  (1003 237)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 238)  (1007 238)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g3_6
 (22 15)  (1004 239)  (1004 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 239)  (1005 239)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g3_6
 (25 15)  (1007 239)  (1007 239)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g3_6


LogicTile_20_14

 (4 8)  (1040 232)  (1040 232)  routing T_20_14.sp4_h_l_43 <X> T_20_14.sp4_v_b_6
 (5 9)  (1041 233)  (1041 233)  routing T_20_14.sp4_h_l_43 <X> T_20_14.sp4_v_b_6


RAM_Tile_25_14

 (3 1)  (1309 225)  (1309 225)  routing T_25_14.sp12_h_l_23 <X> T_25_14.sp12_v_b_0
 (3 9)  (1309 233)  (1309 233)  routing T_25_14.sp12_h_l_22 <X> T_25_14.sp12_v_b_1


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


LogicTile_4_13

 (3 4)  (183 212)  (183 212)  routing T_4_13.sp12_v_t_23 <X> T_4_13.sp12_h_r_0


LogicTile_5_13

 (3 6)  (237 214)  (237 214)  routing T_5_13.sp12_h_r_0 <X> T_5_13.sp12_v_t_23
 (3 7)  (237 215)  (237 215)  routing T_5_13.sp12_h_r_0 <X> T_5_13.sp12_v_t_23


LogicTile_6_13

 (19 15)  (307 223)  (307 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_9_13

 (21 0)  (459 208)  (459 208)  routing T_9_13.wire_logic_cluster/lc_3/out <X> T_9_13.lc_trk_g0_3
 (22 0)  (460 208)  (460 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (465 208)  (465 208)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 208)  (467 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 208)  (470 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 208)  (472 208)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 208)  (473 208)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.input_2_0
 (36 0)  (474 208)  (474 208)  LC_0 Logic Functioning bit
 (37 0)  (475 208)  (475 208)  LC_0 Logic Functioning bit
 (38 0)  (476 208)  (476 208)  LC_0 Logic Functioning bit
 (39 0)  (477 208)  (477 208)  LC_0 Logic Functioning bit
 (42 0)  (480 208)  (480 208)  LC_0 Logic Functioning bit
 (43 0)  (481 208)  (481 208)  LC_0 Logic Functioning bit
 (45 0)  (483 208)  (483 208)  LC_0 Logic Functioning bit
 (47 0)  (485 208)  (485 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (490 208)  (490 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (452 209)  (452 209)  routing T_9_13.top_op_0 <X> T_9_13.lc_trk_g0_0
 (15 1)  (453 209)  (453 209)  routing T_9_13.top_op_0 <X> T_9_13.lc_trk_g0_0
 (17 1)  (455 209)  (455 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (29 1)  (467 209)  (467 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 209)  (468 209)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 209)  (470 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (472 209)  (472 209)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.input_2_0
 (36 1)  (474 209)  (474 209)  LC_0 Logic Functioning bit
 (37 1)  (475 209)  (475 209)  LC_0 Logic Functioning bit
 (39 1)  (477 209)  (477 209)  LC_0 Logic Functioning bit
 (42 1)  (480 209)  (480 209)  LC_0 Logic Functioning bit
 (43 1)  (481 209)  (481 209)  LC_0 Logic Functioning bit
 (44 1)  (482 209)  (482 209)  LC_0 Logic Functioning bit
 (0 2)  (438 210)  (438 210)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (1 2)  (439 210)  (439 210)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (440 210)  (440 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (452 212)  (452 212)  routing T_9_13.wire_logic_cluster/lc_0/out <X> T_9_13.lc_trk_g1_0
 (17 5)  (455 213)  (455 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (460 213)  (460 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (462 213)  (462 213)  routing T_9_13.top_op_2 <X> T_9_13.lc_trk_g1_2
 (25 5)  (463 213)  (463 213)  routing T_9_13.top_op_2 <X> T_9_13.lc_trk_g1_2
 (15 6)  (453 214)  (453 214)  routing T_9_13.top_op_5 <X> T_9_13.lc_trk_g1_5
 (17 6)  (455 214)  (455 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (465 214)  (465 214)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 214)  (467 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 214)  (468 214)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 214)  (469 214)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 214)  (471 214)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 214)  (474 214)  LC_3 Logic Functioning bit
 (38 6)  (476 214)  (476 214)  LC_3 Logic Functioning bit
 (41 6)  (479 214)  (479 214)  LC_3 Logic Functioning bit
 (43 6)  (481 214)  (481 214)  LC_3 Logic Functioning bit
 (45 6)  (483 214)  (483 214)  LC_3 Logic Functioning bit
 (52 6)  (490 214)  (490 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (456 215)  (456 215)  routing T_9_13.top_op_5 <X> T_9_13.lc_trk_g1_5
 (26 7)  (464 215)  (464 215)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 215)  (467 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 215)  (469 215)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 215)  (474 215)  LC_3 Logic Functioning bit
 (37 7)  (475 215)  (475 215)  LC_3 Logic Functioning bit
 (38 7)  (476 215)  (476 215)  LC_3 Logic Functioning bit
 (39 7)  (477 215)  (477 215)  LC_3 Logic Functioning bit
 (41 7)  (479 215)  (479 215)  LC_3 Logic Functioning bit
 (43 7)  (481 215)  (481 215)  LC_3 Logic Functioning bit
 (44 7)  (482 215)  (482 215)  LC_3 Logic Functioning bit
 (11 10)  (449 218)  (449 218)  routing T_9_13.sp4_h_l_38 <X> T_9_13.sp4_v_t_45
 (22 11)  (460 219)  (460 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (461 219)  (461 219)  routing T_9_13.sp4_v_b_46 <X> T_9_13.lc_trk_g2_6
 (24 11)  (462 219)  (462 219)  routing T_9_13.sp4_v_b_46 <X> T_9_13.lc_trk_g2_6
 (0 14)  (438 222)  (438 222)  routing T_9_13.glb_netwk_4 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 222)  (439 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_10_13

 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 208)  (525 208)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 208)  (526 208)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 208)  (528 208)  LC_0 Logic Functioning bit
 (37 0)  (529 208)  (529 208)  LC_0 Logic Functioning bit
 (38 0)  (530 208)  (530 208)  LC_0 Logic Functioning bit
 (39 0)  (531 208)  (531 208)  LC_0 Logic Functioning bit
 (45 0)  (537 208)  (537 208)  LC_0 Logic Functioning bit
 (46 0)  (538 208)  (538 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (506 209)  (506 209)  routing T_10_13.top_op_0 <X> T_10_13.lc_trk_g0_0
 (15 1)  (507 209)  (507 209)  routing T_10_13.top_op_0 <X> T_10_13.lc_trk_g0_0
 (17 1)  (509 209)  (509 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (36 1)  (528 209)  (528 209)  LC_0 Logic Functioning bit
 (37 1)  (529 209)  (529 209)  LC_0 Logic Functioning bit
 (38 1)  (530 209)  (530 209)  LC_0 Logic Functioning bit
 (39 1)  (531 209)  (531 209)  LC_0 Logic Functioning bit
 (0 2)  (492 210)  (492 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (493 210)  (493 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 210)  (507 210)  routing T_10_13.top_op_5 <X> T_10_13.lc_trk_g0_5
 (17 2)  (509 210)  (509 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (510 211)  (510 211)  routing T_10_13.top_op_5 <X> T_10_13.lc_trk_g0_5
 (17 6)  (509 214)  (509 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 214)  (510 214)  routing T_10_13.wire_logic_cluster/lc_5/out <X> T_10_13.lc_trk_g1_5
 (14 7)  (506 215)  (506 215)  routing T_10_13.top_op_4 <X> T_10_13.lc_trk_g1_4
 (15 7)  (507 215)  (507 215)  routing T_10_13.top_op_4 <X> T_10_13.lc_trk_g1_4
 (17 7)  (509 215)  (509 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 10)  (518 218)  (518 218)  routing T_10_13.lc_trk_g0_5 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 218)  (521 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 218)  (523 218)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 218)  (524 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 218)  (526 218)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 218)  (527 218)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.input_2_5
 (36 10)  (528 218)  (528 218)  LC_5 Logic Functioning bit
 (37 10)  (529 218)  (529 218)  LC_5 Logic Functioning bit
 (42 10)  (534 218)  (534 218)  LC_5 Logic Functioning bit
 (43 10)  (535 218)  (535 218)  LC_5 Logic Functioning bit
 (45 10)  (537 218)  (537 218)  LC_5 Logic Functioning bit
 (29 11)  (521 219)  (521 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 219)  (524 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (526 219)  (526 219)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.input_2_5
 (36 11)  (528 219)  (528 219)  LC_5 Logic Functioning bit
 (37 11)  (529 219)  (529 219)  LC_5 Logic Functioning bit
 (39 11)  (531 219)  (531 219)  LC_5 Logic Functioning bit
 (43 11)  (535 219)  (535 219)  LC_5 Logic Functioning bit
 (14 13)  (506 221)  (506 221)  routing T_10_13.sp4_r_v_b_40 <X> T_10_13.lc_trk_g3_0
 (17 13)  (509 221)  (509 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (492 222)  (492 222)  routing T_10_13.glb_netwk_4 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_13

 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (572 210)  (572 210)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (31 2)  (577 210)  (577 210)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 210)  (580 210)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 210)  (586 210)  LC_1 Logic Functioning bit
 (42 2)  (588 210)  (588 210)  LC_1 Logic Functioning bit
 (27 3)  (573 211)  (573 211)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 211)  (574 211)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (587 211)  (587 211)  LC_1 Logic Functioning bit
 (43 3)  (589 211)  (589 211)  LC_1 Logic Functioning bit
 (14 4)  (560 212)  (560 212)  routing T_11_13.lft_op_0 <X> T_11_13.lc_trk_g1_0
 (22 4)  (568 212)  (568 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (573 212)  (573 212)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 212)  (574 212)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 212)  (577 212)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 212)  (579 212)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (39 4)  (585 212)  (585 212)  LC_2 Logic Functioning bit
 (41 4)  (587 212)  (587 212)  LC_2 Logic Functioning bit
 (43 4)  (589 212)  (589 212)  LC_2 Logic Functioning bit
 (45 4)  (591 212)  (591 212)  LC_2 Logic Functioning bit
 (50 4)  (596 212)  (596 212)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (561 213)  (561 213)  routing T_11_13.lft_op_0 <X> T_11_13.lc_trk_g1_0
 (17 5)  (563 213)  (563 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (572 213)  (572 213)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 213)  (576 213)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 213)  (582 213)  LC_2 Logic Functioning bit
 (38 5)  (584 213)  (584 213)  LC_2 Logic Functioning bit
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (51 5)  (597 213)  (597 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (561 214)  (561 214)  routing T_11_13.lft_op_5 <X> T_11_13.lc_trk_g1_5
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.lft_op_5 <X> T_11_13.lc_trk_g1_5
 (14 10)  (560 218)  (560 218)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g2_4
 (17 10)  (563 218)  (563 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 218)  (564 218)  routing T_11_13.wire_logic_cluster/lc_5/out <X> T_11_13.lc_trk_g2_5
 (28 10)  (574 218)  (574 218)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 218)  (575 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 218)  (576 218)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 218)  (579 218)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 218)  (580 218)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (42 10)  (588 218)  (588 218)  LC_5 Logic Functioning bit
 (45 10)  (591 218)  (591 218)  LC_5 Logic Functioning bit
 (15 11)  (561 219)  (561 219)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (572 219)  (572 219)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 219)  (573 219)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 219)  (574 219)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 219)  (575 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 219)  (578 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (580 219)  (580 219)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.input_2_5
 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (38 11)  (584 219)  (584 219)  LC_5 Logic Functioning bit
 (43 11)  (589 219)  (589 219)  LC_5 Logic Functioning bit
 (44 11)  (590 219)  (590 219)  LC_5 Logic Functioning bit
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 220)  (564 220)  routing T_11_13.wire_logic_cluster/lc_1/out <X> T_11_13.lc_trk_g3_1
 (25 12)  (571 220)  (571 220)  routing T_11_13.wire_logic_cluster/lc_2/out <X> T_11_13.lc_trk_g3_2
 (22 13)  (568 221)  (568 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (546 222)  (546 222)  routing T_11_13.glb_netwk_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (560 223)  (560 223)  routing T_11_13.sp4_r_v_b_44 <X> T_11_13.lc_trk_g3_4
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_12_13

 (15 0)  (615 208)  (615 208)  routing T_12_13.lft_op_1 <X> T_12_13.lc_trk_g0_1
 (17 0)  (617 208)  (617 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 208)  (618 208)  routing T_12_13.lft_op_1 <X> T_12_13.lc_trk_g0_1
 (15 2)  (615 210)  (615 210)  routing T_12_13.lft_op_5 <X> T_12_13.lc_trk_g0_5
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 210)  (618 210)  routing T_12_13.lft_op_5 <X> T_12_13.lc_trk_g0_5
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (15 4)  (615 212)  (615 212)  routing T_12_13.sp4_h_l_4 <X> T_12_13.lc_trk_g1_1
 (16 4)  (616 212)  (616 212)  routing T_12_13.sp4_h_l_4 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 212)  (618 212)  routing T_12_13.sp4_h_l_4 <X> T_12_13.lc_trk_g1_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 212)  (631 212)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (37 4)  (637 212)  (637 212)  LC_2 Logic Functioning bit
 (42 4)  (642 212)  (642 212)  LC_2 Logic Functioning bit
 (43 4)  (643 212)  (643 212)  LC_2 Logic Functioning bit
 (18 5)  (618 213)  (618 213)  routing T_12_13.sp4_h_l_4 <X> T_12_13.lc_trk_g1_1
 (27 5)  (627 213)  (627 213)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (633 213)  (633 213)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.input_2_2
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (37 5)  (637 213)  (637 213)  LC_2 Logic Functioning bit
 (39 5)  (639 213)  (639 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (43 5)  (643 213)  (643 213)  LC_2 Logic Functioning bit
 (1 6)  (601 214)  (601 214)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (31 6)  (631 214)  (631 214)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (37 6)  (637 214)  (637 214)  LC_3 Logic Functioning bit
 (38 6)  (638 214)  (638 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (43 6)  (643 214)  (643 214)  LC_3 Logic Functioning bit
 (50 6)  (650 214)  (650 214)  Cascade bit: LH_LC03_inmux02_5

 (1 7)  (601 215)  (601 215)  routing T_12_13.glb_netwk_4 <X> T_12_13.glb2local_0
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (38 7)  (638 215)  (638 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (42 7)  (642 215)  (642 215)  LC_3 Logic Functioning bit
 (43 7)  (643 215)  (643 215)  LC_3 Logic Functioning bit
 (14 8)  (614 216)  (614 216)  routing T_12_13.sp4_h_r_40 <X> T_12_13.lc_trk_g2_0
 (16 8)  (616 216)  (616 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (26 8)  (626 216)  (626 216)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (35 8)  (635 216)  (635 216)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.input_2_4
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (40 8)  (640 216)  (640 216)  LC_4 Logic Functioning bit
 (14 9)  (614 217)  (614 217)  routing T_12_13.sp4_h_r_40 <X> T_12_13.lc_trk_g2_0
 (15 9)  (615 217)  (615 217)  routing T_12_13.sp4_h_r_40 <X> T_12_13.lc_trk_g2_0
 (16 9)  (616 217)  (616 217)  routing T_12_13.sp4_h_r_40 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (618 217)  (618 217)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 217)  (623 217)  routing T_12_13.sp4_h_l_15 <X> T_12_13.lc_trk_g2_2
 (24 9)  (624 217)  (624 217)  routing T_12_13.sp4_h_l_15 <X> T_12_13.lc_trk_g2_2
 (25 9)  (625 217)  (625 217)  routing T_12_13.sp4_h_l_15 <X> T_12_13.lc_trk_g2_2
 (26 9)  (626 217)  (626 217)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 217)  (627 217)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 217)  (628 217)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 217)  (633 217)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.input_2_4
 (34 9)  (634 217)  (634 217)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.input_2_4
 (38 9)  (638 217)  (638 217)  LC_4 Logic Functioning bit
 (41 9)  (641 217)  (641 217)  LC_4 Logic Functioning bit
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 218)  (633 218)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (40 10)  (640 218)  (640 218)  LC_5 Logic Functioning bit
 (42 10)  (642 218)  (642 218)  LC_5 Logic Functioning bit
 (52 10)  (652 218)  (652 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (28 11)  (628 219)  (628 219)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (41 11)  (641 219)  (641 219)  LC_5 Logic Functioning bit
 (43 11)  (643 219)  (643 219)  LC_5 Logic Functioning bit
 (10 12)  (610 220)  (610 220)  routing T_12_13.sp4_v_t_40 <X> T_12_13.sp4_h_r_10
 (4 14)  (604 222)  (604 222)  routing T_12_13.sp4_v_b_9 <X> T_12_13.sp4_v_t_44
 (17 14)  (617 222)  (617 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (8 15)  (608 223)  (608 223)  routing T_12_13.sp4_h_r_10 <X> T_12_13.sp4_v_t_47
 (9 15)  (609 223)  (609 223)  routing T_12_13.sp4_h_r_10 <X> T_12_13.sp4_v_t_47
 (18 15)  (618 223)  (618 223)  routing T_12_13.sp4_r_v_b_45 <X> T_12_13.lc_trk_g3_5
 (21 15)  (621 223)  (621 223)  routing T_12_13.sp4_r_v_b_47 <X> T_12_13.lc_trk_g3_7


LogicTile_13_13

 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 213)  (677 213)  routing T_13_13.sp4_h_r_2 <X> T_13_13.lc_trk_g1_2
 (24 5)  (678 213)  (678 213)  routing T_13_13.sp4_h_r_2 <X> T_13_13.lc_trk_g1_2
 (25 5)  (679 213)  (679 213)  routing T_13_13.sp4_h_r_2 <X> T_13_13.lc_trk_g1_2
 (1 6)  (655 214)  (655 214)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (1 7)  (655 215)  (655 215)  routing T_13_13.glb_netwk_4 <X> T_13_13.glb2local_0
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (38 7)  (692 215)  (692 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (6 8)  (660 216)  (660 216)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_6
 (5 9)  (659 217)  (659 217)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_6
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (680 218)  (680 218)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 218)  (681 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 218)  (682 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 218)  (685 218)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (38 10)  (692 218)  (692 218)  LC_5 Logic Functioning bit
 (41 10)  (695 218)  (695 218)  LC_5 Logic Functioning bit
 (43 10)  (697 218)  (697 218)  LC_5 Logic Functioning bit
 (16 11)  (670 219)  (670 219)  routing T_13_13.sp12_v_b_12 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 11)  (675 219)  (675 219)  routing T_13_13.sp4_r_v_b_39 <X> T_13_13.lc_trk_g2_7
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 219)  (682 219)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 219)  (690 219)  LC_5 Logic Functioning bit
 (38 11)  (692 219)  (692 219)  LC_5 Logic Functioning bit
 (40 11)  (694 219)  (694 219)  LC_5 Logic Functioning bit
 (42 11)  (696 219)  (696 219)  LC_5 Logic Functioning bit
 (16 12)  (670 220)  (670 220)  routing T_13_13.sp4_v_b_33 <X> T_13_13.lc_trk_g3_1
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.sp4_v_b_33 <X> T_13_13.lc_trk_g3_1
 (21 12)  (675 220)  (675 220)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g3_3
 (26 12)  (680 220)  (680 220)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 220)  (681 220)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 220)  (682 220)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 220)  (688 220)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (37 12)  (691 220)  (691 220)  LC_6 Logic Functioning bit
 (39 12)  (693 220)  (693 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (50 12)  (704 220)  (704 220)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 221)  (668 221)  routing T_13_13.sp4_r_v_b_40 <X> T_13_13.lc_trk_g3_0
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (672 221)  (672 221)  routing T_13_13.sp4_v_b_33 <X> T_13_13.lc_trk_g3_1
 (21 13)  (675 221)  (675 221)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g3_3
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 221)  (690 221)  LC_6 Logic Functioning bit
 (37 13)  (691 221)  (691 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (43 13)  (697 221)  (697 221)  LC_6 Logic Functioning bit
 (11 14)  (665 222)  (665 222)  routing T_13_13.sp4_h_r_5 <X> T_13_13.sp4_v_t_46
 (13 14)  (667 222)  (667 222)  routing T_13_13.sp4_h_r_5 <X> T_13_13.sp4_v_t_46
 (8 15)  (662 223)  (662 223)  routing T_13_13.sp4_v_b_7 <X> T_13_13.sp4_v_t_47
 (10 15)  (664 223)  (664 223)  routing T_13_13.sp4_v_b_7 <X> T_13_13.sp4_v_t_47
 (12 15)  (666 223)  (666 223)  routing T_13_13.sp4_h_r_5 <X> T_13_13.sp4_v_t_46


LogicTile_14_13

 (14 1)  (722 209)  (722 209)  routing T_14_13.top_op_0 <X> T_14_13.lc_trk_g0_0
 (15 1)  (723 209)  (723 209)  routing T_14_13.top_op_0 <X> T_14_13.lc_trk_g0_0
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (720 210)  (720 210)  routing T_14_13.sp4_v_t_45 <X> T_14_13.sp4_h_l_39
 (11 3)  (719 211)  (719 211)  routing T_14_13.sp4_v_t_45 <X> T_14_13.sp4_h_l_39
 (13 3)  (721 211)  (721 211)  routing T_14_13.sp4_v_t_45 <X> T_14_13.sp4_h_l_39
 (14 3)  (722 211)  (722 211)  routing T_14_13.top_op_4 <X> T_14_13.lc_trk_g0_4
 (15 3)  (723 211)  (723 211)  routing T_14_13.top_op_4 <X> T_14_13.lc_trk_g0_4
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (0 4)  (708 212)  (708 212)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (1 4)  (709 212)  (709 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (721 212)  (721 212)  routing T_14_13.sp4_v_t_40 <X> T_14_13.sp4_v_b_5
 (15 4)  (723 212)  (723 212)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g1_1
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (734 212)  (734 212)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 212)  (739 212)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 212)  (743 212)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.input_2_2
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (51 4)  (759 212)  (759 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (708 213)  (708 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (1 5)  (709 213)  (709 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (14 5)  (722 213)  (722 213)  routing T_14_13.sp4_h_r_0 <X> T_14_13.lc_trk_g1_0
 (15 5)  (723 213)  (723 213)  routing T_14_13.sp4_h_r_0 <X> T_14_13.lc_trk_g1_0
 (16 5)  (724 213)  (724 213)  routing T_14_13.sp4_h_r_0 <X> T_14_13.lc_trk_g1_0
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (726 213)  (726 213)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g1_1
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 213)  (735 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 213)  (736 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 213)  (739 213)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 213)  (740 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (746 213)  (746 213)  LC_2 Logic Functioning bit
 (25 6)  (733 214)  (733 214)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g1_6
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (51 6)  (759 214)  (759 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 215)  (732 215)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g1_6
 (28 7)  (736 215)  (736 215)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (15 8)  (723 216)  (723 216)  routing T_14_13.sp4_v_t_28 <X> T_14_13.lc_trk_g2_1
 (16 8)  (724 216)  (724 216)  routing T_14_13.sp4_v_t_28 <X> T_14_13.lc_trk_g2_1
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (10 12)  (718 220)  (718 220)  routing T_14_13.sp4_v_t_40 <X> T_14_13.sp4_h_r_10
 (11 12)  (719 220)  (719 220)  routing T_14_13.sp4_v_t_45 <X> T_14_13.sp4_v_b_11
 (21 12)  (729 220)  (729 220)  routing T_14_13.rgt_op_3 <X> T_14_13.lc_trk_g3_3
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 220)  (732 220)  routing T_14_13.rgt_op_3 <X> T_14_13.lc_trk_g3_3
 (12 13)  (720 221)  (720 221)  routing T_14_13.sp4_v_t_45 <X> T_14_13.sp4_v_b_11
 (0 14)  (708 222)  (708 222)  routing T_14_13.glb_netwk_4 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (729 222)  (729 222)  routing T_14_13.rgt_op_7 <X> T_14_13.lc_trk_g3_7
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 222)  (732 222)  routing T_14_13.rgt_op_7 <X> T_14_13.lc_trk_g3_7


LogicTile_15_13

 (3 0)  (765 208)  (765 208)  routing T_15_13.sp12_h_r_0 <X> T_15_13.sp12_v_b_0
 (3 1)  (765 209)  (765 209)  routing T_15_13.sp12_h_r_0 <X> T_15_13.sp12_v_b_0
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (763 214)  (763 214)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (8 6)  (770 214)  (770 214)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_h_l_41
 (9 6)  (771 214)  (771 214)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_h_l_41
 (10 6)  (772 214)  (772 214)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_h_l_41
 (21 6)  (783 214)  (783 214)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g1_7
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 214)  (785 214)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g1_7
 (24 6)  (786 214)  (786 214)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g1_7
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 214)  (796 214)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (1 7)  (763 215)  (763 215)  routing T_15_13.glb_netwk_4 <X> T_15_13.glb2local_0
 (21 7)  (783 215)  (783 215)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g1_7
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (43 7)  (805 215)  (805 215)  LC_3 Logic Functioning bit
 (51 7)  (813 215)  (813 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (815 215)  (815 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 12)  (777 220)  (777 220)  routing T_15_13.sp4_v_t_28 <X> T_15_13.lc_trk_g3_1
 (16 12)  (778 220)  (778 220)  routing T_15_13.sp4_v_t_28 <X> T_15_13.lc_trk_g3_1
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 220)  (786 220)  routing T_15_13.tnl_op_3 <X> T_15_13.lc_trk_g3_3
 (21 13)  (783 221)  (783 221)  routing T_15_13.tnl_op_3 <X> T_15_13.lc_trk_g3_3
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 222)  (790 222)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 222)  (793 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (31 15)  (793 223)  (793 223)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (830 210)  (830 210)  routing T_16_13.sp4_h_l_9 <X> T_16_13.lc_trk_g0_4
 (0 3)  (816 211)  (816 211)  routing T_16_13.glb_netwk_1 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (14 3)  (830 211)  (830 211)  routing T_16_13.sp4_h_l_9 <X> T_16_13.lc_trk_g0_4
 (15 3)  (831 211)  (831 211)  routing T_16_13.sp4_h_l_9 <X> T_16_13.lc_trk_g0_4
 (16 3)  (832 211)  (832 211)  routing T_16_13.sp4_h_l_9 <X> T_16_13.lc_trk_g0_4
 (17 3)  (833 211)  (833 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (821 212)  (821 212)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_r_3
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 212)  (839 212)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (24 4)  (840 212)  (840 212)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (0 5)  (816 213)  (816 213)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (9 5)  (825 213)  (825 213)  routing T_16_13.sp4_v_t_45 <X> T_16_13.sp4_v_b_4
 (10 5)  (826 213)  (826 213)  routing T_16_13.sp4_v_t_45 <X> T_16_13.sp4_v_b_4
 (21 5)  (837 213)  (837 213)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (26 6)  (842 214)  (842 214)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 214)  (846 214)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (41 6)  (857 214)  (857 214)  LC_3 Logic Functioning bit
 (43 6)  (859 214)  (859 214)  LC_3 Logic Functioning bit
 (45 6)  (861 214)  (861 214)  LC_3 Logic Functioning bit
 (26 7)  (842 215)  (842 215)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 215)  (844 215)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (39 7)  (855 215)  (855 215)  LC_3 Logic Functioning bit
 (51 7)  (867 215)  (867 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_13

 (0 0)  (874 208)  (874 208)  Negative Clock bit

 (15 0)  (889 208)  (889 208)  routing T_17_13.sp4_h_r_1 <X> T_17_13.lc_trk_g0_1
 (16 0)  (890 208)  (890 208)  routing T_17_13.sp4_h_r_1 <X> T_17_13.lc_trk_g0_1
 (17 0)  (891 208)  (891 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (892 209)  (892 209)  routing T_17_13.sp4_h_r_1 <X> T_17_13.lc_trk_g0_1
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (878 210)  (878 210)  routing T_17_13.sp4_v_b_0 <X> T_17_13.sp4_v_t_37
 (12 2)  (886 210)  (886 210)  routing T_17_13.sp4_v_t_45 <X> T_17_13.sp4_h_l_39
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (11 3)  (885 211)  (885 211)  routing T_17_13.sp4_v_t_45 <X> T_17_13.sp4_h_l_39
 (13 3)  (887 211)  (887 211)  routing T_17_13.sp4_v_t_45 <X> T_17_13.sp4_h_l_39
 (0 4)  (874 212)  (874 212)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (13 7)  (887 215)  (887 215)  routing T_17_13.sp4_v_b_0 <X> T_17_13.sp4_h_l_40
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 217)  (897 217)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g2_2
 (24 9)  (898 217)  (898 217)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g2_2
 (16 12)  (890 220)  (890 220)  routing T_17_13.sp4_v_t_12 <X> T_17_13.lc_trk_g3_1
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (892 220)  (892 220)  routing T_17_13.sp4_v_t_12 <X> T_17_13.lc_trk_g3_1
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (890 222)  (890 222)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g3_5
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 222)  (892 222)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g3_5
 (27 14)  (901 222)  (901 222)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 222)  (902 222)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 222)  (907 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 222)  (908 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (18 15)  (892 223)  (892 223)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g3_5
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (910 223)  (910 223)  LC_7 Logic Functioning bit
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (38 15)  (912 223)  (912 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit
 (41 15)  (915 223)  (915 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit
 (51 15)  (925 223)  (925 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_13

 (14 1)  (942 209)  (942 209)  routing T_18_13.sp4_r_v_b_35 <X> T_18_13.lc_trk_g0_0
 (17 1)  (945 209)  (945 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (5 2)  (933 210)  (933 210)  routing T_18_13.sp4_v_t_37 <X> T_18_13.sp4_h_l_37
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 210)  (959 210)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 210)  (961 210)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 210)  (964 210)  LC_1 Logic Functioning bit
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_1 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (6 3)  (934 211)  (934 211)  routing T_18_13.sp4_v_t_37 <X> T_18_13.sp4_h_l_37
 (27 3)  (955 211)  (955 211)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 211)  (964 211)  LC_1 Logic Functioning bit
 (37 3)  (965 211)  (965 211)  LC_1 Logic Functioning bit
 (38 3)  (966 211)  (966 211)  LC_1 Logic Functioning bit
 (39 3)  (967 211)  (967 211)  LC_1 Logic Functioning bit
 (41 3)  (969 211)  (969 211)  LC_1 Logic Functioning bit
 (43 3)  (971 211)  (971 211)  LC_1 Logic Functioning bit
 (48 3)  (976 211)  (976 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (928 212)  (928 212)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 212)  (942 212)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (0 5)  (928 213)  (928 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 214)  (959 214)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 214)  (961 214)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 214)  (964 214)  LC_3 Logic Functioning bit
 (37 6)  (965 214)  (965 214)  LC_3 Logic Functioning bit
 (38 6)  (966 214)  (966 214)  LC_3 Logic Functioning bit
 (39 6)  (967 214)  (967 214)  LC_3 Logic Functioning bit
 (41 6)  (969 214)  (969 214)  LC_3 Logic Functioning bit
 (43 6)  (971 214)  (971 214)  LC_3 Logic Functioning bit
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (27 7)  (955 215)  (955 215)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 215)  (958 215)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 215)  (964 215)  LC_3 Logic Functioning bit
 (38 7)  (966 215)  (966 215)  LC_3 Logic Functioning bit
 (51 7)  (979 215)  (979 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 11)  (942 219)  (942 219)  routing T_18_13.sp4_r_v_b_36 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 220)  (951 220)  routing T_18_13.sp4_h_r_27 <X> T_18_13.lc_trk_g3_3
 (24 12)  (952 220)  (952 220)  routing T_18_13.sp4_h_r_27 <X> T_18_13.lc_trk_g3_3
 (19 13)  (947 221)  (947 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (949 221)  (949 221)  routing T_18_13.sp4_h_r_27 <X> T_18_13.lc_trk_g3_3
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_13

 (27 0)  (1009 208)  (1009 208)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 208)  (1012 208)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 208)  (1015 208)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (38 0)  (1020 208)  (1020 208)  LC_0 Logic Functioning bit
 (45 0)  (1027 208)  (1027 208)  LC_0 Logic Functioning bit
 (47 0)  (1029 208)  (1029 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1008 209)  (1008 209)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 209)  (1009 209)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 209)  (1012 209)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 209)  (1013 209)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 209)  (1018 209)  LC_0 Logic Functioning bit
 (37 1)  (1019 209)  (1019 209)  LC_0 Logic Functioning bit
 (38 1)  (1020 209)  (1020 209)  LC_0 Logic Functioning bit
 (39 1)  (1021 209)  (1021 209)  LC_0 Logic Functioning bit
 (41 1)  (1023 209)  (1023 209)  LC_0 Logic Functioning bit
 (43 1)  (1025 209)  (1025 209)  LC_0 Logic Functioning bit
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_1 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (0 4)  (982 212)  (982 212)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 212)  (1006 212)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (0 5)  (982 213)  (982 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 5)  (983 213)  (983 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 213)  (1003 213)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (22 7)  (1004 215)  (1004 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1005 215)  (1005 215)  routing T_19_13.sp4_v_b_22 <X> T_19_13.lc_trk_g1_6
 (24 7)  (1006 215)  (1006 215)  routing T_19_13.sp4_v_b_22 <X> T_19_13.lc_trk_g1_6
 (21 8)  (1003 216)  (1003 216)  routing T_19_13.sp4_v_t_22 <X> T_19_13.lc_trk_g2_3
 (22 8)  (1004 216)  (1004 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1005 216)  (1005 216)  routing T_19_13.sp4_v_t_22 <X> T_19_13.lc_trk_g2_3
 (21 9)  (1003 217)  (1003 217)  routing T_19_13.sp4_v_t_22 <X> T_19_13.lc_trk_g2_3
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 222)  (987 222)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_h_l_44
 (4 15)  (986 223)  (986 223)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_h_l_44
 (6 15)  (988 223)  (988 223)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_h_l_44


LogicTile_20_13

 (5 7)  (1041 215)  (1041 215)  routing T_20_13.sp4_h_l_38 <X> T_20_13.sp4_v_t_38


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23


IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


LogicTile_7_12

 (11 10)  (353 202)  (353 202)  routing T_7_12.sp4_v_b_5 <X> T_7_12.sp4_v_t_45
 (12 11)  (354 203)  (354 203)  routing T_7_12.sp4_v_b_5 <X> T_7_12.sp4_v_t_45


LogicTile_10_12

 (4 10)  (496 202)  (496 202)  routing T_10_12.sp4_h_r_0 <X> T_10_12.sp4_v_t_43
 (6 10)  (498 202)  (498 202)  routing T_10_12.sp4_h_r_0 <X> T_10_12.sp4_v_t_43
 (5 11)  (497 203)  (497 203)  routing T_10_12.sp4_h_r_0 <X> T_10_12.sp4_v_t_43


LogicTile_12_12

 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (601 194)  (601 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (2 4)  (602 196)  (602 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 196)  (624 196)  routing T_12_12.top_op_3 <X> T_12_12.lc_trk_g1_3
 (0 5)  (600 197)  (600 197)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (21 5)  (621 197)  (621 197)  routing T_12_12.top_op_3 <X> T_12_12.lc_trk_g1_3
 (3 7)  (603 199)  (603 199)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_v_t_23
 (15 8)  (615 200)  (615 200)  routing T_12_12.tnl_op_1 <X> T_12_12.lc_trk_g2_1
 (17 8)  (617 200)  (617 200)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 200)  (630 200)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (38 8)  (638 200)  (638 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (40 8)  (640 200)  (640 200)  LC_4 Logic Functioning bit
 (42 8)  (642 200)  (642 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (46 8)  (646 200)  (646 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (618 201)  (618 201)  routing T_12_12.tnl_op_1 <X> T_12_12.lc_trk_g2_1
 (26 9)  (626 201)  (626 201)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 201)  (627 201)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 201)  (628 201)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (38 9)  (638 201)  (638 201)  LC_4 Logic Functioning bit
 (39 9)  (639 201)  (639 201)  LC_4 Logic Functioning bit
 (40 9)  (640 201)  (640 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (43 9)  (643 201)  (643 201)  LC_4 Logic Functioning bit
 (44 9)  (644 201)  (644 201)  LC_4 Logic Functioning bit
 (15 10)  (615 202)  (615 202)  routing T_12_12.tnl_op_5 <X> T_12_12.lc_trk_g2_5
 (17 10)  (617 202)  (617 202)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (618 203)  (618 203)  routing T_12_12.tnl_op_5 <X> T_12_12.lc_trk_g2_5
 (8 12)  (608 204)  (608 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10
 (9 12)  (609 204)  (609 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10
 (10 12)  (610 204)  (610 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10
 (12 12)  (612 204)  (612 204)  routing T_12_12.sp4_v_t_46 <X> T_12_12.sp4_h_r_11
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (600 206)  (600 206)  routing T_12_12.glb_netwk_4 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_12

 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 192)  (682 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (52 0)  (706 192)  (706 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (682 193)  (682 193)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 193)  (685 193)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 193)  (687 193)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.input_2_0
 (34 1)  (688 193)  (688 193)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.input_2_0
 (35 1)  (689 193)  (689 193)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.input_2_0
 (44 1)  (698 193)  (698 193)  LC_0 Logic Functioning bit
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 194)  (681 194)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 194)  (684 194)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (37 2)  (691 194)  (691 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (30 3)  (684 195)  (684 195)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (40 3)  (694 195)  (694 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (43 3)  (697 195)  (697 195)  LC_1 Logic Functioning bit
 (48 3)  (702 195)  (702 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (655 196)  (655 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 196)  (678 196)  routing T_13_12.top_op_3 <X> T_13_12.lc_trk_g1_3
 (0 5)  (654 197)  (654 197)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (1 5)  (655 197)  (655 197)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (21 5)  (675 197)  (675 197)  routing T_13_12.top_op_3 <X> T_13_12.lc_trk_g1_3
 (21 6)  (675 198)  (675 198)  routing T_13_12.bnr_op_7 <X> T_13_12.lc_trk_g1_7
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (679 198)  (679 198)  routing T_13_12.sp4_h_l_11 <X> T_13_12.lc_trk_g1_6
 (21 7)  (675 199)  (675 199)  routing T_13_12.bnr_op_7 <X> T_13_12.lc_trk_g1_7
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (677 199)  (677 199)  routing T_13_12.sp4_h_l_11 <X> T_13_12.lc_trk_g1_6
 (24 7)  (678 199)  (678 199)  routing T_13_12.sp4_h_l_11 <X> T_13_12.lc_trk_g1_6
 (25 7)  (679 199)  (679 199)  routing T_13_12.sp4_h_l_11 <X> T_13_12.lc_trk_g1_6
 (4 9)  (658 201)  (658 201)  routing T_13_12.sp4_v_t_36 <X> T_13_12.sp4_h_r_6
 (15 9)  (669 201)  (669 201)  routing T_13_12.sp4_v_t_29 <X> T_13_12.lc_trk_g2_0
 (16 9)  (670 201)  (670 201)  routing T_13_12.sp4_v_t_29 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (668 205)  (668 205)  routing T_13_12.sp4_r_v_b_40 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (675 205)  (675 205)  routing T_13_12.sp4_r_v_b_43 <X> T_13_12.lc_trk_g3_3
 (0 14)  (654 206)  (654 206)  routing T_13_12.glb_netwk_4 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_12

 (5 0)  (713 192)  (713 192)  routing T_14_12.sp4_v_t_37 <X> T_14_12.sp4_h_r_0
 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 192)  (743 192)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.input_2_0
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (43 0)  (751 192)  (751 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (47 0)  (755 192)  (755 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (722 193)  (722 193)  routing T_14_12.sp4_h_r_0 <X> T_14_12.lc_trk_g0_0
 (15 1)  (723 193)  (723 193)  routing T_14_12.sp4_h_r_0 <X> T_14_12.lc_trk_g0_0
 (16 1)  (724 193)  (724 193)  routing T_14_12.sp4_h_r_0 <X> T_14_12.lc_trk_g0_0
 (17 1)  (725 193)  (725 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 193)  (738 193)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 193)  (740 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 193)  (743 193)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.input_2_0
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (730 195)  (730 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (731 195)  (731 195)  routing T_14_12.sp4_v_b_22 <X> T_14_12.lc_trk_g0_6
 (24 3)  (732 195)  (732 195)  routing T_14_12.sp4_v_b_22 <X> T_14_12.lc_trk_g0_6
 (0 4)  (708 196)  (708 196)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 197)  (708 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (15 8)  (723 200)  (723 200)  routing T_14_12.sp4_h_r_33 <X> T_14_12.lc_trk_g2_1
 (16 8)  (724 200)  (724 200)  routing T_14_12.sp4_h_r_33 <X> T_14_12.lc_trk_g2_1
 (17 8)  (725 200)  (725 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 200)  (726 200)  routing T_14_12.sp4_h_r_33 <X> T_14_12.lc_trk_g2_1
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 204)  (732 204)  routing T_14_12.tnr_op_3 <X> T_14_12.lc_trk_g3_3
 (25 12)  (733 204)  (733 204)  routing T_14_12.sp4_h_r_34 <X> T_14_12.lc_trk_g3_2
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 205)  (731 205)  routing T_14_12.sp4_h_r_34 <X> T_14_12.lc_trk_g3_2
 (24 13)  (732 205)  (732 205)  routing T_14_12.sp4_h_r_34 <X> T_14_12.lc_trk_g3_2
 (0 14)  (708 206)  (708 206)  routing T_14_12.glb_netwk_4 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_12

 (21 0)  (783 192)  (783 192)  routing T_15_12.sp4_h_r_19 <X> T_15_12.lc_trk_g0_3
 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (785 192)  (785 192)  routing T_15_12.sp4_h_r_19 <X> T_15_12.lc_trk_g0_3
 (24 0)  (786 192)  (786 192)  routing T_15_12.sp4_h_r_19 <X> T_15_12.lc_trk_g0_3
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 192)  (792 192)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 192)  (793 192)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 192)  (795 192)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 192)  (797 192)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.input_2_0
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (47 0)  (809 192)  (809 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (783 193)  (783 193)  routing T_15_12.sp4_h_r_19 <X> T_15_12.lc_trk_g0_3
 (26 1)  (788 193)  (788 193)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 193)  (789 193)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 193)  (790 193)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 193)  (793 193)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 193)  (795 193)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.input_2_0
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (768 194)  (768 194)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_v_t_37
 (15 2)  (777 194)  (777 194)  routing T_15_12.sp4_h_r_13 <X> T_15_12.lc_trk_g0_5
 (16 2)  (778 194)  (778 194)  routing T_15_12.sp4_h_r_13 <X> T_15_12.lc_trk_g0_5
 (17 2)  (779 194)  (779 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (780 194)  (780 194)  routing T_15_12.sp4_h_r_13 <X> T_15_12.lc_trk_g0_5
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 196)  (786 196)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g1_3
 (0 5)  (762 197)  (762 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (21 5)  (783 197)  (783 197)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g1_3
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 198)  (786 198)  routing T_15_12.top_op_7 <X> T_15_12.lc_trk_g1_7
 (25 6)  (787 198)  (787 198)  routing T_15_12.sp4_h_r_14 <X> T_15_12.lc_trk_g1_6
 (21 7)  (783 199)  (783 199)  routing T_15_12.top_op_7 <X> T_15_12.lc_trk_g1_7
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (785 199)  (785 199)  routing T_15_12.sp4_h_r_14 <X> T_15_12.lc_trk_g1_6
 (24 7)  (786 199)  (786 199)  routing T_15_12.sp4_h_r_14 <X> T_15_12.lc_trk_g1_6
 (22 8)  (784 200)  (784 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (785 200)  (785 200)  routing T_15_12.sp12_v_b_19 <X> T_15_12.lc_trk_g2_3
 (26 8)  (788 200)  (788 200)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 200)  (789 200)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 200)  (792 200)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 200)  (793 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 200)  (795 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 200)  (796 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 200)  (800 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (41 8)  (803 200)  (803 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (52 8)  (814 200)  (814 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (783 201)  (783 201)  routing T_15_12.sp12_v_b_19 <X> T_15_12.lc_trk_g2_3
 (26 9)  (788 201)  (788 201)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 201)  (789 201)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 201)  (792 201)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 201)  (794 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 201)  (795 201)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_4
 (34 9)  (796 201)  (796 201)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_4
 (38 9)  (800 201)  (800 201)  LC_4 Logic Functioning bit
 (14 10)  (776 202)  (776 202)  routing T_15_12.sp4_v_b_36 <X> T_15_12.lc_trk_g2_4
 (22 10)  (784 202)  (784 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (14 11)  (776 203)  (776 203)  routing T_15_12.sp4_v_b_36 <X> T_15_12.lc_trk_g2_4
 (16 11)  (778 203)  (778 203)  routing T_15_12.sp4_v_b_36 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (783 203)  (783 203)  routing T_15_12.sp4_r_v_b_39 <X> T_15_12.lc_trk_g2_7
 (16 12)  (778 204)  (778 204)  routing T_15_12.sp4_v_b_33 <X> T_15_12.lc_trk_g3_1
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.sp4_v_b_33 <X> T_15_12.lc_trk_g3_1
 (21 12)  (783 204)  (783 204)  routing T_15_12.sp12_v_t_0 <X> T_15_12.lc_trk_g3_3
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (786 204)  (786 204)  routing T_15_12.sp12_v_t_0 <X> T_15_12.lc_trk_g3_3
 (26 12)  (788 204)  (788 204)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 204)  (795 204)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (41 12)  (803 204)  (803 204)  LC_6 Logic Functioning bit
 (45 12)  (807 204)  (807 204)  LC_6 Logic Functioning bit
 (18 13)  (780 205)  (780 205)  routing T_15_12.sp4_v_b_33 <X> T_15_12.lc_trk_g3_1
 (21 13)  (783 205)  (783 205)  routing T_15_12.sp12_v_t_0 <X> T_15_12.lc_trk_g3_3
 (26 13)  (788 205)  (788 205)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 205)  (789 205)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 205)  (793 205)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 205)  (794 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (795 205)  (795 205)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_6
 (34 13)  (796 205)  (796 205)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_6
 (38 13)  (800 205)  (800 205)  LC_6 Logic Functioning bit
 (46 13)  (808 205)  (808 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (762 206)  (762 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 206)  (776 206)  routing T_15_12.bnl_op_4 <X> T_15_12.lc_trk_g3_4
 (14 15)  (776 207)  (776 207)  routing T_15_12.bnl_op_4 <X> T_15_12.lc_trk_g3_4
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_16_12

 (15 0)  (831 192)  (831 192)  routing T_16_12.sp4_v_b_17 <X> T_16_12.lc_trk_g0_1
 (16 0)  (832 192)  (832 192)  routing T_16_12.sp4_v_b_17 <X> T_16_12.lc_trk_g0_1
 (17 0)  (833 192)  (833 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 194)  (847 194)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (51 2)  (867 194)  (867 194)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 195)  (846 195)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 195)  (848 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (849 195)  (849 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_1
 (34 3)  (850 195)  (850 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_1
 (35 3)  (851 195)  (851 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_1
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (0 4)  (816 196)  (816 196)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 197)  (816 197)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (14 10)  (830 202)  (830 202)  routing T_16_12.sp4_v_b_36 <X> T_16_12.lc_trk_g2_4
 (14 11)  (830 203)  (830 203)  routing T_16_12.sp4_v_b_36 <X> T_16_12.lc_trk_g2_4
 (16 11)  (832 203)  (832 203)  routing T_16_12.sp4_v_b_36 <X> T_16_12.lc_trk_g2_4
 (17 11)  (833 203)  (833 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 204)  (840 204)  routing T_16_12.tnl_op_3 <X> T_16_12.lc_trk_g3_3
 (21 13)  (837 205)  (837 205)  routing T_16_12.tnl_op_3 <X> T_16_12.lc_trk_g3_3
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (839 205)  (839 205)  routing T_16_12.sp12_v_t_9 <X> T_16_12.lc_trk_g3_2
 (0 14)  (816 206)  (816 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 206)  (821 206)  routing T_16_12.sp4_v_t_38 <X> T_16_12.sp4_h_l_44
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 206)  (839 206)  routing T_16_12.sp4_v_b_47 <X> T_16_12.lc_trk_g3_7
 (24 14)  (840 206)  (840 206)  routing T_16_12.sp4_v_b_47 <X> T_16_12.lc_trk_g3_7
 (4 15)  (820 207)  (820 207)  routing T_16_12.sp4_v_t_38 <X> T_16_12.sp4_h_l_44
 (6 15)  (822 207)  (822 207)  routing T_16_12.sp4_v_t_38 <X> T_16_12.sp4_h_l_44


LogicTile_17_12

 (4 8)  (878 200)  (878 200)  routing T_17_12.sp4_h_l_43 <X> T_17_12.sp4_v_b_6
 (5 9)  (879 201)  (879 201)  routing T_17_12.sp4_h_l_43 <X> T_17_12.sp4_v_b_6


LogicTile_18_12

 (9 4)  (937 196)  (937 196)  routing T_18_12.sp4_h_l_36 <X> T_18_12.sp4_h_r_4
 (10 4)  (938 196)  (938 196)  routing T_18_12.sp4_h_l_36 <X> T_18_12.sp4_h_r_4
 (5 6)  (933 198)  (933 198)  routing T_18_12.sp4_v_t_38 <X> T_18_12.sp4_h_l_38
 (6 7)  (934 199)  (934 199)  routing T_18_12.sp4_v_t_38 <X> T_18_12.sp4_h_l_38
 (5 10)  (933 202)  (933 202)  routing T_18_12.sp4_v_t_37 <X> T_18_12.sp4_h_l_43
 (4 11)  (932 203)  (932 203)  routing T_18_12.sp4_v_t_37 <X> T_18_12.sp4_h_l_43
 (6 11)  (934 203)  (934 203)  routing T_18_12.sp4_v_t_37 <X> T_18_12.sp4_h_l_43


LogicTile_22_12

 (3 5)  (1147 197)  (1147 197)  routing T_22_12.sp12_h_l_23 <X> T_22_12.sp12_h_r_0
 (8 5)  (1152 197)  (1152 197)  routing T_22_12.sp4_h_l_41 <X> T_22_12.sp4_v_b_4
 (9 5)  (1153 197)  (1153 197)  routing T_22_12.sp4_h_l_41 <X> T_22_12.sp4_v_b_4


LogicTile_23_12

 (3 5)  (1201 197)  (1201 197)  routing T_23_12.sp12_h_l_23 <X> T_23_12.sp12_h_r_0


LogicTile_27_12

 (2 0)  (1404 192)  (1404 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_12

 (2 4)  (1458 196)  (1458 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_30_12

 (8 0)  (1572 192)  (1572 192)  routing T_30_12.sp4_h_l_40 <X> T_30_12.sp4_h_r_1
 (10 0)  (1574 192)  (1574 192)  routing T_30_12.sp4_h_l_40 <X> T_30_12.sp4_h_r_1


LogicTile_31_12

 (8 1)  (1626 193)  (1626 193)  routing T_31_12.sp4_h_l_42 <X> T_31_12.sp4_v_b_1
 (9 1)  (1627 193)  (1627 193)  routing T_31_12.sp4_h_l_42 <X> T_31_12.sp4_v_b_1
 (10 1)  (1628 193)  (1628 193)  routing T_31_12.sp4_h_l_42 <X> T_31_12.sp4_v_b_1


IO_Tile_33_12

 (13 1)  (1739 193)  (1739 193)  routing T_33_12.span4_horz_25 <X> T_33_12.span4_vert_b_0


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 184)  (1 184)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_2_11

 (3 5)  (75 181)  (75 181)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_h_r_0


LogicTile_10_11

 (5 0)  (497 176)  (497 176)  routing T_10_11.sp4_v_b_6 <X> T_10_11.sp4_h_r_0
 (4 1)  (496 177)  (496 177)  routing T_10_11.sp4_v_b_6 <X> T_10_11.sp4_h_r_0
 (6 1)  (498 177)  (498 177)  routing T_10_11.sp4_v_b_6 <X> T_10_11.sp4_h_r_0
 (2 12)  (494 188)  (494 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_11

 (3 12)  (549 188)  (549 188)  routing T_11_11.sp12_v_t_22 <X> T_11_11.sp12_h_r_1


LogicTile_12_11

 (19 4)  (619 180)  (619 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_13_11

 (3 4)  (657 180)  (657 180)  routing T_13_11.sp12_v_t_23 <X> T_13_11.sp12_h_r_0
 (26 6)  (680 182)  (680 182)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 182)  (681 182)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 182)  (682 182)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 182)  (687 182)  routing T_13_11.lc_trk_g2_0 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 182)  (690 182)  LC_3 Logic Functioning bit
 (38 6)  (692 182)  (692 182)  LC_3 Logic Functioning bit
 (41 6)  (695 182)  (695 182)  LC_3 Logic Functioning bit
 (43 6)  (697 182)  (697 182)  LC_3 Logic Functioning bit
 (28 7)  (682 183)  (682 183)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 183)  (683 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 183)  (690 183)  LC_3 Logic Functioning bit
 (38 7)  (692 183)  (692 183)  LC_3 Logic Functioning bit
 (40 7)  (694 183)  (694 183)  LC_3 Logic Functioning bit
 (42 7)  (696 183)  (696 183)  LC_3 Logic Functioning bit
 (14 9)  (668 185)  (668 185)  routing T_13_11.sp12_v_b_16 <X> T_13_11.lc_trk_g2_0
 (16 9)  (670 185)  (670 185)  routing T_13_11.sp12_v_b_16 <X> T_13_11.lc_trk_g2_0
 (17 9)  (671 185)  (671 185)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (15 10)  (669 186)  (669 186)  routing T_13_11.sp4_h_l_24 <X> T_13_11.lc_trk_g2_5
 (16 10)  (670 186)  (670 186)  routing T_13_11.sp4_h_l_24 <X> T_13_11.lc_trk_g2_5
 (17 10)  (671 186)  (671 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 186)  (672 186)  routing T_13_11.sp4_h_l_24 <X> T_13_11.lc_trk_g2_5
 (15 12)  (669 188)  (669 188)  routing T_13_11.sp4_v_t_28 <X> T_13_11.lc_trk_g3_1
 (16 12)  (670 188)  (670 188)  routing T_13_11.sp4_v_t_28 <X> T_13_11.lc_trk_g3_1
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (19 13)  (673 189)  (673 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (12 15)  (666 191)  (666 191)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_v_t_46


LogicTile_14_11

 (21 0)  (729 176)  (729 176)  routing T_14_11.lft_op_3 <X> T_14_11.lc_trk_g0_3
 (22 0)  (730 176)  (730 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 176)  (732 176)  routing T_14_11.lft_op_3 <X> T_14_11.lc_trk_g0_3
 (15 2)  (723 178)  (723 178)  routing T_14_11.sp4_h_r_13 <X> T_14_11.lc_trk_g0_5
 (16 2)  (724 178)  (724 178)  routing T_14_11.sp4_h_r_13 <X> T_14_11.lc_trk_g0_5
 (17 2)  (725 178)  (725 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (726 178)  (726 178)  routing T_14_11.sp4_h_r_13 <X> T_14_11.lc_trk_g0_5
 (3 7)  (711 183)  (711 183)  routing T_14_11.sp12_h_l_23 <X> T_14_11.sp12_v_t_23
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 184)  (739 184)  routing T_14_11.lc_trk_g0_5 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 184)  (743 184)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.input_2_4
 (36 8)  (744 184)  (744 184)  LC_4 Logic Functioning bit
 (38 8)  (746 184)  (746 184)  LC_4 Logic Functioning bit
 (39 8)  (747 184)  (747 184)  LC_4 Logic Functioning bit
 (41 8)  (749 184)  (749 184)  LC_4 Logic Functioning bit
 (43 8)  (751 184)  (751 184)  LC_4 Logic Functioning bit
 (26 9)  (734 185)  (734 185)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 185)  (735 185)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 185)  (736 185)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 185)  (737 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 185)  (738 185)  routing T_14_11.lc_trk_g0_3 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 185)  (740 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 185)  (741 185)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.input_2_4
 (34 9)  (742 185)  (742 185)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.input_2_4
 (36 9)  (744 185)  (744 185)  LC_4 Logic Functioning bit
 (38 9)  (746 185)  (746 185)  LC_4 Logic Functioning bit
 (43 9)  (751 185)  (751 185)  LC_4 Logic Functioning bit
 (21 12)  (729 188)  (729 188)  routing T_14_11.sp4_v_t_22 <X> T_14_11.lc_trk_g3_3
 (22 12)  (730 188)  (730 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 188)  (731 188)  routing T_14_11.sp4_v_t_22 <X> T_14_11.lc_trk_g3_3
 (21 13)  (729 189)  (729 189)  routing T_14_11.sp4_v_t_22 <X> T_14_11.lc_trk_g3_3
 (16 14)  (724 190)  (724 190)  routing T_14_11.sp4_v_t_16 <X> T_14_11.lc_trk_g3_5
 (17 14)  (725 190)  (725 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 190)  (726 190)  routing T_14_11.sp4_v_t_16 <X> T_14_11.lc_trk_g3_5
 (36 14)  (744 190)  (744 190)  LC_7 Logic Functioning bit
 (37 14)  (745 190)  (745 190)  LC_7 Logic Functioning bit
 (38 14)  (746 190)  (746 190)  LC_7 Logic Functioning bit
 (39 14)  (747 190)  (747 190)  LC_7 Logic Functioning bit
 (40 14)  (748 190)  (748 190)  LC_7 Logic Functioning bit
 (41 14)  (749 190)  (749 190)  LC_7 Logic Functioning bit
 (42 14)  (750 190)  (750 190)  LC_7 Logic Functioning bit
 (43 14)  (751 190)  (751 190)  LC_7 Logic Functioning bit
 (36 15)  (744 191)  (744 191)  LC_7 Logic Functioning bit
 (37 15)  (745 191)  (745 191)  LC_7 Logic Functioning bit
 (38 15)  (746 191)  (746 191)  LC_7 Logic Functioning bit
 (39 15)  (747 191)  (747 191)  LC_7 Logic Functioning bit
 (40 15)  (748 191)  (748 191)  LC_7 Logic Functioning bit
 (41 15)  (749 191)  (749 191)  LC_7 Logic Functioning bit
 (42 15)  (750 191)  (750 191)  LC_7 Logic Functioning bit
 (43 15)  (751 191)  (751 191)  LC_7 Logic Functioning bit
 (46 15)  (754 191)  (754 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_11

 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (837 178)  (837 178)  routing T_16_11.sp12_h_l_4 <X> T_16_11.lc_trk_g0_7
 (22 2)  (838 178)  (838 178)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (840 178)  (840 178)  routing T_16_11.sp12_h_l_4 <X> T_16_11.lc_trk_g0_7
 (8 3)  (824 179)  (824 179)  routing T_16_11.sp4_h_l_36 <X> T_16_11.sp4_v_t_36
 (21 3)  (837 179)  (837 179)  routing T_16_11.sp12_h_l_4 <X> T_16_11.lc_trk_g0_7
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 180)  (839 180)  routing T_16_11.sp4_h_r_3 <X> T_16_11.lc_trk_g1_3
 (24 4)  (840 180)  (840 180)  routing T_16_11.sp4_h_r_3 <X> T_16_11.lc_trk_g1_3
 (31 4)  (847 180)  (847 180)  routing T_16_11.lc_trk_g0_7 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (37 4)  (853 180)  (853 180)  LC_2 Logic Functioning bit
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (39 4)  (855 180)  (855 180)  LC_2 Logic Functioning bit
 (45 4)  (861 180)  (861 180)  LC_2 Logic Functioning bit
 (51 4)  (867 180)  (867 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (4 5)  (820 181)  (820 181)  routing T_16_11.sp4_v_t_47 <X> T_16_11.sp4_h_r_3
 (21 5)  (837 181)  (837 181)  routing T_16_11.sp4_h_r_3 <X> T_16_11.lc_trk_g1_3
 (31 5)  (847 181)  (847 181)  routing T_16_11.lc_trk_g0_7 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 181)  (852 181)  LC_2 Logic Functioning bit
 (37 5)  (853 181)  (853 181)  LC_2 Logic Functioning bit
 (38 5)  (854 181)  (854 181)  LC_2 Logic Functioning bit
 (39 5)  (855 181)  (855 181)  LC_2 Logic Functioning bit
 (44 5)  (860 181)  (860 181)  LC_2 Logic Functioning bit
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 186)  (850 186)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (37 10)  (853 186)  (853 186)  LC_5 Logic Functioning bit
 (38 10)  (854 186)  (854 186)  LC_5 Logic Functioning bit
 (39 10)  (855 186)  (855 186)  LC_5 Logic Functioning bit
 (45 10)  (861 186)  (861 186)  LC_5 Logic Functioning bit
 (52 10)  (868 186)  (868 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (31 11)  (847 187)  (847 187)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 187)  (852 187)  LC_5 Logic Functioning bit
 (37 11)  (853 187)  (853 187)  LC_5 Logic Functioning bit
 (38 11)  (854 187)  (854 187)  LC_5 Logic Functioning bit
 (39 11)  (855 187)  (855 187)  LC_5 Logic Functioning bit
 (44 11)  (860 187)  (860 187)  LC_5 Logic Functioning bit
 (0 14)  (816 190)  (816 190)  routing T_16_11.glb_netwk_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_11

 (5 2)  (879 178)  (879 178)  routing T_17_11.sp4_v_t_43 <X> T_17_11.sp4_h_l_37
 (4 3)  (878 179)  (878 179)  routing T_17_11.sp4_v_t_43 <X> T_17_11.sp4_h_l_37
 (6 3)  (880 179)  (880 179)  routing T_17_11.sp4_v_t_43 <X> T_17_11.sp4_h_l_37
 (4 4)  (878 180)  (878 180)  routing T_17_11.sp4_h_l_38 <X> T_17_11.sp4_v_b_3
 (5 5)  (879 181)  (879 181)  routing T_17_11.sp4_h_l_38 <X> T_17_11.sp4_v_b_3


LogicTile_19_11

 (4 6)  (986 182)  (986 182)  routing T_19_11.sp4_h_r_3 <X> T_19_11.sp4_v_t_38
 (5 7)  (987 183)  (987 183)  routing T_19_11.sp4_h_r_3 <X> T_19_11.sp4_v_t_38


LogicTile_20_11

 (19 15)  (1055 191)  (1055 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_11

 (3 13)  (1201 189)  (1201 189)  routing T_23_11.sp12_h_l_22 <X> T_23_11.sp12_h_r_1


LogicTile_30_11

 (3 2)  (1567 178)  (1567 178)  routing T_30_11.sp12_v_t_23 <X> T_30_11.sp12_h_l_23
 (2 6)  (1566 182)  (1566 182)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_11

 (13 13)  (1739 189)  (1739 189)  routing T_33_11.span4_horz_43 <X> T_33_11.span4_vert_b_3


LogicTile_10_10

 (19 6)  (511 166)  (511 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_13_10

 (9 7)  (663 167)  (663 167)  routing T_13_10.sp4_v_b_4 <X> T_13_10.sp4_v_t_41


LogicTile_16_10

 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (1 2)  (817 162)  (817 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 10)  (847 170)  (847 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 170)  (848 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 170)  (849 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 170)  (852 170)  LC_5 Logic Functioning bit
 (37 10)  (853 170)  (853 170)  LC_5 Logic Functioning bit
 (38 10)  (854 170)  (854 170)  LC_5 Logic Functioning bit
 (39 10)  (855 170)  (855 170)  LC_5 Logic Functioning bit
 (45 10)  (861 170)  (861 170)  LC_5 Logic Functioning bit
 (52 10)  (868 170)  (868 170)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (838 171)  (838 171)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (839 171)  (839 171)  routing T_16_10.sp12_v_b_14 <X> T_16_10.lc_trk_g2_6
 (31 11)  (847 171)  (847 171)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 171)  (852 171)  LC_5 Logic Functioning bit
 (37 11)  (853 171)  (853 171)  LC_5 Logic Functioning bit
 (38 11)  (854 171)  (854 171)  LC_5 Logic Functioning bit
 (39 11)  (855 171)  (855 171)  LC_5 Logic Functioning bit
 (44 11)  (860 171)  (860 171)  LC_5 Logic Functioning bit
 (0 14)  (816 174)  (816 174)  routing T_16_10.glb_netwk_4 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (5 6)  (1731 166)  (1731 166)  routing T_33_10.span4_vert_b_7 <X> T_33_10.lc_trk_g0_7
 (7 6)  (1733 166)  (1733 166)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 167)  (1734 167)  routing T_33_10.span4_vert_b_7 <X> T_33_10.lc_trk_g0_7
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (7 10)  (445 154)  (445 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (445 157)  (445 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_9

 (7 10)  (499 154)  (499 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (3 4)  (603 148)  (603 148)  routing T_12_9.sp12_v_t_23 <X> T_12_9.sp12_h_r_0
 (4 6)  (604 150)  (604 150)  routing T_12_9.sp4_h_r_9 <X> T_12_9.sp4_v_t_38
 (6 6)  (606 150)  (606 150)  routing T_12_9.sp4_h_r_9 <X> T_12_9.sp4_v_t_38
 (5 7)  (605 151)  (605 151)  routing T_12_9.sp4_h_r_9 <X> T_12_9.sp4_v_t_38
 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (4 14)  (604 158)  (604 158)  routing T_12_9.sp4_h_r_9 <X> T_12_9.sp4_v_t_44
 (5 15)  (605 159)  (605 159)  routing T_12_9.sp4_h_r_9 <X> T_12_9.sp4_v_t_44
 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (2 8)  (656 152)  (656 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (3 12)  (765 156)  (765 156)  routing T_15_9.sp12_v_t_22 <X> T_15_9.sp12_h_r_1
 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (0 2)  (816 146)  (816 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (1 2)  (817 146)  (817 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 5)  (832 149)  (832 149)  routing T_16_9.sp12_h_r_8 <X> T_16_9.lc_trk_g1_0
 (17 5)  (833 149)  (833 149)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (7 8)  (823 152)  (823 152)  Column buffer control bit: LH_colbuf_cntl_1

 (32 8)  (848 152)  (848 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 152)  (850 152)  routing T_16_9.lc_trk_g1_0 <X> T_16_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 152)  (852 152)  LC_4 Logic Functioning bit
 (37 8)  (853 152)  (853 152)  LC_4 Logic Functioning bit
 (38 8)  (854 152)  (854 152)  LC_4 Logic Functioning bit
 (39 8)  (855 152)  (855 152)  LC_4 Logic Functioning bit
 (45 8)  (861 152)  (861 152)  LC_4 Logic Functioning bit
 (47 8)  (863 152)  (863 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (36 9)  (852 153)  (852 153)  LC_4 Logic Functioning bit
 (37 9)  (853 153)  (853 153)  LC_4 Logic Functioning bit
 (38 9)  (854 153)  (854 153)  LC_4 Logic Functioning bit
 (39 9)  (855 153)  (855 153)  LC_4 Logic Functioning bit
 (44 9)  (860 153)  (860 153)  LC_4 Logic Functioning bit
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (816 158)  (816 158)  routing T_16_9.glb_netwk_4 <X> T_16_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 158)  (817 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (4 2)  (878 146)  (878 146)  routing T_17_9.sp4_v_b_0 <X> T_17_9.sp4_v_t_37
 (3 3)  (877 147)  (877 147)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_h_l_23
 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_18_9

 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_19_9

 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9

 (2 4)  (1146 148)  (1146 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (8 1)  (1314 145)  (1314 145)  routing T_25_9.sp4_h_l_42 <X> T_25_9.sp4_v_b_1
 (9 1)  (1315 145)  (1315 145)  routing T_25_9.sp4_h_l_42 <X> T_25_9.sp4_v_b_1
 (10 1)  (1316 145)  (1316 145)  routing T_25_9.sp4_h_l_42 <X> T_25_9.sp4_v_b_1


LogicTile_26_9

 (2 14)  (1350 158)  (1350 158)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (4 9)  (1514 153)  (1514 153)  routing T_29_9.sp4_h_l_47 <X> T_29_9.sp4_h_r_6
 (6 9)  (1516 153)  (1516 153)  routing T_29_9.sp4_h_l_47 <X> T_29_9.sp4_h_r_6


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_43 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (13 6)  (355 134)  (355 134)  routing T_7_8.sp4_v_b_5 <X> T_7_8.sp4_v_t_40


RAM_Tile_8_8



LogicTile_9_8

 (7 15)  (445 143)  (445 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_8

 (3 8)  (495 136)  (495 136)  routing T_10_8.sp12_v_t_22 <X> T_10_8.sp12_v_b_1


LogicTile_11_8



LogicTile_12_8



LogicTile_13_8

 (3 4)  (657 132)  (657 132)  routing T_13_8.sp12_v_t_23 <X> T_13_8.sp12_h_r_0


LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (19 0)  (893 128)  (893 128)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (4 8)  (878 136)  (878 136)  routing T_17_8.sp4_v_t_43 <X> T_17_8.sp4_v_b_6


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (8 9)  (1152 137)  (1152 137)  routing T_22_8.sp4_v_t_41 <X> T_22_8.sp4_v_b_7
 (10 9)  (1154 137)  (1154 137)  routing T_22_8.sp4_v_t_41 <X> T_22_8.sp4_v_b_7


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (3 5)  (1309 133)  (1309 133)  routing T_25_8.sp12_h_l_23 <X> T_25_8.sp12_h_r_0


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8

 (2 4)  (1620 132)  (1620 132)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 9)  (1622 137)  (1622 137)  routing T_31_8.sp4_v_t_36 <X> T_31_8.sp4_h_r_6


LogicTile_32_8



IO_Tile_33_8

 (14 1)  (1740 129)  (1740 129)  routing T_33_8.span4_vert_t_12 <X> T_33_8.span4_vert_b_0
 (13 3)  (1739 131)  (1739 131)  routing T_33_8.span4_horz_31 <X> T_33_8.span4_vert_b_1
 (13 13)  (1739 141)  (1739 141)  routing T_33_8.span4_horz_19 <X> T_33_8.span4_vert_b_3
 (14 13)  (1740 141)  (1740 141)  routing T_33_8.span4_horz_19 <X> T_33_8.span4_vert_b_3


LogicTile_7_7

 (11 4)  (353 116)  (353 116)  routing T_7_7.sp4_h_r_0 <X> T_7_7.sp4_v_b_5


LogicTile_9_7

 (17 3)  (455 115)  (455 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (438 118)  (438 118)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (1 6)  (439 118)  (439 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (439 119)  (439 119)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (26 8)  (464 120)  (464 120)  routing T_9_7.lc_trk_g0_4 <X> T_9_7.wire_logic_cluster/lc_4/in_0
 (37 8)  (475 120)  (475 120)  LC_4 Logic Functioning bit
 (39 8)  (477 120)  (477 120)  LC_4 Logic Functioning bit
 (40 8)  (478 120)  (478 120)  LC_4 Logic Functioning bit
 (42 8)  (480 120)  (480 120)  LC_4 Logic Functioning bit
 (46 8)  (484 120)  (484 120)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (467 121)  (467 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 121)  (474 121)  LC_4 Logic Functioning bit
 (38 9)  (476 121)  (476 121)  LC_4 Logic Functioning bit
 (41 9)  (479 121)  (479 121)  LC_4 Logic Functioning bit
 (43 9)  (481 121)  (481 121)  LC_4 Logic Functioning bit


LogicTile_12_7

 (19 11)  (619 123)  (619 123)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_13_7

 (19 10)  (673 122)  (673 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_17_7

 (11 12)  (885 124)  (885 124)  routing T_17_7.sp4_v_t_38 <X> T_17_7.sp4_v_b_11
 (13 12)  (887 124)  (887 124)  routing T_17_7.sp4_v_t_38 <X> T_17_7.sp4_v_b_11


LogicTile_28_7

 (19 10)  (1475 122)  (1475 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_10_6

 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_l_23 <X> T_10_6.sp12_v_t_23
 (2 12)  (494 108)  (494 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_6

 (3 8)  (603 104)  (603 104)  routing T_12_6.sp12_v_t_22 <X> T_12_6.sp12_v_b_1
 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_13_6

 (10 7)  (664 103)  (664 103)  routing T_13_6.sp4_h_l_46 <X> T_13_6.sp4_v_t_41


IO_Tile_33_6

 (5 0)  (1731 96)  (1731 96)  routing T_33_6.span4_vert_b_9 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 96)  (1734 96)  routing T_33_6.span4_vert_b_9 <X> T_33_6.lc_trk_g0_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 106)  (1731 106)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g1_3
 (7 10)  (1733 106)  (1733 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 106)  (1734 106)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g1_3
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


LogicTile_14_5

 (3 7)  (711 87)  (711 87)  routing T_14_5.sp12_h_l_23 <X> T_14_5.sp12_v_t_23


LogicTile_15_5

 (3 8)  (765 88)  (765 88)  routing T_15_5.sp12_v_t_22 <X> T_15_5.sp12_v_b_1


LogicTile_16_5

 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_l_23 <X> T_16_5.sp12_v_t_23


RAM_Tile_25_5

 (4 12)  (1310 92)  (1310 92)  routing T_25_5.sp4_v_t_36 <X> T_25_5.sp4_v_b_9
 (6 12)  (1312 92)  (1312 92)  routing T_25_5.sp4_v_t_36 <X> T_25_5.sp4_v_b_9


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 92)  (1730 92)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g1_4
 (5 12)  (1731 92)  (1731 92)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g1_5
 (7 12)  (1733 92)  (1733 92)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (5 13)  (1731 93)  (1731 93)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g1_4
 (7 13)  (1733 93)  (1733 93)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (8 13)  (1734 93)  (1734 93)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g1_5
 (14 13)  (1740 93)  (1740 93)  routing T_33_5.span4_vert_t_15 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (3 5)  (75 69)  (75 69)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_h_r_0


LogicTile_7_4

 (11 6)  (353 70)  (353 70)  routing T_7_4.sp4_v_b_9 <X> T_7_4.sp4_v_t_40
 (13 6)  (355 70)  (355 70)  routing T_7_4.sp4_v_b_9 <X> T_7_4.sp4_v_t_40


RAM_Tile_8_4

 (12 5)  (408 69)  (408 69)  routing T_8_4.sp4_h_r_5 <X> T_8_4.sp4_v_b_5


LogicTile_12_4

 (12 6)  (612 70)  (612 70)  routing T_12_4.sp4_v_t_46 <X> T_12_4.sp4_h_l_40
 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23
 (11 7)  (611 71)  (611 71)  routing T_12_4.sp4_v_t_46 <X> T_12_4.sp4_h_l_40
 (13 7)  (613 71)  (613 71)  routing T_12_4.sp4_v_t_46 <X> T_12_4.sp4_h_l_40


LogicTile_13_4

 (4 8)  (658 72)  (658 72)  routing T_13_4.sp4_v_t_47 <X> T_13_4.sp4_v_b_6
 (6 8)  (660 72)  (660 72)  routing T_13_4.sp4_v_t_47 <X> T_13_4.sp4_v_b_6


LogicTile_14_4

 (3 7)  (711 71)  (711 71)  routing T_14_4.sp12_h_l_23 <X> T_14_4.sp12_v_t_23
 (3 12)  (711 76)  (711 76)  routing T_14_4.sp12_v_t_22 <X> T_14_4.sp12_h_r_1


LogicTile_15_4

 (3 4)  (765 68)  (765 68)  routing T_15_4.sp12_v_t_23 <X> T_15_4.sp12_h_r_0


LogicTile_16_4

 (10 9)  (826 73)  (826 73)  routing T_16_4.sp4_h_r_2 <X> T_16_4.sp4_v_b_7
 (3 12)  (819 76)  (819 76)  routing T_16_4.sp12_v_t_22 <X> T_16_4.sp12_h_r_1


LogicTile_17_4

 (6 12)  (880 76)  (880 76)  routing T_17_4.sp4_v_t_43 <X> T_17_4.sp4_v_b_9
 (5 13)  (879 77)  (879 77)  routing T_17_4.sp4_v_t_43 <X> T_17_4.sp4_v_b_9
 (19 14)  (893 78)  (893 78)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_22_4

 (8 13)  (1152 77)  (1152 77)  routing T_22_4.sp4_v_t_42 <X> T_22_4.sp4_v_b_10
 (10 13)  (1154 77)  (1154 77)  routing T_22_4.sp4_v_t_42 <X> T_22_4.sp4_v_b_10


LogicTile_27_4

 (3 5)  (1405 69)  (1405 69)  routing T_27_4.sp12_h_l_23 <X> T_27_4.sp12_h_r_0


LogicTile_28_4

 (3 9)  (1459 73)  (1459 73)  routing T_28_4.sp12_h_l_22 <X> T_28_4.sp12_v_b_1
 (9 12)  (1465 76)  (1465 76)  routing T_28_4.sp4_v_t_47 <X> T_28_4.sp4_h_r_10


LogicTile_32_4

 (9 0)  (1681 64)  (1681 64)  routing T_32_4.sp4_h_l_47 <X> T_32_4.sp4_h_r_1
 (10 0)  (1682 64)  (1682 64)  routing T_32_4.sp4_h_l_47 <X> T_32_4.sp4_h_r_1


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 65)  (1739 65)  routing T_33_4.span4_horz_1 <X> T_33_4.span4_vert_b_0
 (14 1)  (1740 65)  (1740 65)  routing T_33_4.span4_horz_1 <X> T_33_4.span4_vert_b_0
 (6 2)  (1732 66)  (1732 66)  routing T_33_4.span12_horz_11 <X> T_33_4.lc_trk_g0_3
 (7 2)  (1733 66)  (1733 66)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_11 lc_trk_g0_3
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_3 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit
 (8 15)  (1734 79)  (1734 79)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g1_7


LogicTile_7_3

 (9 1)  (351 49)  (351 49)  routing T_7_3.sp4_v_t_40 <X> T_7_3.sp4_v_b_1
 (10 1)  (352 49)  (352 49)  routing T_7_3.sp4_v_t_40 <X> T_7_3.sp4_v_b_1


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1


LogicTile_14_3

 (3 4)  (711 52)  (711 52)  routing T_14_3.sp12_v_t_23 <X> T_14_3.sp12_h_r_0


LogicTile_16_3

 (3 12)  (819 60)  (819 60)  routing T_16_3.sp12_v_t_22 <X> T_16_3.sp12_h_r_1


LogicTile_17_3

 (9 9)  (883 57)  (883 57)  routing T_17_3.sp4_v_t_46 <X> T_17_3.sp4_v_b_7
 (10 9)  (884 57)  (884 57)  routing T_17_3.sp4_v_t_46 <X> T_17_3.sp4_v_b_7


LogicTile_21_3

 (1 3)  (1091 51)  (1091 51)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_24_3

 (8 5)  (1260 53)  (1260 53)  routing T_24_3.sp4_h_l_41 <X> T_24_3.sp4_v_b_4
 (9 5)  (1261 53)  (1261 53)  routing T_24_3.sp4_h_l_41 <X> T_24_3.sp4_v_b_4


LogicTile_26_3

 (3 5)  (1351 53)  (1351 53)  routing T_26_3.sp12_h_l_23 <X> T_26_3.sp12_h_r_0


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_4 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g1_4 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (1732 61)  (1732 61)  routing T_33_3.span12_horz_12 <X> T_33_3.lc_trk_g1_4
 (7 13)  (1733 61)  (1733 61)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_10_2

 (3 4)  (495 36)  (495 36)  routing T_10_2.sp12_v_t_23 <X> T_10_2.sp12_h_r_0
 (19 7)  (511 39)  (511 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_22_2

 (3 5)  (1147 37)  (1147 37)  routing T_22_2.sp12_h_l_23 <X> T_22_2.sp12_h_r_0


RAM_Tile_25_2

 (3 4)  (1309 36)  (1309 36)  routing T_25_2.sp12_v_t_23 <X> T_25_2.sp12_h_r_0
 (3 12)  (1309 44)  (1309 44)  routing T_25_2.sp12_v_t_22 <X> T_25_2.sp12_h_r_1


LogicTile_31_2

 (2 4)  (1620 36)  (1620 36)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (12 2)  (1738 34)  (1738 34)  routing T_33_2.span4_horz_31 <X> T_33_2.span4_vert_t_13
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (4 5)  (1730 37)  (1730 37)  routing T_33_2.span12_horz_20 <X> T_33_2.lc_trk_g0_4
 (6 5)  (1732 37)  (1732 37)  routing T_33_2.span12_horz_20 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_20 lc_trk_g0_4
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (6 15)  (1732 47)  (1732 47)  routing T_33_2.span12_horz_14 <X> T_33_2.lc_trk_g1_6
 (7 15)  (1733 47)  (1733 47)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


LogicTile_16_1

 (3 4)  (819 20)  (819 20)  routing T_16_1.sp12_v_t_23 <X> T_16_1.sp12_h_r_0
 (3 12)  (819 28)  (819 28)  routing T_16_1.sp12_v_t_22 <X> T_16_1.sp12_h_r_1


LogicTile_21_1

 (1 3)  (1091 19)  (1091 19)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_24_1

 (8 13)  (1260 29)  (1260 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10
 (9 13)  (1261 29)  (1261 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10
 (10 13)  (1262 29)  (1262 29)  routing T_24_1.sp4_h_l_41 <X> T_24_1.sp4_v_b_10


RAM_Tile_25_1

 (6 0)  (1312 16)  (1312 16)  routing T_25_1.sp4_v_t_44 <X> T_25_1.sp4_v_b_0
 (5 1)  (1311 17)  (1311 17)  routing T_25_1.sp4_v_t_44 <X> T_25_1.sp4_v_b_0


LogicTile_28_1

 (3 5)  (1459 21)  (1459 21)  routing T_28_1.sp12_h_l_23 <X> T_28_1.sp12_h_r_0


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (6 1)  (1732 17)  (1732 17)  routing T_33_1.span12_horz_8 <X> T_33_1.lc_trk_g0_0
 (7 1)  (1733 17)  (1733 17)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_8 lc_trk_g0_0
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 26)  (1738 26)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 28)  (1730 28)  routing T_33_1.span4_vert_b_12 <X> T_33_1.lc_trk_g1_4
 (5 13)  (1731 29)  (1731 29)  routing T_33_1.span4_vert_b_12 <X> T_33_1.lc_trk_g1_4
 (7 13)  (1733 29)  (1733 29)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_4 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (215 4)  (215 4)  routing T_4_0.lc_trk_g1_4 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (196 2)  (196 2)  routing T_4_0.span4_horz_r_4 <X> T_4_0.lc_trk_g1_4
 (5 13)  (197 2)  (197 2)  routing T_4_0.span4_horz_r_4 <X> T_4_0.lc_trk_g1_4
 (7 13)  (199 2)  (199 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (12 0)  (376 15)  (376 15)  routing T_7_0.span4_vert_25 <X> T_7_0.span4_horz_l_12
 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (0 11)  (365 5)  (365 5)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (4 0)  (412 15)  (412 15)  routing T_8_0.span4_vert_40 <X> T_8_0.lc_trk_g0_0
 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (4 1)  (412 14)  (412 14)  routing T_8_0.span4_vert_40 <X> T_8_0.lc_trk_g0_0
 (5 1)  (413 14)  (413 14)  routing T_8_0.span4_vert_40 <X> T_8_0.lc_trk_g0_0
 (6 1)  (414 14)  (414 14)  routing T_8_0.span4_vert_40 <X> T_8_0.lc_trk_g0_0
 (7 1)  (415 14)  (415 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (13 3)  (527 13)  (527 13)  routing T_10_0.span4_vert_31 <X> T_10_0.span4_horz_r_1


IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (563 12)  (563 12)  routing T_11_0.span4_horz_r_11 <X> T_11_0.lc_trk_g0_3
 (7 2)  (565 12)  (565 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (566 12)  (566 12)  routing T_11_0.span4_horz_r_11 <X> T_11_0.lc_trk_g0_3
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g0_3 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (5 0)  (617 15)  (617 15)  routing T_12_0.span4_horz_r_9 <X> T_12_0.lc_trk_g0_1
 (7 0)  (619 15)  (619 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (620 15)  (620 15)  routing T_12_0.span4_horz_r_9 <X> T_12_0.lc_trk_g0_1
 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (6 3)  (618 13)  (618 13)  routing T_12_0.span12_vert_10 <X> T_12_0.lc_trk_g0_2
 (7 3)  (619 13)  (619 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g0_2 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (12 12)  (688 3)  (688 3)  routing T_13_0.span4_vert_43 <X> T_13_0.span4_horz_l_15
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5



IO_Tile_15_0

 (6 0)  (780 15)  (780 15)  routing T_15_0.span12_vert_9 <X> T_15_0.lc_trk_g0_1
 (7 0)  (781 15)  (781 15)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (4 2)  (832 12)  (832 12)  routing T_16_0.span4_vert_42 <X> T_16_0.lc_trk_g0_2
 (4 3)  (832 13)  (832 13)  routing T_16_0.span4_vert_42 <X> T_16_0.lc_trk_g0_2
 (5 3)  (833 13)  (833 13)  routing T_16_0.span4_vert_42 <X> T_16_0.lc_trk_g0_2
 (6 3)  (834 13)  (834 13)  routing T_16_0.span4_vert_42 <X> T_16_0.lc_trk_g0_2
 (7 3)  (835 13)  (835 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_42 lc_trk_g0_2
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_2 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (13 3)  (909 13)  (909 13)  routing T_17_0.span4_vert_31 <X> T_17_0.span4_horz_r_1
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (4 4)  (890 11)  (890 11)  routing T_17_0.span4_vert_44 <X> T_17_0.lc_trk_g0_4
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_4 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (4 5)  (890 10)  (890 10)  routing T_17_0.span4_vert_44 <X> T_17_0.lc_trk_g0_4
 (5 5)  (891 10)  (891 10)  routing T_17_0.span4_vert_44 <X> T_17_0.lc_trk_g0_4
 (6 5)  (892 10)  (892 10)  routing T_17_0.span4_vert_44 <X> T_17_0.lc_trk_g0_4
 (7 5)  (893 10)  (893 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (5 4)  (1053 11)  (1053 11)  routing T_20_0.span4_horz_r_13 <X> T_20_0.lc_trk_g0_5
 (7 4)  (1055 11)  (1055 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1056 11)  (1056 11)  routing T_20_0.span4_horz_r_13 <X> T_20_0.lc_trk_g0_5
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_5 <X> T_20_0.fabout


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 6)  (1161 8)  (1161 8)  routing T_22_0.span4_vert_47 <X> T_22_0.lc_trk_g0_7
 (6 6)  (1162 8)  (1162 8)  routing T_22_0.span4_vert_47 <X> T_22_0.lc_trk_g0_7
 (7 6)  (1163 8)  (1163 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (1164 8)  (1164 8)  routing T_22_0.span4_vert_47 <X> T_22_0.lc_trk_g0_7
 (8 7)  (1164 9)  (1164 9)  routing T_22_0.span4_vert_47 <X> T_22_0.lc_trk_g0_7
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 2)  (1268 12)  (1268 12)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g0_2
 (4 3)  (1268 13)  (1268 13)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g0_2
 (6 3)  (1270 13)  (1270 13)  routing T_24_0.span4_vert_10 <X> T_24_0.lc_trk_g0_2
 (7 3)  (1271 13)  (1271 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_2 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (12 10)  (1286 4)  (1286 4)  routing T_24_0.lc_trk_g1_4 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1287 4)  (1287 4)  routing T_24_0.lc_trk_g1_4 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1268 2)  (1268 2)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g1_4
 (5 13)  (1269 2)  (1269 2)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g1_4
 (6 13)  (1270 2)  (1270 2)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g1_4
 (7 13)  (1271 2)  (1271 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (4 0)  (1322 15)  (1322 15)  routing T_25_0.span4_vert_0 <X> T_25_0.lc_trk_g0_0
 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (6 1)  (1324 14)  (1324 14)  routing T_25_0.span4_vert_0 <X> T_25_0.lc_trk_g0_0
 (7 1)  (1325 14)  (1325 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (13 4)  (1491 11)  (1491 11)  routing T_28_0.lc_trk_g0_6 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g0_6 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (4 6)  (1472 8)  (1472 8)  routing T_28_0.span12_vert_6 <X> T_28_0.lc_trk_g0_6
 (4 7)  (1472 9)  (1472 9)  routing T_28_0.span12_vert_6 <X> T_28_0.lc_trk_g0_6
 (5 7)  (1473 9)  (1473 9)  routing T_28_0.span12_vert_6 <X> T_28_0.lc_trk_g0_6
 (7 7)  (1475 9)  (1475 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_6 lc_trk_g0_6

