# RISC-V-CPU

## Intro
Final Project of CS2957(Computer Architecture), ACM Honor Class.

## Reference
- [Assassyn](https://github.com/Synthesys-Lab/assassyn)
- [SJTU Notes by JaneZ and Alice](https://notes.sjtu.edu.cn/bSS44M4YQ92qR7zjIz9ocw)
- [RISC-V Reference Card](reference-card.pdf)
- [Matrix Multiply](https://github.com/ucb-bar/riscv-benchmarks/blob/4d46f673ae42a321e35f5b40b2f5c8f498bc1d9d/multiply/multiply_main.c)
- [VV Add](https://github.com/ucb-bar/riscv-benchmarks/blob/master/vvadd/vvadd_main.c)
- [RISC-V Simulator in C++ by JaneZ](https://github.com/JaneZ-uint/RISC-V-Simulator)

## TODO List
- [ ] Five-Stage Pipeline CPU
- [ ] OoO
- [ ] Bypassing