Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec 21 13:48:42 2025
| Host         : LAPTOP-D8LK7CM8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipe_MIPS32_timing_summary_routed.rpt -pb pipe_MIPS32_timing_summary_routed.pb -rpx pipe_MIPS32_timing_summary_routed.rpx -warn_on_violation
| Design       : pipe_MIPS32
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                65          
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.612        0.000                      0                67556        0.063        0.000                      0                67556        4.090        0.000                       0                 33658  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.612        0.000                      0                67556        0.063        0.000                      0                67556        4.090        0.000                       0                 33658  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 ID_EX_B_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_B_reg[14]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.437ns  (logic 0.315ns (7.099%)  route 4.122ns (92.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns = ( 15.255 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns = ( 10.411 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    P23                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     6.703 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     8.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     8.963 f  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.448    10.411    clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  ID_EX_B_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.315    10.726 r  ID_EX_B_reg[14]/Q
                         net (fo=19, routed)          4.122    14.848    ID_EX_B__0[14]
    SLICE_X5Y38          FDRE                                         r  EX_MEM_B_reg[14]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.541    15.255    clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  EX_MEM_B_reg[14]_rep__4/C
                         clock pessimism              0.259    15.514    
                         clock uncertainty           -0.035    15.479    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)       -0.018    15.461    EX_MEM_B_reg[14]_rep__4
  -------------------------------------------------------------------
                         required time                         15.461    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 ID_EX_B_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_B_reg[17]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.136ns  (logic 0.272ns (6.577%)  route 3.864ns (93.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 10.406 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    P23                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     6.703 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     8.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     8.963 f  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.443    10.406    clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  ID_EX_B_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.272    10.678 r  ID_EX_B_reg[17]/Q
                         net (fo=19, routed)          3.864    14.542    ID_EX_B__0[17]
    SLICE_X44Y118        FDRE                                         r  EX_MEM_B_reg[17]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.252    14.966    clk_IBUF_BUFG
    SLICE_X44Y118        FDRE                                         r  EX_MEM_B_reg[17]_rep__3/C
                         clock pessimism              0.249    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X44Y118        FDRE (Setup_fdre_C_D)        0.002    15.182    EX_MEM_B_reg[17]_rep__3
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -14.542    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 ID_EX_B_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_B_reg[31]_rep__13/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.243ns  (logic 0.272ns (6.411%)  route 3.971ns (93.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 15.195 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns = ( 10.417 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    P23                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     6.703 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     8.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     8.963 f  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.454    10.417    clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  ID_EX_B_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.272    10.689 r  ID_EX_B_reg[31]/Q
                         net (fo=19, routed)          3.971    14.660    ID_EX_B__0[31]
    SLICE_X23Y48         FDRE                                         r  EX_MEM_B_reg[31]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.481    15.195    clk_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  EX_MEM_B_reg[31]_rep__13/C
                         clock pessimism              0.259    15.454    
                         clock uncertainty           -0.035    15.419    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)       -0.032    15.387    EX_MEM_B_reg[31]_rep__13
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                         -14.660    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 ID_EX_B_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.129ns  (logic 0.315ns (7.630%)  route 3.814ns (92.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns = ( 10.411 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    P23                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     6.703 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     8.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     8.963 f  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.448    10.411    clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  ID_EX_B_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.315    10.726 r  ID_EX_B_reg[4]/Q
                         net (fo=19, routed)          3.814    14.540    ID_EX_B__0[4]
    SLICE_X39Y156        FDRE                                         r  EX_MEM_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.390    15.104    clk_IBUF_BUFG
    SLICE_X39Y156        FDRE                                         r  EX_MEM_B_reg[4]/C
                         clock pessimism              0.249    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X39Y156        FDRE (Setup_fdre_C_D)       -0.034    15.284    EX_MEM_B_reg[4]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -14.540    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 ID_EX_B_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_B_reg[17]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.043ns  (logic 0.272ns (6.727%)  route 3.771ns (93.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 10.406 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    P23                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     6.703 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     8.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     8.963 f  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.443    10.406    clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  ID_EX_B_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.272    10.678 r  ID_EX_B_reg[17]/Q
                         net (fo=19, routed)          3.771    14.449    ID_EX_B__0[17]
    SLICE_X44Y118        FDRE                                         r  EX_MEM_B_reg[17]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.252    14.966    clk_IBUF_BUFG
    SLICE_X44Y118        FDRE                                         r  EX_MEM_B_reg[17]_rep__1/C
                         clock pessimism              0.249    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X44Y118        FDRE (Setup_fdre_C_D)        0.020    15.200    EX_MEM_B_reg[17]_rep__1
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -14.449    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 ID_EX_B_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_B_reg[31]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.128ns  (logic 0.272ns (6.589%)  route 3.856ns (93.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns = ( 10.417 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    P23                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     6.703 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     8.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     8.963 f  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.454    10.417    clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  ID_EX_B_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.272    10.689 r  ID_EX_B_reg[31]/Q
                         net (fo=19, routed)          3.856    14.545    ID_EX_B__0[31]
    SLICE_X29Y150        FDRE                                         r  EX_MEM_B_reg[31]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.404    15.118    clk_IBUF_BUFG
    SLICE_X29Y150        FDRE                                         r  EX_MEM_B_reg[31]_rep__2/C
                         clock pessimism              0.249    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X29Y150        FDRE (Setup_fdre_C_D)       -0.030    15.302    EX_MEM_B_reg[31]_rep__2
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -14.545    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 ID_EX_B_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_B_reg[31]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.222ns  (logic 0.272ns (6.443%)  route 3.950ns (93.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns = ( 10.417 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    P23                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     6.703 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     8.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     8.963 f  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.454    10.417    clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  ID_EX_B_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.272    10.689 r  ID_EX_B_reg[31]/Q
                         net (fo=19, routed)          3.950    14.639    ID_EX_B__0[31]
    SLICE_X8Y36          FDRE                                         r  EX_MEM_B_reg[31]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.478    15.192    clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  EX_MEM_B_reg[31]_rep__4/C
                         clock pessimism              0.259    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)       -0.007    15.409    EX_MEM_B_reg[31]_rep__4
  -------------------------------------------------------------------
                         required time                         15.409    
                         arrival time                         -14.639    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 ID_EX_B_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_B_reg[20]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.984ns  (logic 0.315ns (7.907%)  route 3.669ns (92.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 14.991 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 10.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    P23                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     6.703 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     8.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     8.963 f  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.451    10.414    clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  ID_EX_B_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.315    10.729 r  ID_EX_B_reg[20]/Q
                         net (fo=19, routed)          3.669    14.398    ID_EX_B__0[20]
    SLICE_X16Y146        FDRE                                         r  EX_MEM_B_reg[20]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.277    14.991    clk_IBUF_BUFG
    SLICE_X16Y146        FDRE                                         r  EX_MEM_B_reg[20]_rep__0/C
                         clock pessimism              0.249    15.240    
                         clock uncertainty           -0.035    15.205    
    SLICE_X16Y146        FDRE (Setup_fdre_C_D)       -0.009    15.196    EX_MEM_B_reg[20]_rep__0
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -14.398    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 ID_EX_type_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_B_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.891ns  (logic 0.325ns (8.353%)  route 3.566ns (91.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 10.406 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    P23                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     6.703 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     8.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     8.963 f  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.443    10.406    clk_IBUF_BUFG
    SLICE_X1Y76          FDPE                                         r  ID_EX_type_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDPE (Prop_fdpe_C_Q)         0.272    10.678 r  ID_EX_type_reg[1]/Q
                         net (fo=77, routed)          1.038    11.716    ID_EX_type[1]
    SLICE_X23Y69         LUT3 (Prop_lut3_I2_O)        0.053    11.769 r  EX_MEM_B[31]_i_1/O
                         net (fo=512, routed)         2.528    14.297    EX_MEM_B[31]_i_1_n_0
    SLICE_X48Y150        FDRE                                         r  EX_MEM_B_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.394    15.108    clk_IBUF_BUFG
    SLICE_X48Y150        FDRE                                         r  EX_MEM_B_reg[19]/C
                         clock pessimism              0.249    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X48Y150        FDRE (Setup_fdre_C_CE)      -0.219    15.103    EX_MEM_B_reg[19]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 ID_EX_B_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EX_MEM_B_reg[20]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.964ns  (logic 0.315ns (7.946%)  route 3.649ns (92.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 14.991 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 10.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    P23                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     6.703 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     8.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     8.963 f  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.451    10.414    clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  ID_EX_B_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.315    10.729 r  ID_EX_B_reg[20]/Q
                         net (fo=19, routed)          3.649    14.378    ID_EX_B__0[20]
    SLICE_X12Y144        FDRE                                         r  EX_MEM_B_reg[20]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.277    14.991    clk_IBUF_BUFG
    SLICE_X12Y144        FDRE                                         r  EX_MEM_B_reg[20]_rep/C
                         clock pessimism              0.249    15.240    
                         clock uncertainty           -0.035    15.205    
    SLICE_X12Y144        FDRE (Setup_fdre_C_D)       -0.009    15.196    EX_MEM_B_reg[20]_rep
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                  0.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 EX_MEM_B_reg[28]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataMem_reg[848][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.132%)  route 0.143ns (58.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.603     1.926    clk_IBUF_BUFG
    SLICE_X19Y49         FDRE                                         r  EX_MEM_B_reg[28]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  EX_MEM_B_reg[28]_rep__9/Q
                         net (fo=64, routed)          0.143     2.169    EX_MEM_B_reg[28]_rep__9_n_0
    SLICE_X18Y51         FDRE                                         r  DataMem_reg[848][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.751     2.339    clk_IBUF_BUFG
    SLICE_X18Y51         FDRE                                         r  DataMem_reg[848][28]/C
                         clock pessimism             -0.273     2.066    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.040     2.106    DataMem_reg[848][28]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 EX_MEM_B_reg[28]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataMem_reg[850][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.469%)  route 0.174ns (63.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.603     1.926    clk_IBUF_BUFG
    SLICE_X19Y49         FDRE                                         r  EX_MEM_B_reg[28]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  EX_MEM_B_reg[28]_rep__9/Q
                         net (fo=64, routed)          0.174     2.200    EX_MEM_B_reg[28]_rep__9_n_0
    SLICE_X20Y50         FDRE                                         r  DataMem_reg[850][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.750     2.338    clk_IBUF_BUFG
    SLICE_X20Y50         FDRE                                         r  DataMem_reg[850][28]/C
                         clock pessimism             -0.273     2.065    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.059     2.124    DataMem_reg[850][28]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 EX_MEM_B_reg[17]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataMem_reg[855][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (35.007%)  route 0.186ns (64.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.603     1.926    clk_IBUF_BUFG
    SLICE_X19Y49         FDRE                                         r  EX_MEM_B_reg[17]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  EX_MEM_B_reg[17]_rep__9/Q
                         net (fo=64, routed)          0.186     2.212    EX_MEM_B_reg[17]_rep__9_n_0
    SLICE_X16Y51         FDRE                                         r  DataMem_reg[855][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.751     2.339    clk_IBUF_BUFG
    SLICE_X16Y51         FDRE                                         r  DataMem_reg[855][17]/C
                         clock pessimism             -0.273     2.066    
    SLICE_X16Y51         FDRE (Hold_fdre_C_D)         0.059     2.125    DataMem_reg[855][17]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 EX_MEM_B_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataMem_reg[702][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.107ns (27.301%)  route 0.285ns (72.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.536     1.859    clk_IBUF_BUFG
    SLICE_X20Y149        FDRE                                         r  EX_MEM_B_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y149        FDRE (Prop_fdre_C_Q)         0.107     1.966 r  EX_MEM_B_reg[27]_rep/Q
                         net (fo=64, routed)          0.285     2.251    EX_MEM_B_reg[27]_rep_n_0
    SLICE_X8Y150         FDRE                                         r  DataMem_reg[702][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.843     2.431    clk_IBUF_BUFG
    SLICE_X8Y150         FDRE                                         r  DataMem_reg[702][27]/C
                         clock pessimism             -0.273     2.158    
    SLICE_X8Y150         FDRE (Hold_fdre_C_D)        -0.001     2.157    DataMem_reg[702][27]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 EX_MEM_B_reg[15]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataMem_reg[438][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.100ns (30.388%)  route 0.229ns (69.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.551     1.874    clk_IBUF_BUFG
    SLICE_X19Y97         FDRE                                         r  EX_MEM_B_reg[15]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y97         FDRE (Prop_fdre_C_Q)         0.100     1.974 r  EX_MEM_B_reg[15]_rep__3/Q
                         net (fo=64, routed)          0.229     2.203    EX_MEM_B_reg[15]_rep__3_n_0
    SLICE_X21Y100        FDRE                                         r  DataMem_reg[438][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.741     2.329    clk_IBUF_BUFG
    SLICE_X21Y100        FDRE                                         r  DataMem_reg[438][15]/C
                         clock pessimism             -0.265     2.064    
    SLICE_X21Y100        FDRE (Hold_fdre_C_D)         0.040     2.104    DataMem_reg[438][15]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 EX_MEM_B_reg[26]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataMem_reg[992][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.091ns (30.869%)  route 0.204ns (69.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.592     1.915    clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  EX_MEM_B_reg[26]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.091     2.006 r  EX_MEM_B_reg[26]_rep__13/Q
                         net (fo=64, routed)          0.204     2.210    EX_MEM_B_reg[26]_rep__13_n_0
    SLICE_X36Y36         FDRE                                         r  DataMem_reg[992][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.805     2.393    clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  DataMem_reg[992][26]/C
                         clock pessimism             -0.293     2.100    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.007     2.107    DataMem_reg[992][26]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 EX_MEM_B_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataMem_reg[808][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.788%)  route 0.187ns (65.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.603     1.926    clk_IBUF_BUFG
    SLICE_X19Y49         FDRE                                         r  EX_MEM_B_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  EX_MEM_B_reg[0]_rep__5/Q
                         net (fo=64, routed)          0.187     2.213    EX_MEM_B_reg[0]_rep__5_n_0
    SLICE_X23Y50         FDRE                                         r  DataMem_reg[808][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.749     2.337    clk_IBUF_BUFG
    SLICE_X23Y50         FDRE                                         r  DataMem_reg[808][0]/C
                         clock pessimism             -0.273     2.064    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.040     2.104    DataMem_reg[808][0]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 EX_MEM_B_reg[0]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataMem_reg[961][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.100ns (26.803%)  route 0.273ns (73.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.534     1.857    clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  EX_MEM_B_reg[0]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.100     1.957 r  EX_MEM_B_reg[0]_rep__13/Q
                         net (fo=64, routed)          0.273     2.230    EX_MEM_B_reg[0]_rep__13_n_0
    SLICE_X20Y62         FDRE                                         r  DataMem_reg[961][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.745     2.333    clk_IBUF_BUFG
    SLICE_X20Y62         FDRE                                         r  DataMem_reg[961][0]/C
                         clock pessimism             -0.273     2.060    
    SLICE_X20Y62         FDRE (Hold_fdre_C_D)         0.059     2.119    DataMem_reg[961][0]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 EX_MEM_B_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataMem_reg[575][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.091ns (21.602%)  route 0.330ns (78.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.523     1.846    clk_IBUF_BUFG
    SLICE_X36Y143        FDRE                                         r  EX_MEM_B_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDRE (Prop_fdre_C_Q)         0.091     1.937 r  EX_MEM_B_reg[9]/Q
                         net (fo=64, routed)          0.330     2.267    EX_MEM_B_reg_n_0_[9]
    SLICE_X37Y156        FDRE                                         r  DataMem_reg[575][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.828     2.416    clk_IBUF_BUFG
    SLICE_X37Y156        FDRE                                         r  DataMem_reg[575][9]/C
                         clock pessimism             -0.273     2.143    
    SLICE_X37Y156        FDRE (Hold_fdre_C_D)         0.011     2.154    DataMem_reg[575][9]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 EX_MEM_B_reg[19]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataMem_reg[115][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.762%)  route 0.248ns (71.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.586     1.909    clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  EX_MEM_B_reg[19]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.100     2.009 r  EX_MEM_B_reg[19]_rep__11/Q
                         net (fo=64, routed)          0.248     2.257    EX_MEM_B_reg[19]_rep__11_n_0
    SLICE_X32Y31         FDRE                                         r  DataMem_reg[115][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.805     2.393    clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  DataMem_reg[115][19]/C
                         clock pessimism             -0.293     2.100    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.043     2.143    DataMem_reg[115][19]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X29Y27   DataMem_reg[0][19]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X29Y27   DataMem_reg[0][22]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X9Y6     DataMem_reg[0][29]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X9Y6     DataMem_reg[0][3]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X9Y6     DataMem_reg[0][5]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X28Y3    DataMem_reg[0][6]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X28Y3    DataMem_reg[0][7]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X28Y3    DataMem_reg[0][8]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X29Y27   DataMem_reg[0][9]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         5.000       4.090      SLICE_X10Y78   Reg_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EX_MEM_ALUOut_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_ALU[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.362ns  (logic 2.832ns (52.817%)  route 2.530ns (47.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.456     5.419    clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  EX_MEM_ALUOut_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.246     5.665 r  EX_MEM_ALUOut_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           2.530     8.195    EX_MEM_ALUOut_reg[30]_lopt_replica_1
    E15                  OBUF (Prop_obuf_I_O)         2.586    10.781 r  test_ALU_OBUF[30]_inst/O
                         net (fo=0)                   0.000    10.781    test_ALU[30]
    E15                                                               r  test_ALU[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_ALUOut_reg[22]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_ALU[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.215ns  (logic 2.724ns (52.224%)  route 2.492ns (47.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.451     5.414    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  EX_MEM_ALUOut_reg[22]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.269     5.683 r  EX_MEM_ALUOut_reg[22]_lopt_replica/Q
                         net (fo=1, routed)           2.492     8.175    EX_MEM_ALUOut_reg[22]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         2.455    10.629 r  test_ALU_OBUF[22]_inst/O
                         net (fo=0)                   0.000    10.629    test_ALU[22]
    H17                                                               r  test_ALU[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_ALUOut_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_ALU[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.202ns  (logic 2.836ns (54.508%)  route 2.367ns (45.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.456     5.419    clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  EX_MEM_ALUOut_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.246     5.665 r  EX_MEM_ALUOut_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           2.367     8.032    EX_MEM_ALUOut_reg[29]_lopt_replica_1
    E16                  OBUF (Prop_obuf_I_O)         2.590    10.621 r  test_ALU_OBUF[29]_inst/O
                         net (fo=0)                   0.000    10.621    test_ALU[29]
    E16                                                               r  test_ALU[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_ALUOut_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_ALU[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.235ns  (logic 2.749ns (52.510%)  route 2.486ns (47.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.384     5.347    clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  EX_MEM_ALUOut_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.269     5.616 r  EX_MEM_ALUOut_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           2.486     8.102    EX_MEM_ALUOut_reg[15]_lopt_replica_1
    E20                  OBUF (Prop_obuf_I_O)         2.480    10.582 r  test_ALU_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.582    test_ALU[15]
    E20                                                               r  test_ALU[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_ALUOut_reg[26]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_ALU[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.164ns  (logic 2.747ns (53.200%)  route 2.417ns (46.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.453     5.416    clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  EX_MEM_ALUOut_reg[26]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.269     5.685 r  EX_MEM_ALUOut_reg[26]_lopt_replica/Q
                         net (fo=1, routed)           2.417     8.102    EX_MEM_ALUOut_reg[26]_lopt_replica_1
    F17                  OBUF (Prop_obuf_I_O)         2.478    10.580 r  test_ALU_OBUF[26]_inst/O
                         net (fo=0)                   0.000    10.580    test_ALU[26]
    F17                                                               r  test_ALU[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_ALUOut_reg[25]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_ALU[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.122ns  (logic 2.790ns (54.468%)  route 2.332ns (45.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.457     5.420    clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  EX_MEM_ALUOut_reg[25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.308     5.728 r  EX_MEM_ALUOut_reg[25]_lopt_replica/Q
                         net (fo=1, routed)           2.332     8.060    EX_MEM_ALUOut_reg[25]_lopt_replica_1
    E17                  OBUF (Prop_obuf_I_O)         2.482    10.542 r  test_ALU_OBUF[25]_inst/O
                         net (fo=0)                   0.000    10.542    test_ALU[25]
    E17                                                               r  test_ALU[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_ALUOut_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_ALU[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.097ns  (logic 2.724ns (53.451%)  route 2.372ns (46.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.456     5.419    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  EX_MEM_ALUOut_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.269     5.688 r  EX_MEM_ALUOut_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           2.372     8.061    EX_MEM_ALUOut_reg[28]_lopt_replica_1
    G17                  OBUF (Prop_obuf_I_O)         2.455    10.516 r  test_ALU_OBUF[28]_inst/O
                         net (fo=0)                   0.000    10.516    test_ALU[28]
    G17                                                               r  test_ALU[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_ALUOut_reg[7]_rep_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_ALU[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.042ns  (logic 2.849ns (56.499%)  route 2.193ns (43.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.440     5.403    clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  EX_MEM_ALUOut_reg[7]_rep_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.282     5.685 r  EX_MEM_ALUOut_reg[7]_rep_lopt_replica/Q
                         net (fo=1, routed)           2.193     7.878    EX_MEM_ALUOut_reg[7]_rep_lopt_replica_1
    L20                  OBUF (Prop_obuf_I_O)         2.567    10.445 r  test_ALU_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.445    test_ALU[7]
    L20                                                               r  test_ALU[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_ALUOut_reg[27]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_ALU[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.982ns  (logic 2.725ns (54.709%)  route 2.256ns (45.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.456     5.419    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  EX_MEM_ALUOut_reg[27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.269     5.688 r  EX_MEM_ALUOut_reg[27]_lopt_replica/Q
                         net (fo=1, routed)           2.256     7.944    EX_MEM_ALUOut_reg[27]_lopt_replica_1
    F18                  OBUF (Prop_obuf_I_O)         2.456    10.401 r  test_ALU_OBUF[27]_inst/O
                         net (fo=0)                   0.000    10.401    test_ALU[27]
    F18                                                               r  test_ALU[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_MEM_ALUOut_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_ALU[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.917ns  (logic 2.725ns (55.412%)  route 2.193ns (44.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.444     5.407    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  EX_MEM_ALUOut_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.269     5.676 r  EX_MEM_ALUOut_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           2.193     7.869    EX_MEM_ALUOut_reg[14]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         2.456    10.324 r  test_ALU_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.324    test_ALU[14]
    H19                                                               r  test_ALU[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_PC[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.439ns (81.932%)  route 0.317ns (18.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.574     1.897    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  PC_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.100     1.997 r  PC_reg[17]/Q
                         net (fo=2, routed)           0.317     2.314    test_PC_OBUF[17]
    G26                  OBUF (Prop_obuf_I_O)         1.339     3.653 r  test_PC_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.653    test_PC[17]
    G26                                                               r  test_PC[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_PC[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.440ns (81.700%)  route 0.322ns (18.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.574     1.897    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  PC_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.100     1.997 r  PC_reg[18]/Q
                         net (fo=2, routed)           0.322     2.319    test_PC_OBUF[18]
    G25                  OBUF (Prop_obuf_I_O)         1.340     3.659 r  test_PC_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.659    test_PC[18]
    G25                                                               r  test_PC[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_PC[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.436ns (81.432%)  route 0.328ns (18.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.573     1.896    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  PC_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.100     1.996 r  PC_reg[21]/Q
                         net (fo=2, routed)           0.328     2.323    test_PC_OBUF[21]
    F24                  OBUF (Prop_obuf_I_O)         1.336     3.660 r  test_PC_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.660    test_PC[21]
    F24                                                               r  test_PC[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_PC[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.430ns (80.170%)  route 0.354ns (19.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.572     1.895    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  PC_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.100     1.995 r  PC_reg[24]/Q
                         net (fo=2, routed)           0.354     2.349    test_PC_OBUF[24]
    G22                  OBUF (Prop_obuf_I_O)         1.330     3.678 r  test_PC_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.678    test_PC[24]
    G22                                                               r  test_PC[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_PC[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.433ns (80.191%)  route 0.354ns (19.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.573     1.896    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  PC_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.100     1.996 r  PC_reg[23]/Q
                         net (fo=2, routed)           0.354     2.350    test_PC_OBUF[23]
    F23                  OBUF (Prop_obuf_I_O)         1.333     3.683 r  test_PC_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.683    test_PC[23]
    F23                                                               r  test_PC[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_PC[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.462ns (81.609%)  route 0.329ns (18.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.574     1.897    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  PC_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.100     1.997 r  PC_reg[16]/Q
                         net (fo=2, routed)           0.329     2.326    test_PC_OBUF[16]
    F25                  OBUF (Prop_obuf_I_O)         1.362     3.689 r  test_PC_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.689    test_PC[16]
    F25                                                               r  test_PC[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_PC[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.436ns (80.110%)  route 0.357ns (19.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.573     1.896    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  PC_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.100     1.996 r  PC_reg[22]/Q
                         net (fo=2, routed)           0.357     2.353    test_PC_OBUF[22]
    G24                  OBUF (Prop_obuf_I_O)         1.336     3.689 r  test_PC_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.689    test_PC[22]
    G24                                                               r  test_PC[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_PC[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.438ns (79.714%)  route 0.366ns (20.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.572     1.895    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  PC_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.100     1.995 r  PC_reg[25]/Q
                         net (fo=2, routed)           0.366     2.361    test_PC_OBUF[25]
    E23                  OBUF (Prop_obuf_I_O)         1.338     3.699 r  test_PC_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.699    test_PC[25]
    E23                                                               r  test_PC[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_PC[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.460ns (80.152%)  route 0.362ns (19.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.573     1.896    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  PC_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.100     1.996 r  PC_reg[20]/Q
                         net (fo=2, routed)           0.362     2.358    test_PC_OBUF[20]
    E25                  OBUF (Prop_obuf_I_O)         1.360     3.718 r  test_PC_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.718    test_PC[20]
    E25                                                               r  test_PC[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_PC[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.430ns (78.202%)  route 0.399ns (21.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.576     1.899    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  PC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.100     1.999 r  PC_reg[11]/Q
                         net (fo=2, routed)           0.399     2.398    test_PC_OBUF[11]
    G21                  OBUF (Prop_obuf_I_O)         1.330     3.728 r  test_PC_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.728    test_PC[11]
    G21                                                               r  test_PC[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         33569 Endpoints
Min Delay         33569 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DataMem_reg[875][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.408ns  (logic 2.266ns (18.259%)  route 10.143ns (81.741%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         1.660     1.660 f  reset_IBUF_inst/O
                         net (fo=57, routed)          3.391     5.050    reset_IBUF
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.067     5.117 f  DataMem[724][31]_i_4/O
                         net (fo=13, routed)          2.408     7.525    DataMem[724][31]_i_4_n_0
    SLICE_X26Y153        LUT3 (Prop_lut3_I2_O)        0.182     7.707 f  DataMem[686][31]_i_2/O
                         net (fo=3, routed)           0.456     8.163    DataMem[686][31]_i_2_n_0
    SLICE_X26Y154        LUT5 (Prop_lut5_I0_O)        0.184     8.347 f  DataMem[747][31]_i_2/O
                         net (fo=6, routed)           2.135    10.482    DataMem[747][31]_i_2_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.173    10.655 r  DataMem[875][31]_i_1/O
                         net (fo=32, routed)          1.753    12.408    DataMem[875][31]_i_1_n_0
    SLICE_X54Y42         FDRE                                         r  DataMem_reg[875][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.527     5.241    clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  DataMem_reg[875][10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DataMem_reg[875][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.408ns  (logic 2.266ns (18.259%)  route 10.143ns (81.741%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         1.660     1.660 f  reset_IBUF_inst/O
                         net (fo=57, routed)          3.391     5.050    reset_IBUF
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.067     5.117 f  DataMem[724][31]_i_4/O
                         net (fo=13, routed)          2.408     7.525    DataMem[724][31]_i_4_n_0
    SLICE_X26Y153        LUT3 (Prop_lut3_I2_O)        0.182     7.707 f  DataMem[686][31]_i_2/O
                         net (fo=3, routed)           0.456     8.163    DataMem[686][31]_i_2_n_0
    SLICE_X26Y154        LUT5 (Prop_lut5_I0_O)        0.184     8.347 f  DataMem[747][31]_i_2/O
                         net (fo=6, routed)           2.135    10.482    DataMem[747][31]_i_2_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.173    10.655 r  DataMem[875][31]_i_1/O
                         net (fo=32, routed)          1.753    12.408    DataMem[875][31]_i_1_n_0
    SLICE_X54Y42         FDRE                                         r  DataMem_reg[875][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.527     5.241    clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  DataMem_reg[875][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DataMem_reg[875][25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.408ns  (logic 2.266ns (18.259%)  route 10.143ns (81.741%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         1.660     1.660 f  reset_IBUF_inst/O
                         net (fo=57, routed)          3.391     5.050    reset_IBUF
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.067     5.117 f  DataMem[724][31]_i_4/O
                         net (fo=13, routed)          2.408     7.525    DataMem[724][31]_i_4_n_0
    SLICE_X26Y153        LUT3 (Prop_lut3_I2_O)        0.182     7.707 f  DataMem[686][31]_i_2/O
                         net (fo=3, routed)           0.456     8.163    DataMem[686][31]_i_2_n_0
    SLICE_X26Y154        LUT5 (Prop_lut5_I0_O)        0.184     8.347 f  DataMem[747][31]_i_2/O
                         net (fo=6, routed)           2.135    10.482    DataMem[747][31]_i_2_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.173    10.655 r  DataMem[875][31]_i_1/O
                         net (fo=32, routed)          1.753    12.408    DataMem[875][31]_i_1_n_0
    SLICE_X54Y42         FDRE                                         r  DataMem_reg[875][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.527     5.241    clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  DataMem_reg[875][25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DataMem_reg[875][26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.408ns  (logic 2.266ns (18.259%)  route 10.143ns (81.741%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         1.660     1.660 f  reset_IBUF_inst/O
                         net (fo=57, routed)          3.391     5.050    reset_IBUF
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.067     5.117 f  DataMem[724][31]_i_4/O
                         net (fo=13, routed)          2.408     7.525    DataMem[724][31]_i_4_n_0
    SLICE_X26Y153        LUT3 (Prop_lut3_I2_O)        0.182     7.707 f  DataMem[686][31]_i_2/O
                         net (fo=3, routed)           0.456     8.163    DataMem[686][31]_i_2_n_0
    SLICE_X26Y154        LUT5 (Prop_lut5_I0_O)        0.184     8.347 f  DataMem[747][31]_i_2/O
                         net (fo=6, routed)           2.135    10.482    DataMem[747][31]_i_2_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.173    10.655 r  DataMem[875][31]_i_1/O
                         net (fo=32, routed)          1.753    12.408    DataMem[875][31]_i_1_n_0
    SLICE_X54Y42         FDRE                                         r  DataMem_reg[875][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.527     5.241    clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  DataMem_reg[875][26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DataMem_reg[875][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.408ns  (logic 2.266ns (18.259%)  route 10.143ns (81.741%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         1.660     1.660 f  reset_IBUF_inst/O
                         net (fo=57, routed)          3.391     5.050    reset_IBUF
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.067     5.117 f  DataMem[724][31]_i_4/O
                         net (fo=13, routed)          2.408     7.525    DataMem[724][31]_i_4_n_0
    SLICE_X26Y153        LUT3 (Prop_lut3_I2_O)        0.182     7.707 f  DataMem[686][31]_i_2/O
                         net (fo=3, routed)           0.456     8.163    DataMem[686][31]_i_2_n_0
    SLICE_X26Y154        LUT5 (Prop_lut5_I0_O)        0.184     8.347 f  DataMem[747][31]_i_2/O
                         net (fo=6, routed)           2.135    10.482    DataMem[747][31]_i_2_n_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.173    10.655 r  DataMem[875][31]_i_1/O
                         net (fo=32, routed)          1.753    12.408    DataMem[875][31]_i_1_n_0
    SLICE_X54Y42         FDRE                                         r  DataMem_reg[875][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.527     5.241    clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  DataMem_reg[875][8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DataMem_reg[867][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.296ns  (logic 2.132ns (17.335%)  route 10.165ns (82.665%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         1.660     1.660 f  reset_IBUF_inst/O
                         net (fo=57, routed)          3.391     5.050    reset_IBUF
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.067     5.117 f  DataMem[724][31]_i_4/O
                         net (fo=13, routed)          2.408     7.525    DataMem[724][31]_i_4_n_0
    SLICE_X26Y153        LUT3 (Prop_lut3_I2_O)        0.182     7.707 f  DataMem[686][31]_i_2/O
                         net (fo=3, routed)           0.456     8.163    DataMem[686][31]_i_2_n_0
    SLICE_X26Y154        LUT5 (Prop_lut5_I0_O)        0.170     8.333 f  DataMem[739][31]_i_2/O
                         net (fo=7, routed)           1.954    10.287    DataMem[739][31]_i_2_n_0
    SLICE_X23Y80         LUT4 (Prop_lut4_I3_O)        0.053    10.340 r  DataMem[867][31]_i_1/O
                         net (fo=32, routed)          1.956    12.296    DataMem[867][31]_i_1_n_0
    SLICE_X56Y41         FDRE                                         r  DataMem_reg[867][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.527     5.241    clk_IBUF_BUFG
    SLICE_X56Y41         FDRE                                         r  DataMem_reg[867][10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DataMem_reg[867][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.296ns  (logic 2.132ns (17.335%)  route 10.165ns (82.665%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         1.660     1.660 f  reset_IBUF_inst/O
                         net (fo=57, routed)          3.391     5.050    reset_IBUF
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.067     5.117 f  DataMem[724][31]_i_4/O
                         net (fo=13, routed)          2.408     7.525    DataMem[724][31]_i_4_n_0
    SLICE_X26Y153        LUT3 (Prop_lut3_I2_O)        0.182     7.707 f  DataMem[686][31]_i_2/O
                         net (fo=3, routed)           0.456     8.163    DataMem[686][31]_i_2_n_0
    SLICE_X26Y154        LUT5 (Prop_lut5_I0_O)        0.170     8.333 f  DataMem[739][31]_i_2/O
                         net (fo=7, routed)           1.954    10.287    DataMem[739][31]_i_2_n_0
    SLICE_X23Y80         LUT4 (Prop_lut4_I3_O)        0.053    10.340 r  DataMem[867][31]_i_1/O
                         net (fo=32, routed)          1.956    12.296    DataMem[867][31]_i_1_n_0
    SLICE_X56Y41         FDRE                                         r  DataMem_reg[867][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.527     5.241    clk_IBUF_BUFG
    SLICE_X56Y41         FDRE                                         r  DataMem_reg[867][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DataMem_reg[867][25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.296ns  (logic 2.132ns (17.335%)  route 10.165ns (82.665%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         1.660     1.660 f  reset_IBUF_inst/O
                         net (fo=57, routed)          3.391     5.050    reset_IBUF
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.067     5.117 f  DataMem[724][31]_i_4/O
                         net (fo=13, routed)          2.408     7.525    DataMem[724][31]_i_4_n_0
    SLICE_X26Y153        LUT3 (Prop_lut3_I2_O)        0.182     7.707 f  DataMem[686][31]_i_2/O
                         net (fo=3, routed)           0.456     8.163    DataMem[686][31]_i_2_n_0
    SLICE_X26Y154        LUT5 (Prop_lut5_I0_O)        0.170     8.333 f  DataMem[739][31]_i_2/O
                         net (fo=7, routed)           1.954    10.287    DataMem[739][31]_i_2_n_0
    SLICE_X23Y80         LUT4 (Prop_lut4_I3_O)        0.053    10.340 r  DataMem[867][31]_i_1/O
                         net (fo=32, routed)          1.956    12.296    DataMem[867][31]_i_1_n_0
    SLICE_X56Y41         FDRE                                         r  DataMem_reg[867][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.527     5.241    clk_IBUF_BUFG
    SLICE_X56Y41         FDRE                                         r  DataMem_reg[867][25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DataMem_reg[867][26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.296ns  (logic 2.132ns (17.335%)  route 10.165ns (82.665%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         1.660     1.660 f  reset_IBUF_inst/O
                         net (fo=57, routed)          3.391     5.050    reset_IBUF
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.067     5.117 f  DataMem[724][31]_i_4/O
                         net (fo=13, routed)          2.408     7.525    DataMem[724][31]_i_4_n_0
    SLICE_X26Y153        LUT3 (Prop_lut3_I2_O)        0.182     7.707 f  DataMem[686][31]_i_2/O
                         net (fo=3, routed)           0.456     8.163    DataMem[686][31]_i_2_n_0
    SLICE_X26Y154        LUT5 (Prop_lut5_I0_O)        0.170     8.333 f  DataMem[739][31]_i_2/O
                         net (fo=7, routed)           1.954    10.287    DataMem[739][31]_i_2_n_0
    SLICE_X23Y80         LUT4 (Prop_lut4_I3_O)        0.053    10.340 r  DataMem[867][31]_i_1/O
                         net (fo=32, routed)          1.956    12.296    DataMem[867][31]_i_1_n_0
    SLICE_X56Y41         FDRE                                         r  DataMem_reg[867][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.527     5.241    clk_IBUF_BUFG
    SLICE_X56Y41         FDRE                                         r  DataMem_reg[867][26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DataMem_reg[867][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.296ns  (logic 2.132ns (17.335%)  route 10.165ns (82.665%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         1.660     1.660 f  reset_IBUF_inst/O
                         net (fo=57, routed)          3.391     5.050    reset_IBUF
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.067     5.117 f  DataMem[724][31]_i_4/O
                         net (fo=13, routed)          2.408     7.525    DataMem[724][31]_i_4_n_0
    SLICE_X26Y153        LUT3 (Prop_lut3_I2_O)        0.182     7.707 f  DataMem[686][31]_i_2/O
                         net (fo=3, routed)           0.456     8.163    DataMem[686][31]_i_2_n_0
    SLICE_X26Y154        LUT5 (Prop_lut5_I0_O)        0.170     8.333 f  DataMem[739][31]_i_2/O
                         net (fo=7, routed)           1.954    10.287    DataMem[739][31]_i_2_n_0
    SLICE_X23Y80         LUT4 (Prop_lut4_I3_O)        0.053    10.340 r  DataMem[867][31]_i_1/O
                         net (fo=32, routed)          1.956    12.296    DataMem[867][31]_i_1_n_0
    SLICE_X56Y41         FDRE                                         r  DataMem_reg[867][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       1.527     5.241    clk_IBUF_BUFG
    SLICE_X56Y41         FDRE                                         r  DataMem_reg[867][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.391ns (30.552%)  route 0.889ns (69.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         0.391     0.391 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.889     1.280    reset_IBUF
    SLICE_X0Y64          FDCE                                         f  PC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.778     2.366    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  PC_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.391ns (30.552%)  route 0.889ns (69.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         0.391     0.391 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.889     1.280    reset_IBUF
    SLICE_X0Y64          FDCE                                         f  PC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.778     2.366    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  PC_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.391ns (30.552%)  route 0.889ns (69.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         0.391     0.391 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.889     1.280    reset_IBUF
    SLICE_X0Y64          FDCE                                         f  PC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.778     2.366    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  PC_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.391ns (30.552%)  route 0.889ns (69.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         0.391     0.391 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.889     1.280    reset_IBUF
    SLICE_X0Y64          FDCE                                         f  PC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.778     2.366    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  PC_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.391ns (29.373%)  route 0.940ns (70.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         0.391     0.391 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.940     1.331    reset_IBUF
    SLICE_X0Y65          FDCE                                         f  PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.777     2.365    clk_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  PC_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.391ns (29.373%)  route 0.940ns (70.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         0.391     0.391 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.940     1.331    reset_IBUF
    SLICE_X0Y65          FDCE                                         f  PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.777     2.365    clk_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  PC_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.391ns (29.373%)  route 0.940ns (70.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         0.391     0.391 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.940     1.331    reset_IBUF
    SLICE_X0Y65          FDCE                                         f  PC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.777     2.365    clk_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  PC_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.391ns (29.373%)  route 0.940ns (70.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         0.391     0.391 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.940     1.331    reset_IBUF
    SLICE_X0Y65          FDCE                                         f  PC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.777     2.365    clk_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  PC_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.391ns (28.282%)  route 0.991ns (71.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         0.391     0.391 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.991     1.382    reset_IBUF
    SLICE_X0Y66          FDCE                                         f  PC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.776     2.364    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  PC_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.391ns (28.282%)  route 0.991ns (71.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U16                  IBUF (Prop_ibuf_I_O)         0.391     0.391 f  reset_IBUF_inst/O
                         net (fo=57, routed)          0.991     1.382    reset_IBUF
    SLICE_X0Y66          FDCE                                         f  PC_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  clk_IBUF_BUFG_inst/O
                         net (fo=33657, routed)       0.776     2.364    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  PC_reg[11]/C





