==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.numpynumpylinalglapack_litef2c_c_lapack.c_claswp__with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21978 ; free virtual = 44661
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21978 ; free virtual = 44661
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21978 ; free virtual = 44662
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'claswp_' into 'main' (extr_.numpynumpylinalglapack_litef2c_c_lapack.c_claswp__with_main.c:174) automatically.
WARNING: [SYNCHK 200-77] The top function 'main' has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21978 ; free virtual = 44662
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21978 ; free virtual = 44662
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21978 ; free virtual = 44662
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.69 seconds; current allocated memory: 102.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 102.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'main/ap_return' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 102.938 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21978 ; free virtual = 44662
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.reactosdllwin32shlwapiwsprintf.c_WPRINTF_ParseFormatA_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.reactosdllwin32shlwapiwsprintf.c_WPRINTF_ParseFormatA_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.reactosdllwin32shlwapiwsprintf.c_WPRINTF_ParseFormatA_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.numpynumpylinalglapack_litef2c_c_lapack.c_claswp__with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:08:22 ; elapsed = 00:46:38 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26850 ; free virtual = 37350
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:08:22 ; elapsed = 00:46:38 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26850 ; free virtual = 37350
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:08:24 ; elapsed = 00:46:40 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26850 ; free virtual = 37350
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.numpynumpylinalglapack_litef2c_c_lapack.c_claswp__with_main.c:116: unsupported memory access on variable 'ipiv' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.numpynumpylinalglapack_litef2c_c_lapack.c_claswp__with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:08:38 ; elapsed = 00:47:55 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26852 ; free virtual = 37352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:08:38 ; elapsed = 00:47:55 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26852 ; free virtual = 37352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:08:40 ; elapsed = 00:47:57 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26852 ; free virtual = 37352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:08:40 ; elapsed = 00:47:57 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26853 ; free virtual = 37353
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:40 ; elapsed = 00:47:57 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26853 ; free virtual = 37353
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:40 ; elapsed = 00:47:57 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26853 ; free virtual = 37353
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'claswp_' ...
WARNING: [SYN 201-103] Top function name 'claswp_' is not a legal RTL name.
WARNING: [SYN 201-103] Top function name 'claswp_' is not a legal RTL name and is changed to 'claswp_s'; this may result in automatic C/RTL co-simulation failure.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'claswp_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 320.74 seconds; current allocated memory: 166.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 166.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'claswp_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'claswp_s/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'claswp_s/a_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'claswp_s/a_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'claswp_s/lda' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'claswp_s/k1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'claswp_s/k2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'claswp_s/ipiv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'claswp_s/incx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'claswp_s' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'ix0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ix' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ip' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'claswp_s'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 167.561 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:43 ; elapsed = 00:48:00 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26849 ; free virtual = 37352
INFO: [VHDL 208-304] Generating VHDL RTL for claswp_s.
INFO: [VLOG 209-307] Generating Verilog RTL for claswp_s.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.numpynumpylinalglapack_litef2c_z_lapack.c_zlaswp__with_main.c/solution1'.
