<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: DMA_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_d_m_a___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DMA_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___d_m_a___peripheral___access___layer.html">DMA Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA - Register Layout Typedef.  
 <a href="struct_d_m_a___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="memdesc:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register, offset: 0x0.  <a href="struct_d_m_a___type.html#ab40c89c59391aaa9d9a8ec011dd0907a">More...</a><br /></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b8bfa41d30c891884904851a949a12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a80b8bfa41d30c891884904851a949a12">ES</a></td></tr>
<tr class="memdesc:a80b8bfa41d30c891884904851a949a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Status Register, offset: 0x4.  <a href="struct_d_m_a___type.html#a80b8bfa41d30c891884904851a949a12">More...</a><br /></td></tr>
<tr class="separator:a80b8bfa41d30c891884904851a949a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:a71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2113e9581c43022c6c940eea384f49f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2113e9581c43022c6c940eea384f49f7">ERQ</a></td></tr>
<tr class="memdesc:a2113e9581c43022c6c940eea384f49f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Request Register, offset: 0xC.  <a href="struct_d_m_a___type.html#a2113e9581c43022c6c940eea384f49f7">More...</a><br /></td></tr>
<tr class="separator:a2113e9581c43022c6c940eea384f49f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422ac2beba1cc5c797380d1c5832b885"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a422ac2beba1cc5c797380d1c5832b885">RESERVED_1</a> [4]</td></tr>
<tr class="separator:a422ac2beba1cc5c797380d1c5832b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12046d2ab6e0818c9c11b4e96d66a2e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a12046d2ab6e0818c9c11b4e96d66a2e0">EEI</a></td></tr>
<tr class="memdesc:a12046d2ab6e0818c9c11b4e96d66a2e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Error Interrupt Register, offset: 0x14.  <a href="struct_d_m_a___type.html#a12046d2ab6e0818c9c11b4e96d66a2e0">More...</a><br /></td></tr>
<tr class="separator:a12046d2ab6e0818c9c11b4e96d66a2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8cbb6695cfc2845b17aa66c639d9bdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#af8cbb6695cfc2845b17aa66c639d9bdc">CEEI</a></td></tr>
<tr class="memdesc:af8cbb6695cfc2845b17aa66c639d9bdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Enable Error Interrupt Register, offset: 0x18.  <a href="struct_d_m_a___type.html#af8cbb6695cfc2845b17aa66c639d9bdc">More...</a><br /></td></tr>
<tr class="separator:af8cbb6695cfc2845b17aa66c639d9bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31235a08f568be7aa41963234a9d676c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a31235a08f568be7aa41963234a9d676c">SEEI</a></td></tr>
<tr class="memdesc:a31235a08f568be7aa41963234a9d676c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Enable Error Interrupt Register, offset: 0x19.  <a href="struct_d_m_a___type.html#a31235a08f568be7aa41963234a9d676c">More...</a><br /></td></tr>
<tr class="separator:a31235a08f568be7aa41963234a9d676c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08ea0244abc5bc617eb46876d356511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac08ea0244abc5bc617eb46876d356511">CERQ</a></td></tr>
<tr class="memdesc:ac08ea0244abc5bc617eb46876d356511"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Enable Request Register, offset: 0x1A.  <a href="struct_d_m_a___type.html#ac08ea0244abc5bc617eb46876d356511">More...</a><br /></td></tr>
<tr class="separator:ac08ea0244abc5bc617eb46876d356511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a325eddaf96c9a3e8006e525499c2d5eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a325eddaf96c9a3e8006e525499c2d5eb">SERQ</a></td></tr>
<tr class="memdesc:a325eddaf96c9a3e8006e525499c2d5eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Enable Request Register, offset: 0x1B.  <a href="struct_d_m_a___type.html#a325eddaf96c9a3e8006e525499c2d5eb">More...</a><br /></td></tr>
<tr class="separator:a325eddaf96c9a3e8006e525499c2d5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8257711f5ac3a22ed38ac14eda8831c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a8257711f5ac3a22ed38ac14eda8831c5">CDNE</a></td></tr>
<tr class="memdesc:a8257711f5ac3a22ed38ac14eda8831c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear DONE Status Bit Register, offset: 0x1C.  <a href="struct_d_m_a___type.html#a8257711f5ac3a22ed38ac14eda8831c5">More...</a><br /></td></tr>
<tr class="separator:a8257711f5ac3a22ed38ac14eda8831c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20abbb37927be43e6e153072de17c02f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a20abbb37927be43e6e153072de17c02f">SSRT</a></td></tr>
<tr class="memdesc:a20abbb37927be43e6e153072de17c02f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set START Bit Register, offset: 0x1D.  <a href="struct_d_m_a___type.html#a20abbb37927be43e6e153072de17c02f">More...</a><br /></td></tr>
<tr class="separator:a20abbb37927be43e6e153072de17c02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3266bc4362b6e24d9ae98b3488fb720f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a3266bc4362b6e24d9ae98b3488fb720f">CERR</a></td></tr>
<tr class="memdesc:a3266bc4362b6e24d9ae98b3488fb720f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Error Register, offset: 0x1E.  <a href="struct_d_m_a___type.html#a3266bc4362b6e24d9ae98b3488fb720f">More...</a><br /></td></tr>
<tr class="separator:a3266bc4362b6e24d9ae98b3488fb720f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32bc5cf579720c458820a648a99f90e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae32bc5cf579720c458820a648a99f90e">CINT</a></td></tr>
<tr class="memdesc:ae32bc5cf579720c458820a648a99f90e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Interrupt Request Register, offset: 0x1F.  <a href="struct_d_m_a___type.html#ae32bc5cf579720c458820a648a99f90e">More...</a><br /></td></tr>
<tr class="separator:ae32bc5cf579720c458820a648a99f90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc19a07675d1806592b3ed4a92f91e1c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#acc19a07675d1806592b3ed4a92f91e1c">RESERVED_2</a> [4]</td></tr>
<tr class="separator:acc19a07675d1806592b3ed4a92f91e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab15a0b540bc4e09cc8b0dcabe8791f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#afab15a0b540bc4e09cc8b0dcabe8791f">INT</a></td></tr>
<tr class="memdesc:afab15a0b540bc4e09cc8b0dcabe8791f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Request Register, offset: 0x24.  <a href="struct_d_m_a___type.html#afab15a0b540bc4e09cc8b0dcabe8791f">More...</a><br /></td></tr>
<tr class="separator:afab15a0b540bc4e09cc8b0dcabe8791f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4cf360c8569570721315e4ec5efee5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2e4cf360c8569570721315e4ec5efee5">RESERVED_3</a> [4]</td></tr>
<tr class="separator:a2e4cf360c8569570721315e4ec5efee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f69896b68c911026a7b60170918a560"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6f69896b68c911026a7b60170918a560">ERR</a></td></tr>
<tr class="memdesc:a6f69896b68c911026a7b60170918a560"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Register, offset: 0x2C.  <a href="struct_d_m_a___type.html#a6f69896b68c911026a7b60170918a560">More...</a><br /></td></tr>
<tr class="separator:a6f69896b68c911026a7b60170918a560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea8e8615e2c3fed17a661c8b53db8a9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6ea8e8615e2c3fed17a661c8b53db8a9">RESERVED_4</a> [4]</td></tr>
<tr class="separator:a6ea8e8615e2c3fed17a661c8b53db8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2dd2bc08cfd3cd38caf70219e38cd8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac2dd2bc08cfd3cd38caf70219e38cd8a">HRS</a></td></tr>
<tr class="memdesc:ac2dd2bc08cfd3cd38caf70219e38cd8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware Request Status Register, offset: 0x34.  <a href="struct_d_m_a___type.html#ac2dd2bc08cfd3cd38caf70219e38cd8a">More...</a><br /></td></tr>
<tr class="separator:ac2dd2bc08cfd3cd38caf70219e38cd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a38c56684a021d102c1575bd875354"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a51a38c56684a021d102c1575bd875354">RESERVED_5</a> [12]</td></tr>
<tr class="separator:a51a38c56684a021d102c1575bd875354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acccd3cb72202ffd877ca501f0047d032"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#acccd3cb72202ffd877ca501f0047d032">EARS</a></td></tr>
<tr class="memdesc:acccd3cb72202ffd877ca501f0047d032"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Asynchronous Request in Stop Register, offset: 0x44.  <a href="struct_d_m_a___type.html#acccd3cb72202ffd877ca501f0047d032">More...</a><br /></td></tr>
<tr class="separator:acccd3cb72202ffd877ca501f0047d032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50dd51e6f50025b299e9294b97fc53f2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a50dd51e6f50025b299e9294b97fc53f2">RESERVED_6</a> [184]</td></tr>
<tr class="separator:a50dd51e6f50025b299e9294b97fc53f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08657e5c97e1a917d1796c6d5d49cfa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a08657e5c97e1a917d1796c6d5d49cfa4">DCHPRI</a> [<a class="el" href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10">DMA_DCHPRI_COUNT</a>]</td></tr>
<tr class="memdesc:a08657e5c97e1a917d1796c6d5d49cfa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel n Priority Register, array offset: 0x100, array step: 0x1.  <a href="struct_d_m_a___type.html#a08657e5c97e1a917d1796c6d5d49cfa4">More...</a><br /></td></tr>
<tr class="separator:a08657e5c97e1a917d1796c6d5d49cfa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183d87f84f2f1985bd4610590c5b0fe1"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a183d87f84f2f1985bd4610590c5b0fe1">RESERVED_7</a> [3824]</td></tr>
<tr class="separator:a183d87f84f2f1985bd4610590c5b0fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92aede990d97daf6c87744895a5834c8"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a821c25191533123bf8aca63e3dc2b79e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a821c25191533123bf8aca63e3dc2b79e">SADDR</a></td></tr>
<tr class="memdesc:a821c25191533123bf8aca63e3dc2b79e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Source Address, array offset: 0x1000, array step: 0x20.  <a href="struct_d_m_a___type_1_1_0d18.html#a821c25191533123bf8aca63e3dc2b79e">More...</a><br /></td></tr>
<tr class="separator:a821c25191533123bf8aca63e3dc2b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab83ecd61515a229daa91f7ee98f377d7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#ab83ecd61515a229daa91f7ee98f377d7">SOFF</a></td></tr>
<tr class="memdesc:ab83ecd61515a229daa91f7ee98f377d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20.  <a href="struct_d_m_a___type_1_1_0d18.html#ab83ecd61515a229daa91f7ee98f377d7">More...</a><br /></td></tr>
<tr class="separator:ab83ecd61515a229daa91f7ee98f377d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae655267e67e5ed42554564818a5422a1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#ae655267e67e5ed42554564818a5422a1">ATTR</a></td></tr>
<tr class="memdesc:ae655267e67e5ed42554564818a5422a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Transfer Attributes, array offset: 0x1006, array step: 0x20.  <a href="struct_d_m_a___type_1_1_0d18.html#ae655267e67e5ed42554564818a5422a1">More...</a><br /></td></tr>
<tr class="separator:ae655267e67e5ed42554564818a5422a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2163185fdf9bb877174e2b68db4ad4b4"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:a73ad70c080409031470b25d501831512"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a73ad70c080409031470b25d501831512">MLNO</a></td></tr>
<tr class="memdesc:a73ad70c080409031470b25d501831512"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Minor Byte Count (Minor Loop Mapping Disabled), array offset: 0x1008, array step: 0x20.  <a href="union_d_m_a___type_1_1_0d18_1_1_0d19.html#a73ad70c080409031470b25d501831512">More...</a><br /></td></tr>
<tr class="separator:a73ad70c080409031470b25d501831512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3141154ca92e4a9130f816028382283d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a3141154ca92e4a9130f816028382283d">MLOFFNO</a></td></tr>
<tr class="memdesc:a3141154ca92e4a9130f816028382283d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20.  <a href="union_d_m_a___type_1_1_0d18_1_1_0d19.html#a3141154ca92e4a9130f816028382283d">More...</a><br /></td></tr>
<tr class="separator:a3141154ca92e4a9130f816028382283d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a808f030ea7fb627b0c4d3e196a322b84"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a808f030ea7fb627b0c4d3e196a322b84">MLOFFYES</a></td></tr>
<tr class="memdesc:a808f030ea7fb627b0c4d3e196a322b84"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled), array offset: 0x1008, array step: 0x20.  <a href="union_d_m_a___type_1_1_0d18_1_1_0d19.html#a808f030ea7fb627b0c4d3e196a322b84">More...</a><br /></td></tr>
<tr class="separator:a808f030ea7fb627b0c4d3e196a322b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2163185fdf9bb877174e2b68db4ad4b4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a2163185fdf9bb877174e2b68db4ad4b4">NBYTES</a></td></tr>
<tr class="separator:a2163185fdf9bb877174e2b68db4ad4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259cfcca8e9764142934b37873e0b2ea"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a259cfcca8e9764142934b37873e0b2ea">SLAST</a></td></tr>
<tr class="memdesc:a259cfcca8e9764142934b37873e0b2ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20.  <a href="struct_d_m_a___type_1_1_0d18.html#a259cfcca8e9764142934b37873e0b2ea">More...</a><br /></td></tr>
<tr class="separator:a259cfcca8e9764142934b37873e0b2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706b944a77eb19423f60d87e3f7facbf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a706b944a77eb19423f60d87e3f7facbf">DADDR</a></td></tr>
<tr class="memdesc:a706b944a77eb19423f60d87e3f7facbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Destination Address, array offset: 0x1010, array step: 0x20.  <a href="struct_d_m_a___type_1_1_0d18.html#a706b944a77eb19423f60d87e3f7facbf">More...</a><br /></td></tr>
<tr class="separator:a706b944a77eb19423f60d87e3f7facbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd05224fedad4b18ec18af04700e5b2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a1cd05224fedad4b18ec18af04700e5b2">DOFF</a></td></tr>
<tr class="memdesc:a1cd05224fedad4b18ec18af04700e5b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20.  <a href="struct_d_m_a___type_1_1_0d18.html#a1cd05224fedad4b18ec18af04700e5b2">More...</a><br /></td></tr>
<tr class="separator:a1cd05224fedad4b18ec18af04700e5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb4ae7666f31ef94840379f1b8ef0f8"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:ad37da4dd6aff50739d4dd08254a96cd9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#ad37da4dd6aff50739d4dd08254a96cd9">ELINKNO</a></td></tr>
<tr class="memdesc:ad37da4dd6aff50739d4dd08254a96cd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20.  <a href="union_d_m_a___type_1_1_0d18_1_1_0d20.html#ad37da4dd6aff50739d4dd08254a96cd9">More...</a><br /></td></tr>
<tr class="separator:ad37da4dd6aff50739d4dd08254a96cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e428120d886829be885cb81418af087"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a8e428120d886829be885cb81418af087">ELINKYES</a></td></tr>
<tr class="memdesc:a8e428120d886829be885cb81418af087"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20.  <a href="union_d_m_a___type_1_1_0d18_1_1_0d20.html#a8e428120d886829be885cb81418af087">More...</a><br /></td></tr>
<tr class="separator:a8e428120d886829be885cb81418af087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb4ae7666f31ef94840379f1b8ef0f8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#acdb4ae7666f31ef94840379f1b8ef0f8">CITER</a></td></tr>
<tr class="separator:acdb4ae7666f31ef94840379f1b8ef0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7128635dc3eacc098658d0623d5f708"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#af7128635dc3eacc098658d0623d5f708">DLASTSGA</a></td></tr>
<tr class="memdesc:af7128635dc3eacc098658d0623d5f708"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20.  <a href="struct_d_m_a___type_1_1_0d18.html#af7128635dc3eacc098658d0623d5f708">More...</a><br /></td></tr>
<tr class="separator:af7128635dc3eacc098658d0623d5f708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d0eeb11a728846c639375a18225d1f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#ab5d0eeb11a728846c639375a18225d1f">CSR</a></td></tr>
<tr class="memdesc:ab5d0eeb11a728846c639375a18225d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Control and Status, array offset: 0x101C, array step: 0x20.  <a href="struct_d_m_a___type_1_1_0d18.html#ab5d0eeb11a728846c639375a18225d1f">More...</a><br /></td></tr>
<tr class="separator:ab5d0eeb11a728846c639375a18225d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976c72d08ec0154ee74048177d59feb1"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:ad37da4dd6aff50739d4dd08254a96cd9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#ad37da4dd6aff50739d4dd08254a96cd9">ELINKNO</a></td></tr>
<tr class="memdesc:ad37da4dd6aff50739d4dd08254a96cd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20.  <a href="union_d_m_a___type_1_1_0d18_1_1_0d21.html#ad37da4dd6aff50739d4dd08254a96cd9">More...</a><br /></td></tr>
<tr class="separator:ad37da4dd6aff50739d4dd08254a96cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e428120d886829be885cb81418af087"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a8e428120d886829be885cb81418af087">ELINKYES</a></td></tr>
<tr class="memdesc:a8e428120d886829be885cb81418af087"><td class="mdescLeft">&#160;</td><td class="mdescRight">TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20.  <a href="union_d_m_a___type_1_1_0d18_1_1_0d21.html#a8e428120d886829be885cb81418af087">More...</a><br /></td></tr>
<tr class="separator:a8e428120d886829be885cb81418af087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976c72d08ec0154ee74048177d59feb1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a976c72d08ec0154ee74048177d59feb1">BITER</a></td></tr>
<tr class="separator:a976c72d08ec0154ee74048177d59feb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92aede990d97daf6c87744895a5834c8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a92aede990d97daf6c87744895a5834c8">TCD</a> [<a class="el" href="group___d_m_a___peripheral___access___layer.html#gab54fdcd1cb3972833de0cc1e30035149">DMA_TCD_COUNT</a>]</td></tr>
<tr class="separator:a92aede990d97daf6c87744895a5834c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA - Register Layout Typedef. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ae655267e67e5ed42554564818a5422a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae655267e67e5ed42554564818a5422a1">&#9670;&nbsp;</a></span>ATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCD Transfer Attributes, array offset: 0x1006, array step: 0x20. </p>

</div>
</div>
<a id="a976c72d08ec0154ee74048177d59feb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976c72d08ec0154ee74048177d59feb1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  BITER</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8257711f5ac3a22ed38ac14eda8831c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8257711f5ac3a22ed38ac14eda8831c5">&#9670;&nbsp;</a></span>CDNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t CDNE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear DONE Status Bit Register, offset: 0x1C. </p>

</div>
</div>
<a id="af8cbb6695cfc2845b17aa66c639d9bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8cbb6695cfc2845b17aa66c639d9bdc">&#9670;&nbsp;</a></span>CEEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t CEEI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Enable Error Interrupt Register, offset: 0x18. </p>

</div>
</div>
<a id="ac08ea0244abc5bc617eb46876d356511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08ea0244abc5bc617eb46876d356511">&#9670;&nbsp;</a></span>CERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t CERQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Enable Request Register, offset: 0x1A. </p>

</div>
</div>
<a id="a3266bc4362b6e24d9ae98b3488fb720f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3266bc4362b6e24d9ae98b3488fb720f">&#9670;&nbsp;</a></span>CERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t CERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Error Register, offset: 0x1E. </p>

</div>
</div>
<a id="ae32bc5cf579720c458820a648a99f90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae32bc5cf579720c458820a648a99f90e">&#9670;&nbsp;</a></span>CINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t CINT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Interrupt Request Register, offset: 0x1F. </p>

</div>
</div>
<a id="acdb4ae7666f31ef94840379f1b8ef0f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdb4ae7666f31ef94840379f1b8ef0f8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CITER</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Register, offset: 0x0. </p>

</div>
</div>
<a id="ab5d0eeb11a728846c639375a18225d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5d0eeb11a728846c639375a18225d1f">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCD Control and Status, array offset: 0x101C, array step: 0x20. </p>

</div>
</div>
<a id="a706b944a77eb19423f60d87e3f7facbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a706b944a77eb19423f60d87e3f7facbf">&#9670;&nbsp;</a></span>DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCD Destination Address, array offset: 0x1010, array step: 0x20. </p>

</div>
</div>
<a id="a08657e5c97e1a917d1796c6d5d49cfa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08657e5c97e1a917d1796c6d5d49cfa4">&#9670;&nbsp;</a></span>DCHPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI[<a class="el" href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10">DMA_DCHPRI_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel n Priority Register, array offset: 0x100, array step: 0x1. </p>

</div>
</div>
<a id="af7128635dc3eacc098658d0623d5f708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7128635dc3eacc098658d0623d5f708">&#9670;&nbsp;</a></span>DLASTSGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLASTSGA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20. </p>

</div>
</div>
<a id="a1cd05224fedad4b18ec18af04700e5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd05224fedad4b18ec18af04700e5b2">&#9670;&nbsp;</a></span>DOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DOFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20. </p>

</div>
</div>
<a id="acccd3cb72202ffd877ca501f0047d032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acccd3cb72202ffd877ca501f0047d032">&#9670;&nbsp;</a></span>EARS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EARS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Asynchronous Request in Stop Register, offset: 0x44. </p>

</div>
</div>
<a id="a12046d2ab6e0818c9c11b4e96d66a2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12046d2ab6e0818c9c11b4e96d66a2e0">&#9670;&nbsp;</a></span>EEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EEI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Error Interrupt Register, offset: 0x14. </p>

</div>
</div>
<a id="ad37da4dd6aff50739d4dd08254a96cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad37da4dd6aff50739d4dd08254a96cd9">&#9670;&nbsp;</a></span>ELINKNO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20. </p>
<p>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20. </p>

</div>
</div>
<a id="a8e428120d886829be885cb81418af087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e428120d886829be885cb81418af087">&#9670;&nbsp;</a></span>ELINKYES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20. </p>
<p>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20. </p>

</div>
</div>
<a id="a2113e9581c43022c6c940eea384f49f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2113e9581c43022c6c940eea384f49f7">&#9670;&nbsp;</a></span>ERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Request Register, offset: 0xC. </p>

</div>
</div>
<a id="a6f69896b68c911026a7b60170918a560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f69896b68c911026a7b60170918a560">&#9670;&nbsp;</a></span>ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error Register, offset: 0x2C. </p>

</div>
</div>
<a id="a80b8bfa41d30c891884904851a949a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b8bfa41d30c891884904851a949a12">&#9670;&nbsp;</a></span>ES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error Status Register, offset: 0x4. </p>

</div>
</div>
<a id="ac2dd2bc08cfd3cd38caf70219e38cd8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2dd2bc08cfd3cd38caf70219e38cd8a">&#9670;&nbsp;</a></span>HRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t HRS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware Request Status Register, offset: 0x34. </p>

</div>
</div>
<a id="afab15a0b540bc4e09cc8b0dcabe8791f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab15a0b540bc4e09cc8b0dcabe8791f">&#9670;&nbsp;</a></span>INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Request Register, offset: 0x24. </p>

</div>
</div>
<a id="a73ad70c080409031470b25d501831512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73ad70c080409031470b25d501831512">&#9670;&nbsp;</a></span>MLNO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MLNO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCD Minor Byte Count (Minor Loop Mapping Disabled), array offset: 0x1008, array step: 0x20. </p>

</div>
</div>
<a id="a3141154ca92e4a9130f816028382283d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3141154ca92e4a9130f816028382283d">&#9670;&nbsp;</a></span>MLOFFNO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MLOFFNO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20. </p>

</div>
</div>
<a id="a808f030ea7fb627b0c4d3e196a322b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a808f030ea7fb627b0c4d3e196a322b84">&#9670;&nbsp;</a></span>MLOFFYES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MLOFFYES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled), array offset: 0x1008, array step: 0x20. </p>

</div>
</div>
<a id="a2163185fdf9bb877174e2b68db4ad4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2163185fdf9bb877174e2b68db4ad4b4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  NBYTES</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a422ac2beba1cc5c797380d1c5832b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a422ac2beba1cc5c797380d1c5832b885">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc19a07675d1806592b3ed4a92f91e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc19a07675d1806592b3ed4a92f91e1c">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e4cf360c8569570721315e4ec5efee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4cf360c8569570721315e4ec5efee5">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ea8e8615e2c3fed17a661c8b53db8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea8e8615e2c3fed17a661c8b53db8a9">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51a38c56684a021d102c1575bd875354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a38c56684a021d102c1575bd875354">&#9670;&nbsp;</a></span>RESERVED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50dd51e6f50025b299e9294b97fc53f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50dd51e6f50025b299e9294b97fc53f2">&#9670;&nbsp;</a></span>RESERVED_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_6[184]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a183d87f84f2f1985bd4610590c5b0fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183d87f84f2f1985bd4610590c5b0fe1">&#9670;&nbsp;</a></span>RESERVED_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_7[3824]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a821c25191533123bf8aca63e3dc2b79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821c25191533123bf8aca63e3dc2b79e">&#9670;&nbsp;</a></span>SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCD Source Address, array offset: 0x1000, array step: 0x20. </p>

</div>
</div>
<a id="a31235a08f568be7aa41963234a9d676c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31235a08f568be7aa41963234a9d676c">&#9670;&nbsp;</a></span>SEEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t SEEI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Enable Error Interrupt Register, offset: 0x19. </p>

</div>
</div>
<a id="a325eddaf96c9a3e8006e525499c2d5eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a325eddaf96c9a3e8006e525499c2d5eb">&#9670;&nbsp;</a></span>SERQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t SERQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Enable Request Register, offset: 0x1B. </p>

</div>
</div>
<a id="a259cfcca8e9764142934b37873e0b2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a259cfcca8e9764142934b37873e0b2ea">&#9670;&nbsp;</a></span>SLAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLAST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20. </p>

</div>
</div>
<a id="ab83ecd61515a229daa91f7ee98f377d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab83ecd61515a229daa91f7ee98f377d7">&#9670;&nbsp;</a></span>SOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SOFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20. </p>

</div>
</div>
<a id="a20abbb37927be43e6e153072de17c02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20abbb37927be43e6e153072de17c02f">&#9670;&nbsp;</a></span>SSRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t SSRT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set START Bit Register, offset: 0x1D. </p>

</div>
</div>
<a id="a92aede990d97daf6c87744895a5834c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92aede990d97daf6c87744895a5834c8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  TCD[<a class="el" href="group___d_m_a___peripheral___access___layer.html#gab54fdcd1cb3972833de0cc1e30035149">DMA_TCD_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_d_m_a___type.html">DMA_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
