<!DOCTYPE HTML>
<!--
	Editorial by HTML5 UP
	html5up.net | @ajlkn
	Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>

<head>
	<title>LOGICS | Penn State</title>
	<meta charset="utf-8" />
	<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
	<!--[if lte IE 8]><script src="assets/js/ie/html5shiv.js"></script><![endif]-->
	<link rel="stylesheet" href="assets/css/main.css" />
	<!--[if lte IE 9]><link rel="stylesheet" href="assets/css/ie9.css" /><![endif]-->
	<!--[if lte IE 8]><link rel="stylesheet" href="assets/css/ie8.css" /><![endif]-->
	<link rel="shortcut icon" type="image/x-icon" href="favicon.ico" />
</head>

<body>

	<!-- Wrapper -->
	<div id="wrapper">

		<!-- Main -->
		<div id="main">
			<div class="inner">

				<!-- Header -->
				<header id="header">
				</header>

				<!-- Banner -->
				<section>
					<header class="main">
						<h1>Publications</h1>
					</header>
				</section>

				<header id="books" class="major">
					<h3>Books</h3>
				</header>
				<div class="table-wrapper">
					<table>
						<tbody>
							<tr>
								<td>[B1]</td>
								<td>Swaroop Ghosh,
									&ldquo;Sensing of Non-Volatile Memory Demystified &rdquo;,
									Springer, 2019.
								</td>
								<td>
									<a href="https://www.springer.com/us/book/9783319973456#aboutAuthors"
										class="button special small">Link</a>
								</td>
							</tr>
						</tbody>
					</table>
				</div>

				<header id="bc" class="major">
					<h3>Books Chapters</h3>
				</header>
				<div class="table-wrapper">
					<h4>2016 &ndash; current</h4>
					<table>
						<tbody>
							<tr>
								<td>[BC4]</td>
								<td>Khan, Mohammad Nasim Imtiaz, Alexander Jones, Rashmi Jha, and Swaroop Ghosh,
									&ldquo;Sensing of Phase-Change Memory &rdquo;,
									In Sensing of Non-Volatile Memory Demystified, pp. 81-102. Springer, 2019.
								</td>
								<td>
									<a href="https://link.springer.com/chapter/10.1007/978-3-319-97347-0_4"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[BC3]</td>
								<td>Iyengar, Anirudh, and Swaroop Ghosh,
									&ldquo;Hardware Trojans and Piracy of PCBs &rdquo;,
									In The Hardware Trojan War, pp. 125-145. Springer, Cham, 2018.
								</td>
								<td>
									<a href="https://link.springer.com/chapter/10.1007/978-3-319-68511-3_6"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[BC2]</td>
								<td>Govindaraj, Rekha, Mohammad Nasim Imtiaz Khan and Swaroop Ghosh,
									&ldquo;Spin Transfer Torque RAM and Domain Wall Memory Devices &rdquo;,
									In Security Opportunities in Nano Devices and Emerging Technologies, CRC Press,
									2017.
								</td>
								<td>
									<a href="https://books.google.com/books?hl=en&lr=&id=ke5HDwAAQBAJ&oi=fnd&pg=PT10&dq=Security+Opportunities+in+Nano+Devices+and+Emerging+Technologies&ots=iZFwNlwcCy&sig=sRZZR4XTpYXP8oRPrdzqjEw4Ofo"
										class="button special small">Link</a>
								</td>
							</tr>
						</tbody>
					</table>

					<h4>Prior to Penn State</h4>
					<table>
						<tbody>
							<tr>
								<td>[BC1]</td>
								<td>Swaroop Ghosh,
									&ldquo;Effect of Variations and Variation Tolerance in Logic Circuits &rdquo;,
									Springer, 2010.
								</td>
								<td>
									<a href="https://www.springer.com/us/book/9781441974174"
										class="button special small">Link</a>
								</td>
							</tr>
						</tbody>
					</table>
				</div>

				<header id="journals" class="major">
					<h3>Journals</h3>
				</header>
				<div class="table-wrapper">
					<h4>2019</h4>
					<table>
						<tbody>
							<tr>
								<td>[J41]</td>
								<td>Abdullah-Ash Saki, Nasim Imtiaz Khan, Swaroop Ghosh
									&ldquo;Reconfigurable and Dense Analog Circuit Design using Two Terminal Resistive
									Memory &rdquo;,
									IEEE Transactions on Emerging Topics in Computing. Accepted.
									<em>[Impact factor: 3.626]</em>
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J40]</td>
								<td>Dongyeob Shin; Wonseok Choi; Jongsun Park; Swaroop Ghosh
									&ldquo;Sensitivity based Error Resilient Techniques with Heterogeneous
									Multiply-Accumulate Unit for Voltage Scalable Deep Neural Network Accelerators
									&rdquo;,
									Special Issue (on IEEE/IBM AI Compute Symposium) of IEEE Journal on Emerging and
									Selected Topics in Circuits and Systems. Accepted.
									<em>[Impact factor: 3.433]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/document/8790753"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J39]</td>
								<td>*Seyedhamidreza Motaman, Ghosh, Swaroop, Jongsun Park
									&ldquo;A Perspective on Test Methodologies for Supervised Machine Learning
									Accelerators &rdquo;,
									Special Issue (on IEEE/IBM AI Compute Symposium) of IEEE Journal on Emerging and
									Selected Topics in Circuits and Systems. Accepted.
									<em>[Impact factor: 3.433]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/document/8790753"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J38]</td>
								<td> *Saki, A. A., *Lin, S. H., *Alam, M., Ghosh, S., Thirumala, S.K & S. Gupta
									&ldquo;A Family of Compact Non-Volatile Flip-Flops with Ferroelectric FET &rdquo;,
									IEEE Trans. on Circuits and Systems-1, 11. Accepted.
									<em>[Impact factor: 2.83]</em>
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J37]</td>
								<td> *Khan, M. N. I. & Ghosh, S.
									&ldquo;Test Methodologies, and, Test Time Analysis and Compression for Emerging
									Non-Volatile Memory &rdquo;,
									IEEE Transactions on Reliability, 10, Accepted.
									<em>[Impact factor: 2.73]</em>
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J36]</td>
								<td> Rangachar Srinivasa, Srivatsa, Ramanathan, Akshay Krishna, Li, Xueqing, Chen,
									Wei-Hao, Gupta, Sumeet, Chang, Meng-Fan, Ghosh, Swaroop, Sampson, John and
									Narayanan, Vijaykrishnan
									&ldquo;ROBIN: Monolithic-3D SRAM for Enhanced Robustness with In-Memory Computation
									Support &rdquo;,
									IEEE Transactions on Circuits and Systems I: Regular Papers, Accepted.
									<em>[Impact factor: 2.823]</em>
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
						</tbody>
					</table>

					<h4>2018</h4>
					<table>
						<tbody>
							<tr>
								<td>[J35]</td>
								<td>Jae-Won Jang, Asmit De, Deepak Vontela, Ithihasa Nirmala, Swaroop Ghosh and Anirudh
									Iyengar,
									&ldquo;Threshold-defined Logic and Interconnect for Protection against Reverse
									Engineering &rdquo;,
									IEEE Transactions on Computer Aided Design, Accepted.
									<em>[Impact factor: 2.09]</em>
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J34]</td>
								<td>Govindaraj, Rekha, Swaroop Ghosh, and Srinivas Katkoori,
									&ldquo;Design, Analysis and Application of Embedded Resistive RAM based Strong
									Arbiter PUF &rdquo;,
									IEEE Transactions on Dependable and Secure Computing, 2018.
									<em>[Impact factor: 4.41]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/8443101/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J33]</td>
								<td>Motaman, Seyedhamidreza, Swaroop Ghosh, and Jaydeep P. Kulkarni,
									&ldquo;VFAB: A Novel 2-Stage STTRAM Sensing Using Voltage Feedback and Boosting
									&rdquo;,
									IEEE Transactions on Circuits and Systems I: Regular Papers 65, no. 6 (2018):
									1919-1928
									<em>[Impact factor: 2.823]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/8318924/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J32]</td>
								<td>Govindaraj, Rekha, Swaroop Ghosh, and Srinivas Katkoori,
									&ldquo;CSRO-Based Reconfigurable True Random Number Generator Using RRAM &rdquo;,
									IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2018).
									<em>[Impact factor: 1.744]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/8353834/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J31]</td>
								<td>Khan, Mohammad Nasim Imtiaz, Anirudh S. Iyengar, and Swaroop Ghosh,
									&ldquo;Novel Magnetic Burn-In for Retention and Magnetic Tolerance Testing of STTRAM
									&rdquo;,
									IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2018).
									<em>[Impact factor: 1.744]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/8341831/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J30]</td>
								<td>Motaman, Seyedhamidreza, Swaroop Ghosh, and Jaydeep Kulkarni,
									&ldquo;Impact of Process Variation on Self-Reference Sensing Scheme and Adaptive
									Current Modulation for Robust STTRAM Sensing &rdquo;,
									ACM Journal on Emerging Technologies in Computing Systems (JETC) 14, no. 1 (2018):
									8.
									<em>[Impact factor: NA]</em>
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?id=3132577"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J29]</td>
								<td>Ghosh, Swaroop, Rashmi Jha, Anirudh Iyengar, and Rekha Govindaraj,
									&ldquo;Design Space Exploration for Selector Diode-STTRAM Crossbar Arrays &rdquo;,
									IEEE Transactions on Magnetics 54, no. 6 (2018): 1-5.
									<em>[Impact factor: 1.467]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/8318924/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J28]</td>
								<td> Iyengar, Anirudh S., Ghosh, Swaroop, Rathi, Nitin,
									&ldquo;Magnetic Tunnel Junction Reliability Assessment Under Process Variations and
									Activity Factors and Mitigation Techniques &rdquo;,
									Journal of Low Power Electronics, Volume 14, Number 2, June 2018, pp. 217-226(10).
									<em>[Impact factor: NA]</em>
								</td>
								<td>
									<a href="https://www.ingentaconnect.com/content/asp/jolpe/2018/00000014/00000002/art00005"
										class="button special small">Link</a>
								</td>
							</tr>
						</tbody>
					</table>

					<h4>2017</h4>
					<table>
						<tbody>
							<tr>
								<td>[J27]</td>
								<td>Govindaraj, Rekha, and Swaroop Ghosh,
									&ldquo;Design and analysis of STTRAM-based ternary content addressable memory cell
									&rdquo;,
									ACM Journal on Emerging Technologies in Computing Systems (JETC) 13, no. 4 (2017):
									52.
									<em>[Impact factor: NA]</em>
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?id=3060578"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J26]</td>
								<td>Motaman, Seyedhamidreza, Swaroop Ghosh, and Nitin Rathi,
									&ldquo;Cache Bypassing and Checkpointing to Circumvent Data Security Attacks on
									STTRAM &rdquo;,
									IEEE Transactions on Emerging Topics in Computing (2017).
									<em>[Impact factor: 3.626]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/document/7819513/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J25]</td>
								<td>De, Asmit, Mohammad Nasim Imtiaz Khan, Jongsun Park, and Swaroop Ghosh,
									&ldquo;Replacing eflash with sttram in iots: Security challenges and solutions
									&rdquo;,
									Journal of Hardware and Systems Security 1, no. 4 (2017): 328-339.
									<em>[Impact factor: NA]</em>
								</td>
								<td>
									<a href="https://link.springer.com/article/10.1007/s41635-017-0026-x"
										class="button special small">Link</a>
								</td>
							</tr>
						</tbody>
					</table>

					<h4>2016</h4>
					<table>
						<tbody>
							<tr>
								<td>[J24]</td>
								<td>Swaroop Ghosh,
									&ldquo;Spintronics and Security: Prospects, Vulnerabilities, Attack Models, and
									Preventions &rdquo;,
									Proceedings of the IEEE 104, no. 10 (2016): 1864-1893.
									<em>[Impact factor: 9.107]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7559746/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J23]</td>
								<td>Iyengar, Anirudh, Swaroop Ghosh, and Srikant Srinivasan,
									&ldquo;Retention Testing Methodology for STTRAM &rdquo;,
									IEEE Design & Test 33, no. 5 (2016): 7-15.
									<em>[Impact factor: 1.538]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7513435/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J22]</td>
								<td>Ghosh, Swaroop, Anirudh Iyengar, Seyedhamidreza Motaman, Rekha Govindaraj, Jae-Won
									Jang, Jinil Chung, Jongsun Park, Xin Li, Rajiv Joshi, and Dinesh Somasekhar,
									&ldquo;Overview of circuits, systems, and applications of spintronics &rdquo;,
									IEEE Journal on Emerging and Selected Topics in Circuits and Systems 6, no. 3
									(2016): 265-278.
									<em>[Impact factor: 3.218]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7563983/"
										class="button special small">Link</a>
								</td>
							</tr>
						</tbody>
					</table>

					<h4>Prior to Penn State (2003 &ndash; 2016)</h4>
					<table>
						<tbody>
							<tr>
								<td>[J21]</td>
								<td>Motaman, Seyedhamidreza, and Swaroop Ghosh,
									&ldquo;Adaptive write and shift current modulation for process variation tolerance
									in domain wall caches &rdquo;,
									IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24, no. 3 (2016):
									944-953.
									<em>[Impact factor: 1.744]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7127069/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J20]</td>
								<td>Chung, Jinil, Kenneth Ramclam, Jongsun Park, and Swaroop Ghosh,
									&ldquo;Exploiting serial access and asymmetric read/write of domain wall memory for
									area and energy-efficient digital signal processor design &rdquo;,
									IEEE Transactions on Circuits and Systems I: Regular Papers 63, no. 1 (2016):
									91-102.
									<em>[Impact factor: 2.823]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7328766/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J19]</td>
								<td>Ghosh, Swaroop, and Kenneth Ramclam,
									&ldquo;Robust Self-Collapsing Level-Shifter for Wide Voltage Operation &rdquo;,
									Journal of Low Power Electronics 12, no. 2 (2016): 117-123.
									<em>[Impact factor: NA]</em>
								</td>
								<td>
									<a href="https://www.ingentaconnect.com/contentone/asp/jolpe/2016/00000012/00000002/art00006"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J18]</td>
								<td>Karam, Robert, Ruchir Puri, Swaroop Ghosh, and Swarup Bhunia,
									&ldquo;Emerging trends in design and applications of memory-based computing and
									content-addressable memories &rdquo;,
									Proceedings of the IEEE 103, no. 8 (2015): 1311-1330.
									<em>[Impact factor: 9.107]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7159147/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J17]</td>
								<td>Hamzaoglu, Fatih, Umut Arslan, Nabhendra Bisnik, Swaroop Ghosh, Manoj B. Lal, Nick
									Lindert, Mesut Meterelliyoz, et al.
									&ldquo;A 1 gb 2 GHZ 128 gb/s bandwidth embedded dram in 22 nm tri-gate CMOS
									technology &rdquo;,
									IEEE Journal of Solid-State Circuits 50, no. 1 (2015): 150-157.
									<em>[Impact factor: 4.075]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7159147/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J16]</td>
								<td>Iyengar, Anirudh Srikant, Swaroop Ghosh, and Jae-Won Jang,
									&ldquo;MTJ-based state retentive flip-flop with enhanced-scan capability to sustain
									sudden power failure &rdquo;,
									IEEE Transactions on Circuits and Systems I: Regular Papers 62, no. 8 (2015):
									2062-2068.
									<em>[Impact factor: 2.823]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7166402/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J15]</td>
								<td>Motaman, Seyedhamidreza, Anirudh Srikant Iyengar, and Swaroop Ghosh,
									&ldquo;Domain wall memory-layout, circuit and synergistic systems &rdquo;,
									IEEE Transactions on Nanotechnology 14, no. 2 (2015): 282-291.
									<em>[Impact factor: 2.857]</em>
								</td>
								<td>
									<a href=https://ieeexplore.ieee.org/abstract/document/7006702/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J14]</td>
								<td>Iyengar, Anirudh Srikant, Swaroop Ghosh, and Kenneth Ramclam,
									&ldquo;Domain wall magnets for embedded memory and hardware security &rdquo;,
									IEEE Journal on Emerging and Selected Topics in Circuits and Systems 5, no. 1
									(2015): 40-50.
									<em>[Impact factor: 3.218]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7036142/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J13]</td>
								<td>Swaroop Ghosh, Abhishek Basak and Swarup Bhunia,
									&ldquo;How Secure Are Printed Circuit Boards Against Trojan Attacks?&rdquo;,
									IEEE Design &amp; Test, 2015.
									<em>[Impact factor: 1.14]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1109/MDAT.2014.2347918"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J12]</td>
								<td>Das, Jayita, and Swaroop Ghosh,
									&ldquo;Energy barrier model of SRAM for improved energy and error rates &rdquo;,
									IEEE Transactions on Circuits and Systems I: Regular Papers 61, no. 8 (2014):
									2299-2308.
									<em>[Impact factor: 2.823]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/6856229/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J11]</td>
								<td>Swaroop Ghosh,
									&ldquo;Modeling of retention time for high-speed embedded dynamic random access
									memories &rdquo;,
									IEEE Transactions on Circuits and Systems I: Regular Papers 61, no. 9 (2014):
									2596-2604.
									<em>[Impact factor: 2.823]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/6784339/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J10]</td>
								<td>Ghosh, Swaroop, and Kaushik Roy,
									&ldquo;Novel low overhead post-silicon self-correction technique for parallel prefix
									adders using selective redundancy and adaptive clocking &rdquo;,
									IEEE Transactions on Very Large Scale Integration(VLSI) Systems 19, no. 8 (2011):
									1504-1507.
									<em>[Impact factor: 2.823]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/iel5/92/4359553/05491281.pdf"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J9]</td>
								<td>Ghosh, Swaroop, and Kaushik Roy,
									&ldquo;Parameter variation tolerance and error resiliency: New design paradigm for
									the nanoscale era &rdquo;,
									Proceedings of the IEEE 98, no. 10 (2010): 1718-1751.
									<em>[Impact factor: 2.823]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/5551169/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J8]</td>
								<td>Ghosh, Swaroop, Debabrata Mohapatra, Georgios Karakonstantis, and Kaushik Roy,
									&ldquo;Voltage scalable high-speed robust hybrid arithmetic units using adaptive
									clocking &rdquo;,
									IEEE transactions on very large scale integration (VLSI) systems 18, no. 9 (2010):
									1301-1309.
									<em>[Impact factor: 2.823]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/5291701/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J7]</td>
								<td>Ndai, Patrick, Nauman Rafique, Mithuna Thottethodi, Swaroop Ghosh, Swarup Bhunia,
									and Kaushik Roy,
									&ldquo;Trifecta: a nonspeculative scheme to exploit common, data-dependent
									subcritical paths &rdquo;,
									IEEE transactions on very large scale integration (VLSI) systems 18, no. 1 (2010):
									53-65.
									<em>[Impact factor: 2.823]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/4895686/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J6]</td>
								<td>Li, Jing, Aditya Bansal, Swaroop Ghosh, and Kaushik Roy,
									&ldquo;An alternate design paradigm for low-power, low-cost, testable hybrid systems
									using scaled LTPS TFTs &rdquo;,
									ACM Journal on Emerging Technologies in Computing Systems (JETC) 4, no. 3 (2008):
									13.
									<em>[Impact factor: 2.823]</em>
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?id=1389093"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J5]</td>
								<td>Ghosh, Swaroop, Swarup Bhunia, and Kaushik Roy, Swarup Bhunia, and Kaushik Roy,
									&ldquo;CRISTA: A new paradigm for low-power, variation-tolerant, and adaptive
									circuit synthesis using critical path isolation &rdquo;,
									IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26,
									no. 11 (2007): 1947-1956.
									<em>[Impact factor: 2.089]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/4352005/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J4]</td>
								<td>Ghosh, Swaroop, Swarup Bhunia, and Kaushik Roy,
									&ldquo;Low-power and testable circuit synthesis using Shannon decomposition &rdquo;,
									ACM Transactions on Design Automation of Electronic Systems (TODAES) 12, no. 4
									(2007): 47.
									<em>[Impact factor: NA]</em>
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?id=1278360"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J3]</td>
								<td>Ghosh, Swaroop, Swarup Bhunia, Arijit Raychowdhury, and Kaushik Roy,
									&ldquo;A novel delay fault testing methodology using low-overhead built-in delay
									sensor &rdquo;,
									IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25,
									no. 12 (2006): 2934-2943.
									<em>[Impact factor: 2.089]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/4014528/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J2]</td>
								<td>Narayanan, Vinod, Swaroop Ghosh, W-B. Jone, and Sunil R. Das,
									&ldquo;A built-in self-testing method for embedded multiport memory arrays &rdquo;,
									IEEE transactions on instrumentation and measurement 54, no. 5 (2005): 1721-1738.
									<em>[Impact factor: 2.794]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/1514621/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[J1]</td>
								<td>Jiang, J. H., W-B. Jone, Shih-Chieh Chang, and Swaroop Ghosh,
									&ldquo;Embedded core test generation using broadcast test architecture and netlist
									scrambling &rdquo;,
									IEEE Transactions on Reliability 52, no. 4 (2003): 435-443.
									<em>[Impact factor: 2.729]</em>
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/1514621/"
										class="button special small">Link</a>
								</td>
							</tr>
						</tbody>
					</table>
				</div>

				<header id=conferences class="major">
					<h3>Conferences</h3>
				</header>
				<div class="table-wrapper">
					<h4>2019</h4>
					<table>
						<tbody>
							<tr>
								<td>[C76]</td>
								<td> M. Alam, A. Ash-Saki, Swaroop Ghosh
									“ Addressing Temporal Variations in Qubit Quality Metrics for Parameterized Quantum
									Circuits”,
									IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2019.
									[Acceptance Rate: xx%]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C75]</td>
								<td> Karthikeyan Nagarajan, Sina Sayyah, Mohammad Nasim Imtiaz Khan, Swaroop Ghosh and
									Anupam Chattopadhyay
									“SHINE: A Novel SHA-3 Implementation using ReRAM-based In-memory computing”,
									IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2019.
									[Acceptance Rate: xx%]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C74]</td>
								<td> Sayyah, S., & Ghosh, S.
									“In-Memory Floating Point Computations for Autonomous Systems ”,
									IEEE/ACM International Joint Conference on Neural Networks (IJCNN).
									[Acceptance Rate: xx%]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C73]</td>
								<td> A. Ash-Saki, M. Alam, Swaroop Ghosh
									“ QURE: Qubit Re-allocation in Noisy Intermediate-Scale Quantum Computers ”,
									IEEE Design Automation Conference (DAC), 2019.
									[Acceptance Rate: xx%]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C72]</td>
								<td> W. Choi, D. Shin, J. Park, Swaroop Ghosh
									“ Novel Fault Tolerant Techniques for Resilient Deep Neural Network Accelerators ”,
									IEEE Design Automation Conference (DAC), 2019.
									[Acceptance Rate: xx%]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C71]</td>
								<td> Karthikeyan Nagarajan, Mohammad Nasim Imtiaz Khan and Swaroop Ghosh
									“ ENTT: A Family of Emerging NVM-based Trojan Triggers ”,
									IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2019.
									[Acceptance Rate: 24%]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C70]</td>
								<td> Asmit De, Aditya Basu, Swaroop Ghosh and Trent Jaeger
									“FIXER: Flow Integrity Extensions for Embedded RISC-V ”,
									Design, Automation & Test in Europe Conference & Exhibition (DATE), 2019.
									[Acceptance Rate: 24%]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C69]</td>
								<td> Mohammad Nasim Imtiaz Khan, Karthikeyan Nagarajan and Swaroop Ghosh
									“Hardware Trojans in Emerging Non-Volatile Memories”,
									Design, Automation & Test in Europe Conference & Exhibition (DATE), 2019.
									[Acceptance Rate: 24%]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C68]</td>
								<td> Mahabubul Alam, Dimin Ying, Swaroop Ghosh, Xingjie Ni
									“(Invited Special Session Paper) Logic Obfuscation Using Metasurface Holography”,
									IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), 2019.
									[Acceptance Rate: xx%]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C67]</td>
								<td> Karthikeyan Nagarajan, Sina Sayyah Ensan, Swagata Mandal, Anupam Chattopadhyay,
									Swaroop Ghosh
									“(Invited Special Session Paper) iMACE: In-Memory Acceleration of Classic McEliece
									Encoder”,
									IEEE International Symposium on VLSI (ISVLSI), 2019.
									[Acceptance Rate: xx%]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C66]</td>
								<td> S. Ghosh, K.Nagarajan, S.Sayyah, N.Khan, A.Saki
									“(Invited Special Session Paper) Meeting the Conflicting Goals of Low-Power and
									Resiliency Using Emerging Memories”,
									IEEE International Online Testing Symposium (IOLTS), 2019.
									[Acceptance Rate: xx%]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C65]</td>
								<td> Mahabubul Alam, Swaroop Ghosh
									“TOIC: Timing Obfuscated Integrated Circuits”,
									IEEE Great Lakes Symposium on VLSI (GLSVLSI), 2019.
									[Acceptance Rate: 29%]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C64]</td>
								<td> Mahabubul Alam, Swaroop Ghosh
									“Securing Sequential Circuit with Timing Obfuscation”,
									Government Microcircuit Applications & Critical Technology Conference (Gomactech),
									2019.
									[Acceptance Rate: NA]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C63]</td>
								<td> A. Ash-Saki, M. Alam, Swaroop Ghosh
									“Decoherence Analysis of Multi-Depth and Multi-Qubit Quantum Circuits ”,
									Government Microcircuit Applications & Critical Technology Conference (Gomactech),
									2019.
									[Acceptance Rate: NA]
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
						</tbody>
					</table>

					<h4>2018</h4>
					<table>
						<tbody>
							<tr>
								<td>[C61]</td>
								<td> Mohammad Nasim Imtiaz Khan and Swaroop Ghosh
									“ Analysis of Row Hammer Attack on STTRAM ”,
									IEEE 36th International Conference on Computer Design (ICCD), 2018.
									[Acceptance Rate: 29%] 
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C60]</td>
								<td> Abdullah Ash- Saki and Swaroop Ghosh
									“ How Multi-threshold Designs Can Protect Analog IPs ”,
									IEEE 36th International Conference on Computer Design (ICCD), 2018.
									[Acceptance Rate: 29%] 
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C59]</td>
								<td> Seyedhamidreza Motaman and Swaroop Ghosh.
									“ Dynamic Computing in Memory (DCIM) in Resistive Crossbar Arrays ”,
									IEEE 36th International Conference on Computer Design (ICCD), 2018.
									[Acceptance Rate: 29%] 
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C58]</td>
								<td> Mohammad Nasim Imtiaz Khan and Swaroop Ghosh
									“ Test of Supply Noise for Emerging Non-Volatile Memory ”,
									IEEE 49th International Test Conference (ITC), 2018.
									[Acceptance Rate: xx%] 
								</td>
								<td>
									<a href="" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C57]</td>
								<td> Anirudh S Iyengar, Deepak Vontela, Ithihasa Reddy, Swaroop Ghosh, Syedhamidreza
									Motaman and Jae-won Jang
									&ldquo; Threshold Defined Camouflaged Gates in 65nm Technology for Reverse
									Engineering Protection &rdquo;,
									Proceedings of the International Symposium on Low Power Electronics and Design
									(ISLPED), 2018.
									[Acceptance Rate: 25%]
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?doid=3218603.3218641"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C56]</td>
								<td> Mohammad Nasim Imtiaz Khan and Swaroop Ghosh
									&ldquo; Information Leakage Attacks on Emerging Non-Volatile Memory and
									Countermeasures &rdquo;,
									Proceedings of the International Symposium on Low Power Electronics and Design
									(ISLPED), 2018.
									[Acceptance Rate: 25%]
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?id=3218649"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C55]</td>
								<td> Srivatsa Srinivasa, Akshay Krishna Ramanathan, Xueqing Li, Wei-Hao Chen, Fu-Kuo
									Hsueh, Chih-Chao Yang, Chang-Hong Shen, Jia-Min Shieh, Sumeet Gupta, Meng-Fan Marvin
									Chang, Swaroop Ghosh, Jack Sampson and Vijaykrishnan Narayanan
									&ldquo; A Monolithic-3D SRAM Design with Enhanced Robustness and In-Memory
									Computation Support (ISLPED) &rdquo;,
									Proceedings of the International Symposium on Low Power Electronics and Design,
									2018.
									[Acceptance Rate: 25%]
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?id=3218645"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C54]</td>
								<td> Mohammad Nasim Imtiaz Khan and Swaroop Ghosh
									&ldquo; Fault Injection Attacks on Emerging Non-Volatile Memory and Countermeasures
									&rdquo;,
									Proceedings of the 7th International Workshop on Hardware and Architectural Support
									for Security and Privacy (HASP), 2018.
									[Acceptance Rate:]
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?id=3214302"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C53]</td>
								<td> Asmit De, Anirudh Iyengar, Mohammad Nasim I Khan, Sung-Hao Lin, Sandeep Thirumala,
									Swaroop Ghosh and Sumeet Gupta
									&ldquo; CTCG: Charge-trap based camouflaged gates for reverse engineering prevention
									&rdquo;,
									IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2018.
									[Acceptance Rate:20.2%]
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/8383897/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C52]</td>
								<td> Mohammad Nasim Imtiaz Khan and Swaroop Ghosh
									&ldquo; Test challenges and solutions for emerging non-volatile memories &rdquo;,
									IEEE 36th VLSI Test Symposium (VTS), 2018.
									[Acceptance Rate:]
								</td>
								<td>
									<a href=" https://ieeexplore.ieee.org/abstract/document/8368632/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C51]</td>
								<td> Seyedhamidreza Motaman, Mohammad Nasim Imtiaz Khan and Swaroop Ghosh
									&ldquo; Novel application of spintronics in computing, sensing, storage and
									cybersecurity &rdquo;,
									Design, Automation & Test in Europe Conference & Exhibition (DATE), 2018.
									[Acceptance Rate:]
								</td>
								<td>
									<a href=" https://ieeexplore.ieee.org/abstract/document/8341991/"
										class="button special small">Link</a>
								</td>
							</tr>
						</tbody>
					</table>

					<h4>2017</h4>
					<table>
						<tbody>
							<tr>
								<td>[C50]</td>
								<td> Mohammad Nasim Imtiaz Khan, Shivam Bhasin, Alex Yuan, Anupam Chattopadhyay, Swaroop
									Ghosh
									&ldquo; Side-channel attack on sttram based cache for cryptographic application
									&rdquo;,
									IEEE 35th International Conference on Computer Design (ICCD), 2017.
									[Acceptance Rate:]
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/document/8119187/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C49]</td>
								<td> Asmit De, and Swaroop Ghosh
									&ldquo; Threshold voltage defined multi-input complex gates &rdquo;,
									IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2017.
									[Acceptance Rate: ~20%]
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7951828/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C48]</td>
								<td> Mohammad Nasim Imtiaz Khan, Anirudh S Iyengar and Swaroop Ghosh
									&ldquo; Novel magnetic burn-in for retention testing of STTRAM &rdquo;,
									Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.
									[Acceptance Rate:]
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7927073/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C47]</td>
								<td> Radha Krishna Aluru and Swaroop Ghosh
									&ldquo; Novel magnetic burn-in for retention testing of STTRAM &rdquo;,
									Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.
									[Acceptance Rate:]
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7926994/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C46]</td>
								<td> Deepakreddy Vontela and Swaroop Ghosh
									&ldquo; Methodologies to exploit ATPG tools for de-camouflaging &rdquo;,
									18th International Symposium on Quality Electronic Design (ISQED), 2017.
									[Acceptance Rate:]
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7918324/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C45]</td>
								<td> Alexander Holst, Jae-Won Jang, Swaroop Ghosh
									&ldquo; Investigation of magnetic field attacks on commercial Magneto-Resistive
									Random Access Memory &rdquo;,
									18th International Symposium on Quality Electronic Design (ISQED), 2017.
									[Acceptance Rate:]
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/7918309/"
										class="button special small">Link</a>
								</td>
							</tr>
						</tbody>
					</table>

					<h4>Prior to Penn State (2004 &ndash; 2016)</h4>
					<table>
						<tbody>
							<tr>
								<td>[C44]</td>
								<td>Swaroop Ghosh, Mohammad Nasim Imtiaz Khan, Asmit De and Jae-Won Jang, &ldquo;
									Security and privacy threats to on-chip Non-Volatile Memories and countermeasures
									&rdquo;,
									IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2016.
									<em>[Acceptance Rate: xx %]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1145/2966986.2980064"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C43]</td>
								<td>Rekha Govindaraj and Swaroop Ghosh, &ldquo; A strong arbiter PUF using resistive RAM
									within 1T-1R memory architecture &rdquo;,
									IEEE 34th International Conference on Computer Design (ICCD), 2016. <em>[Acceptance
										Rate: xx %]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1109/ICCD.2016.7753272"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C42]</td>
								<td>Anirudh Iyengar, Swaroop Ghosh, Nitin Rathi and Helia Naeimi, &ldquo; Side channel
									attacks on STTRAM and low-overhead countermeasures &rdquo;,
									IEEE International Symposium on Defect and Fault Tolerance in VLSI and
									Nanotechnology Systems (DFT), 2016. <em>[Acceptance Rate: xx %]</em>
								</td>
								<td>
									<a href="http://doi.ieeecomputersociety.org/10.1109/DFT.2016.7684086"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C41]</td>
								<td>Jae-Won Jang and Swaroop Ghosh, &ldquo; Performance impact of magnetic and thermal
									attack on STTRAM and low-overhead mitigation techniques &rdquo;,
									ACM International Symposium on Low Power Electronics and Design (ISLPED), 2016.
									<em>[Acceptance Rate: xx %]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1145/2934583.2934614"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C40]</td>
								<td>Jinil Chung, Jongsun Park and Swaroop Ghosh, &ldquo; Domain wall memory based
									convolutional neural networks for bit-width extendability and energy-efficiency
									&rdquo;,
									ACM International Symposium on Low Power Electronics and Design (ISLPED), 2016.
									<em>[Acceptance Rate: xx %]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1145/2934583.2934602"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C39]</td>
								<td>Swaroop Ghosh and Rekha Govindaraj, &ldquo; Domain wall memory based convolutional
									neural networks for bit-width extendability and energy-efficiency &rdquo;,
									IEEE International Conference on Embedded Computer Systems: Architectures, Modeling
									and Simulation (SAMOS), 2016. <em>[Acceptance Rate: xx %]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1109/SAMOS.2016.7818358"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[A1]</td>
								<td>Mohammad Nasim Imtiaz Khan, Swaroop Ghosh, Radha Krishna Aluru and Rashmi Jha,
									&ldquo; Multi-Bit Read and Write Methodologies for Diode-STTRAM Crossbar Array
									&rdquo;,
									arXiv preprint arXiv:1606.00470, 2016.
								</td>
								<td>
									<a href="https://arxiv.org/abs/1606.00470" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C38]</td>
								<td>Ithihasa Reddy Nirmala, Deepak Vontela, Swaroop Ghosh and Anirudh Iyengar, &ldquo;
									Robust Self-Collapsing Level-Shifter for Wide Voltage Operation &rdquo;,
									IEEE European Test Symposium (ETS), 2016. <em>[Acceptance Rate: xx %]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1109/ETS.2016.7519286"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C37]</td>
								<td>Nitin Rathi, Swaroop Ghosh, Anirudh Iyengar and Helia Naeimi, &ldquo; Data privacy
									in non-volatile cache: Challenges, attack models and solutions &rdquo;,
									IEEE Asia and South Pacific Design Automation Conference (ASP-DAC), 2016.
									<em>[Acceptance Rate: xx %]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1109/ASPDAC.2016.7428036"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C36]</td>
								<td>Anirudh Iyengar, Nareen Vobilisetti and Swaroop Ghosh, &ldquo; Data privacy in
									non-volatile cache: Challenges, attack models and solutions &rdquo;,
									ASM International Symposium for Testing and Failure Analysis (ISTFA), 2016.
									<em>[Acceptance Rate: xx %]</em>
								</td>
								<td>
									<a href="https://www.asminternational.org/web/ims/search/-/journal_content/56/10192/ZCP2016ISTFA108/PUBLICATION"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C35]</td>
								<td>Swaroop Ghosh and Rekha Govindaraj, &ldquo; Spintronics for associative computation
									and hardware security &rdquo;,
									IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), 2015.
									<em>[Acceptance Rate: xx %]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1109/MWSCAS.2015.7282212"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C34]</td>
								<td>Rekha Govindaraj and Swaroop Ghosh, &ldquo; Design and analysis of 6-T 2-MTJ ternary
									content addressable memory &rdquo;,
									IEEE/ACM International Symposium Low Power Electronics and Design (ISLPED), 2015.
									<em>[Acceptance Rate: xx %]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1109/ISLPED.2015.7273532"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C33]</td>
								<td>Seyedhamidreza Motaman, Swaroop Ghosh and Jaydeep P Kulkarni, &ldquo; A novel slope
									detection technique for robust STTRAM sensing &rdquo;,
									IEEE/ACM International Symposium Low Power Electronics and Design (ISLPED), 2015.
									<em>[Acceptance Rate: xx %]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1109/ISLPED.2015.7273482"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C32]</td>
								<td>Jinil Chung, Kenneth Ramclam, Jongsun Park and Swaroop Ghosh, &ldquo; Domain wall
									memory based digital signal processors for area and energy-efficiency &rdquo;,
									ACM/EDAC/IEEE Design Automation Conference (DAC), 2015. <em>[Acceptance Rate: xx
										%]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1145/2744769.2744825"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C31]</td>
								<td>Jae-Won Jang, Jongsun Park, Swaroop Ghosh and Swarup Bhunia, &ldquo; Self-correcting
									STTRAM under magnetic field attacks &rdquo;,
									ACM Design Automation Conference (DAC), 2015. <em>[Acceptance Rate: xx %]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1145/2744769.2744909"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C30]</td>
								<td>Cheng Wei Lin and Swaroop Ghosh, &ldquo; A family of Schmitt-Trigger-based
									arbiter-PUFs and selective challenge-pruning for robustness and quality &rdquo;,
									IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2015.
									<em>[Acceptance Rate: xx %]</em>
								</td>
								<td>
									<a href="https://doi.org/10.1109/HST.2015.7140232"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C29]</td>
								<td>Seyedhamidreza Motaman, Swaroop Ghosh and Nitin Rathi, &ldquo; Impact of
									process-variations in STTRAM and adaptive boosting for robustness &rdquo;,
									IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015.
								</td>
								<td>
									<a href="https://doi.org/10.7873/DATE.2015.1018"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C28]</td>
								<td>Cheng Wei Lin and Swaroop Ghosh, &ldquo; Novel self-calibrating recycling sensor
									using schmitt-trigger and voltage boosting for fine-grained detection &rdquo;,
									IEEE International Symposium on Quality Electronic Design (ISQED), 2015.
								</td>
								<td>
									<a href="https://doi.org/10.1109/ISQED.2015.7085470"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C27]</td>
								<td>Jae-Won Jang and Swaroop Ghosh, &ldquo; Design and analysis of novel SRAM PUFs with
									embedded latch for robustness &rdquo;,
									IEEE International Symposium on Quality Electronic Design (ISQED), 2015.
								</td>
								<td>
									<a href="https://doi.org/10.1109/ISQED.2015.7085443"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C26]</td>
								<td>Seyedhamidreza Motaman, Anirudh Iyengar and Swaroop Ghosh,
									&ldquo; Synergistic circuit and system design for energy-efficient and robust domain
									wall caches &rdquo;,
									International Symposium on Low Power Electronics and Design (ISLPED), 2014.
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?id=2627643"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C25]</td>
								<td>Anirudh Iyengar and Swaroop Ghosh,
									&ldquo; Modeling and analysis of domain wall dynamics for robust and low-power
									embedded memory &rdquo;,
									Design Automation Conference (DAC), 2014.
								</td>
								<td>
									<a href="https://doi.org/10.1145/2593069.2593161"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C24]</td>
								<td>Seyedhamidreza Motaman and Swaroop Ghosh,
									&ldquo; Simultaneous Sizing, Reference Voltage and Clamp Voltage Biasing for
									Robustness, Self-Calibration and Testability of STTRAM Arrays &rdquo;,
									Design Automation Conference (DAC), 2014.
								</td>
								<td>
									<a href="https://doi.org/10.1145/2593069.2593216"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C23]</td>
								<td>Kenneth Ramclam and Swaroop Ghosh,
									&ldquo; Design and analysis of robust and wide operating low-power level-shifter for
									embedded dynamic random access memory &rdquo;,
									Great Lakes Symposium on VLSI (GLSVLSI), 2014.
								</td>
								<td>
									<a href="https://doi.org/10.1145/2591513.2591533"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C22]</td>
								<td>Anirudh Iyengar, Kenneth Ramclam and Swaroop Ghosh,
									&ldquo; DWM-PUF: A low-overhead, memory-based security primitive &rdquo;,
									IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), 2014.
								</td>
								<td>
									<a href="https://doi.org/10.1109/HST.2014.6855587"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C21]</td>
								<td> Swaroop Ghosh,
									&ldquo; Energy centric model of SRAM write operation for improved energy and error
									rates &rdquo;,
									IEEE Custom Integrated Circuit Conference (CICC), 2013.
								</td>
								<td>
									<a href="https://doi.org/10.1109/CICC.2013.6658429"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C20]</td>
								<td> Swaroop Ghosh,
									&ldquo; Design methodologies for high density domain wall memory &rdquo;,
									International Symposium on Nanoscale Architectures (NANOARCH), 2013.
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?id=2769691"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C19]</td>
								<td> Swaroop Ghosh,
									&ldquo; Path to a TeraByte of on-chip memory for petabit per second bandwidth with <
										5watts of power &rdquo;, Design Automation Conference (DAC), 2013. </td> <td>
										<a href="https://doi.org/10.1145/2463209.2488913"
											class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C18]</td>
								<td> Yih Wang, Eric Karl, Mesut Meterelliyoz, Fatih Hamzaoglu, Yong-Gee Ng, Swaroop
									Ghosh, Liqiong Wei, Uddalak Bhattacharya, and Kevin Zhang,
									&ldquo; Dynamic behavior of SRAM data retention and a novel transient voltage
									collapse technique for 0.6 V 32nm LP SRAM &rdquo;,
									IEEE Electron Devices Meeting (IEDM), 2011 IEEE International.
								</td>
								<td>
									<a href="https://ieeexplore.ieee.org/abstract/document/6131655/"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C17]</td>
								<td> Ashish Goel, Swaroop Ghosh, Mesut Meterelliyoz, Jeff Parkhurst, and Kaushik Roy,
									&ldquo; Integrated Design & Test: Conquering the Conflicting Requirements of
									Low-Power, Variation-Tolerance and Test Cost &rdquo;,
									IEEE 2011 Asian Test Symposium.
								</td>
								<td>
									<a href="https://www.computer.org/csdl/proceedings/ats/2011/4583/00/4583a486-abs.html"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C16]</td>
								<td>Nilanjan Banerjee, Saumya Chandra, Swaroop Ghosh, Sujit Dey, Anand Raghunathan, and
									Kaushik Roy,
									&ldquo; Coping with variations through system-level design &rdquo;,
									IEEE 2009 22nd International Conference on VLSI Design.
								</td>
								<td>
									<a href="https://www.computer.org/csdl/proceedings/vlsid/2009/3506/00/3506a581-abs.html"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C15]</td>
								<td>Swaroop Ghosh and Kaushik Roy,
									&ldquo; Exploring high-speed low-power hybrid arithmetic units at scaled supply and
									adaptive clock-stretching &rdquo;,
									IEEE Proceedings of the 2008 Asia and South Pacific Design Automation Conference.
									[Acceptance Rate: 35 %]
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?id=1356955"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C14]</td>
								<td>Swaroop Ghosh, Patrick Ndai, Kaushik Roy,
									&ldquo; A novel low overhead fault tolerant Kogge-Stone adder using adaptive
									clocking &rdquo;,
									ACM Proceedings of the conference on Design, automation and test in Europe 2008.
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?id=1403462"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C12]</td>
								<td>Swaroop Ghosh, Jung-Hwan Choi, Patrick Ndai, and Kaushik Roy,
									&ldquo; O 2 C: occasional two-cycle operations for dynamic thermal management in
									high performance in-order microprocessors &rdquo;,
									ACM Proceedings of the 2008 international symposium on Low Power Electronics &
									Design.
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?id=1393971"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C12]</td>
								<td>Jing Li, Swaroop Ghosh and Kaushik Roy,
									&ldquo; A generic and reconfigurable test paradigm using low-cost integrated poly-Si
									TFTs &rdquo;, IEEE International Test Conference, 2007.
									[Acceptance Rate: ?? %]
								</td>
								<td>
									<a href="https://doi.org/10.1109/TEST.2007.4437622"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C11]</td>
								<td>Swaroop Ghosh, Pooja Batra, Keejong Kim and Kaushik Roy,
									&ldquo; Process-tolerant low-power adaptive pipeline under scaled-Vdd &rdquo;,
									IEEE Custom Integrated Circuits Conference, 2007.
									[Acceptance Rate: ?? %]
								</td>
								<td>
									<a href="https://doi.org/10.1109/CICC.2007.4405835"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C10]</td>
								<td>Swaroop Ghosh, Patrick NDai, Swarup Bhunia and Kaushik Roy,
									&ldquo; Tolerance to small delay defects by adaptive clock stretching &rdquo;,
									IEEE International On-Line Testing Symposium (IOLTS 2007), 2007.
									[Acceptance Rate: ?? %]
								</td>
								<td>
									<a href="https://doi.org/10.1109/IOLTS.2007.67"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C9]</td>
								<td>Swaroop Ghosh, Swarup Bhunia and Kaushik Roy,
									&ldquo; Low-overhead circuit synthesis for temperature adaptation using dynamic
									voltage scheduling &rdquo;,
									Conference on Design, automation and test in Europe (DATE), 2007.
									[Acceptance Rate: 22 %]
								</td>
								<td>
									<a href="https://dl.acm.org/citation.cfm?id=1266702"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C8]</td>
								<td>Swaroop Ghosh, Swarup Bhunia and Kaushik Roy,
									&ldquo; A new paradigm for low-power, variation-tolerant circuit synthesis using
									critical path isolation &rdquo;,
									IEEE/ACM international conference on Computer-aided design (ICCAD), 2006.
									[Acceptance Rate: 23 %]
								</td>
								<td>
									<a href="https://doi.org/10.1145/1233501.1233628"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C7]</td>
								<td>Saibal Mukhopadhyay, Swaroop Ghosh, Keejong Kim and Kaushik Roy,
									&ldquo; Low-power and process variation tolerant memories in sub-90nm technologies
									&rdquo;,
									IEEE International SOC Conference, 2006.
									[Acceptance Rate: ?? %]
								</td>
								<td>
									<a href="https://doi.org/10.1109/SOCC.2006.283871"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C6]</td>
								<td>Swaroop Ghosh, Saibal Mukhopadhyay, Keejong Kim and Kaushik Roy,
									&ldquo; Self-calibration technique for reduction of hold failures in low-power
									nano-scaled SRAM &rdquo;,
									Annual Design Automation Conference (DAC), 2006.
									[Acceptance Rate: 22 %]
								</td>
								<td>
									<a href="https://doi.org/10.1145/1146909.1147155"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C5]</td>
								<td>Swaroop Ghosh, Swarup Bhunia, Arijit Raychowdhury and Kaushik Roy,
									&ldquo; Delay fault localization in test-per-scan BIST using built-in delay sensor
									&rdquo;,
									IEEE International On-Line Testing Symposium (IOLTS'06), 2006.
									[Acceptance Rate: ?? %]
								</td>
								<td>
									<a href="https://doi.org/10.1109/IOLTS.2006.19"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C4]</td>
								<td>Swaroop Ghosh, Swarup Bhunia and Kaushik Roy,
									&ldquo; Shannon expansion based supply-gated logic for improved power and
									testability &rdquo;,
									Asian Test Symposium (ATS'05), 2005.
									[Acceptance Rate: ?? %]
								</td>
								<td>
									<a href="https://doi.org/10.1109/ATS.2005.98" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C3]</td>
								<td>Arijit Raychowdhury, Swaroop Ghosh and Kaushik Roy,
									&ldquo; A novel on-chip delay measurement hardware for efficient speed-binning
									&rdquo;,
									IEEE International On-Line Testing Symposium (IOLTS), 2005.
									[Acceptance Rate: ?? %]
								</td>
								<td>
									<a href="https://doi.org/10.1109/IOLTS.2005.10"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C2]</td>
								<td>Arijit Raychowdhury, Swaroop Ghosh, Swarup Bhunia, Debjyoti Ghosh and Kaushik Roy,
									&ldquo; A novel delay fault testing methodology using on-chip low-overhead delay
									measurement hardware at strategic probe points &rdquo;,
									European Test Symposium (ETS'05), 2005.
									[Acceptance Rate: xx %]
								</td>
								<td>
									<a href="https://doi.org/10.1109/ETS.2005.2" class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[C1]</td>
								<td>Swaroop Ghosh, KW Lai, Wen-Ben Jone and Shih-Chieh Chang,
									&ldquo; Scan chain fault identification using weight-based codes for SoC circuits
									&rdquo;,
									Asian Test Symposium, 2004.
									[Acceptance Rate: ?? %]
								</td>
								<td>
									<a href="https://doi.org/10.1109/ATS.2004.77" class="button special small">Link</a>
								</td>
							</tr>
						</tbody>
					</table>
				</div>

				<header id="patents" class="major">
					<h3>Patents</h3>
				</header>
				<div class="table-wrapper">
					<h4>2016 &ndash; current</h4>
					<table>
						<tbody>
							<tr>
								<td>[D12]</td>
								<td> Swaroop Ghosh and Kenneth Ramclam, &ldquo; Wide operating level shifters. &rdquo;,
									United States patent application US 10,014,864. 2018 July 3.
								</td>
								<td>
									<a href="https://patents.google.com/patent/US20170237439A1/en"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[D11]</td>
								<td> Swaroop Ghosh, Anirudh Srikant Iyengar and Kenneth Ramclam, &ldquo; Physically
									unclonable function based on domain wall memory and method of use. &rdquo;,
									United States patent US 9,859,018. 2018 Jan 2.
								</td>
								<td>
									<a href="https://patents.google.com/patent/US9859018B2/en"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[D10]</td>
								<td> Swaroop Ghosh and Kenneth Ramclam, &ldquo; Wide operating level shifters. &rdquo;,
									United States patent application US 9,673,821. 2017 June 6.
								</td>
								<td>
									<a href="https://patents.google.com/patent/US20170237439A1/en"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[D9]</td>
								<td> Swaroop Ghosh and Cheng Wei Lin, &ldquo; Aging-sensitive recycling sensors for chip
									authentication. &rdquo;,
									United States patent application US 10,036,773. 2018 Jul 31.
								</td>
								<td>
									<a href="http://www.freepatentsonline.com/10036773.html"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[D8]</td>
								<td> Swaroop Ghosh, Anirudh Srikant Iyengar and Jae-Won Jang, &ldquo; Non-volatile
									flip-flop with enhanced-scan capability to sustain sudden power failure. &rdquo;,
									United States patent US 9,728,241. 2017 Aug 8.
								</td>
								<td>
									<a href="https://patents.google.com/patent/US9728241B2/en"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[D7]</td>
								<td> Rekha Govindaraj and Swaroop Ghosh, &ldquo; Magnetic tunnel junction ternary
									content addressable memory. &rdquo;,
									United States patent US 9,543,013. 2017 Jan 10.
								</td>
								<td>
									<a href="https://patents.google.com/patent/US9543013B1/en"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[D6]</td>
								<td> Swaroop Ghosh and Seyedhamidreza Motaman, &ldquo; Robust slope detection technique
									for STTRAM and MRAM sensing. &rdquo;,
									United States patent US 9,818,466. 2017 Nov 14.
								</td>
								<td>
									<a href="https://patents.google.com/patent/US9818466B2/en"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[D5]</td>
								<td> Swaroop Ghosh and Cheng Wei Lin, &ldquo; MTJ-based content addressable memory with
									measured resistance across matchlines. &rdquo;,
									United States patent US 9,812,205. 2017 Nov 7.
								</td>
								<td>
									<a href="https://patents.google.com/patent/US9812205B2/en"
										class="button special small">Link</a>
								</td>
							</tr>
						</tbody>
					</table>

					<h4>Prior to Penn State (2013 &ndash; 2015)</h4>
					<table>
						<tbody>
							<tr>
								<td>[D4]</td>
								<td> Swaroop Ghosh, Mesut Meterelliyoz, Faith Hamzaoglu, Yih Wang and Kevin X. Zhang,
									&ldquo; DRAM with pulse sense amp. &rdquo;,
									United States patent US 9,013,941. 2015 Apr 21.
								</td>
								<td>
									<a href="https://patents.google.com/patent/US9013941B2/en"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[D3]</td>
								<td> Swaroop Ghosh, Dinesh Somasekhar, Balaji Srinivasan and Fatih Hamzaoglu, &ldquo;
									Nor logic word line selection. &rdquo;,
									United States patent US 8,547,777. 2013 Oct 1.
								</td>
								<td>
									<a href="https://patents.google.com/patent/US8547777B2/en"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[D2]</td>
								<td> Swaroop Ghosh, Dinesh Somasekhar, Balaji Srinivasan and Fatih Hamzaoglu, &ldquo;
									NAND logic word line selection. &rdquo;,
									United States patent US 8,456,946. 2013 Jun 4.
								</td>
								<td>
									<a href="https://patents.google.com/patent/US8456946B2/en"
										class="button special small">Link</a>
								</td>
							</tr>
							<tr>
								<td>[D1]</td>
								<td> Dinesh Somasekhar, Gunjan Pandya, Kevin Zhang, Fatih Hamzaoglu, Balaji Srinivasan,
									Swaroop Ghosh and Meterelliyoz Mesut, &ldquo; Hierarchical DRAM sensing. &rdquo;,
									United States patent US 8,406,073. 2013 Mar 26.
								</td>
								<td>
									<a href="https://patents.google.com/patent/US8406073B1/en"
										class="button special small">Link</a>
								</td>
							</tr>

						</tbody>
					</table>
				</div>
			</div>
		</div>

		<!-- Sidebar -->
		<div id="sidebar"></div>

	</div>

	<!-- Scripts -->
	<script src="assets/js/jquery.min.js"></script>
	<script src="assets/js/skel.min.js"></script>
	<script src="assets/js/util.js"></script>
	<!--[if lte IE 8]><script src="assets/js/ie/respond.min.js"></script><![endif]-->
	<script src="assets/js/main.js"></script>
	<script>
		$("#sidebar").load("sidebar.html");
		$("#header").load("header.html");
	</script>
	<!-- Default Statcounter code for Swaroop Ghosh
http://www.personal.psu.edu/~szg212/ -->
	<script type="text/javascript">
		var sc_project = 8217728;
		var sc_invisible = 1;
		var sc_security = "3f4d2a8b"; 
	</script>
	<script type="text/javascript" src="https://www.statcounter.com/counter/counter.js" async></script>
	<noscript>
		<div class="statcounter"><a title="Web Analytics" href="http://statcounter.com/" target="_blank"><img
					class="statcounter" src="//c.statcounter.com/8217728/0/3f4d2a8b/1/" alt="Web
	Analytics"></a></div>
	</noscript>
	<!-- End of Statcounter Code -->

</body>

</html>