INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sim_1/new/ClauseModule_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClauseModule_tb
