Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Sep 20 17:33:33 2022
| Host         : DESKTOP-058OJ58 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file black_box_timing_summary_routed.rpt -pb black_box_timing_summary_routed.pb -rpx black_box_timing_summary_routed.rpx -warn_on_violation
| Design       : black_box
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   42          inf        0.000                      0                   42           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 internal_alu/zero_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_zero
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.575ns  (logic 3.961ns (46.191%)  route 4.614ns (53.809%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE                         0.000     0.000 r  internal_alu/zero_reg/C
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  internal_alu/zero_reg/Q
                         net (fo=1, routed)           4.614     5.070    o_zero_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.575 r  o_zero_OBUF_inst/O
                         net (fo=0)                   0.000     8.575    o_zero
    U16                                                               r  o_zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 internal_alu/carry_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 3.957ns (48.148%)  route 4.261ns (51.852%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE                         0.000     0.000 r  internal_alu/carry_reg/C
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  internal_alu/carry_reg/Q
                         net (fo=1, routed)           4.261     4.717    o_carry_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.218 r  o_carry_OBUF_inst/O
                         net (fo=0)                   0.000     8.218    o_carry
    U19                                                               r  o_carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 internal_alu/signo_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_signo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 3.986ns (52.508%)  route 3.605ns (47.492%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE                         0.000     0.000 r  internal_alu/signo_reg/C
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  internal_alu/signo_reg/Q
                         net (fo=1, routed)           3.605     4.061    o_signo_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.591 r  o_signo_OBUF_inst/O
                         net (fo=0)                   0.000     7.591    o_signo
    E19                                                               r  o_signo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 internal_alu/result_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 4.039ns (58.739%)  route 2.838ns (41.261%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  internal_alu/result_reg[3]/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  internal_alu/result_reg[3]/Q
                         net (fo=1, routed)           2.838     3.356    o_result_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         3.521     6.877 r  o_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.877    o_result[3]
    L1                                                                r  o_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 internal_alu/result_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.963ns (60.157%)  route 2.625ns (39.843%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE                         0.000     0.000 r  internal_alu/result_reg[1]/C
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  internal_alu/result_reg[1]/Q
                         net (fo=1, routed)           2.625     3.081    o_result_OBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         3.507     6.588 r  o_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.588    o_result[1]
    N3                                                                r  o_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 internal_alu/result_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.578ns  (logic 3.974ns (60.418%)  route 2.604ns (39.582%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE                         0.000     0.000 r  internal_alu/result_reg[0]/C
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  internal_alu/result_reg[0]/Q
                         net (fo=1, routed)           2.604     3.060    o_result_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518     6.578 r  o_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.578    o_result[0]
    P3                                                                r  o_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_2
                            (input port)
  Destination:            inputs/o_dato_b_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 1.565ns (24.214%)  route 4.899ns (75.786%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  load_2 (IN)
                         net (fo=0)                   0.000     0.000    load_2
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  load_2_IBUF_inst/O
                         net (fo=2, routed)           2.993     4.434    inputs/load_2_IBUF
    SLICE_X42Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.558 r  inputs/o_dato_b[3]_i_1/O
                         net (fo=4, routed)           1.906     6.464    inputs/o_dato_b[3]_i_1_n_0
    SLICE_X62Y44         FDRE                                         r  inputs/o_dato_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_2
                            (input port)
  Destination:            inputs/o_dato_b_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.423ns  (logic 1.565ns (24.371%)  route 4.857ns (75.629%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  load_2 (IN)
                         net (fo=0)                   0.000     0.000    load_2
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  load_2_IBUF_inst/O
                         net (fo=2, routed)           2.993     4.434    inputs/load_2_IBUF
    SLICE_X42Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.558 r  inputs/o_dato_b[3]_i_1/O
                         net (fo=4, routed)           1.865     6.423    inputs/o_dato_b[3]_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  inputs/o_dato_b_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_3
                            (input port)
  Destination:            inputs/o_opcode_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.257ns  (logic 1.576ns (25.196%)  route 4.680ns (74.804%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  load_3 (IN)
                         net (fo=0)                   0.000     0.000    load_3
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  load_3_IBUF_inst/O
                         net (fo=1, routed)           2.784     4.237    inputs/load_3_IBUF
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     4.361 r  inputs/o_opcode[5]_i_1/O
                         net (fo=6, routed)           1.896     6.257    inputs/o_opcode[5]_i_1_n_0
    SLICE_X65Y44         FDRE                                         r  inputs/o_opcode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 internal_alu/result_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 3.971ns (63.592%)  route 2.274ns (36.408%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE                         0.000     0.000 r  internal_alu/result_reg[2]/C
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  internal_alu/result_reg[2]/Q
                         net (fo=1, routed)           2.274     2.730    o_result_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         3.515     6.245 r  o_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.245    o_result[2]
    P1                                                                r  o_result[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/o_opcode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            internal_alu/result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.209ns (61.408%)  route 0.131ns (38.592%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE                         0.000     0.000 r  inputs/o_opcode_reg[5]/C
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inputs/o_opcode_reg[5]/Q
                         net (fo=6, routed)           0.131     0.295    inputs/o_opcode[5]
    SLICE_X64Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.340 r  inputs/result[3]_i_1/O
                         net (fo=1, routed)           0.000     0.340    internal_alu/D[3]
    SLICE_X64Y45         FDRE                                         r  internal_alu/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/o_opcode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            internal_alu/result_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.209ns (58.794%)  route 0.146ns (41.206%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE                         0.000     0.000 r  inputs/o_opcode_reg[1]/C
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inputs/o_opcode_reg[1]/Q
                         net (fo=13, routed)          0.146     0.310    inputs/o_opcode[1]
    SLICE_X65Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.355 r  inputs/result[0]_i_1/O
                         net (fo=1, routed)           0.000     0.355    internal_alu/D[0]
    SLICE_X65Y43         FDRE                                         r  internal_alu/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/o_opcode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            internal_alu/signo_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.771%)  route 0.173ns (45.229%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE                         0.000     0.000 r  inputs/o_opcode_reg[1]/C
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inputs/o_opcode_reg[1]/Q
                         net (fo=13, routed)          0.173     0.337    inputs/o_opcode[1]
    SLICE_X62Y43         LUT5 (Prop_lut5_I1_O)        0.045     0.382 r  inputs/signo_i_1/O
                         net (fo=1, routed)           0.000     0.382    internal_alu/signo
    SLICE_X62Y43         FDRE                                         r  internal_alu/signo_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/o_opcode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            internal_alu/result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.209ns (37.744%)  route 0.345ns (62.256%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE                         0.000     0.000 r  inputs/o_opcode_reg[2]/C
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inputs/o_opcode_reg[2]/Q
                         net (fo=17, routed)          0.345     0.509    inputs/o_opcode[2]
    SLICE_X62Y42         LUT6 (Prop_lut6_I2_O)        0.045     0.554 r  inputs/result[1]_i_1/O
                         net (fo=1, routed)           0.000     0.554    internal_alu/D[1]
    SLICE_X62Y42         FDRE                                         r  internal_alu/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/o_dato_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            internal_alu/carry_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.186ns (33.246%)  route 0.373ns (66.754%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE                         0.000     0.000 r  inputs/o_dato_b_reg[3]/C
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inputs/o_dato_b_reg[3]/Q
                         net (fo=12, routed)          0.373     0.514    inputs/dato_b[3]
    SLICE_X62Y41         LUT5 (Prop_lut5_I3_O)        0.045     0.559 r  inputs/carry_i_1/O
                         net (fo=1, routed)           0.000     0.559    internal_alu/carry
    SLICE_X62Y41         FDRE                                         r  internal_alu/carry_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero[4]
                            (input port)
  Destination:            inputs/o_opcode_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.223ns (39.735%)  route 0.339ns (60.265%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  numero[4] (IN)
                         net (fo=0)                   0.000     0.000    numero[4]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  numero_IBUF[4]_inst/O
                         net (fo=1, routed)           0.339     0.562    inputs/D[4]
    SLICE_X64Y44         FDRE                                         r  inputs/o_opcode_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero[3]
                            (input port)
  Destination:            inputs/o_opcode_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.221ns (38.554%)  route 0.352ns (61.446%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  numero[3] (IN)
                         net (fo=0)                   0.000     0.000    numero[3]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  numero_IBUF[3]_inst/O
                         net (fo=3, routed)           0.352     0.573    inputs/D[3]
    SLICE_X64Y44         FDRE                                         r  inputs/o_opcode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/o_opcode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            internal_alu/result_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.186ns (31.064%)  route 0.413ns (68.936%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE                         0.000     0.000 r  inputs/o_opcode_reg[0]/C
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  inputs/o_opcode_reg[0]/Q
                         net (fo=16, routed)          0.413     0.554    inputs/o_opcode[0]
    SLICE_X62Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.599 r  inputs/result[2]_i_1/O
                         net (fo=1, routed)           0.000     0.599    internal_alu/D[2]
    SLICE_X62Y43         FDRE                                         r  internal_alu/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero[2]
                            (input port)
  Destination:            inputs/o_dato_b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.237ns (38.902%)  route 0.372ns (61.098%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  numero[2] (IN)
                         net (fo=0)                   0.000     0.000    numero[2]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  numero_IBUF[2]_inst/O
                         net (fo=3, routed)           0.372     0.608    inputs/D[2]
    SLICE_X63Y41         FDRE                                         r  inputs/o_dato_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero[1]
                            (input port)
  Destination:            inputs/o_opcode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.232ns (37.896%)  route 0.380ns (62.104%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  numero[1] (IN)
                         net (fo=0)                   0.000     0.000    numero[1]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  numero_IBUF[1]_inst/O
                         net (fo=3, routed)           0.380     0.612    inputs/D[1]
    SLICE_X64Y44         FDRE                                         r  inputs/o_opcode_reg[1]/D
  -------------------------------------------------------------------    -------------------





