{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 18:01:56 2021 " "Info: Processing started: Fri Oct 22 18:01:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnt12 -c cnt12 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cnt12 -c cnt12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg.v(28) " "Warning (10268): Verilog HDL information at seg.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg.v(38) " "Warning (10268): Verilog HDL information at seg.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cnt.v(13) " "Warning (10268): Verilog HDL information at cnt.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Info: Found entity 1: cnt" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divi.v(13) " "Warning (10268): Verilog HDL information at divi.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divi.v" { { "Info" "ISGN_ENTITY_NAME" "1 divi " "Info: Found entity 1: divi" {  } { { "divi.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/divi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt12.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt12.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt12 " "Info: Found entity 1: cnt12" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cnt12 " "Info: Elaborating entity \"cnt12\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divi divi:u1 " "Info: Elaborating entity \"divi\" for hierarchy \"divi:u1\"" {  } { { "cnt12.v" "u1" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:u2 " "Info: Elaborating entity \"cnt\" for hierarchy \"cnt:u2\"" {  } { { "cnt12.v" "u2" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "cq cnt.v(10) " "Warning (10855): Verilog HDL warning at cnt.v(10): initial value for variable cq should be constant" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt.v(35) " "Warning (10230): Verilog HDL assignment warning at cnt.v(35): truncated value with size 32 to match size of target (4)" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt.v(36) " "Warning (10230): Verilog HDL assignment warning at cnt.v(36): truncated value with size 32 to match size of target (4)" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:u3 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:u3\"" {  } { { "cnt12.v" "u3" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seg.v(49) " "Warning (10230): Verilog HDL assignment warning at seg.v(49): truncated value with size 32 to match size of target (2)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg.v(53) " "Warning (10270): Verilog HDL Case Statement warning at seg.v(53): incomplete case statement has no default case item" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 53 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg0 seg.v(52) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(52): inferring latch(es) for variable \"seg0\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg1 seg.v(52) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(52): inferring latch(es) for variable \"seg1\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[0\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[0\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[1\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[1\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[2\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[2\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[3\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[3\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[4\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[4\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[5\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[5\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[6\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[6\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[7\] seg.v(52) " "Info (10041): Inferred latch for \"seg1\[7\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[0\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[0\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[1\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[1\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[2\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[2\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[3\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[3\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[4\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[4\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[5\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[5\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[6\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[6\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[7\] seg.v(52) " "Info (10041): Inferred latch for \"seg0\[7\]\" at seg.v(52)" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "seg:u3\|seg1\[4\] seg:u3\|seg1\[1\] " "Info: Duplicate LATCH primitive \"seg:u3\|seg1\[4\]\" merged with LATCH primitive \"seg:u3\|seg1\[1\]\"" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "seg:u3\|seg1\[6\] seg:u3\|seg1\[1\] " "Info: Duplicate LATCH primitive \"seg:u3\|seg1\[6\]\" merged with LATCH primitive \"seg:u3\|seg1\[1\]\"" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "seg:u3\|seg1\[5\] seg:u3\|seg1\[1\] " "Info: Duplicate LATCH primitive \"seg:u3\|seg1\[5\]\" merged with LATCH primitive \"seg:u3\|seg1\[1\]\"" {  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[1\] " "Warning: Latch seg:u3\|seg0\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg1\[1\] " "Warning: Latch seg:u3\|seg1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[3\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[2\] " "Warning: Latch seg:u3\|seg0\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[3\] " "Warning: Latch seg:u3\|seg0\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[4\] " "Warning: Latch seg:u3\|seg0\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[5\] " "Warning: Latch seg:u3\|seg0\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[6\] " "Warning: Latch seg:u3\|seg0\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:u3\|seg0\[7\] " "Warning: Latch seg:u3\|seg0\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt:u2\|cq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2\|cq\[1\]" {  } { { "cnt.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt.v" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/seg.v" 52 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dp GND " "Warning (13410): Pin \"dp\" is stuck at GND" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ds\[0\] VCC " "Warning (13410): Pin \"ds\[0\]\" is stuck at VCC" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ds\[1\] VCC " "Warning (13410): Pin \"ds\[1\]\" is stuck at VCC" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ds\[2\] VCC " "Warning (13410): Pin \"ds\[2\]\" is stuck at VCC" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ds\[3\] VCC " "Warning (13410): Pin \"ds\[3\]\" is stuck at VCC" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ds\[4\] VCC " "Warning (13410): Pin \"ds\[4\]\" is stuck at VCC" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ds\[5\] VCC " "Warning (13410): Pin \"ds\[5\]\" is stuck at VCC" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Äû±®/Desktop/cnt12/cnt12.map.smsg " "Info: Generated suppressed messages file C:/Users/Äû±®/Desktop/cnt12/cnt12.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preset\[0\] " "Warning (15610): No output dependent on input pin \"preset\[0\]\"" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preset\[1\] " "Warning (15610): No output dependent on input pin \"preset\[1\]\"" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preset\[2\] " "Warning (15610): No output dependent on input pin \"preset\[2\]\"" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "preset\[3\] " "Warning (15610): No output dependent on input pin \"preset\[3\]\"" {  } { { "cnt12.v" "" { Text "C:/Users/Äû±®/Desktop/cnt12/cnt12.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Info: Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Info: Implemented 142 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 18:02:00 2021 " "Info: Processing ended: Fri Oct 22 18:02:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
