
*** Running vivado
    with args -log openmips_min_sopc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source openmips_min_sopc.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Jun  5 21:44:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source openmips_min_sopc.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/OpenMips/OpenMips.srcs/utils_1/imports/synth_1/openmips.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/OpenMips/OpenMips.srcs/utils_1/imports/synth_1/openmips.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top openmips_min_sopc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20660
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 850.289 ; gain = 474.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'openmips_min_sopc' [D:/OpenMips/OpenMips.srcs/sources_1/new/openmips_min_sopc.v:4]
INFO: [Synth 8-6157] synthesizing module 'openmips' [D:/OpenMips/OpenMips.srcs/sources_1/new/openmips.v:4]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/OpenMips/OpenMips.srcs/sources_1/new/pc_reg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/pc_reg.v:4]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/OpenMips/OpenMips.srcs/sources_1/new/if_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/if_id.v:4]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/OpenMips/OpenMips.srcs/sources_1/new/id.v:4]
WARNING: [Synth 8-151] case item 6'b000000 is unreachable [D:/OpenMips/OpenMips.srcs/sources_1/new/id.v:123]
INFO: [Synth 8-6155] done synthesizing module 'id' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/id.v:4]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/OpenMips/OpenMips.srcs/sources_1/new/id_ex.v:4]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/id_ex.v:4]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/OpenMips/OpenMips.srcs/sources_1/new/ex.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [D:/OpenMips/OpenMips.srcs/sources_1/new/ex.v:237]
INFO: [Synth 8-6155] done synthesizing module 'ex' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/ex.v:4]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/OpenMips/OpenMips.srcs/sources_1/new/ex_mem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/ex_mem.v:4]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/OpenMips/OpenMips.srcs/sources_1/new/mem.v:4]
INFO: [Synth 8-226] default block is never used [D:/OpenMips/OpenMips.srcs/sources_1/new/mem.v:72]
INFO: [Synth 8-226] default block is never used [D:/OpenMips/OpenMips.srcs/sources_1/new/mem.v:90]
INFO: [Synth 8-226] default block is never used [D:/OpenMips/OpenMips.srcs/sources_1/new/mem.v:161]
INFO: [Synth 8-226] default block is never used [D:/OpenMips/OpenMips.srcs/sources_1/new/mem.v:180]
INFO: [Synth 8-226] default block is never used [D:/OpenMips/OpenMips.srcs/sources_1/new/mem.v:214]
INFO: [Synth 8-226] default block is never used [D:/OpenMips/OpenMips.srcs/sources_1/new/mem.v:240]
INFO: [Synth 8-226] default block is never used [D:/OpenMips/OpenMips.srcs/sources_1/new/mem.v:266]
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/mem.v:4]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/OpenMips/OpenMips.srcs/sources_1/new/mem_wb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/mem_wb.v:4]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/OpenMips/OpenMips.srcs/sources_1/new/regfile.v:4]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/regfile.v:4]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [D:/OpenMips/OpenMips.srcs/sources_1/new/hilo_reg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/hilo_reg.v:4]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/OpenMips/OpenMips.srcs/sources_1/new/ctrl.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'div' [D:/OpenMips/OpenMips.srcs/sources_1/new/div.v:4]
INFO: [Synth 8-226] default block is never used [D:/OpenMips/OpenMips.srcs/sources_1/new/div.v:36]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/div.v:4]
INFO: [Synth 8-6155] done synthesizing module 'openmips' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/openmips.v:4]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [D:/OpenMips/OpenMips.srcs/sources_1/new/inst_rom.v:4]
INFO: [Synth 8-3876] $readmem data file 'D:/OpenMips/OpenMips.srcs/sources_1/new/inst_rom.txt' is read successfully [D:/OpenMips/OpenMips.srcs/sources_1/new/inst_rom.v:14]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/inst_rom.v:4]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [D:/OpenMips/OpenMips.srcs/sources_1/new/data_ram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/data_ram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'openmips_min_sopc' (0#1) [D:/OpenMips/OpenMips.srcs/sources_1/new/openmips_min_sopc.v:4]
WARNING: [Synth 8-7129] Port addr[31] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module data_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[31] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module inst_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[3] in module mem_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[2] in module mem_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[1] in module mem_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[0] in module mem_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[5] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[2] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[1] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[0] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_in_delayslot_i in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[31] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[30] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[29] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[28] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[27] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[26] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[25] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[24] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[23] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[22] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[21] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[20] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[19] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[18] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[17] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[16] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[5] in module id_ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[4] in module id_ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[1] in module id_ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[0] in module id_ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[5] in module if_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[4] in module if_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[3] in module if_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[0] in module if_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[5] in module pc_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[4] in module pc_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[3] in module pc_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[2] in module pc_reg is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[1] in module pc_reg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 972.137 ; gain = 596.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 972.137 ; gain = 596.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 972.137 ; gain = 596.387
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
WARNING: [Synth 8-327] inferring latch for variable 'branch_target_address_o_reg' [D:/OpenMips/OpenMips.srcs/sources_1/new/id.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp1_reg' [D:/OpenMips/OpenMips.srcs/sources_1/new/ex.v:297]
WARNING: [Synth 8-327] inferring latch for variable 'shiftres_reg' [D:/OpenMips/OpenMips.srcs/sources_1/new/ex.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'moveres_reg' [D:/OpenMips/OpenMips.srcs/sources_1/new/ex.v:125]
WARNING: [Synth 8-327] inferring latch for variable 'arithmeticres_reg' [D:/OpenMips/OpenMips.srcs/sources_1/new/ex.v:234]
WARNING: [Synth 8-327] inferring latch for variable 'stallreq_for_madd_msub_reg' [D:/OpenMips/OpenMips.srcs/sources_1/new/ex.v:289]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp_o_reg' [D:/OpenMips/OpenMips.srcs/sources_1/new/ex.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_o_reg' [D:/OpenMips/OpenMips.srcs/sources_1/new/ex.v:288]
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_o_reg' [D:/OpenMips/OpenMips.srcs/sources_1/new/mem.v:51]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 972.137 ; gain = 596.387
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
	   3 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 9     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 20    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	               8K Bit	(1024 X 8 bit)          RAMs := 4     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   65 Bit        Muxes := 5     
	   4 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 9     
	   5 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 53    
	  30 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 6     
	   3 Input   32 Bit        Muxes := 1     
	  13 Input   32 Bit        Muxes := 1     
	 118 Input   32 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	  29 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 25    
	  29 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 5     
	  13 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP arithmeticres0, operation Mode is: A*B.
DSP Report: operator arithmeticres0 is absorbed into DSP arithmeticres0.
DSP Report: operator arithmeticres0 is absorbed into DSP arithmeticres0.
DSP Report: Generating DSP arithmeticres0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arithmeticres0 is absorbed into DSP arithmeticres0.
DSP Report: operator arithmeticres0 is absorbed into DSP arithmeticres0.
DSP Report: Generating DSP arithmeticres0, operation Mode is: A*B.
DSP Report: operator arithmeticres0 is absorbed into DSP arithmeticres0.
DSP Report: operator arithmeticres0 is absorbed into DSP arithmeticres0.
DSP Report: Generating DSP arithmeticres0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator arithmeticres0 is absorbed into DSP arithmeticres0.
DSP Report: operator arithmeticres0 is absorbed into DSP arithmeticres0.
WARNING: [Synth 8-7129] Port stall[5] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[2] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[1] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[0] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_in_delayslot_i in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[31] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[30] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[29] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[28] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[27] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[26] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[25] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[24] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[23] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[22] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[21] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[20] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[19] in module ex is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[31]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[30]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[29]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[28]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[27]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[26]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[25]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[24]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[23]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[22]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[21]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[20]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[19]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[18]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[17]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[16]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[15]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[14]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[13]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[12]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[11]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[10]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[9]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[8]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[7]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[6]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[5]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[4]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[3]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[2]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[1]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (branch_target_address_o_reg[0]) is unused and will be removed from module id.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[63]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[62]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[61]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[60]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[59]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[58]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[57]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[56]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[55]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[54]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[53]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[52]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[51]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[50]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[49]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[48]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[47]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[46]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[45]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[44]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[43]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[42]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[41]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[40]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[39]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[38]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[37]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[36]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[35]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[34]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[33]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[32]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[31]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[30]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[29]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[28]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[27]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[26]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[25]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[24]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[23]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[22]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[21]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[20]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[19]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[18]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[17]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[16]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[15]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[14]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[13]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[12]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[11]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[10]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[9]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[8]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[7]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[6]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[5]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[4]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[3]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[2]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[1]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (hilo_temp1_reg[0]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (shiftres_reg[31]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (shiftres_reg[30]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (shiftres_reg[29]) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (shiftres_reg[28]) is unused and will be removed from module ex.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1143.293 ; gain = 767.543
---------------------------------------------------------------------------------
 Sort Area is  arithmeticres0_6 : 0 0 : 2701 5479 : Used 1 time 0
 Sort Area is  arithmeticres0_6 : 0 1 : 2778 5479 : Used 1 time 0
 Sort Area is  hilo_temp_0 : 0 0 : 2701 5044 : Used 1 time 0
 Sort Area is  hilo_temp_0 : 0 1 : 2343 5044 : Used 1 time 0
 Sort Area is  arithmeticres0_8 : 0 0 : 2339 4998 : Used 1 time 0
 Sort Area is  arithmeticres0_8 : 0 1 : 2659 4998 : Used 1 time 0
 Sort Area is  hilo_temp_3 : 0 0 : 2339 4365 : Used 1 time 0
 Sort Area is  hilo_temp_3 : 0 1 : 2026 4365 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1158.094 ; gain = 782.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1158.094 ; gain = 782.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.461 ; gain = 976.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.461 ; gain = 976.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.461 ; gain = 976.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.461 ; gain = 976.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.461 ; gain = 976.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.461 ; gain = 976.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.461 ; gain = 976.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 412 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.461 ; gain = 976.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1352.461 ; gain = 976.711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1352.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1476.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5f40fc52
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 211 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1476.930 ; gain = 1106.645
INFO: [Common 17-1381] The checkpoint 'D:/OpenMips/OpenMips.runs/synth_1/openmips_min_sopc.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file openmips_min_sopc_utilization_synth.rpt -pb openmips_min_sopc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  5 21:45:05 2025...
