$date
	Sun Oct 23 00:19:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1089661
b1101 !
1"
#1089662
b1101 &
b1101 %
1$
#1089663
0"
#1089666
b101000 &
b101000 %
#1089670
b10100 &
b10100 %
#1089674
b1010 &
b1010 %
#1089678
b101 &
b101 %
#1089682
b10000 &
b10000 %
#1089686
b1000 &
b1000 %
#1089690
b100 &
b100 %
#1089694
b10 &
b10 %
#1089698
b1 &
b1 %
1#
#1089702
b0 &
0#
b0 %
0$
#2059868
b10 !
1"
#2059870
b10 &
b10 %
1$
#2059871
0"
#2059874
b1 &
b1 %
1#
#2059878
b0 &
0#
b0 %
0$
#3079381
b101 !
1"
#3079382
b101 &
b101 %
1$
#3079383
0"
#3079386
b10000 &
b10000 %
#3079390
b1000 &
b1000 %
#3079394
b100 &
b100 %
#3079398
b10 &
b10 %
#3079402
b1 &
b1 %
1#
#3079406
b0 &
0#
b0 %
0$
#4500012
