Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu May 01 17:59:37 2025
| Host         : ECAD-21 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.182        0.000                      0                   89        0.196        0.000                      0                   89        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.182        0.000                      0                   89        0.196        0.000                      0                   89        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 calc/b_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.880ns (39.397%)  route 2.892ns (60.603%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.692     5.294    calc/clk_100MHz_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  calc/b_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  calc/b_val_reg[0]/Q
                         net (fo=28, routed)          0.732     6.482    calc/b_val_reg_n_0_[0]
    SLICE_X6Y127         LUT2 (Prop_lut2_I1_O)        0.150     6.632 r  calc/tmp0__0_carry_i_14/O
                         net (fo=1, routed)           0.344     6.976    calc/tmp0__0_carry_i_14_n_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I3_O)        0.348     7.324 r  calc/tmp0__0_carry_i_12/O
                         net (fo=1, routed)           0.433     7.757    calc/tmp0__0_carry_i_12_n_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I1_O)        0.124     7.881 f  calc/tmp0__0_carry_i_10/O
                         net (fo=1, routed)           0.507     8.388    calc/tmp0__0_carry_i_10_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I5_O)        0.124     8.512 r  calc/tmp0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.512    calc/tmp0__0_carry_i_3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.760 r  calc/tmp0__0_carry/O[3]
                         net (fo=2, routed)           0.461     9.220    calc/tmp0__0_carry_n_4
    SLICE_X4Y126         LUT6 (Prop_lut6_I4_O)        0.306     9.526 f  calc/result[3]_i_6/O
                         net (fo=1, routed)           0.416     9.942    calc/result[3]_i_6_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I5_O)        0.124    10.066 r  calc/result[3]_i_3/O
                         net (fo=1, routed)           0.000    10.066    calc/tmp[3]
    SLICE_X4Y127         FDRE                                         r  calc/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.573    14.995    calc/clk_100MHz_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  calc/result_reg[3]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y127         FDRE (Setup_fdre_C_D)        0.029    15.248    calc/result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 calc/b_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/a_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.880ns (40.357%)  route 2.778ns (59.643%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.692     5.294    calc/clk_100MHz_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  calc/b_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  calc/b_val_reg[0]/Q
                         net (fo=28, routed)          0.732     6.482    calc/b_val_reg_n_0_[0]
    SLICE_X6Y127         LUT2 (Prop_lut2_I1_O)        0.150     6.632 r  calc/tmp0__0_carry_i_14/O
                         net (fo=1, routed)           0.344     6.976    calc/tmp0__0_carry_i_14_n_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I3_O)        0.348     7.324 r  calc/tmp0__0_carry_i_12/O
                         net (fo=1, routed)           0.433     7.757    calc/tmp0__0_carry_i_12_n_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I1_O)        0.124     7.881 f  calc/tmp0__0_carry_i_10/O
                         net (fo=1, routed)           0.507     8.388    calc/tmp0__0_carry_i_10_n_0
    SLICE_X7Y128         LUT6 (Prop_lut6_I5_O)        0.124     8.512 r  calc/tmp0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.512    calc/tmp0__0_carry_i_3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.760 r  calc/tmp0__0_carry/O[3]
                         net (fo=2, routed)           0.310     9.070    calc/tmp0__0_carry_n_4
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.306     9.376 f  calc/a_val[3]_i_5/O
                         net (fo=1, routed)           0.453     9.829    scanner/oper_reg[1]
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     9.953 r  scanner/a_val[3]_i_2/O
                         net (fo=1, routed)           0.000     9.953    calc/D[3]
    SLICE_X5Y128         FDRE                                         r  calc/a_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    14.997    calc/clk_100MHz_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  calc/a_val_reg[3]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X5Y128         FDRE (Setup_fdre_C_D)        0.031    15.252    calc/a_val_reg[3]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 calc/b_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.182ns (26.693%)  route 3.246ns (73.307%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.692     5.294    calc/clk_100MHz_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  calc/b_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.750 f  calc/b_val_reg[1]/Q
                         net (fo=26, routed)          1.478     7.228    calc/b_val_reg_n_0_[1]
    SLICE_X5Y126         LUT4 (Prop_lut4_I0_O)        0.152     7.380 f  calc/a_val[2]_i_7/O
                         net (fo=3, routed)           0.593     7.973    calc/a_val[2]_i_7_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I2_O)        0.326     8.299 r  calc/a_val[0]_i_5/O
                         net (fo=1, routed)           0.294     8.593    calc/a_val[0]_i_5_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I4_O)        0.124     8.717 r  calc/a_val[0]_i_2/O
                         net (fo=2, routed)           0.881     9.598    calc/result_reg[0]_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.124     9.722 r  calc/result[0]_i_1/O
                         net (fo=1, routed)           0.000     9.722    calc/tmp[0]
    SLICE_X4Y128         FDRE                                         r  calc/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    14.997    calc/clk_100MHz_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  calc/result_reg[0]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X4Y128         FDRE (Setup_fdre_C_D)        0.029    15.250    calc/result_reg[0]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 calc/b_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/a_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.182ns (28.063%)  route 3.030ns (71.937%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.692     5.294    calc/clk_100MHz_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  calc/b_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.750 f  calc/b_val_reg[1]/Q
                         net (fo=26, routed)          1.478     7.228    calc/b_val_reg_n_0_[1]
    SLICE_X5Y126         LUT4 (Prop_lut4_I0_O)        0.152     7.380 f  calc/a_val[2]_i_7/O
                         net (fo=3, routed)           0.593     7.973    calc/a_val[2]_i_7_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I2_O)        0.326     8.299 r  calc/a_val[0]_i_5/O
                         net (fo=1, routed)           0.294     8.593    calc/a_val[0]_i_5_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I4_O)        0.124     8.717 r  calc/a_val[0]_i_2/O
                         net (fo=2, routed)           0.665     9.382    scanner/b_val_reg[0]
    SLICE_X5Y128         LUT6 (Prop_lut6_I3_O)        0.124     9.506 r  scanner/a_val[0]_i_1/O
                         net (fo=1, routed)           0.000     9.506    calc/D[0]
    SLICE_X5Y128         FDRE                                         r  calc/a_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    14.997    calc/clk_100MHz_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  calc/a_val_reg[0]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X5Y128         FDRE (Setup_fdre_C_D)        0.029    15.250    calc/a_val_reg[0]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 calc/b_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/a_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.963ns (24.097%)  route 3.033ns (75.903%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.692     5.294    calc/clk_100MHz_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  calc/b_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.419     5.713 f  calc/b_val_reg[2]/Q
                         net (fo=25, routed)          1.380     7.093    calc/b_val_reg_n_0_[2]
    SLICE_X4Y127         LUT6 (Prop_lut6_I2_O)        0.296     7.389 r  calc/a_val[2]_i_6/O
                         net (fo=1, routed)           0.857     8.246    calc/a_val[2]_i_6_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.370 r  calc/a_val[2]_i_4/O
                         net (fo=2, routed)           0.797     9.167    scanner/oper_reg[2]_1
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     9.291 r  scanner/a_val[2]_i_1/O
                         net (fo=1, routed)           0.000     9.291    calc/D[2]
    SLICE_X5Y128         FDRE                                         r  calc/a_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575    14.997    calc/clk_100MHz_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  calc/a_val_reg[2]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X5Y128         FDRE (Setup_fdre_C_D)        0.031    15.252    calc/a_val_reg[2]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 calc/b_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.828ns (21.597%)  route 3.006ns (78.403%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.692     5.294    calc/clk_100MHz_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  calc/b_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  calc/b_val_reg[1]/Q
                         net (fo=26, routed)          1.478     7.228    calc/b_val_reg_n_0_[1]
    SLICE_X5Y126         LUT5 (Prop_lut5_I0_O)        0.124     7.352 f  calc/a_val[1]_i_5/O
                         net (fo=1, routed)           0.665     8.017    calc/a_val[1]_i_5_n_0
    SLICE_X5Y126         LUT6 (Prop_lut6_I5_O)        0.124     8.141 f  calc/a_val[1]_i_2/O
                         net (fo=2, routed)           0.863     9.004    calc/result_reg[1]_0
    SLICE_X4Y127         LUT5 (Prop_lut5_I0_O)        0.124     9.128 r  calc/result[1]_i_1/O
                         net (fo=1, routed)           0.000     9.128    calc/tmp[1]
    SLICE_X4Y127         FDRE                                         r  calc/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.573    14.995    calc/clk_100MHz_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  calc/result_reg[1]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y127         FDRE (Setup_fdre_C_D)        0.031    15.250    calc/result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 scanner/scan_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scanner/dec_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.261%)  route 2.732ns (76.739%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.300    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  scanner/scan_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.756 f  scanner/scan_timer_reg[5]/Q
                         net (fo=2, routed)           1.256     7.012    scanner/scan_timer[5]
    SLICE_X1Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  scanner/scan_timer[16]_i_4/O
                         net (fo=1, routed)           0.263     7.399    scanner/scan_timer[16]_i_4_n_0
    SLICE_X1Y131         LUT5 (Prop_lut5_I0_O)        0.124     7.523 f  scanner/scan_timer[16]_i_3/O
                         net (fo=2, routed)           0.657     8.180    scanner/scan_timer[16]_i_3_n_0
    SLICE_X1Y130         LUT3 (Prop_lut3_I2_O)        0.124     8.304 r  scanner/dec_reg[3]_i_1/O
                         net (fo=4, routed)           0.556     8.860    scanner/dec_reg
    SLICE_X1Y129         FDRE                                         r  scanner/dec_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.578    15.000    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  scanner/dec_reg_reg[0]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y129         FDRE (Setup_fdre_C_CE)      -0.205    15.035    scanner/dec_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 scanner/scan_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scanner/scan_timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.828ns (25.420%)  route 2.429ns (74.580%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.300    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  scanner/scan_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.756 f  scanner/scan_timer_reg[5]/Q
                         net (fo=2, routed)           1.256     7.012    scanner/scan_timer[5]
    SLICE_X1Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  scanner/scan_timer[16]_i_4/O
                         net (fo=1, routed)           0.263     7.399    scanner/scan_timer[16]_i_4_n_0
    SLICE_X1Y131         LUT5 (Prop_lut5_I0_O)        0.124     7.523 f  scanner/scan_timer[16]_i_3/O
                         net (fo=2, routed)           0.164     7.687    scanner/scan_timer[16]_i_3_n_0
    SLICE_X1Y131         LUT6 (Prop_lut6_I5_O)        0.124     7.811 r  scanner/scan_timer[16]_i_1/O
                         net (fo=18, routed)          0.747     8.558    scanner/scan_timer[16]_i_1_n_0
    SLICE_X0Y133         FDRE                                         r  scanner/scan_timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.582    15.004    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  scanner/scan_timer_reg[13]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    scanner/scan_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 scanner/scan_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scanner/scan_timer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.828ns (25.420%)  route 2.429ns (74.580%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.300    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  scanner/scan_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.756 f  scanner/scan_timer_reg[5]/Q
                         net (fo=2, routed)           1.256     7.012    scanner/scan_timer[5]
    SLICE_X1Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  scanner/scan_timer[16]_i_4/O
                         net (fo=1, routed)           0.263     7.399    scanner/scan_timer[16]_i_4_n_0
    SLICE_X1Y131         LUT5 (Prop_lut5_I0_O)        0.124     7.523 f  scanner/scan_timer[16]_i_3/O
                         net (fo=2, routed)           0.164     7.687    scanner/scan_timer[16]_i_3_n_0
    SLICE_X1Y131         LUT6 (Prop_lut6_I5_O)        0.124     7.811 r  scanner/scan_timer[16]_i_1/O
                         net (fo=18, routed)          0.747     8.558    scanner/scan_timer[16]_i_1_n_0
    SLICE_X0Y133         FDRE                                         r  scanner/scan_timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.582    15.004    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  scanner/scan_timer_reg[14]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    scanner/scan_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 scanner/scan_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scanner/scan_timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.828ns (25.420%)  route 2.429ns (74.580%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.698     5.300    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  scanner/scan_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.756 f  scanner/scan_timer_reg[5]/Q
                         net (fo=2, routed)           1.256     7.012    scanner/scan_timer[5]
    SLICE_X1Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  scanner/scan_timer[16]_i_4/O
                         net (fo=1, routed)           0.263     7.399    scanner/scan_timer[16]_i_4_n_0
    SLICE_X1Y131         LUT5 (Prop_lut5_I0_O)        0.124     7.523 f  scanner/scan_timer[16]_i_3/O
                         net (fo=2, routed)           0.164     7.687    scanner/scan_timer[16]_i_3_n_0
    SLICE_X1Y131         LUT6 (Prop_lut6_I5_O)        0.124     7.811 r  scanner/scan_timer[16]_i_1/O
                         net (fo=18, routed)          0.747     8.558    scanner/scan_timer[16]_i_1_n_0
    SLICE_X0Y133         FDRE                                         r  scanner/scan_timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.582    15.004    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  scanner/scan_timer_reg[15]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    scanner/scan_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 scanner/dec_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/last_key_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.823%)  route 0.121ns (46.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.509    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  scanner/dec_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  scanner/dec_reg_reg[1]/Q
                         net (fo=20, routed)          0.121     1.771    calc/Q[1]
    SLICE_X2Y130         FDRE                                         r  calc/last_key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.860     2.026    calc/clk_100MHz_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  calc/last_key_reg[1]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y130         FDRE (Hold_fdre_C_D)         0.052     1.575    calc/last_key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 scanner/dec_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/last_key_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.784%)  route 0.174ns (55.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.509    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  scanner/dec_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  scanner/dec_reg_reg[3]/Q
                         net (fo=22, routed)          0.174     1.824    calc/Q[3]
    SLICE_X2Y130         FDRE                                         r  calc/last_key_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.860     2.026    calc/clk_100MHz_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  calc/last_key_reg[3]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y130         FDRE (Hold_fdre_C_D)         0.063     1.586    calc/last_key_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 scanner/dec_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/last_key_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.705%)  route 0.205ns (59.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.508    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  scanner/dec_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  scanner/dec_reg_reg[0]/Q
                         net (fo=15, routed)          0.205     1.855    calc/Q[0]
    SLICE_X2Y130         FDRE                                         r  calc/last_key_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.860     2.026    calc/clk_100MHz_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  calc/last_key_reg[0]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y130         FDRE (Hold_fdre_C_D)         0.059     1.582    calc/last_key_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 scanner/scan_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scanner/scan_timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.510    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X1Y131         FDRE                                         r  scanner/scan_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  scanner/scan_timer_reg[0]/Q
                         net (fo=4, routed)           0.179     1.831    scanner/scan_timer[0]
    SLICE_X1Y131         LUT1 (Prop_lut1_I0_O)        0.045     1.876 r  scanner/scan_timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    scanner/scan_timer_0[0]
    SLICE_X1Y131         FDRE                                         r  scanner/scan_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.862     2.027    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X1Y131         FDRE                                         r  scanner/scan_timer_reg[0]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.091     1.601    scanner/scan_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 calc/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.586     1.505    calc/clk_100MHz_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  calc/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  calc/state_reg[0]/Q
                         net (fo=14, routed)          0.179     1.826    calc/state_reg[1]_1
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.045     1.871 r  calc/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    calc/state[0]_i_1_n_0
    SLICE_X3Y126         FDRE                                         r  calc/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.855     2.021    calc/clk_100MHz_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  calc/state_reg[0]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.091     1.596    calc/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 calc/oper_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.315%)  route 0.191ns (47.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.507    calc/clk_100MHz_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  calc/oper_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  calc/oper_reg[2]/Q
                         net (fo=15, routed)          0.191     1.862    calc/oper_reg_n_0_[2]
    SLICE_X4Y128         LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  calc/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.907    calc/tmp[0]
    SLICE_X4Y128         FDRE                                         r  calc/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.855     2.021    calc/clk_100MHz_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  calc/result_reg[0]/C
                         clock pessimism             -0.479     1.541    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.091     1.632    calc/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 scanner/col_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scanner/col_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.183ns (47.893%)  route 0.199ns (52.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.508    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  scanner/col_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  scanner/col_select_reg[0]/Q
                         net (fo=10, routed)          0.199     1.849    scanner/col_select_reg_n_0_[0]
    SLICE_X0Y129         LUT3 (Prop_lut3_I0_O)        0.042     1.891 r  scanner/col_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    scanner/col_select[1]_i_1_n_0
    SLICE_X0Y129         FDRE                                         r  scanner/col_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.860     2.025    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  scanner/col_select_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.107     1.615    scanner/col_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 scanner/scan_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scanner/scan_timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.511    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y132         FDRE                                         r  scanner/scan_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  scanner/scan_timer_reg[11]/Q
                         net (fo=2, routed)           0.134     1.786    scanner/scan_timer[11]
    SLICE_X0Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  scanner/scan_timer0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.897    scanner/scan_timer0_carry__1_n_5
    SLICE_X0Y132         FDRE                                         r  scanner/scan_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.863     2.028    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y132         FDRE                                         r  scanner/scan_timer_reg[11]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X0Y132         FDRE (Hold_fdre_C_D)         0.105     1.616    scanner/scan_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 scanner/scan_timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scanner/scan_timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.512    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  scanner/scan_timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  scanner/scan_timer_reg[15]/Q
                         net (fo=3, routed)           0.134     1.787    scanner/scan_timer[15]
    SLICE_X0Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  scanner/scan_timer0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.898    scanner/scan_timer0_carry__2_n_5
    SLICE_X0Y133         FDRE                                         r  scanner/scan_timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.864     2.029    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  scanner/scan_timer_reg[15]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X0Y133         FDRE (Hold_fdre_C_D)         0.105     1.617    scanner/scan_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 scanner/scan_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scanner/scan_timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.510    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  scanner/scan_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  scanner/scan_timer_reg[7]/Q
                         net (fo=3, routed)           0.134     1.785    scanner/scan_timer[7]
    SLICE_X0Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  scanner/scan_timer0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.896    scanner/scan_timer0_carry__0_n_5
    SLICE_X0Y131         FDRE                                         r  scanner/scan_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.862     2.027    scanner/clk_100MHz_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  scanner/scan_timer_reg[7]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.105     1.615    scanner/scan_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y128    calc/a_val_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y126    calc/a_val_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y128    calc/a_val_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y128    calc/a_val_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127    calc/b_val_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127    calc/b_val_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127    calc/b_val_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127    calc/b_val_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y128    calc/key_stb_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    calc/oper_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    calc/oper_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    scanner/scan_timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    scanner/scan_timer_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    scanner/scan_timer_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    scanner/scan_timer_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    calc/oper_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    calc/oper_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y126    calc/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y128    calc/a_val_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y128    calc/a_val_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y128    calc/a_val_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y128    calc/a_val_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y128    calc/key_stb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    calc/result_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y128    calc/state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y128    calc/a_val_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y126    calc/a_val_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y126    calc/a_val_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y128    calc/a_val_reg[2]/C



