#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Aug 23 16:30:38 2019
# Process ID: 29280
# Current directory: C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23148 C:\Users\KANG Jian\Desktop\color_filter_testing\proj\color_filter_testing\color_filter_testing.xpr
# Log file: C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/vivado.log
# Journal file: C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'V:/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'v:/vivado/Arm_ipi_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 710.484 ; gain = 72.234
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/xilinx2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/ips/glb_clk_src/glb_clk_src_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glb_clk_src_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/ips/glb_clk_src/glb_clk_src.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glb_clk_src
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/para_to_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para_to_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/KANG Jian/Desktop/color_filter_testing/src/prbs_any.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/syn_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 778f2ef899444e5a8ed10da399c9211a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(BANDWIDTH="HIGH",CLKFB...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.glb_clk_src_clk_wiz
Compiling module xil_defaultlib.glb_clk_src
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.syn_block
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.debounce(CLK_PERIOD=100)
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen(PRBS_LENGTH=2000,INV_PA...
Compiling module xil_defaultlib.para_to_serial
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS_25")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/KANG -notrace
couldn't read file "C:/Users/KANG": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 23 16:32:33 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 823.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 850.727 ; gain = 27.129
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/xilinx2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/ips/glb_clk_src/glb_clk_src_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glb_clk_src_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/ips/glb_clk_src/glb_clk_src.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glb_clk_src
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/para_to_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para_to_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/KANG Jian/Desktop/color_filter_testing/src/prbs_any.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/syn_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 778f2ef899444e5a8ed10da399c9211a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(BANDWIDTH="HIGH",CLKFB...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.glb_clk_src_clk_wiz
Compiling module xil_defaultlib.glb_clk_src
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.syn_block
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.debounce(CLK_PERIOD=100)
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen(PRBS_LENGTH=2000,INV_PA...
Compiling module xil_defaultlib.para_to_serial
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS_25")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 853.672 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top data_gen_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/xilinx2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_gen_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/KANG Jian/Desktop/color_filter_testing/src/prbs_any.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/color_filter_testing/sim/data_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 778f2ef899444e5a8ed10da399c9211a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_gen_tb_behav xil_defaultlib.data_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRBS_ANY(POLY_LENGHT=9,POLY_TAP=...
Compiling module xil_defaultlib.data_gen(PRBS_LENGTH=20)
Compiling module xil_defaultlib.data_gen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_gen_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/KANG -notrace
couldn't read file "C:/Users/KANG": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 23 16:34:57 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/color_filter_testing/proj/color_filter_testing/color_filter_testing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "data_gen_tb_behav -key {Behavioral:sim_1:Functional:data_gen_tb} -tclbatch {data_gen_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source data_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'data_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 853.672 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 23 17:20:35 2019...
