---
title: Digital Graphic Equalizer Implementation using an FPGA with parallel FIR structure
  and 4-level PWM-based output DAC Topology
authors:
- F. Togni
- F. Aguilera
- G. A. Magallán
date: '2023-01-01'
publishDate: '2024-01-10T20:44:54.206741Z'
publication_types:
- paper-conference
publication: '*28º Congreso Argentino de Control Automático (AADECA2023)*'
---
