Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan 20 17:57:05 2025
| Host         : LAPTOP-5LHV3CRU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Riconoscitore_di_sequenza_timing_summary_routed.rpt -pb Riconoscitore_di_sequenza_timing_summary_routed.pb -rpx Riconoscitore_di_sequenza_timing_summary_routed.rpx -warn_on_violation
| Design       : Riconoscitore_di_sequenza
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.774ns  (logic 3.102ns (64.980%)  route 1.672ns (35.020%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  Y_reg/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Y_reg/Q
                         net (fo=1, routed)           1.672     2.128    Y_OBUF
    U13                  OBUF (Prop_obuf_I_O)         2.646     4.774 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000     4.774    Y
    U13                                                               r  Y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I
                            (input port)
  Destination:            stato_corrente_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.671ns  (logic 1.110ns (41.540%)  route 1.562ns (58.460%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  I (IN)
                         net (fo=0)                   0.000     0.000    I
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  I_IBUF_inst/O
                         net (fo=4, routed)           1.562     2.547    I_IBUF
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.124     2.671 r  stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     2.671    stato_corrente[1]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I
                            (input port)
  Destination:            stato_corrente_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.475ns  (logic 1.110ns (44.832%)  route 1.365ns (55.168%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  I (IN)
                         net (fo=0)                   0.000     0.000    I
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  I_IBUF_inst/O
                         net (fo=4, routed)           1.365     2.351    I_IBUF
    SLICE_X0Y51          LUT6 (Prop_lut6_I4_O)        0.124     2.475 r  stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     2.475    stato_corrente[0]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            stato_corrente_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 1.129ns (49.133%)  route 1.168ns (50.867%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 f  RST_IBUF_inst/O
                         net (fo=4, routed)           1.168     2.173    RST_IBUF
    SLICE_X0Y51          LUT6 (Prop_lut6_I5_O)        0.124     2.297 r  stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     2.297    stato_corrente[2]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I
                            (input port)
  Destination:            Y_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.242ns  (logic 1.110ns (49.487%)  route 1.133ns (50.513%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  I (IN)
                         net (fo=0)                   0.000     0.000    I
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  I_IBUF_inst/O
                         net (fo=4, routed)           1.133     2.118    I_IBUF
    SLICE_X0Y52          LUT4 (Prop_lut4_I3_O)        0.124     2.242 r  Y_i_1/O
                         net (fo=1, routed)           0.000     2.242    y_temp
    SLICE_X0Y52          FDRE                                         r  Y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Y_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.083ns  (logic 1.005ns (48.230%)  route 1.078ns (51.770%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  RST_IBUF_inst/O
                         net (fo=4, routed)           1.078     2.083    RST_IBUF
    SLICE_X0Y52          FDRE                                         r  Y_reg/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stato_corrente_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  stato_corrente_reg[1]/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stato_corrente_reg[1]/Q
                         net (fo=4, routed)           0.185     0.326    stato_corrente[1]
    SLICE_X0Y51          LUT6 (Prop_lut6_I3_O)        0.045     0.371 r  stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    stato_corrente[2]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stato_corrente_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  stato_corrente_reg[1]/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  stato_corrente_reg[1]/Q
                         net (fo=4, routed)           0.196     0.337    stato_corrente[1]
    SLICE_X0Y51          LUT6 (Prop_lut6_I1_O)        0.045     0.382 r  stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    stato_corrente[1]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stato_corrente_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.655%)  route 0.196ns (51.345%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  stato_corrente_reg[0]/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  stato_corrente_reg[0]/Q
                         net (fo=4, routed)           0.196     0.337    stato_corrente[0]
    SLICE_X0Y51          LUT6 (Prop_lut6_I1_O)        0.045     0.382 r  stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    stato_corrente[0]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Y_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.031%)  route 0.201ns (51.969%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  stato_corrente_reg[1]/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stato_corrente_reg[1]/Q
                         net (fo=4, routed)           0.201     0.342    stato_corrente[1]
    SLICE_X0Y52          LUT4 (Prop_lut4_I2_O)        0.045     0.387 r  Y_i_1/O
                         net (fo=1, routed)           0.000     0.387    y_temp
    SLICE_X0Y52          FDRE                                         r  Y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Y_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.233ns (34.556%)  route 0.441ns (65.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    T9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  RST_IBUF_inst/O
                         net (fo=4, routed)           0.441     0.674    RST_IBUF
    SLICE_X0Y52          FDRE                                         r  Y_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.627ns  (logic 1.304ns (80.149%)  route 0.323ns (19.851%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  Y_reg/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Y_reg/Q
                         net (fo=1, routed)           0.323     0.464    Y_OBUF
    U13                  OBUF (Prop_obuf_I_O)         1.163     1.627 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000     1.627    Y
    U13                                                               r  Y (OUT)
  -------------------------------------------------------------------    -------------------





