Analysis & Synthesis report for DE10
Thu Nov 29 10:47:41 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE10|ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
 10. State Machine - |DE10|VGA:VGA_1|currentStateH
 11. State Machine - |DE10|VGA:VGA_1|currentStateV
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: pll:pll1|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: paddle:paddle_1
 19. Parameter Settings for User Entity Instance: ADC:u0|ADC_adc_mega_0:adc_mega_0
 20. Parameter Settings for User Entity Instance: ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
 21. altpll Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "ADC:u0"
 23. Port Connectivity Checks: "sevenSeg:ADCcount3"
 24. Port Connectivity Checks: "sevenSeg:ADCcount2"
 25. Port Connectivity Checks: "sevenSeg:ADCcount1"
 26. Port Connectivity Checks: "sevenSeg:lives"
 27. Port Connectivity Checks: "Status:Status_1"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 29 10:47:41 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; DE10                                        ;
; Top-level Entity Name              ; DE10                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,997                                       ;
;     Total combinational functions  ; 2,989                                       ;
;     Dedicated logic registers      ; 1,485                                       ;
; Total registers                    ; 1485                                        ;
; Total pins                         ; 65                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DE10               ; DE10               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 3           ;
; Maximum allowed            ; 3           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+-----------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                             ; Library ;
+-----------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; ../ip/ADC/synthesis/ADC.vhd                               ; yes             ; User VHDL File               ; C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/ADC/synthesis/ADC.vhd                               ; ADC     ;
; ../ip/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v ; yes             ; User Verilog HDL File        ; C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v ; ADC     ;
; ../ip/ADC/synthesis/submodules/ADC_adc_mega_0.v           ; yes             ; User Verilog HDL File        ; C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/ADC/synthesis/submodules/ADC_adc_mega_0.v           ; ADC     ;
; ../source/sevenSeg.vhd                                    ; yes             ; User VHDL File               ; C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/sevenSeg.vhd                                    ;         ;
; ../source/paddle.vhd                                      ; yes             ; User VHDL File               ; C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/paddle.vhd                                      ;         ;
; ../source/Bricks.vhd                                      ; yes             ; User VHDL File               ; C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/Bricks.vhd                                      ;         ;
; ../source/Status.vhd                                      ; yes             ; User VHDL File               ; C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/Status.vhd                                      ;         ;
; ../source/vga.vhd                                         ; yes             ; User VHDL File               ; C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd                                         ;         ;
; ../source/DE10.vhd                                        ; yes             ; User VHDL File               ; C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd                                        ;         ;
; ../ip/pll.vhd                                             ; yes             ; User Wizard-Generated File   ; C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/pll.vhd                                             ;         ;
; altpll.tdf                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                        ;         ;
; aglobal180.inc                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                    ;         ;
; stratix_pll.inc                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                   ;         ;
; stratixii_pll.inc                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                 ;         ;
; cycloneii_pll.inc                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                 ;         ;
; db/pll_altpll.v                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/quartus/db/pll_altpll.v                                ;         ;
+-----------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,997                                                                       ;
;                                             ;                                                                             ;
; Total combinational functions               ; 2989                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 1527                                                                        ;
;     -- 3 input functions                    ; 1213                                                                        ;
;     -- <=2 input functions                  ; 249                                                                         ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 2798                                                                        ;
;     -- arithmetic mode                      ; 191                                                                         ;
;                                             ;                                                                             ;
; Total registers                             ; 1485                                                                        ;
;     -- Dedicated logic registers            ; 1485                                                                        ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 65                                                                          ;
;                                             ;                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; pll:pll1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1486                                                                        ;
; Total fan-out                               ; 13415                                                                       ;
; Average fan-out                             ; 2.91                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                              ; Entity Name ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------+-------------+--------------+
; |DE10                                ; 2989 (0)            ; 1485 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 65   ; 0            ; 0          ; |DE10                                                            ; DE10        ; work         ;
;    |Bricks:Bricks_1|                 ; 2716 (2716)         ; 1367 (1367)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10|Bricks:Bricks_1                                            ; Bricks      ; work         ;
;    |VGA:VGA_1|                       ; 264 (264)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10|VGA:VGA_1                                                  ; VGA         ; work         ;
;    |paddle:paddle_1|                 ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10|paddle:paddle_1                                            ; paddle      ; work         ;
;    |pll:pll1|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10|pll:pll1                                                   ; pll         ; work         ;
;       |altpll:altpll_component|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10|pll:pll1|altpll:altpll_component                           ; altpll      ; work         ;
;          |pll_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10|pll:pll1|altpll:altpll_component|pll_altpll:auto_generated ; pll_altpll  ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |DE10|pll:pll1  ; ../ip/pll.vhd   ;
; N/A    ; Qsys         ; 18.0    ; N/A          ; N/A          ; |DE10|ADC:u0    ; ../ip/ADC.qsys  ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10|ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState                                                                                                            ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; Name                           ; currState.pauseStateNoAddrIncr ; currState.initCtrlRegState ; currState.pauseState ; currState.doneState ; currState.transState ; currState.waitState ; currState.resetState ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; currState.resetState           ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ;
; currState.waitState            ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 1                   ; 1                    ;
; currState.transState           ; 0                              ; 0                          ; 0                    ; 0                   ; 1                    ; 0                   ; 1                    ;
; currState.doneState            ; 0                              ; 0                          ; 0                    ; 1                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseState           ; 0                              ; 0                          ; 1                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.initCtrlRegState     ; 0                              ; 1                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseStateNoAddrIncr ; 1                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10|VGA:VGA_1|currentStateH                                                                                      ;
+-----------------------------+--------------------+----------------------------+----------------------+-----------------------------+
; Name                        ; currentStateH.DATA ; currentStateH.H_BACK_PORCH ; currentStateH.H_SYNC ; currentStateH.H_FRONT_PORCH ;
+-----------------------------+--------------------+----------------------------+----------------------+-----------------------------+
; currentStateH.H_FRONT_PORCH ; 0                  ; 0                          ; 0                    ; 0                           ;
; currentStateH.H_SYNC        ; 0                  ; 0                          ; 1                    ; 1                           ;
; currentStateH.H_BACK_PORCH  ; 0                  ; 1                          ; 0                    ; 1                           ;
; currentStateH.DATA          ; 1                  ; 0                          ; 0                    ; 1                           ;
+-----------------------------+--------------------+----------------------------+----------------------+-----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10|VGA:VGA_1|currentStateV                                                                                      ;
+-----------------------------+--------------------+----------------------------+----------------------+-----------------------------+
; Name                        ; currentStateV.DATA ; currentStateV.V_BACK_PORCH ; currentStateV.V_SYNC ; currentStateV.V_FRONT_PORCH ;
+-----------------------------+--------------------+----------------------------+----------------------+-----------------------------+
; currentStateV.V_FRONT_PORCH ; 0                  ; 0                          ; 0                    ; 0                           ;
; currentStateV.V_SYNC        ; 0                  ; 0                          ; 1                    ; 1                           ;
; currentStateV.V_BACK_PORCH  ; 0                  ; 1                          ; 0                    ; 1                           ;
; currentStateV.DATA          ; 1                  ; 0                          ; 0                    ; 1                           ;
+-----------------------------+--------------------+----------------------------+----------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+-----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal          ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------+------------------------+
; VGA:VGA_1|nextPixelCountV[31]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[15]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[16]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[17]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[18]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[19]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[20]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[21]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[22]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[23]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[24]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[25]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[26]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[27]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[28]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[29]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[30]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[13]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[14]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[11]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[12]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[8]                        ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[9]                        ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[10]                       ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[5]                        ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[6]                        ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[7]                        ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[4]                        ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[3]                        ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[2]                        ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[1]                        ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; VGA:VGA_1|nextPixelCountV[0]                        ; VGA:VGA_1|currentStateV.DATA ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                              ;                        ;
+-----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+---------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                     ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------+----------------------------------------+
; sevenSeg:ADCcount3|seg_out[7]                                                                     ; Stuck at VCC due to stuck port data_in ;
; sevenSeg:ADCcount2|seg_out[7]                                                                     ; Stuck at VCC due to stuck port data_in ;
; sevenSeg:ADCcount1|seg_out[7]                                                                     ; Stuck at VCC due to stuck port data_in ;
; sevenSeg:lives|seg_out[0]                                                                         ; Stuck at GND due to stuck port data_in ;
; sevenSeg:lives|seg_out[1]                                                                         ; Stuck at VCC due to stuck port data_in ;
; sevenSeg:lives|seg_out[2,3]                                                                       ; Stuck at GND due to stuck port data_in ;
; sevenSeg:lives|seg_out[4]                                                                         ; Stuck at VCC due to stuck port data_in ;
; sevenSeg:lives|seg_out[5,6]                                                                       ; Stuck at GND due to stuck port data_in ;
; sevenSeg:lives|seg_out[7]                                                                         ; Stuck at VCC due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[0]              ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]                    ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[0]                                                           ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[1]              ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]                    ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[1]                                                           ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[2]              ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]                    ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[2]                                                           ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[3]              ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]                    ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[3]                                                           ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[4]              ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]                    ; Stuck at GND due to stuck port data_in ;
; sevenSeg:ADCcount1|seg_out[0..5]                                                                  ; Stuck at GND due to stuck port data_in ;
; sevenSeg:ADCcount1|seg_out[6]                                                                     ; Stuck at VCC due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[4]                                                           ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[5]              ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]                    ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[5]                                                           ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[6]              ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]                    ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[6]                                                           ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[7]              ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]                    ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[7]                                                           ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[8]              ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]                    ; Stuck at GND due to stuck port data_in ;
; sevenSeg:ADCcount2|seg_out[0..5]                                                                  ; Stuck at GND due to stuck port data_in ;
; sevenSeg:ADCcount2|seg_out[6]                                                                     ; Stuck at VCC due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[8]                                                           ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[9]              ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]                    ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[9]                                                           ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[10]             ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]                   ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[10]                                                          ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]                   ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[11]                                                          ; Stuck at GND due to stuck port data_in ;
; sevenSeg:ADCcount3|seg_out[0..5]                                                                  ; Stuck at GND due to stuck port data_in ;
; sevenSeg:ADCcount3|seg_out[6]                                                                     ; Stuck at VCC due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0..2]                  ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1,2]                 ; Stuck at GND due to stuck port data_in ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2                    ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3                    ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~4                    ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|go                                                               ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                           ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0,1,3]            ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0..7]                  ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|pause_counter[0..12]           ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState           ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState            ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState           ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState            ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState           ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.initCtrlRegState     ; Lost fanout                            ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseStateNoAddrIncr ; Lost fanout                            ;
; Total Number of Removed Registers = 109                                                           ;                                        ;
+---------------------------------------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                          ;
+--------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                            ;
+--------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[0] ; Stuck at GND              ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[1],             ;
;                                                                                      ; due to stuck port data_in ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1],                   ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[1],                                                          ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[2],             ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2],                   ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[2],                                                          ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[3],             ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3],                   ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[3],                                                          ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[4],             ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4],                   ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[4],                                                          ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[5],             ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5],                   ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[5],                                                          ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[6],             ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6],                   ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[6],                                                          ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[7],             ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7],                   ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[7],                                                          ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[8],             ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8],                   ;
;                                                                                      ;                           ; sevenSeg:ADCcount2|seg_out[0], sevenSeg:ADCcount2|seg_out[1],                                     ;
;                                                                                      ;                           ; sevenSeg:ADCcount2|seg_out[2], sevenSeg:ADCcount2|seg_out[3],                                     ;
;                                                                                      ;                           ; sevenSeg:ADCcount2|seg_out[4], sevenSeg:ADCcount2|seg_out[5],                                     ;
;                                                                                      ;                           ; sevenSeg:ADCcount2|seg_out[6], ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[8],                           ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[9],             ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9],                   ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[9],                                                          ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[10],            ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10],                  ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[10],                                                         ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11],                  ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[11], sevenSeg:ADCcount3|seg_out[0],                          ;
;                                                                                      ;                           ; sevenSeg:ADCcount3|seg_out[1], sevenSeg:ADCcount3|seg_out[2],                                     ;
;                                                                                      ;                           ; sevenSeg:ADCcount3|seg_out[3], sevenSeg:ADCcount3|seg_out[4],                                     ;
;                                                                                      ;                           ; sevenSeg:ADCcount3|seg_out[5], sevenSeg:ADCcount3|seg_out[6],                                     ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk,                          ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3],               ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7],                    ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6],                    ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5],                    ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4],                    ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3],                    ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0],                    ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2       ; Lost Fanouts              ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0],               ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1],               ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2],                    ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1],                    ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState,          ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState,           ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState,           ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState,          ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.initCtrlRegState     ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; Stuck at GND              ; ADC:u0|ADC_adc_mega_0:adc_mega_0|CH0[0], sevenSeg:ADCcount1|seg_out[0],                           ;
;                                                                                      ; due to stuck port data_in ; sevenSeg:ADCcount1|seg_out[1], sevenSeg:ADCcount1|seg_out[2],                                     ;
;                                                                                      ;                           ; sevenSeg:ADCcount1|seg_out[3], sevenSeg:ADCcount1|seg_out[4],                                     ;
;                                                                                      ;                           ; sevenSeg:ADCcount1|seg_out[5], sevenSeg:ADCcount1|seg_out[6]                                      ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]        ; Stuck at GND              ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2],                  ;
;                                                                                      ; due to stuck port data_in ; ADC:u0|ADC_adc_mega_0:adc_mega_0|go,                                                              ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|pause_counter[12],             ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|pause_counter[11],             ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|pause_counter[3],              ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|pause_counter[2],              ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|pause_counter[0],              ;
;                                                                                      ;                           ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|pause_counter[1]               ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]        ; Stuck at GND              ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]                   ;
;                                                                                      ; due to stuck port data_in ;                                                                                                   ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3       ; Lost Fanouts              ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseStateNoAddrIncr ;
; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~4       ; Lost Fanouts              ; ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState           ;
+--------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1485  ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 95    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10|ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10|ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10|VGA:VGA_1|lineCount[5]                                                             ;
; 8:1                ; 21 bits   ; 105 LEs       ; 21 LEs               ; 84 LEs                 ; Yes        ; |DE10|VGA:VGA_1|pixelCount[19]                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10|VGA:VGA_1|VGA_R                                                                    ;
; 4:1                ; 82 bits   ; 164 LEs       ; 164 LEs              ; 0 LEs                  ; No         ; |DE10|Bricks:Bricks_1|Mux3                                                               ;
; 8:1                ; 82 bits   ; 410 LEs       ; 410 LEs              ; 0 LEs                  ; No         ; |DE10|Bricks:Bricks_1|Mux20                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; No         ; |DE10|VGA:VGA_1|Selector63                                                               ;
; 9:1                ; 11 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |DE10|Bricks:Bricks_1|Mux40                                                              ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; No         ; |DE10|VGA:VGA_1|Selector30                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: paddle:paddle_1 ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; paddleupdate   ; 25000000 ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:u0|ADC_adc_mega_0:adc_mega_0 ;
+----------------+---------------+----------------------------------------------+
; Parameter Name ; Value         ; Type                                         ;
+----------------+---------------+----------------------------------------------+
; tsclk          ; 4             ; Signed Integer                               ;
; numch          ; 0             ; Signed Integer                               ;
; board          ; DE10-Standard ; String                                       ;
; board_rev      ; Autodetect    ; String                                       ;
; max10pllmultby ; 1             ; Signed Integer                               ;
; max10plldivby  ; 1             ; Signed Integer                               ;
+----------------+---------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name        ; Value         ; Type                                                                    ;
+-----------------------+---------------+-------------------------------------------------------------------------+
; T_SCLK                ; 4             ; Signed Integer                                                          ;
; NUM_CH                ; 0             ; Signed Integer                                                          ;
; BOARD                 ; DE10-Standard ; String                                                                  ;
; BOARD_REV             ; Autodetect    ; String                                                                  ;
; MAX10_PLL_MULTIPLY_BY ; 1             ; Signed Integer                                                          ;
; MAX10_PLL_DIVIDE_BY   ; 10            ; Signed Integer                                                          ;
+-----------------------+---------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:u0"                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ch1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ch2      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ch3      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ch4      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ch5      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ch6      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ch7      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; adc_sclk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; adc_cs_n ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; adc_dout ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adc_din  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "sevenSeg:ADCcount3" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; dec  ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "sevenSeg:ADCcount2" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; dec  ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "sevenSeg:ADCcount1" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; dec  ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+---------------------------------------------+
; Port Connectivity Checks: "sevenSeg:lives"  ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; num_in[3] ; Input ; Info     ; Stuck at GND ;
; num_in[2] ; Input ; Info     ; Stuck at VCC ;
; num_in[1] ; Input ; Info     ; Stuck at GND ;
; num_in[0] ; Input ; Info     ; Stuck at VCC ;
; dec       ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Status:Status_1"   ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; ball_status ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 65                          ;
; cycloneiii_ff         ; 1485                        ;
;     ENA               ; 63                          ;
;     ENA SCLR          ; 32                          ;
;     plain             ; 1390                        ;
; cycloneiii_lcell_comb ; 2991                        ;
;     arith             ; 191                         ;
;         2 data inputs ; 184                         ;
;         3 data inputs ; 7                           ;
;     normal            ; 2800                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 1206                        ;
;         4 data inputs ; 1527                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 15.50                       ;
; Average LUT depth     ; 8.52                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 29 10:47:20 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10 -c DE10
Info (20030): Parallel compilation is enabled and will use 3 of the 3 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/nathan/desktop/brickbreaker/brickbreaker/ip/adc/synthesis/adc.vhd
    Info (12022): Found design unit 1: ADC-rtl File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/ADC/synthesis/ADC.vhd Line: 28
    Info (12023): Found entity 1: ADC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/ADC/synthesis/ADC.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/nathan/desktop/brickbreaker/brickbreaker/ip/adc/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/nathan/desktop/brickbreaker/brickbreaker/ip/adc/synthesis/submodules/adc_adc_mega_0.v
    Info (12023): Found entity 1: ADC_adc_mega_0 File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/ADC/synthesis/submodules/ADC_adc_mega_0.v Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/nathan/desktop/brickbreaker/brickbreaker/source/sevenseg.vhd
    Info (12022): Found design unit 1: sevenSeg-RTL File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/sevenSeg.vhd Line: 34
    Info (12023): Found entity 1: sevenSeg File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/sevenSeg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/nathan/desktop/brickbreaker/brickbreaker/source/paddle.vhd
    Info (12022): Found design unit 1: paddle-RTL File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/paddle.vhd Line: 23
    Info (12023): Found entity 1: paddle File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/paddle.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/nathan/desktop/brickbreaker/brickbreaker/source/bricks.vhd
    Info (12022): Found design unit 1: Bricks-rtl File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/Bricks.vhd Line: 19
    Info (12023): Found entity 1: Bricks File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/Bricks.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/nathan/desktop/brickbreaker/brickbreaker/source/status.vhd
    Info (12022): Found design unit 1: Status-rtl File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/Status.vhd Line: 19
    Info (12023): Found entity 1: Status File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/Status.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/nathan/desktop/brickbreaker/brickbreaker/source/vga.vhd
    Info (12022): Found design unit 1: VGA-rtl File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 25
    Info (12023): Found entity 1: VGA File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/nathan/desktop/brickbreaker/brickbreaker/source/de10.vhd
    Info (12022): Found design unit 1: DE10-rtl File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 28
    Info (12023): Found entity 1: DE10 File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/nathan/desktop/brickbreaker/brickbreaker/ip/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/pll.vhd Line: 51
    Info (12023): Found entity 1: pll File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/pll.vhd Line: 42
Info (12127): Elaborating entity "DE10" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at DE10.vhd(119): used explicit default value for signal "ball_status" because signal was never assigned a value File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 119
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll1" File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 126
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll1|altpll:altpll_component" File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/pll.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "pll:pll1|altpll:altpll_component" File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/pll.vhd Line: 133
Info (12133): Instantiated megafunction "pll:pll1|altpll:altpll_component" with the following parameter: File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/pll.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/quartus/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll1|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:VGA_1" File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 132
Warning (10631): VHDL Process Statement warning at vga.vhd(129): inferring latch(es) for signal or variable "nextPixelCountV", which holds its previous value in one or more paths through the process File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[0]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[1]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[2]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[3]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[4]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[5]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[6]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[7]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[8]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[9]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[10]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[11]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[12]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[13]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[14]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[15]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[16]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[17]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[18]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[19]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[20]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[21]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[22]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[23]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[24]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[25]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[26]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[27]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[28]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[29]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[30]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (10041): Inferred latch for "nextPixelCountV[31]" at vga.vhd(129) File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/vga.vhd Line: 129
Info (12128): Elaborating entity "Status" for hierarchy "Status:Status_1" File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 146
Info (12128): Elaborating entity "sevenSeg" for hierarchy "sevenSeg:lives" File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 154
Info (12128): Elaborating entity "paddle" for hierarchy "paddle:paddle_1" File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 162
Warning (10540): VHDL Signal Declaration warning at paddle.vhd(25): used explicit default value for signal "PC" because signal was never assigned a value File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/paddle.vhd Line: 25
Warning (10492): VHDL Process Statement warning at paddle.vhd(42): signal "PL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/paddle.vhd Line: 42
Warning (10492): VHDL Process Statement warning at paddle.vhd(42): signal "PR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/paddle.vhd Line: 42
Info (12128): Elaborating entity "ADC" for hierarchy "ADC:u0" File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 200
Info (12128): Elaborating entity "ADC_adc_mega_0" for hierarchy "ADC:u0|ADC_adc_mega_0:adc_mega_0" File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/ADC/synthesis/ADC.vhd Line: 58
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "ADC:u0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL" File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/ip/ADC/synthesis/submodules/ADC_adc_mega_0.v Line: 58
Info (12128): Elaborating entity "Bricks" for hierarchy "Bricks:Bricks_1" File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 223
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 16
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 16
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 16
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 16
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 16
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 16
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 16
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 16
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 17
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 17
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 17
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 17
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 17
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 17
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 17
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 17
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 18
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 18
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 18
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 18
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 18
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 18
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 18
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 18
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 19
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 19
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 19
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 19
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 19
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 19
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 19
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 19
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 20
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 20
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 20
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 20
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 20
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 20
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 20
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 20
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 21
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 21
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 21
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 21
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 21
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 21
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 21
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (17049): 37 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 10
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Nathan/Desktop/BrickBreaker/BrickBreaker/source/DE10.vhd Line: 10
Info (21057): Implemented 3109 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 3043 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4827 megabytes
    Info: Processing ended: Thu Nov 29 10:47:41 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:33


