EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr USLetter 11000 8500
encoding utf-8
Sheet 1 12
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3250 3350 1000 500 
U 5EFEE84F
F0 "FPGA_IO" 50
F1 "FPGA_IO.sch" 50
$EndSheet
Wire Notes Line
	3150 2950 3150 5500
Wire Notes Line
	4350 5500 4350 2950
$Sheet
S 6850 3350 1000 500 
U 5F7F68FE
F0 "Power" 50
F1 "Power.sch" 50
$EndSheet
$Sheet
S 4450 3350 1000 500 
U 5F892E2D
F0 "Memory_SDRAM" 50
F1 "Memory_SDRAM.sch" 50
$EndSheet
$Sheet
S 4450 4100 1000 500 
U 5F8CA8A2
F0 "Memory_Flash" 50
F1 "Memory_Flash.sch" 50
$EndSheet
$Sheet
S 4450 4850 1000 500 
U 5F8F01DB
F0 "Memory_SD" 50
F1 "Memory_SD.sch" 50
$EndSheet
Wire Notes Line
	5550 5500 5550 2950
$Sheet
S 5650 4850 1000 500 
U 5F8FED6E
F0 "Interface_Prog" 50
F1 "Interface_Prog.sch" 50
$EndSheet
$Sheet
S 5650 4100 1000 500 
U 5F302051
F0 "Interface_USB" 50
F1 "Interface_USB.sch" 50
$EndSheet
$Sheet
S 5650 3350 1000 500 
U 5F133F50
F0 "Interface_N64" 50
F1 "Interface_N64.sch" 50
$EndSheet
Wire Notes Line
	6750 5500 6750 2950
Wire Notes Line
	6750 4750 7950 4750
Wire Notes Line
	7950 4750 7950 2950
Wire Notes Line
	3150 5500 6750 5500
Text Notes 4450 3150 0    100  ~ 0
Memory
Text Notes 5650 3150 0    100  ~ 0
Interface
Text Notes 6850 3150 0    100  ~ 0
Misc
$Sheet
S 3250 4100 1000 500 
U 5F35C9AC
F0 "FPGA_Power" 50
F1 "FPGA_Power.sch" 50
$EndSheet
$Sheet
S 3250 4850 1000 500 
U 5F5B53E5
F0 "FPGA_Config" 50
F1 "FPGA_Config.sch" 50
$EndSheet
Text Notes 3250 3150 0    100  ~ 0
FPGA
Wire Notes Line
	3150 2950 7950 2950
$Sheet
S 6850 4100 1000 500 
U 5F90C399
F0 "Display" 50
F1 "Display.sch" 50
$EndSheet
$EndSCHEMATC
