Microchip MPLAB XC8 Compiler V1.33 ()

Linker command line:

--edf=C:\Program Files (x86)\Microchip\xc8\v1.33\dat\en_msgs.txt -cs \
  -h+dist/default/production\uart_TxString.production.sym \
  --cmf=dist/default/production\uart_TxString.production.cmf -z -Q16F877A \
  -oC:\Users\bagwan\AppData\Local\Temp\s14o.6 \
  -Mdist/default/production/uart_TxString.production.map -E1 -ver=XC8 \
  -ASTACK=0110h-016fh -pstack=STACK -ACONST=00h-0FFhx32 -ACODE=00h-07FFhx4 \
  -ASTRCODE=00h-01FFFh -AENTRY=00h-0FFhx32 -ASTRING=00h-0FFhx32 \
  -ACOMMON=070h-07Fh -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh \
  -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -preset_vec=00h,intentry,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=CODE -ACONFIG=02007h-02007h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-0FFh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k C:\Users\bagwan\AppData\Local\Temp\s14o.obj \
  dist/default/production\uart_TxString.production.obj 

Object code version is 3.11

Machine type is 16F877A



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\bagwan\AppData\Local\Temp\s14o.obj
                end_init                              0        0        3        0       0
                config                             2007     2007        1     400E       0
dist/default/production\uart_TxString.production.obj
                cinit                               7F0      7F0       10      FE0       0
                text5                               792      792       5E      F24       0
                text4                               73A      73A       58      E74       0
                text3                               6CA      6CA       16      D94       0
                text2                               6A2      6A2        9      D44       0
                text1                               6E0      6E0       23      DC0       0
                maintext                            703      703       37      E06       0
                cstackBANK0                          20       20       20       20       1
                cstackCOMMON                         70       70        E       70       1
                inittext                            6B9      6B9       11      D72       0
                dataBANK0                            40       40        E       20       1
                strings                               3        3       2D        6       0
                idataBANK0                          6AB      6AB        E      D56       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CONST          

        CLASS   CODE           
                end_init                              0        0        3         0
                cinit                               7F0      7F0       10         0
                text5                               792      792       5E         0
                text4                               73A      73A       58         0
                text3                               6CA      6CA       16         0
                text2                               6A2      6A2        9         0
                text1                               6E0      6E0       23         0
                maintext                            703      703       37         0
                inittext                            6B9      6B9       11         0
                idataBANK0                          6AB      6AB        E         0

        CLASS   STRCODE        

        CLASS   ENTRY          

        CLASS   STRING         
                strings                               3        3       2D         0

        CLASS   COMMON         
                cstackCOMMON                         70       70        E         1

        CLASS   BANK0          
                cstackBANK0                          20       20       20         1
                dataBANK0                            40       40        E         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         0

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                strings                        000003  00002D  000030         6       0  STRING      2
                cstackBANK0                    000020  00002E  00004E        20       1  BANK0       1
                cstackCOMMON                   000070  00000E  00007E        70       1  COMMON      1
                text2                          0006A2  000009  0006AB       D44       0  CODE        2
                idataBANK0                     0006AB  00000E  0006B9       D56       0  CODE        2
                inittext                       0006B9  000011  0006CA       D72       0  CODE        2
                text3                          0006CA  000016  0006E0       D94       0  CODE        2
                text1                          0006E0  000023  000703       DC0       0  CODE        2
                maintext                       000703  000037  00073A       E06       0  CODE        2
                text4                          00073A  000058  000792       E74       0  CODE        2
                text5                          000792  00005E  0007F0       F24       0  CODE        2
                cinit                          0007F0  000010  000800       FE0       0  CODE        2
                config                         002007  000001  002008      400E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            004E-006F             22           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0030-06A1            672           2
                         0800-1FFF            800
        CONST            0030-06A1            100           2
                         0800-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0030-06A1            100           2
                         0800-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              004E-006F             22           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0030-06A1            672           2
                         0800-1FFF           1800
        STRING           0030-06A1            100           2
                         0800-1FFF            100

                                  Symbol Table

?___lldiv                          cstackCOMMON 0070
UART_Init@var_baudRate_u32         cstackBANK0  002A
UART_SetBaudRate@RegValue          cstackBANK0  0029
UART_SetBaudRate@var_baudRate_u32  cstackBANK0  0020
UART_TxChar@var_uartData_u8        cstackCOMMON 0070
UART_TxString@ptr_stringPointer_u8 cstackCOMMON 0071
_RCIF                              (abs)        0065
_RCREG                             (abs)        001A
_RCSTA                             (abs)        0018
_SPBRG                             (abs)        0099
_TRISC                             (abs)        0087
_TXIF                              (abs)        0064
_TXREG                             (abs)        0019
_TXSTA                             (abs)        0098
_UART_Init                         text3        06CA
_UART_SetBaudRate                  text4        073A
_UART_TxChar                       text2        06A2
_UART_TxString                     text1        06E0
__CFG_BOREN$OFF                    (abs)        0000
__CFG_CP$OFF                       (abs)        0000
__CFG_CPD$OFF                      (abs)        0000
__CFG_FOSC$HS                      (abs)        0000
__CFG_LVP$ON                       (abs)        0000
__CFG_PWRTE$OFF                    (abs)        0000
__CFG_WDTE$OFF                     (abs)        0000
__CFG_WRT$OFF                      (abs)        0000
__Habs1                            abs1         0000
__Hbank0                           bank0        0000
__Hbank1                           bank1        0000
__Hbank2                           bank2        0000
__Hbank3                           bank3        0000
__Hcinit                           cinit        0800
__Hclrtext                         clrtext      0000
__Hcode                            code         0000
__Hcommon                          common       0000
__Hconfig                          config       2008
__HcstackBANK0                     cstackBANK0  0000
__HcstackCOMMON                    cstackCOMMON 0000
__HdataBANK0                       dataBANK0    0000
__Heeprom_data                     eeprom_data  0000
__Hend_init                        end_init     0003
__Hfunctab                         functab      0000
__HidataBANK0                      idataBANK0   0000
__Hidloc                           idloc        0000
__Hinit                            init         0000
__Hinittext                        inittext     0000
__Hintentry                        intentry     0000
__Hmaintext                        maintext     0000
__Hpowerup                         powerup      0000
__Hram                             ram          0000
__Hreset_vec                       reset_vec    0000
__Hsfr0                            sfr0         0000
__Hsfr1                            sfr1         0000
__Hsfr2                            sfr2         0000
__Hsfr3                            sfr3         0000
__Hspace_0                         (abs)        2008
__Hspace_1                         (abs)        007E
__Hspace_2                         (abs)        0000
__Hspace_3                         (abs)        0000
__Hstack                           stack        0000
__Hstrings                         strings      0000
__Htext                            text         0000
__Labs1                            abs1         0000
__Lbank0                           bank0        0000
__Lbank1                           bank1        0000
__Lbank2                           bank2        0000
__Lbank3                           bank3        0000
__Lcinit                           cinit        07F0
__Lclrtext                         clrtext      0000
__Lcode                            code         0000
__Lcommon                          common       0000
__Lconfig                          config       2007
__LcstackBANK0                     cstackBANK0  0000
__LcstackCOMMON                    cstackCOMMON 0000
__LdataBANK0                       dataBANK0    0000
__Leeprom_data                     eeprom_data  0000
__Lend_init                        end_init     0000
__Lfunctab                         functab      0000
__LidataBANK0                      idataBANK0   0000
__Lidloc                           idloc        0000
__Linit                            init         0000
__Linittext                        inittext     0000
__Lintentry                        intentry     0000
__Lmaintext                        maintext     0000
__Lpowerup                         powerup      0000
__Lram                             ram          0000
__Lreset_vec                       reset_vec    0000
__Lsfr0                            sfr0         0000
__Lsfr1                            sfr1         0000
__Lsfr2                            sfr2         0000
__Lsfr3                            sfr3         0000
__Lspace_0                         (abs)        0000
__Lspace_1                         (abs)        0000
__Lspace_2                         (abs)        0000
__Lspace_3                         (abs)        0000
__Lstack                           stack        0000
__Lstrings                         strings      0000
__Ltext                            text         0000
__S0                               (abs)        2008
__S1                               (abs)        007E
__S2                               (abs)        0000
__S3                               (abs)        0000
___int_sp                          stack        0000
___latbits                         (abs)        0002
___lldiv                           text5        0792
___lldiv@counter                   cstackCOMMON 007D
___lldiv@dividend                  cstackCOMMON 0074
___lldiv@divisor                   cstackCOMMON 0070
___lldiv@quotient                  cstackCOMMON 0079
___sp                              stack        0000
__end_of_UART_Init                 text3        06E0
__end_of_UART_SetBaudRate          text4        0792
__end_of_UART_TxChar               text2        06AB
__end_of_UART_TxString             text1        0703
__end_of___lldiv                   text5        07F0
__end_of__initialization           cinit        07FC
__end_of__stringdata               strings      0030
__end_of__stringtab                strings      0013
__end_of_main                      maintext     073A
__initialization                   cinit        07F0
__pcstackBANK0                     cstackBANK0  0020
__pcstackCOMMON                    cstackCOMMON 0070
__pdataBANK0                       dataBANK0    0040
__pidataBANK0                      idataBANK0   06AB
__pmaintext                        maintext     0703
__pstrings                         strings      0003
__ptext1                           text1        06E0
__ptext2                           text2        06A2
__ptext3                           text3        06CA
__ptext4                           text4        073A
__ptext5                           text5        0792
__size_of_UART_Init                (abs)        0000
__size_of_UART_SetBaudRate         (abs)        0000
__size_of_UART_TxChar              (abs)        0000
__size_of_UART_TxString            (abs)        0000
__size_of___lldiv                  (abs)        0000
__size_of_main                     (abs)        0000
__stringbase                       strings      0012
__stringdata                       strings      0013
__stringtab                        strings      0003
_main                              maintext     0703
btemp                              (abs)        007E
end_of_initialization              cinit        07FC
init_fetch0                        inittext     06B9
init_ram0                          inittext     06BD
intlevel0                          functab      0000
intlevel1                          functab      0000
intlevel2                          functab      0000
intlevel3                          functab      0000
intlevel4                          functab      0000
intlevel5                          functab      0000
ltemp                              (abs)        007E
ltemp0                             (abs)        007E
ltemp1                             (abs)        0082
ltemp2                             (abs)        0086
ltemp3                             (abs)        0080
main@F1099                         dataBANK0    0040
main@msg                           cstackBANK0  0032
reset_vec                          reset_vec    0000
stackhi                            (abs)        0000
stacklo                            (abs)        0000
start                              init         0000
start_initialization               cinit        07F0
ttemp                              (abs)        007E
ttemp0                             (abs)        007E
ttemp1                             (abs)        0081
ttemp2                             (abs)        0084
ttemp3                             (abs)        0087
ttemp4                             (abs)        007F
wtemp                              (abs)        007E
wtemp0                             (abs)        007E
wtemp1                             (abs)        0080
wtemp2                             (abs)        0082
wtemp3                             (abs)        0084
wtemp4                             (abs)        0086
wtemp5                             (abs)        0088
wtemp6                             (abs)        007F


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 13 in file "tx_string.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
  msg            14   18[BANK0 ] unsigned char [14]
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, btemp+1, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0      14       0       0       0
      Temps:          0       4       0       0       0
      Totals:         0      18       0       0       0
Total ram usage:       18 bytes
 Hardware stack levels required when called:    3
 This function calls:
		_UART_Init
		_UART_TxString
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _UART_TxString *****************
 Defined at:
		line 162 in file "uart.c"
 Parameters:    Size  Location     Type
  ptr_stringPo    2    1[COMMON] PTR unsigned char 
		 -> STR_1(29), main@msg(14), 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, btemp+1, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         2       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		_UART_TxChar
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _UART_TxChar *****************
 Defined at:
		line 138 in file "uart.c"
 Parameters:    Size  Location     Type
  var_uartData    1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  var_uartData    1    0[COMMON] unsigned char 
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         1       0       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_UART_TxString
 This function uses a non-reentrant model


 *************** function _UART_Init *****************
 Defined at:
		line 59 in file "uart.c"
 Parameters:    Size  Location     Type
  var_baudRate    4   10[BANK0 ] unsigned long 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       4       0       0       0
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_UART_SetBaudRate
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _UART_SetBaudRate *****************
 Defined at:
		line 84 in file "uart.c"
 Parameters:    Size  Location     Type
  var_baudRate    4    0[BANK0 ] unsigned long 
 Auto vars:     Size  Location     Type
  RegValue        1    9[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         0       1       0       0       0
      Temps:          0       5       0       0       0
      Totals:         0      10       0       0       0
Total ram usage:       10 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		___lldiv
 This function is called by:
		_UART_Init
 This function uses a non-reentrant model


 *************** function ___lldiv *****************
 Defined at:
		line 6 in file "C:\Program Files (x86)\Microchip\xc8\v1.33\sources\common\lldiv.c"
 Parameters:    Size  Location     Type
  divisor         4    0[COMMON] unsigned long 
  dividend        4    4[COMMON] unsigned long 
 Auto vars:     Size  Location     Type
  quotient        4    9[COMMON] unsigned long 
  counter         1   13[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  4    0[COMMON] unsigned long 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         8       0       0       0       0
      Locals:         5       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:        14       0       0       0       0
Total ram usage:       14 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_UART_SetBaudRate
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
tx_string.c
		_main          		CODE           	0703	0000	55

tx_string.c estimated size: 55

uart.c
		_UART_TxString 		CODE           	06E0	0000	35
		_UART_Init     		CODE           	06CA	0000	22
		_UART_SetBaudRa		CODE           	073A	0000	88
		_UART_TxChar   		CODE           	06A2	0000	9

uart.c estimated size: 154

C:\Program Files (x86)\Microchip\xc8\v1.33\sources\common\lldiv.c
		___lldiv       		CODE           	0792	0000	94

C:\Program Files (x86)\Microchip\xc8\v1.33\sources\common\lldiv.c estimated size: 94

shared
		__stringtab    		STRING         	0003	0000	16
		__stringdata   		STRING         	0013	0000	29
		__initializatio		CODE           	07F0	0000	12

shared estimated size: 57

