{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715889260157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715889260163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 13:54:20 2024 " "Processing started: Thu May 16 13:54:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715889260163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889260163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_2BITS -c ALU_2BITS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_2BITS -c ALU_2BITS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889260163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715889260377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715889260377 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../CPU/ARITH/HA/HA.vhd " "Can't analyze file -- file ../../CPU/ARITH/HA/HA.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1715889264941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ricar/desktop/te2003b/processor/bit_slice/bit_slice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ricar/desktop/te2003b/processor/bit_slice/bit_slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIT_SLICE-arc " "Found design unit 1: BIT_SLICE-arc" {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889265130 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIT_SLICE " "Found entity 1: BIT_SLICE" {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889265130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889265130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_2BITS-arc " "Found design unit 1: ALU_2BITS-arc" {  } { { "ALU_2BITS.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/ALU_2BITS/ALU_2BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889265130 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_2BITS " "Found entity 1: ALU_2BITS" {  } { { "ALU_2BITS.vhd" "" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/ALU_2BITS/ALU_2BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889265130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889265130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_2BITS " "Elaborating entity \"ALU_2BITS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715889265177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIT_SLICE BIT_SLICE:I1 " "Elaborating entity \"BIT_SLICE\" for hierarchy \"BIT_SLICE:I1\"" {  } { { "ALU_2BITS.vhd" "I1" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/ALU_2BITS/ALU_2BITS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715889265193 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I0 HA " "Node instance \"I0\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "I0" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 24 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1715889265209 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I1 HA " "Node instance \"I1\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "I1" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1715889265209 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I0 HA " "Node instance \"I0\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "I0" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 24 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1715889265209 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I1 HA " "Node instance \"I1\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../BIT_SLICE/BIT_SLICE.vhd" "I1" { Text "C:/Users/ricar/Desktop/TE2003B/PROCESSOR/BIT_SLICE/BIT_SLICE.vhd" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1715889265209 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715889265256 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 16 13:54:25 2024 " "Processing ended: Thu May 16 13:54:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715889265256 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715889265256 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715889265256 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889265256 ""}
