Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr 23 18:37:33 2023
| Host         : BTABONE-MATH1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BlinkLEDs_timing_summary_routed.rpt -pb BlinkLEDs_timing_summary_routed.pb -rpx BlinkLEDs_timing_summary_routed.rpx -warn_on_violation
| Design       : BlinkLEDs
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.194        0.000                      0                   54        0.252        0.000                      0                   54        9.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
CLOCK_IN  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_IN            4.194        0.000                      0                   54        0.252        0.000                      0                   54        9.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLOCK_IN                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_IN
  To Clock:  CLOCK_IN

Setup :            0  Failing Endpoints,  Worst Slack        4.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 blinkcount_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_LOW
                            (output port clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (CLOCK_IN rise@20.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 3.056ns (59.434%)  route 2.086ns (40.566%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -4.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.910    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.622     4.628    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  blinkcount_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.456     5.084 r  blinkcount_reg[24]/Q
                         net (fo=3, routed)           2.086     7.170    OUT_LOW_OBUF
    N3                   OBUF (Prop_obuf_I_O)         2.600     9.770 r  OUT_LOW_OBUF_inst/O
                         net (fo=0)                   0.000     9.770    OUT_LOW
    N3                                                                r  OUT_LOW (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -6.000    13.965    
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 blinkcount_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_HIGH
                            (output port clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (CLOCK_IN rise@20.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 3.070ns (66.631%)  route 1.538ns (33.369%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -4.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.910    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.622     4.628    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  blinkcount_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.456     5.084 r  blinkcount_reg[25]/Q
                         net (fo=2, routed)           1.538     6.622    OUT_HIGH_OBUF
    L1                   OBUF (Prop_obuf_I_O)         2.614     9.236 r  OUT_HIGH_OBUF_inst/O
                         net (fo=0)                   0.000     9.236    OUT_HIGH
    L1                                                                r  OUT_HIGH (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -6.000    13.965    
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 RESET
                            (input port clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK_IN rise@20.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.926ns (13.467%)  route 5.952ns (86.533%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            9.000ns
  Clock Path Skew:        4.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 24.268 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.000     9.000    
    U18                                               0.000     9.000 r  RESET (IN)
                         net (fo=0)                   0.000     9.000    RESET
    U18                  IBUF (Prop_ibuf_I_O)         0.926     9.926 r  RESET_IBUF_inst/O
                         net (fo=26, routed)          5.952    15.878    RESET_IBUF
    SLICE_X65Y87         FDRE                                         r  blinkcount_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.810    20.810 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.672    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.763 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505    24.268    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  blinkcount_reg[24]/C
                         clock pessimism              0.000    24.268    
                         clock uncertainty           -0.035    24.232    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429    23.803    blinkcount_reg[24]
  -------------------------------------------------------------------
                         required time                         23.803    
                         arrival time                         -15.878    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 RESET
                            (input port clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK_IN rise@20.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.926ns (13.467%)  route 5.952ns (86.533%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            9.000ns
  Clock Path Skew:        4.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 24.268 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.000     9.000    
    U18                                               0.000     9.000 r  RESET (IN)
                         net (fo=0)                   0.000     9.000    RESET
    U18                  IBUF (Prop_ibuf_I_O)         0.926     9.926 r  RESET_IBUF_inst/O
                         net (fo=26, routed)          5.952    15.878    RESET_IBUF
    SLICE_X65Y87         FDRE                                         r  blinkcount_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.810    20.810 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.672    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.763 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505    24.268    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  blinkcount_reg[25]/C
                         clock pessimism              0.000    24.268    
                         clock uncertainty           -0.035    24.232    
    SLICE_X65Y87         FDRE (Setup_fdre_C_R)       -0.429    23.803    blinkcount_reg[25]
  -------------------------------------------------------------------
                         required time                         23.803    
                         arrival time                         -15.878    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 RESET
                            (input port clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK_IN rise@20.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 0.926ns (13.744%)  route 5.813ns (86.256%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            9.000ns
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 24.267 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.000     9.000    
    U18                                               0.000     9.000 r  RESET (IN)
                         net (fo=0)                   0.000     9.000    RESET
    U18                  IBUF (Prop_ibuf_I_O)         0.926     9.926 r  RESET_IBUF_inst/O
                         net (fo=26, routed)          5.813    15.740    RESET_IBUF
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.810    20.810 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.672    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.763 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    24.267    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[20]/C
                         clock pessimism              0.000    24.267    
                         clock uncertainty           -0.035    24.231    
    SLICE_X65Y86         FDRE (Setup_fdre_C_R)       -0.429    23.802    blinkcount_reg[20]
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                         -15.740    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 RESET
                            (input port clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK_IN rise@20.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 0.926ns (13.744%)  route 5.813ns (86.256%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            9.000ns
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 24.267 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.000     9.000    
    U18                                               0.000     9.000 r  RESET (IN)
                         net (fo=0)                   0.000     9.000    RESET
    U18                  IBUF (Prop_ibuf_I_O)         0.926     9.926 r  RESET_IBUF_inst/O
                         net (fo=26, routed)          5.813    15.740    RESET_IBUF
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.810    20.810 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.672    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.763 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    24.267    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[21]/C
                         clock pessimism              0.000    24.267    
                         clock uncertainty           -0.035    24.231    
    SLICE_X65Y86         FDRE (Setup_fdre_C_R)       -0.429    23.802    blinkcount_reg[21]
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                         -15.740    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 RESET
                            (input port clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK_IN rise@20.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 0.926ns (13.744%)  route 5.813ns (86.256%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            9.000ns
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 24.267 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.000     9.000    
    U18                                               0.000     9.000 r  RESET (IN)
                         net (fo=0)                   0.000     9.000    RESET
    U18                  IBUF (Prop_ibuf_I_O)         0.926     9.926 r  RESET_IBUF_inst/O
                         net (fo=26, routed)          5.813    15.740    RESET_IBUF
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.810    20.810 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.672    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.763 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    24.267    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[22]/C
                         clock pessimism              0.000    24.267    
                         clock uncertainty           -0.035    24.231    
    SLICE_X65Y86         FDRE (Setup_fdre_C_R)       -0.429    23.802    blinkcount_reg[22]
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                         -15.740    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 RESET
                            (input port clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK_IN rise@20.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 0.926ns (13.744%)  route 5.813ns (86.256%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            9.000ns
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 24.267 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.000     9.000    
    U18                                               0.000     9.000 r  RESET (IN)
                         net (fo=0)                   0.000     9.000    RESET
    U18                  IBUF (Prop_ibuf_I_O)         0.926     9.926 r  RESET_IBUF_inst/O
                         net (fo=26, routed)          5.813    15.740    RESET_IBUF
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.810    20.810 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.672    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.763 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    24.267    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[23]/C
                         clock pessimism              0.000    24.267    
                         clock uncertainty           -0.035    24.231    
    SLICE_X65Y86         FDRE (Setup_fdre_C_R)       -0.429    23.802    blinkcount_reg[23]
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                         -15.740    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.211ns  (required time - arrival time)
  Source:                 RESET
                            (input port clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK_IN rise@20.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.926ns (14.053%)  route 5.665ns (85.947%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            9.000ns
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 24.267 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.000     9.000    
    U18                                               0.000     9.000 r  RESET (IN)
                         net (fo=0)                   0.000     9.000    RESET
    U18                  IBUF (Prop_ibuf_I_O)         0.926     9.926 r  RESET_IBUF_inst/O
                         net (fo=26, routed)          5.665    15.591    RESET_IBUF
    SLICE_X65Y85         FDRE                                         r  blinkcount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.810    20.810 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.672    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.763 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    24.267    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  blinkcount_reg[16]/C
                         clock pessimism              0.000    24.267    
                         clock uncertainty           -0.035    24.231    
    SLICE_X65Y85         FDRE (Setup_fdre_C_R)       -0.429    23.802    blinkcount_reg[16]
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                         -15.591    
  -------------------------------------------------------------------
                         slack                                  8.211    

Slack (MET) :             8.211ns  (required time - arrival time)
  Source:                 RESET
                            (input port clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLOCK_IN rise@20.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.926ns (14.053%)  route 5.665ns (85.947%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            9.000ns
  Clock Path Skew:        4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 24.267 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.000     9.000    
    U18                                               0.000     9.000 r  RESET (IN)
                         net (fo=0)                   0.000     9.000    RESET
    U18                  IBUF (Prop_ibuf_I_O)         0.926     9.926 r  RESET_IBUF_inst/O
                         net (fo=26, routed)          5.665    15.591    RESET_IBUF
    SLICE_X65Y85         FDRE                                         r  blinkcount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.810    20.810 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.672    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.763 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    24.267    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  blinkcount_reg[17]/C
                         clock pessimism              0.000    24.267    
                         clock uncertainty           -0.035    24.231    
    SLICE_X65Y85         FDRE (Setup_fdre_C_R)       -0.429    23.802    blinkcount_reg[17]
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                         -15.591    
  -------------------------------------------------------------------
                         slack                                  8.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 blinkcount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK_IN rise@0.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.804    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.418    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  blinkcount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  blinkcount_reg[19]/Q
                         net (fo=1, routed)           0.108     1.667    blinkcount_reg_n_0_[19]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.775 r  blinkcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.775    blinkcount_reg[16]_i_1_n_4
    SLICE_X65Y85         FDRE                                         r  blinkcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.046    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.933    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  blinkcount_reg[19]/C
                         clock pessimism             -0.515     1.418    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.105     1.523    blinkcount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 blinkcount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK_IN rise@0.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.804    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.418    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  blinkcount_reg[23]/Q
                         net (fo=1, routed)           0.108     1.667    blinkcount_reg_n_0_[23]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.775 r  blinkcount_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.775    blinkcount_reg[20]_i_1_n_4
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.046    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.933    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[23]/C
                         clock pessimism             -0.515     1.418    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105     1.523    blinkcount_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 blinkcount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK_IN rise@0.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.804    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.418    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  blinkcount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  blinkcount_reg[15]/Q
                         net (fo=1, routed)           0.108     1.667    blinkcount_reg_n_0_[15]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.775 r  blinkcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.775    blinkcount_reg[12]_i_1_n_4
    SLICE_X65Y84         FDRE                                         r  blinkcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.046    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.932    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  blinkcount_reg[15]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105     1.523    blinkcount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 blinkcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK_IN rise@0.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.804    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.416    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  blinkcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  blinkcount_reg[7]/Q
                         net (fo=1, routed)           0.108     1.665    blinkcount_reg_n_0_[7]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.773 r  blinkcount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.773    blinkcount_reg[4]_i_1_n_4
    SLICE_X65Y82         FDRE                                         r  blinkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.046    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.930    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  blinkcount_reg[7]/C
                         clock pessimism             -0.514     1.416    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105     1.521    blinkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 blinkcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK_IN rise@0.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.804    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.415    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  blinkcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  blinkcount_reg[3]/Q
                         net (fo=1, routed)           0.108     1.664    blinkcount_reg_n_0_[3]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.772 r  blinkcount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.772    blinkcount_reg[0]_i_1_n_4
    SLICE_X65Y81         FDRE                                         r  blinkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.046    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.929    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  blinkcount_reg[3]/C
                         clock pessimism             -0.514     1.415    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105     1.520    blinkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 blinkcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK_IN rise@0.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.804    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.417    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  blinkcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  blinkcount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.666    blinkcount_reg_n_0_[11]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.774 r  blinkcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.774    blinkcount_reg[8]_i_1_n_4
    SLICE_X65Y83         FDRE                                         r  blinkcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.046    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.931    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  blinkcount_reg[11]/C
                         clock pessimism             -0.514     1.417    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105     1.522    blinkcount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 blinkcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK_IN rise@0.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.804    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.418    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  blinkcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  blinkcount_reg[16]/Q
                         net (fo=1, routed)           0.105     1.664    blinkcount_reg_n_0_[16]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.779 r  blinkcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.779    blinkcount_reg[16]_i_1_n_7
    SLICE_X65Y85         FDRE                                         r  blinkcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.046    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.933    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  blinkcount_reg[16]/C
                         clock pessimism             -0.515     1.418    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.105     1.523    blinkcount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 blinkcount_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK_IN rise@0.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.804    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.418    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  blinkcount_reg[20]/Q
                         net (fo=1, routed)           0.105     1.664    blinkcount_reg_n_0_[20]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.779 r  blinkcount_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.779    blinkcount_reg[20]_i_1_n_7
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.046    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.933    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  blinkcount_reg[20]/C
                         clock pessimism             -0.515     1.418    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105     1.523    blinkcount_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 blinkcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK_IN rise@0.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.804    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.416    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  blinkcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  blinkcount_reg[4]/Q
                         net (fo=1, routed)           0.105     1.662    blinkcount_reg_n_0_[4]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.777 r  blinkcount_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.777    blinkcount_reg[4]_i_1_n_7
    SLICE_X65Y82         FDRE                                         r  blinkcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.046    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.930    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  blinkcount_reg[4]/C
                         clock pessimism             -0.514     1.416    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105     1.521    blinkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 blinkcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blinkcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLOCK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK_IN rise@0.000ns - CLOCK_IN rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.804    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.418    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  blinkcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  blinkcount_reg[12]/Q
                         net (fo=1, routed)           0.105     1.664    blinkcount_reg_n_0_[12]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.779 r  blinkcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.779    blinkcount_reg[12]_i_1_n_7
    SLICE_X65Y84         FDRE                                         r  blinkcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.046    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.932    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  blinkcount_reg[12]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105     1.523    blinkcount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_IN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_IN }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  CLOCK_IN_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y81   blinkcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y83   blinkcount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y83   blinkcount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y84   blinkcount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y84   blinkcount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y84   blinkcount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y84   blinkcount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y85   blinkcount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y85   blinkcount_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y81   blinkcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y81   blinkcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y83   blinkcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y83   blinkcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y83   blinkcount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y83   blinkcount_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84   blinkcount_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84   blinkcount_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84   blinkcount_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84   blinkcount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y81   blinkcount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y81   blinkcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y83   blinkcount_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y83   blinkcount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y83   blinkcount_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y83   blinkcount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84   blinkcount_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84   blinkcount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84   blinkcount_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84   blinkcount_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLOCK_IN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blinkcount_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NOT_LOW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 3.210ns (34.645%)  route 6.055ns (65.355%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.910    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.622     4.628    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  blinkcount_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.456     5.084 f  blinkcount_reg[24]/Q
                         net (fo=3, routed)           1.133     6.217    OUT_LOW_OBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.341 r  NOT_LOW_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.922    11.263    NOT_LOW_OBUF
    K17                  OBUF (Prop_obuf_I_O)         2.630    13.893 r  NOT_LOW_OBUF_inst/O
                         net (fo=0)                   0.000    13.893    NOT_LOW
    K17                                                               r  NOT_LOW (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blinkcount_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NOT_LOW
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.713ns  (logic 1.333ns (35.893%)  route 2.380ns (64.107%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK_IN rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  CLOCK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.804    CLOCK_IN_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  CLOCK_IN_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.419    CLOCK_IN_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  blinkcount_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     1.560 f  blinkcount_reg[24]/Q
                         net (fo=3, routed)           0.453     2.013    OUT_LOW_OBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.058 r  NOT_LOW_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.927     3.985    NOT_LOW_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.147     5.132 r  NOT_LOW_OBUF_inst/O
                         net (fo=0)                   0.000     5.132    NOT_LOW
    K17                                                               r  NOT_LOW (OUT)
  -------------------------------------------------------------------    -------------------





