C51 COMPILER V9.53.0.0   INTERRUPTS                                                        09/14/2016 14:09:02 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE INTERRUPTS
OBJECT MODULE PLACED IN .\src\Interrupts.OBJ
COMPILER INVOKED BY: c:\SiliconLabs\SimplicityStudio\v3\developer\toolchains\keil_8051\9.53\BIN\C51.exe C:\Users\clfilho
                    -\SimplicityStudio\v3_workspace\myProject - DAC Enabled\src\Interrupts.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNING
                    -LEVEL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) INTVECTOR(0X0000) INTPROMOTE INCDIR(C:/Users/clfilho/SimplicityStudio/v3_worksp
                    -ace/myProject - DAC Enabled/inc;C:/SiliconLabs/SimplicityStudio/v3/developer/sdks/si8051/v3//Device/shared/si8051Base;C:
                    -/SiliconLabs/SimplicityStudio/v3/developer/sdks/si8051/v3//Device/EFM8BB3;C:/SiliconLabs/SimplicityStudio/v3/developer/s
                    -dks/si8051/v3//Device/EFM8BB3/inc) PRINT(.\src\Interrupts.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\Interrupt
                    -s.OBJ)

line level    source

   1          //=========================================================
   2          // src/Interrupts.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB3_Register_Enums.h>
  11          
  12          SI_SBIT (TEST1,SFR_P3, 3);                         //Test LED
  13          #define ToogleTest1() TEST1^=1;
  14          
  15          //-----------------------------------------------------------------------------
  16          // TIMER0_ISR
  17          //-----------------------------------------------------------------------------
  18          //
  19          // TIMER0 ISR Content goes here. Remember to clear flag bits:
  20          // TCON::TF0 (Timer 0 Overflow Flag)
  21          //
  22          //-----------------------------------------------------------------------------
  23          SI_INTERRUPT (TIMER0_ISR, TIMER0_IRQn)
  24          {
  25   1              SFRPAGE = 0x00;
  26   1      
  27   1              TCON &= 0xdf; //Clear the interrupt Flag
  28   1      
  29   1              TCON |= 0x40;//Timer 1 Run
  30   1      
  31   1      
  32   1              //ToogleTest1();
  33   1      
  34   1              if (TL1>10)
  35   1              {
  36   2                      //      ToogleTest1();
  37   2                      TL1=0;
  38   2                      TH1=0;
  39   2              }
  40   1      
  41   1      //      TL1=0;
  42   1      //      TH1=0;
  43   1      
  44   1      }
  45          
  46          //-----------------------------------------------------------------------------
  47          // ADC0EOC_ISR
  48          //-----------------------------------------------------------------------------
  49          //
  50          // ADC0EOC ISR Content goes here. Remember to clear flag bits:
C51 COMPILER V9.53.0.0   INTERRUPTS                                                        09/14/2016 14:09:02 PAGE 2   

  51          
  52          //
  53          //-----------------------------------------------------------------------------
  54          SI_INTERRUPT (ADC0EOC_ISR, ADC0EOC_IRQn)
  55          {
  56   1      
  57   1              SFRPAGE = 0x00;
  58   1      
  59   1              ADC0CN0 &= 0xDF;                        //It clears the ADC interrupt Flag
  60   1      
  61   1              ToogleTest1();
  62   1      
  63   1      }
  64          
  65          //-----------------------------------------------------------------------------
  66          // TIMER2_ISR
  67          //-----------------------------------------------------------------------------
  68          //
  69          // TIMER2 ISR Content goes here. Remember to clear flag bits:
  70          // TMR2CN0::TF2H (Timer # High Byte Overflow Flag)
  71          // TMR2CN0::TF2L (Timer # Low Byte Overflow Flag)
  72          //
  73          //-----------------------------------------------------------------------------
  74          SI_INTERRUPT (TIMER2_ISR, TIMER2_IRQn)
  75          {
  76   1              SFRPAGE = 0x00;
  77   1      
  78   1              TMR2CN0 &= 0x3F;                        //It clears the Timer 2 interrupt Flags
  79   1      
  80   1      
  81   1      
  82   1      }
  83          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =     63    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
