
---------- Begin Simulation Statistics ----------
final_tick                               3216421677500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 314998                       # Simulator instruction rate (inst/s)
host_mem_usage                                 446424                       # Number of bytes of host memory used
host_op_rate                                   314998                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3286.62                       # Real time elapsed on the host
host_tick_rate                              978636746                       # Simulator tick rate (ticks/s)
ramulator.active_cycles_0                   866611708                       # Total active cycles for level _0
ramulator.active_cycles_0_0                 866611708                       # Total active cycles for level _0_0
ramulator.active_cycles_0_0_0               866611708                       # Total active cycles for level _0_0_0
ramulator.active_refresh_overlap_cycles_0_0     28229953                       # (All-bank refresh only, only valid for rank level) The sum of cycles that are both active and under refresh per memory cycle for level _0_0
ramulator.average_serving_requests_0         0.000000                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.average_serving_requests_0_0       0.000000                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.average_serving_requests_0_0_0     0.000000                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.busy_cycles_0                             0                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
ramulator.busy_cycles_0_0                           0                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
ramulator.busy_cycles_0_0_0                         0                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
ramulator.dram_capacity                             0                       # Number of bytes in simulated DRAM
ramulator.dram_cycles                      6858009763                       # Number of DRAM cycles simulated
ramulator.in_queue_read_req_num_avg          0.000000                       # Average of read queue length per memory cycle
ramulator.in_queue_read_req_num_sum         696253066                       # Sum of read queue length
ramulator.in_queue_req_num_avg               0.000000                       # Average of read/write queue length per memory cycle
ramulator.in_queue_req_num_sum             1491272833                       # Sum of read/write queue length
ramulator.in_queue_write_req_num_avg         0.000000                       # Average of write queue length per memory cycle
ramulator.in_queue_write_req_num_sum        795019767                       # Sum of write queue length
ramulator.incoming_read_reqs_per_channel      5280329                       # Number of incoming read requests to each DRAM channel
ramulator.incoming_requests                   8032574                       # Number of incoming requests to DRAM
ramulator.incoming_requests_per_channel       8032574                       # Number of incoming requests to each DRAM channel
ramulator.maximum_bandwidth                         0                       # The theoretical maximum bandwidth (Bps)
ramulator.physical_page_replacement                 0                       # The number of times that physical page replacement happens.
ramulator.ramulator_active_cycles           866611701                       # The total number of cycles that the DRAM part is active (serving R/W)
ramulator.read_latency_avg_0                 0.000000                       # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
ramulator.read_latency_sum_0                872821861                       # The memory latency cycles (in memory time domain) sum for all read requests in this channel
ramulator.read_req_queue_length_avg_0        0.000000                       # Read queue length average per memory cycle per channel.
ramulator.read_req_queue_length_sum_0       696253066                       # Read queue length sum per memory cycle per channel.
ramulator.read_requests                       5280329                       # Number of incoming read requests to DRAM per core
ramulator.read_row_conflicts_channel_0_core      3136983                       # Number of row conflicts for read requests per channel per core
ramulator.read_row_hits_channel_0_core         752916                       # Number of row hits for read requests per channel per core
ramulator.read_row_misses_channel_0_core      1390422                       # Number of row misses for read requests per channel per core
ramulator.read_transaction_bytes_0          168970272                       # The total byte of read transaction per channel
ramulator.refresh_cycles_0_0                527095680                       # (All-bank refresh only, only valid for rank level) The sum of cycles that is under refresh per memory cycle for level _0_0
ramulator.req_queue_length_avg_0             0.000000                       # Average of read and write queue length per memory cycle per channel.
ramulator.req_queue_length_sum_0           1491272833                       # Sum of read and write queue length per memory cycle per channel.
ramulator.row_conflicts_channel_0_core        5860927                       # Number of row conflicts per channel per core
ramulator.row_hits_channel_0_core              767787                       # Number of row hits per channel per core
ramulator.row_misses_channel_0_core           1403852                       # Number of row misses per channel per core
ramulator.serving_requests_0                936130955                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.serving_requests_0_0              936130955                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.serving_requests_0_0_0            936130955                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.useless_activates_0_core                  0                       # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
ramulator.write_req_queue_length_avg_0       0.000000                       # Write queue length average per memory cycle per channel.
ramulator.write_req_queue_length_sum_0      795019767                       # Write queue length sum per memory cycle per channel.
ramulator.write_requests                      2752245                       # Number of incoming write requests to DRAM per core
ramulator.write_row_conflicts_channel_0_core      2723944                       # Number of row conflicts for write requests per channel per core
ramulator.write_row_hits_channel_0_core         14871                       # Number of row hits for write requests per channel per core
ramulator.write_row_misses_channel_0_core        13430                       # Number of row misses for write requests per channel per core
ramulator.write_transaction_bytes_0          88071840                       # The total byte of write transaction per channel
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1035277923                       # Number of instructions simulated
sim_ops                                    1035277923                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.216407                       # Number of seconds simulated
sim_ticks                                3216406578750                       # Number of ticks simulated
system.cpu.committedInsts                  1035276083                       # Number of instructions committed
system.cpu.committedOps                    1035276083                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.485448                       # CPI: cycles per instruction
system.cpu.discardedOps                      45746114                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       343773091                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.402342                       # IPC: instructions per cycle
system.cpu.numCycles                       2573125263                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  39      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu               823053537     79.50%     79.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.50% # Class of committed instruction
system.cpu.op_class_0::MemRead              142482832     13.76%     93.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite              69739675      6.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total               1035276083                       # Class of committed instruction
system.cpu.tickCycles                      2229352172                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5279149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10559478                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               346875208                       # Number of BP lookups
system.cpu.branchPred.condPredicted         333100779                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          30686250                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            227551243                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               227525134                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988526                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4480492                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4463095                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            17397                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        10259                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data    187793937                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        187793937                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    187793937                       # number of overall hits
system.cpu.dcache.overall_hits::total       187793937                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5783914                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5783914                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5783914                       # number of overall misses
system.cpu.dcache.overall_misses::total       5783914                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 501622255500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 501622255500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 501622255500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 501622255500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    193577851                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    193577851                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    193577851                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    193577851                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029879                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029879                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029879                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029879                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86727.128982                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86727.128982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86727.128982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86727.128982                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2752245                       # number of writebacks
system.cpu.dcache.writebacks::total           2752245                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       503775                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       503775                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       503775                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       503775                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5280139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5280139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5280139                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5280139                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 434562030750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 434562030750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 434562030750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 434562030750                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027277                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027277                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027277                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027277                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82301.248272                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82301.248272                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82301.248272                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82301.248272                       # average overall mshr miss latency
system.cpu.dcache.replacements                5279149                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    119065702                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       119065702                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4772614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4772614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 399284499750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 399284499750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    123838316                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    123838316                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83661.595040                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83661.595040                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          468                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          468                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      4772146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4772146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 384879408750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 384879408750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.038535                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038535                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80651.222479                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80651.222479                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     68728235                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       68728235                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1011300                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1011300                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 102337755750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 102337755750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     69739535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     69739535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101194.260605                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101194.260605                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       503307                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       503307                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       507993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       507993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  49682622000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49682622000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97801.784670                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97801.784670                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3216421677500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.027391                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           192598299                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5279149                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.482831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.027391                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          826                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1553902947                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1553902947                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3216421677500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_hits                            0                       # read hits
system.cpu.dtb.read_misses                          0                       # read misses
system.cpu.dtb.read_accesses                        0                       # read accesses
system.cpu.dtb.write_hits                           0                       # write hits
system.cpu.dtb.write_misses                         0                       # write misses
system.cpu.dtb.write_accesses                       0                       # write accesses
system.cpu.dtb.hits                                 0                       # Total TLB (read and write) hits
system.cpu.dtb.misses                               0                       # Total TLB (read and write) misses
system.cpu.dtb.accesses                             0                       # Total TLB (read and write) accesses
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3216421677500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3216421677500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3216421677500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions           908512508                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions          161846346                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          78056107                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst    699937958                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        699937958                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    699937958                       # number of overall hits
system.cpu.icache.overall_hits::total       699937958                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          190                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            190                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          190                       # number of overall misses
system.cpu.icache.overall_misses::total           190                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11485000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11485000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11485000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11485000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    699938148                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    699938148                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    699938148                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    699938148                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60447.368421                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60447.368421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60447.368421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60447.368421                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          190                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          190                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10894750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10894750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10894750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10894750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57340.789474                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57340.789474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57340.789474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57340.789474                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    699937958                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       699937958                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          190                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           190                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11485000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11485000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    699938148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    699938148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60447.368421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60447.368421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10894750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10894750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57340.789474                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57340.789474                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3216421677500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           340.337710                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   340.337710                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.332361                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.332361                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          341                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.333008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5599505375                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5599505375                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3216421677500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_hits                            0                       # read hits
system.cpu.itb.read_misses                          0                       # read misses
system.cpu.itb.read_accesses                        0                       # read accesses
system.cpu.itb.write_hits                           0                       # write hits
system.cpu.itb.write_misses                         0                       # write misses
system.cpu.itb.write_accesses                       0                       # write accesses
system.cpu.itb.hits                                 0                       # Total TLB (read and write) hits
system.cpu.itb.misses                               0                       # Total TLB (read and write) misses
system.cpu.itb.accesses                             0                       # Total TLB (read and write) accesses
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3216421677500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3216421677500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3216421677500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 3216421677500                       # Cumulative time (in ticks) in various power states
system.cpu.thread26982.numInsts            1035276083                       # Number of Instructions committed
system.cpu.thread26982.numOps              1035276083                       # Number of Ops committed
system.cpu.thread26982.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1250                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst           6112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      168964448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          168970560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         6112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     88071840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        88071840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5280139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5280330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2752245                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2752245                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          52532055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52533955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             1900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27382061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27382061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27382061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         52532055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             79916016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3216421677500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4772337                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2752245                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2526904                       # Transaction distribution
system.membus.trans_dist::ReadExReq            507993                       # Transaction distribution
system.membus.trans_dist::ReadExResp           507993                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4772146                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port          381                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     15839427                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15839808                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port         6112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    257036288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               257042400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5280329                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000001                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.000754                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5280326    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5280329                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3216421677500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         19997737500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             664906                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        18532989360                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3228237092500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 315129                       # Simulator instruction rate (inst/s)
host_mem_usage                                 447448                       # Number of bytes of host memory used
host_op_rate                                   315129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3303.31                       # Real time elapsed on the host
host_tick_rate                              977268690                       # Simulator tick rate (ticks/s)
ramulator.active_cycles_0                   873279701                       # Total active cycles for level _0
ramulator.active_cycles_0_0                 873279701                       # Total active cycles for level _0_0
ramulator.active_cycles_0_0_0               873279701                       # Total active cycles for level _0_0_0
ramulator.active_refresh_overlap_cycles_0_0     28417541                       # (All-bank refresh only, only valid for rank level) The sum of cycles that are both active and under refresh per memory cycle for level _0_0
ramulator.average_serving_requests_0         0.137073                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.average_serving_requests_0_0       0.137073                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.average_serving_requests_0_0_0     0.137073                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.busy_cycles_0                     873279701                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
ramulator.busy_cycles_0_0                  1373894480                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
ramulator.busy_cycles_0_0_0                 873279701                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
ramulator.dram_capacity                     268435456                       # Number of bytes in simulated DRAM
ramulator.dram_cycles                      6883202545                       # Number of DRAM cycles simulated
ramulator.in_queue_read_req_num_avg          0.102070                       # Average of read queue length per memory cycle
ramulator.in_queue_read_req_num_sum         702567872                       # Sum of read queue length
ramulator.in_queue_req_num_avg               0.218521                       # Average of read/write queue length per memory cycle
ramulator.in_queue_req_num_sum             1504124848                       # Sum of read/write queue length
ramulator.in_queue_write_req_num_avg         0.116451                       # Average of write queue length per memory cycle
ramulator.in_queue_write_req_num_sum        801556976                       # Sum of write queue length
ramulator.incoming_read_reqs_per_channel      5323819                       # Number of incoming read requests to each DRAM channel
ramulator.incoming_requests                   8097168                       # Number of incoming requests to DRAM
ramulator.incoming_requests_per_channel       8097168                       # Number of incoming requests to each DRAM channel
ramulator.maximum_bandwidth                4266000000                       # The theoretical maximum bandwidth (Bps)
ramulator.physical_page_replacement                 0                       # The number of times that physical page replacement happens.
ramulator.ramulator_active_cycles           873279701                       # The total number of cycles that the DRAM part is active (serving R/W)
ramulator.read_latency_avg_0               165.371033                       # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
ramulator.read_latency_sum_0                880405446                       # The memory latency cycles (in memory time domain) sum for all read requests in this channel
ramulator.read_req_queue_length_avg_0        0.102070                       # Read queue length average per memory cycle per channel.
ramulator.read_req_queue_length_sum_0       702567872                       # Read queue length sum per memory cycle per channel.
ramulator.read_requests                       5323819                       # Number of incoming read requests to DRAM per core
ramulator.read_row_conflicts_channel_0_core      3161705                       # Number of row conflicts for read requests per channel per core
ramulator.read_row_hits_channel_0_core         763865                       # Number of row hits for read requests per channel per core
ramulator.read_row_misses_channel_0_core      1398233                       # Number of row misses for read requests per channel per core
ramulator.read_transaction_bytes_0          170361696                       # The total byte of read transaction per channel
ramulator.refresh_cycles_0_0                529032320                       # (All-bank refresh only, only valid for rank level) The sum of cycles that is under refresh per memory cycle for level _0_0
ramulator.req_queue_length_avg_0             0.218521                       # Average of read and write queue length per memory cycle per channel.
ramulator.req_queue_length_sum_0           1504124848                       # Sum of read and write queue length per memory cycle per channel.
ramulator.row_conflicts_channel_0_core        5906412                       # Number of row conflicts per channel per core
ramulator.row_hits_channel_0_core              779068                       # Number of row hits per channel per core
ramulator.row_misses_channel_0_core           1411672                       # Number of row misses per channel per core
ramulator.serving_requests_0                943503669                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.serving_requests_0_0              943503669                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.serving_requests_0_0_0            943503669                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.useless_activates_0_core                  0                       # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
ramulator.write_req_queue_length_avg_0       0.116451                       # Write queue length average per memory cycle per channel.
ramulator.write_req_queue_length_sum_0      801556976                       # Write queue length sum per memory cycle per channel.
ramulator.write_requests                      2773349                       # Number of incoming write requests to DRAM per core
ramulator.write_row_conflicts_channel_0_core      2744707                       # Number of row conflicts for write requests per channel per core
ramulator.write_row_hits_channel_0_core         15203                       # Number of row hits for write requests per channel per core
ramulator.write_row_misses_channel_0_core        13439                       # Number of row misses for write requests per channel per core
ramulator.write_transaction_bytes_0          88747168                       # The total byte of write transaction per channel
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1040968785                       # Number of instructions simulated
sim_ops                                    1040968785                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.228222                       # Number of seconds simulated
sim_ticks                                3228221993750                       # Number of ticks simulated
system.cpu.committedInsts                  1040966945                       # Number of instructions committed
system.cpu.committedOps                    1040966945                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.480941                       # CPI: cycles per instruction
system.cpu.discardedOps                      45781840                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       345948166                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.403073                       # IPC: instructions per cycle
system.cpu.numCycles                       2582577595                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 127      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu               826329876     79.38%     79.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.38% # Class of committed instruction
system.cpu.op_class_0::MemRead              143826025     13.82%     93.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              70810917      6.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total               1040966945                       # Class of committed instruction
system.cpu.tickCycles                      2236629429                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   127                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5322252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10646071                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               348108426                       # Number of BP lookups
system.cpu.branchPred.condPredicted         333952985                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          30701955                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            228179983                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               228152983                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988167                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4599930                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4581666                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            18264                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        10781                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data    190153404                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        190153404                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    190153404                       # number of overall hits
system.cpu.dcache.overall_hits::total       190153404                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5827122                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5827122                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5827122                       # number of overall misses
system.cpu.dcache.overall_misses::total       5827122                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 505496154000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 505496154000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 505496154000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 505496154000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    195980526                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    195980526                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    195980526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    195980526                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029733                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029733                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029733                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029733                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86748.853722                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86748.853722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86748.853722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86748.853722                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2773345                       # number of writebacks
system.cpu.dcache.writebacks::total           2773345                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       503884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       503884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       503884                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       503884                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5323238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5323238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5323238                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5323238                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 438298213750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 438298213750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 438298213750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 438298213750                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027162                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027162                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027162                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027162                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82336.768288                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82336.768288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82336.768288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82336.768288                       # average overall mshr miss latency
system.cpu.dcache.replacements                5322248                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    120358493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       120358493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4811256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4811256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 402607623750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 402607623750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    125169749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    125169749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83680.357842                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83680.357842                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          481                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          481                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      4810775                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4810775                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 388085546250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 388085546250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.038434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80670.067972                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80670.067972                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     69794911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69794911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1015866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1015866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 102888530250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 102888530250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     70810777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70810777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014346                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014346                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101281.596441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101281.596441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       503403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       503403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       512463                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       512463                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  50212667500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  50212667500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007237                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007237                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97983.010481                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97983.010481                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3228237092500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.030951                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           195476885                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5323272                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.721190                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.030951                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          409                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          540                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1573167446                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1573167446                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3228237092500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_hits                            0                       # read hits
system.cpu.dtb.read_misses                          0                       # read misses
system.cpu.dtb.read_accesses                        0                       # read accesses
system.cpu.dtb.write_hits                           0                       # write hits
system.cpu.dtb.write_misses                         0                       # write misses
system.cpu.dtb.write_accesses                       0                       # write accesses
system.cpu.dtb.hits                                 0                       # Total TLB (read and write) hits
system.cpu.dtb.misses                               0                       # Total TLB (read and write) misses
system.cpu.dtb.accesses                             0                       # Total TLB (read and write) accesses
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3228237092500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3228237092500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3228237092500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions           911892853                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions          163253017                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          79160775                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst    702240447                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        702240447                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    702240447                       # number of overall hits
system.cpu.icache.overall_hits::total       702240447                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          581                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            581                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          581                       # number of overall misses
system.cpu.icache.overall_misses::total           581                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40821250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40821250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40821250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40821250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    702241028                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    702241028                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    702241028                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    702241028                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70260.327022                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70260.327022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70260.327022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70260.327022                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            4                       # number of writebacks
system.cpu.icache.writebacks::total                 4                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          581                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          581                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39039750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39039750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39039750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39039750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67194.061962                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67194.061962                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67194.061962                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67194.061962                       # average overall mshr miss latency
system.cpu.icache.replacements                      4                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    702240447                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       702240447                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          581                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           581                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40821250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40821250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    702241028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    702241028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70260.327022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70260.327022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39039750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39039750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67194.061962                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67194.061962                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3228237092500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           341.619305                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           702242387                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               732                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          959347.523224                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   341.619305                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.333613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.333613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          728                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          691                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5617928806                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5617928806                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3228237092500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_hits                            0                       # read hits
system.cpu.itb.read_misses                          0                       # read misses
system.cpu.itb.read_accesses                        0                       # read accesses
system.cpu.itb.write_hits                           0                       # write hits
system.cpu.itb.write_misses                         0                       # write misses
system.cpu.itb.write_accesses                       0                       # write accesses
system.cpu.itb.hits                                 0                       # Total TLB (read and write) hits
system.cpu.itb.misses                               0                       # Total TLB (read and write) misses
system.cpu.itb.accesses                             0                       # Total TLB (read and write) accesses
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3228237092500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3228237092500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3228237092500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 3228237092500                       # Cumulative time (in ticks) in various power states
system.cpu.thread26982.numInsts            1040966945                       # Number of Instructions committed
system.cpu.thread26982.numOps              1040966945                       # Number of Ops committed
system.cpu.thread26982.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1250                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          18624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      170343616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          170362240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        18624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     88747040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        88747040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5323238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5323820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2773345                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2773345                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          52767008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52772777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             5769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27490997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27490997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27490997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         52767008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             80263774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3228237092500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4811357                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2773345                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2548903                       # Transaction distribution
system.membus.trans_dist::ReadExReq            512463                       # Transaction distribution
system.membus.trans_dist::ReadExResp           512463                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            581                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4810775                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1167                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     15968724                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15969891                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        18752                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    259090656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               259109408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5323819                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000001                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.000751                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5323816    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5323819                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3228237092500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         20160280250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2032094                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        18683917684                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
