{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 17:02:07 2010 " "Info: Processing started: Sat Nov 27 17:02:07 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"vga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 1856 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 1857 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 1858 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 83 " "Critical Warning: No exact pin location assignment(s) for 46 pins of 83 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[0\] " "Info: Pin vga_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[0] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 78 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[1\] " "Info: Pin vga_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[1] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 79 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[2\] " "Info: Pin vga_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[2] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 80 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[3\] " "Info: Pin vga_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[3] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 81 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[4\] " "Info: Pin vga_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[4] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 82 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[5\] " "Info: Pin vga_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[5] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 83 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[6\] " "Info: Pin vga_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[6] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 84 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[7\] " "Info: Pin vga_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[7] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 85 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[8\] " "Info: Pin vga_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[8] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 86 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[9\] " "Info: Pin vga_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[9] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 87 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[10\] " "Info: Pin vga_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[10] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 88 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[11\] " "Info: Pin vga_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[11] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 89 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[12\] " "Info: Pin vga_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[12] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 90 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[13\] " "Info: Pin vga_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[13] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 91 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[14\] " "Info: Pin vga_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[14] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 92 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_out\[15\] " "Info: Pin vga_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_out[15] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 43 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 93 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_address\[12\] " "Info: Pin vga_address\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_address[12] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 61 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_wren " "Info: Pin vga_wren not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_wren } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 42 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 101 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[0\] " "Info: Pin vga_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[0] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 62 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_address\[0\] " "Info: Pin vga_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_address[0] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 49 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_address\[1\] " "Info: Pin vga_address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_address[1] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 50 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_address\[2\] " "Info: Pin vga_address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_address[2] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 51 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_address\[3\] " "Info: Pin vga_address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_address[3] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 52 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_address\[4\] " "Info: Pin vga_address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_address[4] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 53 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_address\[5\] " "Info: Pin vga_address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_address[5] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 54 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_address\[6\] " "Info: Pin vga_address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_address[6] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 55 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_address\[7\] " "Info: Pin vga_address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_address[7] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 56 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_address\[8\] " "Info: Pin vga_address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_address[8] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 57 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_address\[9\] " "Info: Pin vga_address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_address[9] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 58 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_address\[10\] " "Info: Pin vga_address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_address[10] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 59 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_address\[11\] " "Info: Pin vga_address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_address[11] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 40 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 60 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[1\] " "Info: Pin vga_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[1] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 63 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[2\] " "Info: Pin vga_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[2] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 64 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[3\] " "Info: Pin vga_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[3] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 65 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[4\] " "Info: Pin vga_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[4] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 66 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[5\] " "Info: Pin vga_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[5] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 67 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[6\] " "Info: Pin vga_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[6] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 68 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[7\] " "Info: Pin vga_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[7] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 69 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[8\] " "Info: Pin vga_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[8] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 70 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[9\] " "Info: Pin vga_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[9] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 71 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[10\] " "Info: Pin vga_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[10] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 72 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[11\] " "Info: Pin vga_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[11] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 73 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[12\] " "Info: Pin vga_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[12] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 74 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[13\] " "Info: Pin vga_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[13] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 75 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[14\] " "Info: Pin vga_data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[14] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 76 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_data\[15\] " "Info: Pin vga_data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { vga_data[15] } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 41 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 77 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixel_clock2 " "Info: Destination node pixel_clock2" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 194 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 370 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 34 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 94 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "h_sync_b  " "Info: Automatically promoted node h_sync_b " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector15~0 " "Info: Destination node Selector15~0" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 245 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 508 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~0 " "Info: Destination node Selector0~0" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 129 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 726 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stavovy~36 " "Info: Destination node stavovy~36" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 112 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stavovy~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 774 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h_sync " "Info: Destination node h_sync" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { h_sync } } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync" } } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 35 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 96 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 217 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 361 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixel_clock2  " "Info: Automatically promoted node pixel_clock2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h_sync_b " "Info: Destination node h_sync_b" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 217 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 361 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixel_clock2~0 " "Info: Destination node pixel_clock2~0" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 194 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 785 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixclk " "Info: Destination node pixclk" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { pixclk } } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixclk" } } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 35 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 98 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 194 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 370 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 3.3V 30 16 0 " "Info: Number of I/O pins in group: 46 (unused VREF, 3.3V VCCIO, 30 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 35 21 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 35 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.397 ns register register " "Info: Estimated most critical path is register to register delay of 4.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns znak_v\[0\] 1 REG LAB_X44_Y33 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X44_Y33; Fanout = 6; REG Node = 'znak_v\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { znak_v[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns Add0~1 2 COMB LAB_X44_Y33 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X44_Y33; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { znak_v[0] Add0~1 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.279 ns Add0~2 3 COMB LAB_X44_Y33 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.279 ns; Loc. = LAB_X44_Y33; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~1 Add0~2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.393 ns) 2.278 ns Add1~7 4 COMB LAB_X43_Y33 2 " "Info: 4: + IC(0.606 ns) + CELL(0.393 ns) = 2.278 ns; Loc. = LAB_X43_Y33; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { Add0~2 Add1~7 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.688 ns Add1~8 5 COMB LAB_X43_Y33 2 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 2.688 ns; Loc. = LAB_X43_Y33; Fanout = 2; COMB Node = 'Add1~8'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~7 Add1~8 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 3.690 ns ram_address\[8\]~29 6 COMB LAB_X42_Y33 2 " "Info: 6: + IC(0.588 ns) + CELL(0.414 ns) = 3.690 ns; Loc. = LAB_X42_Y33; Fanout = 2; COMB Node = 'ram_address\[8\]~29'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { Add1~8 ram_address[8]~29 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.761 ns ram_address\[9\]~31 7 COMB LAB_X42_Y33 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.761 ns; Loc. = LAB_X42_Y33; Fanout = 2; COMB Node = 'ram_address\[9\]~31'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ram_address[8]~29 ram_address[9]~31 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.832 ns ram_address\[10\]~33 8 COMB LAB_X42_Y33 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.832 ns; Loc. = LAB_X42_Y33; Fanout = 2; COMB Node = 'ram_address\[10\]~33'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ram_address[9]~31 ram_address[10]~33 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.903 ns ram_address\[11\]~35 9 COMB LAB_X42_Y33 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.903 ns; Loc. = LAB_X42_Y33; Fanout = 1; COMB Node = 'ram_address\[11\]~35'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ram_address[10]~33 ram_address[11]~35 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.313 ns ram_address\[12\]~36 10 COMB LAB_X42_Y33 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.313 ns; Loc. = LAB_X42_Y33; Fanout = 1; COMB Node = 'ram_address\[12\]~36'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ram_address[11]~35 ram_address[12]~36 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.397 ns ram_address\[12\] 11 REG LAB_X42_Y33 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 4.397 ns; Loc. = LAB_X42_Y33; Fanout = 1; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_address[12]~36 ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.748 ns ( 62.50 % ) " "Info: Total cell delay = 2.748 ns ( 62.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 37.50 % ) " "Info: Total interconnect delay = 1.649 ns ( 37.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.397 ns" { znak_v[0] Add0~1 Add0~2 Add1~7 Add1~8 ram_address[8]~29 ram_address[9]~31 ram_address[10]~33 ram_address[11]~35 ram_address[12]~36 ram_address[12] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y24 X32_Y36 " "Info: Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "51 " "Warning: Found 51 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h_sync 0 " "Info: Pin \"h_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_sync 0 " "Info: Pin \"v_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pixclk 0 " "Info: Pin \"pixclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[0\] 0 " "Info: Pin \"signal_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[1\] 0 " "Info: Pin \"signal_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[2\] 0 " "Info: Pin \"signal_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[3\] 0 " "Info: Pin \"signal_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[4\] 0 " "Info: Pin \"signal_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[5\] 0 " "Info: Pin \"signal_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[6\] 0 " "Info: Pin \"signal_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[7\] 0 " "Info: Pin \"signal_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[8\] 0 " "Info: Pin \"signal_r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[9\] 0 " "Info: Pin \"signal_r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[0\] 0 " "Info: Pin \"signal_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[1\] 0 " "Info: Pin \"signal_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[2\] 0 " "Info: Pin \"signal_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[3\] 0 " "Info: Pin \"signal_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[4\] 0 " "Info: Pin \"signal_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[5\] 0 " "Info: Pin \"signal_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[6\] 0 " "Info: Pin \"signal_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[7\] 0 " "Info: Pin \"signal_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[8\] 0 " "Info: Pin \"signal_g\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[9\] 0 " "Info: Pin \"signal_g\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[0\] 0 " "Info: Pin \"signal_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[1\] 0 " "Info: Pin \"signal_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[2\] 0 " "Info: Pin \"signal_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[3\] 0 " "Info: Pin \"signal_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[4\] 0 " "Info: Pin \"signal_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[5\] 0 " "Info: Pin \"signal_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[6\] 0 " "Info: Pin \"signal_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[7\] 0 " "Info: Pin \"signal_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[8\] 0 " "Info: Pin \"signal_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[9\] 0 " "Info: Pin \"signal_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sync 0 " "Info: Pin \"sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blank 0 " "Info: Pin \"blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[0\] 0 " "Info: Pin \"vga_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[1\] 0 " "Info: Pin \"vga_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[2\] 0 " "Info: Pin \"vga_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[3\] 0 " "Info: Pin \"vga_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[4\] 0 " "Info: Pin \"vga_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[5\] 0 " "Info: Pin \"vga_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[6\] 0 " "Info: Pin \"vga_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[7\] 0 " "Info: Pin \"vga_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[8\] 0 " "Info: Pin \"vga_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[9\] 0 " "Info: Pin \"vga_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[10\] 0 " "Info: Pin \"vga_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[11\] 0 " "Info: Pin \"vga_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[12\] 0 " "Info: Pin \"vga_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[13\] 0 " "Info: Pin \"vga_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[14\] 0 " "Info: Pin \"vga_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_out\[15\] 0 " "Info: Pin \"vga_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 17:02:21 2010 " "Info: Processing ended: Sat Nov 27 17:02:21 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
