$date
	Sat Oct 22 18:43:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#700268
b11 !
1"
#700270
b11 &
b11 %
1$
#700271
0"
#700274
b1010 &
b1010 %
#700278
b101 &
b101 %
#700282
b10000 &
b10000 %
#700286
b1000 &
b1000 %
#700290
b100 &
b100 %
#700294
b10 &
b10 %
#700298
b1 &
b1 %
1#
#700302
b0 &
0#
b0 %
0$
#1773002
b101 &
b101 %
1$
b101 !
1"
#1773003
0"
#1773006
b10000 &
b10000 %
#1773010
b1000 &
b1000 %
#1773014
b100 &
b100 %
#1773018
b10 &
b10 %
#1773022
b1 &
1#
b1 %
#1773026
b0 &
b0 %
0#
0$
#2714528
b11 !
1"
#2714530
b11 &
b11 %
1$
#2714531
0"
#2714534
b1010 &
b1010 %
#2714538
b101 &
b101 %
#2714542
b10000 &
b10000 %
#2714546
b1000 &
b1000 %
#2714550
b100 &
b100 %
#2714554
b10 &
b10 %
#2714558
b1 &
1#
b1 %
#2714562
b0 &
b0 %
0#
0$
#4500012
