{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565202860445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565202860451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 14:34:20 2019 " "Processing started: Wed Aug 07 14:34:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565202860451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202860451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202860451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565202861032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565202861032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/embedded_system.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system " "Found entity 1: embedded_system" {  } { { "embedded_system/synthesis/embedded_system.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "embedded_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "embedded_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_irq_mapper " "Found entity 1: embedded_system_irq_mapper" {  } { { "embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0 " "Found entity 1: embedded_system_mm_interconnect_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: embedded_system_mm_interconnect_0_rsp_mux_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870466 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_mux " "Found entity 1: embedded_system_mm_interconnect_0_rsp_mux" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_demux " "Found entity 1: embedded_system_mm_interconnect_0_rsp_demux" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: embedded_system_mm_interconnect_0_cmd_mux_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_mux " "Found entity 1: embedded_system_mm_interconnect_0_cmd_mux" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: embedded_system_mm_interconnect_0_cmd_demux_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_demux " "Found entity 1: embedded_system_mm_interconnect_0_cmd_demux" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202870478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202870478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_003_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870479 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_003 " "Found entity 2: embedded_system_mm_interconnect_0_router_003" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202870480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202870480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_002_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870481 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_002 " "Found entity 2: embedded_system_mm_interconnect_0_router_002" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202870482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202870482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_001_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870483 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_001 " "Found entity 2: embedded_system_mm_interconnect_0_router_001" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202870484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202870484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_default_decode" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870485 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router " "Found entity 2: embedded_system_mm_interconnect_0_router" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_onchip_memory2_0 " "Found entity 1: embedded_system_onchip_memory2_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_register_bank_a_module " "Found entity 1: embedded_system_nios2_qsys_0_register_bank_a_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_nios2_qsys_0_register_bank_b_module " "Found entity 2: embedded_system_nios2_qsys_0_register_bank_b_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "3 embedded_system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: embedded_system_nios2_qsys_0_nios2_oci_debug" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "4 embedded_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: embedded_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "5 embedded_system_nios2_qsys_0_nios2_ocimem " "Found entity 5: embedded_system_nios2_qsys_0_nios2_ocimem" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "6 embedded_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: embedded_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "7 embedded_system_nios2_qsys_0_nios2_oci_break " "Found entity 7: embedded_system_nios2_qsys_0_nios2_oci_break" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "8 embedded_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: embedded_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "9 embedded_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: embedded_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "10 embedded_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: embedded_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "11 embedded_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: embedded_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "12 embedded_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: embedded_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "13 embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "14 embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "15 embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "16 embedded_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: embedded_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "17 embedded_system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: embedded_system_nios2_qsys_0_nios2_oci_pib" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "18 embedded_system_nios2_qsys_0_nios2_oci_im " "Found entity 18: embedded_system_nios2_qsys_0_nios2_oci_im" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "19 embedded_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: embedded_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "20 embedded_system_nios2_qsys_0_nios2_oci " "Found entity 20: embedded_system_nios2_qsys_0_nios2_oci" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""} { "Info" "ISGN_ENTITY_NAME" "21 embedded_system_nios2_qsys_0 " "Found entity 21: embedded_system_nios2_qsys_0" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_oci_test_bench " "Found entity 1: embedded_system_nios2_qsys_0_oci_test_bench" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_qsys_0_test_bench " "Found entity 1: embedded_system_nios2_qsys_0_test_bench" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/ad9833_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/ad9833_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9833_avalon " "Found entity 1: ad9833_avalon" {  } { { "embedded_system/synthesis/submodules/ad9833_avalon.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833_avalon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "send_complete SEND_COMPLETE ad9833if.v(10) " "Verilog HDL Declaration information at ad9833if.v(10): object \"send_complete\" differs only in case from object \"SEND_COMPLETE\" in the same scope" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202870528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_system/synthesis/submodules/ad9833if.v 1 1 " "Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/ad9833if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9833if " "Found entity 1: ad9833if" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinna-bon-fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file cinna-bon-fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 CinnaBoNFPGA " "Found entity 1: CinnaBoNFPGA" {  } { { "Cinna-BoN-FPGA.v" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "debouncer.v" "" { Text "D:/Cinna-BoN-FPGA/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevled.v 1 1 " "Found 1 design units, including 1 entities, in source file sevled.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevLedDecoder " "Found entity 1: SevLedDecoder" {  } { { "sevled.v" "" { Text "D:/Cinna-BoN-FPGA/sevled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqblinker.v 1 1 " "Found 1 design units, including 1 entities, in source file seqblinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 SeqBlinker " "Found entity 1: SeqBlinker" {  } { { "SeqBlinker.v" "" { Text "D:/Cinna-BoN-FPGA/SeqBlinker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrxr.v 1 1 " "Found 1 design units, including 1 entities, in source file uartrxr.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartRxr " "Found entity 1: UartRxr" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttxr.v 1 1 " "Found 1 design units, including 1 entities, in source file uarttxr.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartTxr " "Found entity 1: UartTxr" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file adcreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdcReceiver " "Found entity 1: AdcReceiver" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870625 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad9767if.v(12) " "Verilog HDL information at ad9767if.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "ad9767if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9767if.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1565202870637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9767if.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9767if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9767if " "Found entity 1: ad9767if" {  } { { "ad9767if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9767if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinerom.v 1 1 " "Found 1 design units, including 1 entities, in source file sinerom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinerom " "Found entity 1: sinerom" {  } { { "sinerom.v" "" { Text "D:/Cinna-BoN-FPGA/sinerom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9767sine.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9767sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9767sine " "Found entity 1: ad9767sine" {  } { { "ad9767sine.v" "" { Text "D:/Cinna-BoN-FPGA/ad9767sine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "send_complete SEND_COMPLETE ad9833if.v(10) " "Verilog HDL Declaration information at ad9833if.v(10): object \"send_complete\" differs only in case from object \"SEND_COMPLETE\" in the same scope" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565202870663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9833if.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9833if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9833if " "Found entity 1: ad9833if" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9833_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9833_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9833_avalon " "Found entity 1: ad9833_avalon" {  } { { "ad9833_avalon.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833_avalon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202870666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202870666 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(20) " "Verilog HDL Parameter Declaration warning at ad9833if.v(20): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870667 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(21) " "Verilog HDL Parameter Declaration warning at ad9833if.v(21): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870667 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(22) " "Verilog HDL Parameter Declaration warning at ad9833if.v(22): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870667 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(23) " "Verilog HDL Parameter Declaration warning at ad9833if.v(23): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870667 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(24) " "Verilog HDL Parameter Declaration warning at ad9833if.v(24): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870667 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(25) " "Verilog HDL Parameter Declaration warning at ad9833if.v(25): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870667 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(26) " "Verilog HDL Parameter Declaration warning at ad9833if.v(26): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870667 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(27) " "Verilog HDL Parameter Declaration warning at ad9833if.v(27): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870667 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565202870676 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565202870676 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565202870677 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embedded_system_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565202870680 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(10) " "Verilog HDL Parameter Declaration warning at UartRxr.v(10): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870695 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(11) " "Verilog HDL Parameter Declaration warning at UartRxr.v(11): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870695 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(12) " "Verilog HDL Parameter Declaration warning at UartRxr.v(12): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870695 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(13) " "Verilog HDL Parameter Declaration warning at UartRxr.v(13): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870696 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartRxr UartRxr.v(14) " "Verilog HDL Parameter Declaration warning at UartRxr.v(14): Parameter Declaration in module \"UartRxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartRxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartRxr.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870696 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(11) " "Verilog HDL Parameter Declaration warning at UartTxr.v(11): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870696 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(12) " "Verilog HDL Parameter Declaration warning at UartTxr.v(12): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870696 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(13) " "Verilog HDL Parameter Declaration warning at UartTxr.v(13): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870696 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(14) " "Verilog HDL Parameter Declaration warning at UartTxr.v(14): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870696 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UartTxr UartTxr.v(15) " "Verilog HDL Parameter Declaration warning at UartTxr.v(15): Parameter Declaration in module \"UartTxr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UartTxr.v" "" { Text "D:/Cinna-BoN-FPGA/UartTxr.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870696 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(37) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(37): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870696 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(38) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(38): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870696 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(39) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(39): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870697 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(40) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(40): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870697 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(41) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(41): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870697 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(42) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(42): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870697 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "AdcReceiver AdcReceiver.v(43) " "Verilog HDL Parameter Declaration warning at AdcReceiver.v(43): Parameter Declaration in module \"AdcReceiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "AdcReceiver.v" "" { Text "D:/Cinna-BoN-FPGA/AdcReceiver.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870697 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(20) " "Verilog HDL Parameter Declaration warning at ad9833if.v(20): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870697 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(21) " "Verilog HDL Parameter Declaration warning at ad9833if.v(21): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870697 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(22) " "Verilog HDL Parameter Declaration warning at ad9833if.v(22): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870697 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(23) " "Verilog HDL Parameter Declaration warning at ad9833if.v(23): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870698 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(24) " "Verilog HDL Parameter Declaration warning at ad9833if.v(24): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870698 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(25) " "Verilog HDL Parameter Declaration warning at ad9833if.v(25): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870698 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(26) " "Verilog HDL Parameter Declaration warning at ad9833if.v(26): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870698 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ad9833if ad9833if.v(27) " "Verilog HDL Parameter Declaration warning at ad9833if.v(27): Parameter Declaration in module \"ad9833if\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/ad9833if.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1565202870698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CinnaBoNFPGA " "Elaborating entity \"CinnaBoNFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565202870750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system embedded_system:u0 " "Elaborating entity \"embedded_system\" for hierarchy \"embedded_system:u0\"" {  } { { "Cinna-BoN-FPGA.v" "u0" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202870762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9833_avalon embedded_system:u0\|ad9833_avalon:ad9833_comp_0 " "Elaborating entity \"ad9833_avalon\" for hierarchy \"embedded_system:u0\|ad9833_avalon:ad9833_comp_0\"" {  } { { "embedded_system/synthesis/embedded_system.v" "ad9833_comp_0" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202870787 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q_export\[31..5\] ad9833_avalon.v(10) " "Output port \"Q_export\[31..5\]\" at ad9833_avalon.v(10) has no driver" {  } { { "embedded_system/synthesis/submodules/ad9833_avalon.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833_avalon.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1565202870788 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9833if embedded_system:u0\|ad9833_avalon:ad9833_comp_0\|ad9833if:aif " "Elaborating entity \"ad9833if\" for hierarchy \"embedded_system:u0\|ad9833_avalon:ad9833_comp_0\|ad9833if:aif\"" {  } { { "embedded_system/synthesis/submodules/ad9833_avalon.v" "aif" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833_avalon.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202870807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(80) " "Verilog HDL assignment warning at ad9833if.v(80): truncated value with size 32 to match size of target (16)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202870808 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(93) " "Verilog HDL assignment warning at ad9833if.v(93): truncated value with size 32 to match size of target (16)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202870808 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ad9833if.v(119) " "Verilog HDL assignment warning at ad9833if.v(119): truncated value with size 32 to match size of target (6)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202870809 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(122) " "Verilog HDL assignment warning at ad9833if.v(122): truncated value with size 32 to match size of target (16)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202870809 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(140) " "Verilog HDL assignment warning at ad9833if.v(140): truncated value with size 32 to match size of target (16)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202870810 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ad9833if.v(150) " "Verilog HDL assignment warning at ad9833if.v(150): truncated value with size 32 to match size of target (3)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202870810 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad9833if.v(154) " "Verilog HDL assignment warning at ad9833if.v(154): truncated value with size 32 to match size of target (16)" {  } { { "embedded_system/synthesis/submodules/ad9833if.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565202870810 "|CinnaBoNFPGA|embedded_system:u0|ad9833_avalon:ad9833_comp_0|ad9833if:aif"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0 embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"embedded_system_nios2_qsys_0\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "embedded_system/synthesis/embedded_system.v" "nios2_qsys_0" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202870836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_test_bench embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_test_bench:the_embedded_system_nios2_qsys_0_test_bench " "Elaborating entity \"embedded_system_nios2_qsys_0_test_bench\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_test_bench:the_embedded_system_nios2_qsys_0_test_bench\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_test_bench" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202870937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_register_bank_a_module embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a " "Elaborating entity \"embedded_system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_register_bank_a" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202870958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embedded_system_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"embedded_system_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871037 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565202871037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_01o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_01o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_01o1 " "Found entity 1: altsyncram_01o1" {  } { { "db/altsyncram_01o1.tdf" "" { Text "D:/Cinna-BoN-FPGA/db/altsyncram_01o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202871087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202871087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_01o1 embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_01o1:auto_generated " "Elaborating entity \"altsyncram_01o1\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_a_module:embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_01o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_register_bank_b_module embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b " "Elaborating entity \"embedded_system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_register_bank_b" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embedded_system_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"embedded_system_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871206 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565202871206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_11o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_11o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_11o1 " "Found entity 1: altsyncram_11o1" {  } { { "db/altsyncram_11o1.tdf" "" { Text "D:/Cinna-BoN-FPGA/db/altsyncram_11o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202871257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202871257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_11o1 embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_11o1:auto_generated " "Elaborating entity \"altsyncram_11o1\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_register_bank_b_module:embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_11o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_debug embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_debug" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871413 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565202871413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_ocimem embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_ocimem" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_ociram_sp_ram_module embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"embedded_system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_ociram_sp_ram" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embedded_system_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"embedded_system_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202871518 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565202871518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7g1 " "Found entity 1: altsyncram_j7g1" {  } { { "db/altsyncram_j7g1.tdf" "" { Text "D:/Cinna-BoN-FPGA/db/altsyncram_j7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202871569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202871569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7g1 embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated " "Elaborating entity \"altsyncram_j7g1\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|embedded_system_nios2_qsys_0_ociram_sp_ram_module:embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_avalon_reg embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_avalon_reg:the_embedded_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_avalon_reg" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_break embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_break" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_xbrk embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_embedded_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_embedded_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_dbrk embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_embedded_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_itrace embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_itrace:the_embedded_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_itrace:the_embedded_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_itrace" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_dtrace embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_td_mode embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace\|embedded_system_nios2_qsys_0_nios2_oci_td_mode:embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_embedded_system_nios2_qsys_0_nios2_oci_dtrace\|embedded_system_nios2_qsys_0_nios2_oci_td_mode:embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_fifo embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_fifo" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202871992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_oci_test_bench embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_oci_test_bench:the_embedded_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"embedded_system_nios2_qsys_0_oci_test_bench\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_fifo:the_embedded_system_nios2_qsys_0_nios2_oci_fifo\|embedded_system_nios2_qsys_0_oci_test_bench:the_embedded_system_nios2_qsys_0_oci_test_bench\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_oci_test_bench" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872013 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "embedded_system_nios2_qsys_0_oci_test_bench " "Entity \"embedded_system_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_oci_test_bench" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1565202872014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_pib embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_pib:the_embedded_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_pib:the_embedded_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_pib" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_nios2_oci_im embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_im:the_embedded_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"embedded_system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_im:the_embedded_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_nios2_oci_im" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_wrapper embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" "the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_tck embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embedded_system_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_qsys_0_jtag_debug_module_sysclk embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "embedded_system_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872145 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565202872145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872147 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"embedded_system:u0\|embedded_system_nios2_qsys_0:nios2_qsys_0\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_onchip_memory2_0 embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"embedded_system_onchip_memory2_0\" for hierarchy \"embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "embedded_system/synthesis/embedded_system.v" "onchip_memory2_0" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202872963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embedded_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"embedded_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565202872963 ""}  } { { "embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565202872963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_45o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_45o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_45o1 " "Found entity 1: altsyncram_45o1" {  } { { "db/altsyncram_45o1.tdf" "" { Text "D:/Cinna-BoN-FPGA/db/altsyncram_45o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202873011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202873011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_45o1 embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_45o1:auto_generated " "Elaborating entity \"altsyncram_45o1\" for hierarchy \"embedded_system:u0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_45o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"embedded_system_mm_interconnect_0\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "embedded_system/synthesis/embedded_system.v" "mm_interconnect_0" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ad9833_comp_0_avalon_slave_0_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "ad9833_comp_0_avalon_slave_0_translator" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "ad9833_comp_0_avalon_slave_0_agent" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ad9833_comp_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ad9833_comp_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "ad9833_comp_0_avalon_slave_0_agent_rsp_fifo" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router " "Elaborating entity \"embedded_system_mm_interconnect_0_router\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_default_decode embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_default_decode\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_001 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_001\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_001" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_001_default_decode embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_002 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_002\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_002" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_002_default_decode embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_003 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_003\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_003" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_003_default_decode embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_demux embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_demux\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_demux_001 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_mux embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_mux\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_mux_001 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_demux embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_demux\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_mux embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_mux\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_mux_001 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_avalon_st_adapter embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"embedded_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"embedded_system:u0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_irq_mapper embedded_system:u0\|embedded_system_irq_mapper:irq_mapper " "Elaborating entity \"embedded_system_irq_mapper\" for hierarchy \"embedded_system:u0\|embedded_system_irq_mapper:irq_mapper\"" {  } { { "embedded_system/synthesis/embedded_system.v" "irq_mapper" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embedded_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embedded_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "embedded_system/synthesis/embedded_system.v" "rst_controller" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embedded_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embedded_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "embedded_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embedded_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embedded_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "embedded_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202873836 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565202874581 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.07.14:34:38 Progress: Loading sld4ba3b029/alt_sld_fab_wrapper_hw.tcl " "2019.08.07.14:34:38 Progress: Loading sld4ba3b029/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202878499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202880536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202880665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202882245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202882384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202882516 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202882667 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202882674 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202882682 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565202883427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4ba3b029/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4ba3b029/alt_sld_fab.v" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202883705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202883705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202883801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202883801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202883803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202883803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202883888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202883888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202883991 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202883991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202883991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Cinna-BoN-FPGA/db/ip/sld4ba3b029/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565202884081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202884081 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1565202886702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202887487 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565202888382 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202888578 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg " "Generated suppressed messages file D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202889099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565202891056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565202891056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1472 " "Implemented 1472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565202891253 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565202891253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1335 " "Implemented 1335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565202891253 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565202891253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565202891253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "804 " "Peak virtual memory: 804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565202891302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 14:34:51 2019 " "Processing ended: Wed Aug 07 14:34:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565202891302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565202891302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565202891302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565202891302 ""}
