
*** Running vivado
    with args -log system_Bilateral_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_Bilateral_ip_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_Bilateral_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Work/ZedMinSysHW/CustomIPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top system_Bilateral_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9000
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_Bilateral_ip_0_0' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ip/system_Bilateral_ip_0_0/synth/system_Bilateral_ip_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip.v:28]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_reset_sync' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_reset_sync.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_reset_sync' (1#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_reset_sync.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_axi_lite' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_axi_lite.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_addr_decoder' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_addr_decoder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_addr_decoder' (2#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_addr_decoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_axi_lite_module' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_axi_lite_module.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_axi_lite_module' (3#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_axi_lite_module.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_axi_lite' (4#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_axi_lite.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_axi4_stream_video_slave' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_axi4_stream_video_slave.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_fifo_eol' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_fifo_eol.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_SimpleDualPortRAM_singlebit' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_SimpleDualPortRAM_singlebit.v:21]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_SimpleDualPortRAM_singlebit' (5#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_SimpleDualPortRAM_singlebit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_fifo_eol' (6#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_fifo_eol.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_fifo_sof' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_fifo_sof.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_fifo_sof' (7#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_fifo_sof.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_adapter_in' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_adapter_in.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_adapter_in_module' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_adapter_in_module.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_adapter_in_module' (8#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_adapter_in_module.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_adapter_in' (9#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_adapter_in.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_fifo_data' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_fifo_data.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_SimpleDualPortRAM_generic' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_SimpleDualPortRAM_generic' (10#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_fifo_data' (11#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_fifo_data.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_axi4_stream_video_slave' (12#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_axi4_stream_video_slave.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_dut' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_dut.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_BilateralFilter_HW' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_BilateralFilter_HW.v:45]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_RGB2Vector' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_RGB2Vector.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_RGB2Vector' (13#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_RGB2Vector.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_Color_Space_Converter' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_Color_Space_Converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_RGB2INTENSITY' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_RGB2INTENSITY.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_RGB2INTENSITY' (14#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_RGB2INTENSITY.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_Color_Space_Converter' (15#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_Color_Space_Converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_Bilateral_Filter1' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_Bilateral_Filter1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_LineBuffer' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_LineBuffer.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_InputControlValidation' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_InputControlValidation.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_InputControlValidation' (16#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_InputControlValidation.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_LineSpaceAverager' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_LineSpaceAverager.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_LineSpaceAverager' (17#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_LineSpaceAverager.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_DATA_MEMORY' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_DATA_MEMORY.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_PushPopCounterOne' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_PushPopCounterOne.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_PushPopCounterOne' (18#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_PushPopCounterOne.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_SimpleDualPortRAM_generic' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_SimpleDualPortRAM_generic' (19#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_PushPopCounter' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_PushPopCounter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_PushPopCounter' (20#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_PushPopCounter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_DATA_MEMORY' (21#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_DATA_MEMORY.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_LineInfoStore' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_LineInfoStore.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_LineInfoStore' (22#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_LineInfoStore.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_DataReadController' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_DataReadController.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_DataReadController' (23#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_DataReadController.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_LineInfoStore_block' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_LineInfoStore_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_LineInfoStore_block' (24#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_LineInfoStore_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_PaddingController' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_PaddingController.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_PaddingController' (25#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_PaddingController.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_GateProcessData' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_GateProcessData.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_GateProcessData' (26#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_GateProcessData.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_Horizontal_Padder' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_Horizontal_Padder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_Horizontal_Padder' (27#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_Horizontal_Padder.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_Vertical_Padding_Counter' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_Vertical_Padding_Counter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_Vertical_Padding_Counter' (28#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_Vertical_Padding_Counter.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_Vertical_Padder' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_Vertical_Padder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_Vertical_Padder' (29#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_Vertical_Padder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_LineBuffer' (30#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_LineBuffer.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_src_BilatKernel' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_BilatKernel.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_BilatKernel' (31#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_BilatKernel.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_Bilateral_Filter1' (32#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_Bilateral_Filter1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_src_BilateralFilter_HW' (33#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_src_BilateralFilter_HW.v:45]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_dut' (34#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_dut.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_axi4_stream_video_master' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_axi4_stream_video_master.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_fifo_data_OUT' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_fifo_data_OUT.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_fifo_data_OUT' (35#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_fifo_data_OUT.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_fifo_eol_out' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_fifo_eol_out.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_fifo_eol_out' (36#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_fifo_eol_out.v:21]
INFO: [Synth 8-6157] synthesizing module 'Bilateral_ip_fifo_sof_out' [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_fifo_sof_out.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_fifo_sof_out' (37#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_fifo_sof_out.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip_axi4_stream_video_master' (38#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip_axi4_stream_video_master.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Bilateral_ip' (39#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ipshared/6b7d/hdl/verilog/Bilateral_ip.v:28]
INFO: [Synth 8-6155] done synthesizing module 'system_Bilateral_ip_0_0' (40#1) [d:/Work/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ip/system_Bilateral_ip_0_0/synth/system_Bilateral_ip_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1273.098 ; gain = 270.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1279.367 ; gain = 276.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1279.367 ; gain = 276.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.635 . Memory (MB): peak = 1279.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1293.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.833 . Memory (MB): peak = 1307.332 ; gain = 14.109
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1307.332 ; gain = 304.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1307.332 ; gain = 304.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1307.332 ; gain = 304.816
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_wstate_reg' in module 'Bilateral_ip_axi_lite_module'
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_rstate_reg' in module 'Bilateral_ip_axi_lite_module'
INFO: [Synth 8-802] inferred FSM for state register 'DataReadController_FSMState_reg' in module 'Bilateral_ip_src_DataReadController'
INFO: [Synth 8-802] inferred FSM for state register 'PaddingController_FSMState_reg' in module 'Bilateral_ip_src_PaddingController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                         00000000
                 iSTATE0 |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_rstate_reg' using encoding 'sequential' in module 'Bilateral_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                         00000000
                  iSTATE |                              010 |                         00000001
                 iSTATE0 |                              100 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_wstate_reg' using encoding 'one-hot' in module 'Bilateral_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DataReadController_FSMState_reg' using encoding 'sequential' in module 'Bilateral_ip_src_DataReadController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                            00001 |                              000
                  iSTATE |                            00010 |                              001
                 iSTATE0 |                            00100 |                              010
                 iSTATE1 |                            01000 |                              011
                 iSTATE2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PaddingController_FSMState_reg' using encoding 'one-hot' in module 'Bilateral_ip_src_PaddingController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1307.332 ; gain = 304.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   38 Bit       Adders := 1     
	   2 Input   37 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 3     
	   2 Input   35 Bit       Adders := 5     
	   2 Input   34 Bit       Adders := 10    
	   2 Input   33 Bit       Adders := 20    
	   2 Input   32 Bit       Adders := 40    
	   2 Input   29 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 3     
	   2 Input   26 Bit       Adders := 6     
	   2 Input   25 Bit       Adders := 11    
	   2 Input   24 Bit       Adders := 20    
	   2 Input   23 Bit       Adders := 40    
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 26    
	   3 Input    9 Bit       Adders := 80    
	   2 Input    8 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 12    
	   2 Input    2 Bit       Adders := 12    
+---Registers : 
	               67 Bit    Registers := 3     
	               38 Bit    Registers := 3     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 4     
	               35 Bit    Registers := 5     
	               34 Bit    Registers := 10    
	               33 Bit    Registers := 20    
	               32 Bit    Registers := 54    
	               31 Bit    Registers := 247   
	               29 Bit    Registers := 6     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 6     
	               25 Bit    Registers := 12    
	               24 Bit    Registers := 26    
	               23 Bit    Registers := 40    
	               22 Bit    Registers := 245   
	               20 Bit    Registers := 5     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 10    
	               10 Bit    Registers := 50    
	                9 Bit    Registers := 80    
	                8 Bit    Registers := 550   
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 31    
	                1 Bit    Registers := 138   
+---Multipliers : 
	              30x38  Multipliers := 1     
+---RAMs : 
	               8K Bit	(1024 X 8 bit)          RAMs := 8     
	              128 Bit	(4 X 32 bit)          RAMs := 2     
	                4 Bit	(4 X 1 bit)          RAMs := 4     
+---ROMs : 
	                    ROMs := 81    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 8     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 18    
	   3 Input    9 Bit        Muxes := 80    
	   2 Input    8 Bit        Muxes := 40    
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 82    
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 75    
	   3 Input    1 Bit        Muxes := 11    
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multiplier_mul_temp_80, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_80 is absorbed into DSP multiplier_mul_temp_80.
DSP Report: Generating DSP multiplier_mul_temp_79, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_79 is absorbed into DSP multiplier_mul_temp_79.
DSP Report: Generating DSP multiplier_mul_temp_78, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_78 is absorbed into DSP multiplier_mul_temp_78.
DSP Report: Generating DSP multiplier_mul_temp_77, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_77 is absorbed into DSP multiplier_mul_temp_77.
DSP Report: Generating DSP multiplier_mul_temp_76, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_76 is absorbed into DSP multiplier_mul_temp_76.
DSP Report: Generating DSP multiplier_mul_temp_75, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_75 is absorbed into DSP multiplier_mul_temp_75.
DSP Report: Generating DSP multiplier_mul_temp_74, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_74 is absorbed into DSP multiplier_mul_temp_74.
DSP Report: Generating DSP multiplier_mul_temp_73, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_73 is absorbed into DSP multiplier_mul_temp_73.
DSP Report: Generating DSP multiplier_mul_temp_72, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_72 is absorbed into DSP multiplier_mul_temp_72.
DSP Report: Generating DSP multiplier_mul_temp_71, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_71 is absorbed into DSP multiplier_mul_temp_71.
DSP Report: Generating DSP multiplier_mul_temp_70, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_70 is absorbed into DSP multiplier_mul_temp_70.
DSP Report: Generating DSP multiplier_mul_temp_69, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_69 is absorbed into DSP multiplier_mul_temp_69.
DSP Report: Generating DSP multiplier_mul_temp_68, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_68 is absorbed into DSP multiplier_mul_temp_68.
DSP Report: Generating DSP multiplier_mul_temp_67, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_67 is absorbed into DSP multiplier_mul_temp_67.
DSP Report: Generating DSP multiplier_mul_temp_66, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_66 is absorbed into DSP multiplier_mul_temp_66.
DSP Report: Generating DSP multiplier_mul_temp_65, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_65 is absorbed into DSP multiplier_mul_temp_65.
DSP Report: Generating DSP multiplier_mul_temp_64, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_64 is absorbed into DSP multiplier_mul_temp_64.
DSP Report: Generating DSP multiplier_mul_temp_63, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_63 is absorbed into DSP multiplier_mul_temp_63.
DSP Report: Generating DSP multiplier_mul_temp_62, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_62 is absorbed into DSP multiplier_mul_temp_62.
DSP Report: Generating DSP multiplier_mul_temp_61, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_61 is absorbed into DSP multiplier_mul_temp_61.
DSP Report: Generating DSP multiplier_mul_temp_60, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_60 is absorbed into DSP multiplier_mul_temp_60.
DSP Report: Generating DSP multiplier_mul_temp_59, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_59 is absorbed into DSP multiplier_mul_temp_59.
DSP Report: Generating DSP multiplier_mul_temp_58, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_58 is absorbed into DSP multiplier_mul_temp_58.
DSP Report: Generating DSP multiplier_mul_temp_57, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_57 is absorbed into DSP multiplier_mul_temp_57.
DSP Report: Generating DSP multiplier_mul_temp_56, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_56 is absorbed into DSP multiplier_mul_temp_56.
DSP Report: Generating DSP multiplier_mul_temp_55, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_55 is absorbed into DSP multiplier_mul_temp_55.
DSP Report: Generating DSP multiplier_mul_temp_54, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_54 is absorbed into DSP multiplier_mul_temp_54.
DSP Report: Generating DSP multiplier_mul_temp_53, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_53 is absorbed into DSP multiplier_mul_temp_53.
DSP Report: Generating DSP multiplier_mul_temp_52, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_52 is absorbed into DSP multiplier_mul_temp_52.
DSP Report: Generating DSP multiplier_mul_temp_51, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_51 is absorbed into DSP multiplier_mul_temp_51.
DSP Report: Generating DSP multiplier_mul_temp_50, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_50 is absorbed into DSP multiplier_mul_temp_50.
DSP Report: Generating DSP multiplier_mul_temp_49, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_49 is absorbed into DSP multiplier_mul_temp_49.
DSP Report: Generating DSP multiplier_mul_temp_48, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_48 is absorbed into DSP multiplier_mul_temp_48.
DSP Report: Generating DSP multiplier_mul_temp_47, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_47 is absorbed into DSP multiplier_mul_temp_47.
DSP Report: Generating DSP multiplier_mul_temp_46, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_46 is absorbed into DSP multiplier_mul_temp_46.
DSP Report: Generating DSP multiplier_mul_temp_45, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_45 is absorbed into DSP multiplier_mul_temp_45.
DSP Report: Generating DSP multiplier_mul_temp_44, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_44 is absorbed into DSP multiplier_mul_temp_44.
DSP Report: Generating DSP multiplier_mul_temp_43, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_43 is absorbed into DSP multiplier_mul_temp_43.
DSP Report: Generating DSP multiplier_mul_temp_42, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_42 is absorbed into DSP multiplier_mul_temp_42.
DSP Report: Generating DSP multiplier_mul_temp_41, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_41 is absorbed into DSP multiplier_mul_temp_41.
DSP Report: Generating DSP multiplier_mul_temp_40, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_40 is absorbed into DSP multiplier_mul_temp_40.
DSP Report: Generating DSP multiplier_mul_temp_39, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_39 is absorbed into DSP multiplier_mul_temp_39.
DSP Report: Generating DSP multiplier_mul_temp_38, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_38 is absorbed into DSP multiplier_mul_temp_38.
DSP Report: Generating DSP multiplier_mul_temp_37, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_37 is absorbed into DSP multiplier_mul_temp_37.
DSP Report: Generating DSP multiplier_mul_temp_36, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_36 is absorbed into DSP multiplier_mul_temp_36.
DSP Report: Generating DSP multiplier_mul_temp_35, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_35 is absorbed into DSP multiplier_mul_temp_35.
DSP Report: Generating DSP multiplier_mul_temp_34, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_34 is absorbed into DSP multiplier_mul_temp_34.
DSP Report: Generating DSP multiplier_mul_temp_33, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_33 is absorbed into DSP multiplier_mul_temp_33.
DSP Report: Generating DSP multiplier_mul_temp_32, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_32 is absorbed into DSP multiplier_mul_temp_32.
DSP Report: Generating DSP multiplier_mul_temp_31, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_31 is absorbed into DSP multiplier_mul_temp_31.
DSP Report: Generating DSP multiplier_mul_temp_30, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_30 is absorbed into DSP multiplier_mul_temp_30.
DSP Report: Generating DSP multiplier_mul_temp_29, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_29 is absorbed into DSP multiplier_mul_temp_29.
DSP Report: Generating DSP multiplier_mul_temp_28, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_28 is absorbed into DSP multiplier_mul_temp_28.
DSP Report: Generating DSP multiplier_mul_temp_27, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_27 is absorbed into DSP multiplier_mul_temp_27.
DSP Report: Generating DSP multiplier_mul_temp_26, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_26 is absorbed into DSP multiplier_mul_temp_26.
DSP Report: Generating DSP multiplier_mul_temp_25, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_25 is absorbed into DSP multiplier_mul_temp_25.
DSP Report: Generating DSP multiplier_mul_temp_24, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_24 is absorbed into DSP multiplier_mul_temp_24.
DSP Report: Generating DSP multiplier_mul_temp_23, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_23 is absorbed into DSP multiplier_mul_temp_23.
DSP Report: Generating DSP multiplier_mul_temp_22, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_22 is absorbed into DSP multiplier_mul_temp_22.
DSP Report: Generating DSP multiplier_mul_temp_21, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_21 is absorbed into DSP multiplier_mul_temp_21.
DSP Report: Generating DSP multiplier_mul_temp_20, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_20 is absorbed into DSP multiplier_mul_temp_20.
DSP Report: Generating DSP multiplier_mul_temp_19, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_19 is absorbed into DSP multiplier_mul_temp_19.
DSP Report: Generating DSP multiplier_mul_temp_18, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_18 is absorbed into DSP multiplier_mul_temp_18.
DSP Report: Generating DSP multiplier_mul_temp_17, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_17 is absorbed into DSP multiplier_mul_temp_17.
DSP Report: Generating DSP multiplier_mul_temp_16, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_16 is absorbed into DSP multiplier_mul_temp_16.
DSP Report: Generating DSP multiplier_mul_temp_15, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_15 is absorbed into DSP multiplier_mul_temp_15.
DSP Report: Generating DSP multiplier_mul_temp_14, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_14 is absorbed into DSP multiplier_mul_temp_14.
DSP Report: Generating DSP multiplier_mul_temp_13, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_13 is absorbed into DSP multiplier_mul_temp_13.
DSP Report: Generating DSP multiplier_mul_temp_12, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_12 is absorbed into DSP multiplier_mul_temp_12.
DSP Report: Generating DSP multiplier_mul_temp_11, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_11 is absorbed into DSP multiplier_mul_temp_11.
DSP Report: Generating DSP multiplier_mul_temp_10, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_10 is absorbed into DSP multiplier_mul_temp_10.
DSP Report: Generating DSP multiplier_mul_temp_9, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_9 is absorbed into DSP multiplier_mul_temp_9.
DSP Report: Generating DSP multiplier_mul_temp_8, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_8 is absorbed into DSP multiplier_mul_temp_8.
DSP Report: Generating DSP multiplier_mul_temp_7, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_7 is absorbed into DSP multiplier_mul_temp_7.
DSP Report: Generating DSP multiplier_mul_temp_6, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_6 is absorbed into DSP multiplier_mul_temp_6.
DSP Report: Generating DSP multiplier_mul_temp_5, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_5 is absorbed into DSP multiplier_mul_temp_5.
DSP Report: Generating DSP multiplier_mul_temp_4, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_4 is absorbed into DSP multiplier_mul_temp_4.
DSP Report: Generating DSP multiplier_mul_temp_3, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_3 is absorbed into DSP multiplier_mul_temp_3.
DSP Report: Generating DSP multiplier_mul_temp_2, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_2 is absorbed into DSP multiplier_mul_temp_2.
DSP Report: Generating DSP multiplier_mul_temp_1, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_1 is absorbed into DSP multiplier_mul_temp_1.
DSP Report: Generating DSP multiplier_mul_temp, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp is absorbed into DSP multiplier_mul_temp.
DSP Report: Generating DSP multiplier_mul_temp_81, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_81 is absorbed into DSP multiplier_mul_temp_81.
DSP Report: operator multiplier_mul_temp_81 is absorbed into DSP multiplier_mul_temp_81.
DSP Report: Generating DSP multiplier_mul_temp_81, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_81 is absorbed into DSP multiplier_mul_temp_81.
DSP Report: Generating DSP multiplier_mul_temp_81, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_81 is absorbed into DSP multiplier_mul_temp_81.
DSP Report: Generating DSP multiplier_mul_temp_81, operation Mode is: A*B.
DSP Report: operator multiplier_mul_temp_81 is absorbed into DSP multiplier_mul_temp_81.
DSP Report: Generating DSP inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut3, operation Mode is: (A:0x1d2f)*B.
DSP Report: operator inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut3 is absorbed into DSP inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut3.
DSP Report: Generating DSP inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut2, operation Mode is: (A:0x9646)*B.
DSP Report: operator inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut2 is absorbed into DSP inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut2.
DSP Report: Generating DSP inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut1, operation Mode is: (A:0x4c8b)*B.
DSP Report: operator inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut1 is absorbed into DSP inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 1307.332 ; gain = 304.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------------------+-----------------+---------------+----------------+
|Module Name                  | RTL Object      | Depth x Width | Implemented As | 
+-----------------------------+-----------------+---------------+----------------+
|Bilateral_ip_src_BilatKernel | LUTReg_80_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_79_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_78_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_77_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_76_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_75_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_74_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_73_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_72_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_71_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_70_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_69_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_68_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_67_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_66_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_65_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_64_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_63_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_62_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_61_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_60_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_59_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_58_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_57_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_56_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_55_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_54_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_53_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_52_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_51_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_50_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_49_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_48_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_47_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_46_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_45_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_44_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_43_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_42_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_41_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_39_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_38_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_37_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_36_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_35_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_34_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_33_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_32_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_31_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_30_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_29_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_28_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_27_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_26_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_25_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_24_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_23_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_22_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_21_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_20_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_19_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_18_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_17_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_16_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_15_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_14_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_13_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_12_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_11_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_10_reg   | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_9_reg    | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_8_reg    | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_7_reg    | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_6_reg    | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_5_reg    | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_4_reg    | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_3_reg    | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_2_reg    | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_1_reg    | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | LUTReg_reg      | 512x22        | Block RAM      | 
|Bilateral_ip_src_BilatKernel | recipOutReg_reg | 2048x28       | Block RAM      | 
+-----------------------------+-----------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                           | RTL Object                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic2/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic3/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic4/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic5/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic6/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic7/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic8/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name             | RTL Object                                                                                                                                   | Inference | Size (Depth x Width) | Primitives    | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_eol_inst/u_Bilateral_ip_fifo_eol_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_sof_inst/u_Bilateral_ip_fifo_sof_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_data_inst/u_Bilateral_ip_fifo_data_classic_ram/ram_reg                  | Implied   | 4 x 32               | RAM32M x 6	   | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_data_OUT_inst/u_Bilateral_ip_fifo_data_OUT_classic_ram_generic/ram_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_eol_out_inst/u_Bilateral_ip_fifo_eol_out_classic_ram/ram_reg           | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_sof_out_inst/u_Bilateral_ip_fifo_sof_out_classic_ram_singlebit/ram_reg | Implied   | 4 x 1                | RAM16X1D x 1	 | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 22     | 8      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 21     | 18     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 18     | 13     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_BilatKernel   | A*B          | 21     | 13     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_RGB2INTENSITY | (A:0x1d2f)*B | 8      | 13     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_RGB2INTENSITY | (A:0x9646)*B | 8      | 16     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bilateral_ip_src_RGB2INTENSITY | (A:0x4c8b)*B | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:18 . Memory (MB): peak = 1307.332 ; gain = 304.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1307.332 ; gain = 304.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                           | RTL Object                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic2/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic3/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic4/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic5/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic6/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic7/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer  | u_DATA_MEMORY/u_SimpleDualPortRAM_Generic8/ram_reg         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name             | RTL Object                                                                                                                                   | Inference | Size (Depth x Width) | Primitives    | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_eol_inst/u_Bilateral_ip_fifo_eol_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_sof_inst/u_Bilateral_ip_fifo_sof_classic_ram/ram_reg                    | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_axi4_stream_video_slave_inst/u_Bilateral_ip_fifo_data_inst/u_Bilateral_ip_fifo_data_classic_ram/ram_reg                  | Implied   | 4 x 32               | RAM32M x 6	   | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_data_OUT_inst/u_Bilateral_ip_fifo_data_OUT_classic_ram_generic/ram_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_eol_out_inst/u_Bilateral_ip_fifo_eol_out_classic_ram/ram_reg           | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_axi4_stream_video_master_inst/u_Bilateral_ip_fifo_sof_out_inst/u_Bilateral_ip_fifo_sof_out_classic_ram_singlebit/ram_reg | Implied   | 4 x 1                | RAM16X1D x 1	 | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic4/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic5/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic6/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic7/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic8/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_80_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_80_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_79_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_79_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_78_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_78_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_77_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_77_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_76_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_76_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_75_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_75_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_74_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_74_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_73_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_73_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_72_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_72_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_71_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_71_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_70_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_70_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_69_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_69_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_68_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_68_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_67_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_67_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_66_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_66_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_65_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_65_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_64_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_64_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_63_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_63_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_62_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_62_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_61_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_61_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_60_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_60_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_59_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_59_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_58_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_58_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_57_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_57_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_56_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_56_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_55_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_55_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_54_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_54_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_53_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_53_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_52_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_52_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_51_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_51_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_50_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_50_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_49_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_49_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_48_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_48_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_47_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_47_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_46_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_46_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_45_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_45_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_44_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_44_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_43_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_43_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_42_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_42_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_41_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_41_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_39_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_39_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_38_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_38_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_37_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_37_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_36_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_36_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_35_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_35_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_34_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/LUTReg_34_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:02:29 . Memory (MB): peak = 1321.191 ; gain = 318.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:34 ; elapsed = 00:02:36 . Memory (MB): peak = 1327.523 ; gain = 325.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:34 ; elapsed = 00:02:36 . Memory (MB): peak = 1327.523 ; gain = 325.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1327.523 ; gain = 325.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1327.523 ; gain = 325.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:02:40 . Memory (MB): peak = 1328.520 ; gain = 326.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:02:40 . Memory (MB): peak = 1328.520 ; gain = 326.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/intdelay_reg_reg[3][7]              | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/intdelay_reg_reg[2]                               | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/intdelay_reg_1_reg[2]                             | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/intdelay_reg_3_reg[2]                             | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/intdelay_reg_4_reg[2]                             | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_80_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/add_stage5_6_reg_reg_reg[4][29]             | 6      | 30    | YES          | NO                 | YES               | 30     | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_79_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_78_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_77_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_76_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_75_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_74_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_73_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_72_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_71_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_70_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_69_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_68_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_67_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_66_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_65_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_64_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_63_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_62_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_61_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_60_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_59_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_58_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_57_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_56_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_55_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_54_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_53_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_52_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_51_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_50_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_49_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_48_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_47_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_46_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_45_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_44_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_43_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_42_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_41_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_40_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_39_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_38_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_37_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_36_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_35_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_34_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_33_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_32_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_31_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_30_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_29_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_28_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_27_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_26_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_25_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_24_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_23_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_22_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_21_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_20_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_19_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_18_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_17_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_16_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_15_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_14_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_13_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_12_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_11_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_10_reg[3][7]         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_9_reg[3][7]          | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_8_reg[3][7]          | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_7_reg[3][7]          | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_6_reg[3][7]          | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_5_reg[3][7]          | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_4_reg[3][7]          | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_3_reg[3][7]          | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_2_reg[3][7]          | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_1_reg[3][7]          | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multDataInRegister_reg_reg[3][7]            | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/fmultNormInRegister_reg_reg[4][28]          | 5      | 28    | YES          | NO                 | YES               | 28     | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/fmultOutRegister_reg_reg[0][20]__0          | 4      | 21    | YES          | NO                 | YES               | 21     | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/validOut_fir_latency_reg_reg[19]            | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/intdelay_reg_5_reg[3]                                          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/intdelay_reg_reg[6]                | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/vStartInReg_reg                                                | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/intdelay_reg_reg[3][7]                                         | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/intdelay_reg_2_reg[3]                                          | 24     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/intdelay_reg_3_reg[3]                                          | 24     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_State_Transition_Flag_Gen/intdelay_reg_reg[3]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_State_Transition_Flag_Gen/intdelay_reg_2_reg[4] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_State_Transition_Flag_Gen/intdelay_reg_4_reg[3] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/hEndOut_tap_latency_reg_reg[3]              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/vStartout_tap_latency_reg_reg[3]            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_Bilateral_ip_0_0 | inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/validOut_tap_latency_reg_reg[3]             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1572|
|2     |DSP48E1  |    88|
|3     |LUT1     |    28|
|4     |LUT2     |  8577|
|5     |LUT3     |   312|
|6     |LUT4     |   518|
|7     |LUT5     |   312|
|8     |LUT6     |   584|
|9     |MUXF7    |    56|
|10    |RAM16X1D |     4|
|11    |RAM32M   |    10|
|12    |RAMB18E1 |    88|
|27    |RAMB36E1 |     2|
|29    |SRL16E   |   756|
|30    |SRLC32E  |     3|
|31    |FDCE     | 17599|
|32    |FDPE     |    20|
|33    |FDRE     |   819|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:02:41 . Memory (MB): peak = 1328.520 ; gain = 326.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:01 ; elapsed = 00:02:32 . Memory (MB): peak = 1328.520 ; gain = 298.039
Synthesis Optimization Complete : Time (s): cpu = 00:02:39 ; elapsed = 00:02:41 . Memory (MB): peak = 1328.520 ; gain = 326.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.725 . Memory (MB): peak = 1340.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1820 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system_Bilateral_ip_0_0' is not ideal for floorplanning, since the cellview 'Bilateral_ip_src_BilatKernel' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1348.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
206 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:54 ; elapsed = 00:02:58 . Memory (MB): peak = 1348.184 ; gain = 345.668
INFO: [Common 17-1381] The checkpoint 'D:/Work/ZedMinSysHW/ZedMinSysHW.runs/system_Bilateral_ip_0_0_synth_1/system_Bilateral_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_Bilateral_ip_0_0, cache-ID = f3fa8ce35ba07cb8
INFO: [Coretcl 2-1174] Renamed 54 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Work/ZedMinSysHW/ZedMinSysHW.runs/system_Bilateral_ip_0_0_synth_1/system_Bilateral_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_Bilateral_ip_0_0_utilization_synth.rpt -pb system_Bilateral_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 16 01:28:01 2021...
