Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 13:51:35 2024
****************************************

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (49.26,18.33)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0382      1.0500    0.0865      0.0865 r    (49.01,18.33)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0089
  U300/I (INVD1BWP16P90CPD)                                                                               0.0382      1.0700    0.0009      0.0874 r    (51.89,17.16)
  U300/ZN (INVD1BWP16P90CPD)                                                                              0.0434      1.0500    0.0420      0.1294 f    (51.97,17.16)
  n387 (net)                                                                           8      0.0092
  U253/A1 (NR2D1BWP16P90CPD)                                                                              0.0434      1.0700    0.0005      0.1300 f    (49.73,14.49)
  U253/ZN (NR2D1BWP16P90CPD)                                                                              0.0201      1.0500    0.0216      0.1516 r    (49.70,14.54)
  n214 (net)                                                                           2      0.0016
  U254/I (INVD1BWP16P90CPD)                                                                               0.0201      1.0700    0.0001      0.1517 r    (50.06,14.49)
  U254/ZN (INVD1BWP16P90CPD)                                                                              0.0109      1.0500    0.0141      0.1657 f    (50.14,14.49)
  n195 (net)                                                                           2      0.0016
  U255/A1 (NR2D1BWP16P90CPD)                                                                              0.0109      1.0700    0.0000      0.1658 f    (50.58,13.92)
  U255/ZN (NR2D1BWP16P90CPD)                                                                              0.0303      1.0500    0.0232      0.1889 r    (50.55,13.97)
  n209 (net)                                                                           4      0.0042
  U278/I (INVD1BWP16P90CPD)                                                                               0.0303      1.0700    0.0005      0.1895 r    (51.93,11.18)
  U278/ZN (INVD1BWP16P90CPD)                                                                              0.0246      1.0500    0.0268      0.2163 f    (52.01,11.19)
  n212 (net)                                                                           5      0.0047
  U279/B2 (IND3D1BWP16P90CPD)                                                                             0.0246      1.0700    0.0001      0.2164 f    (52.84,11.89)
  U279/ZN (IND3D1BWP16P90CPD)                                                                             0.0130      1.0500    0.0159      0.2322 r    (52.82,11.92)
  n141 (net)                                                                           1      0.0015
  U280/A3 (NR3D1BWP16P90CPD)                                                                              0.0130      1.0700    0.0002      0.2324 r    (56.53,13.87)
  U280/ZN (NR3D1BWP16P90CPD)                                                                              0.0107      1.0500    0.0126      0.2450 f    (56.68,13.85)
  n144 (net)                                                                           1      0.0007
  U281/B (AOI21D1BWP16P90CPD)                                                                             0.0107      1.0700    0.0000      0.2450 f    (56.64,12.83)
  U281/ZN (AOI21D1BWP16P90CPD)                                                                            0.0133      1.0500    0.0134      0.2584 r    (56.66,12.77)
  i_img2_jtag_tap_tdo_i (net)                                                          1      0.0008
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0133      1.0700    0.0000      0.2584 r    (57.00,12.09)     s, n
  data arrival time                                                                                                                         0.2584

  clock clock (fall edge)                                                                                                       0.6400      0.6400
  clock network delay (ideal)                                                                                                   0.0000      0.6400
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.6400 f    (59.04,12.05)     s, n
  clock uncertainty                                                                                                            -0.0300      0.6100
  duty cycle clock jitter                                                                                                      -0.0090      0.6010
  library setup time                                                                                                  1.0000   -0.0061      0.5949
  data required time                                                                                                                        0.5949
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5949
  data arrival time                                                                                                                        -0.2584
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.3365



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0079      1.0500    0.0039      0.5039 f    (61.75,13.65)
  tdi (net)                                                                            3      0.0039
  U562/I (BUFFD1BWP16P90CPD)                                                                              0.0079      1.0700    0.0005      0.5044 f    (57.92,17.98)
  U562/Z (BUFFD1BWP16P90CPD)                                                                              0.0140      1.0500    0.0187      0.5230 f    (58.07,17.98)
  n471 (net)                                                                           4      0.0031
  U285/I (BUFFD1BWP16P90CPD)                                                                              0.0140      1.0700    0.0001      0.5232 f    (58.43,18.95)
  U285/Z (BUFFD1BWP16P90CPD)                                                                              0.0059      1.0500    0.0150      0.5382 f    (58.58,18.95)
  n484 (net)                                                                           1      0.0009
  U558/I (INVD1BWP16P90CPD)                                                                               0.0059      1.0700    0.0001      0.5382 f    (59.68,18.76)
  U558/ZN (INVD1BWP16P90CPD)                                                                              0.0072      1.0500    0.0080      0.5462 r    (59.76,18.77)
  n467 (net)                                                                           1      0.0014
  U557/I (INVD2BWP16P90CPD)                                                                               0.0072      1.0700    0.0001      0.5463 r    (59.92,17.89)
  U557/ZN (INVD2BWP16P90CPD)                                                                              0.1971      1.0500    0.1250      0.6713 f    (59.95,17.89)
  dbg_datm_si[0] (net)                                                                 1      0.1004
  dbg_datm_si[0] (out)                                                                                    0.1971      1.0700    0.0087      0.6800 f    (61.75,17.01)
  data arrival time                                                                                                                         0.6800

  clock clock (rise edge)                                                                                                       1.2800      1.2800
  clock network delay (ideal)                                                                                                   0.0000      1.2800
  clock uncertainty                                                                                                            -0.0300      1.2500
  cycle clock jitter                                                                                                           -0.0070      1.2430
  output external delay                                                                                                        -0.5000      0.7430
  data required time                                                                                                                        0.7430
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.7430
  data arrival time                                                                                                                        -0.6800
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0630



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (recovery check against falling-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  trstn (in)                                                                                              0.0127      1.0500    0.0060      0.5060 r    (61.75,11.49)
  trstn (net)                                                                          5      0.0085
  U288/I (BUFFD1BWP16P90CPD)                                                                              0.0139      1.0700    0.0018      0.5078 r    (46.36,8.70)
  U288/Z (BUFFD1BWP16P90CPD)                                                                              0.0984      1.0500    0.0691      0.5769 r    (46.51,8.70)
  n376 (net)                                                                          18      0.0275
  i_img2_jtag_tap_tdo_reg/CDN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0988      1.0700    0.0032      0.5801 r    (57.92,12.02)     s, n
  data arrival time                                                                                                                         0.5801

  clock clock (fall edge)                                                                                                       0.6400      0.6400
  clock network delay (ideal)                                                                                                   0.0000      0.6400
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.6400 f    (59.04,12.05)     s, n
  clock uncertainty                                                                                                            -0.0300      0.6100
  duty cycle clock jitter                                                                                                      -0.0090      0.6010
  library setup time                                                                                                  1.0000    0.0027      0.6037
  data required time                                                                                                                        0.6037
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6037
  data arrival time                                                                                                                        -0.5801
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0236



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.6400      0.6400
  clock network delay (ideal)                                                                                                   0.0000      0.6400

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      1.0700    0.0000      0.6400 f    (59.04,12.05)     s, n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                                     0.0059      1.0500    0.0386      0.6786 r    (58.61,12.05)     s, n
  n397 (net)                                                                           1      0.0029
  U524/I (CKBD12BWP16P90CPDULVT)                                                                          0.0059      1.0700    0.0002      0.6788 r    (59.15,11.22)
  U524/Z (CKBD12BWP16P90CPDULVT)                                                                          0.0246      1.0500    0.0236      0.7024 r    (59.97,11.22)
  tdo (net)                                                                            1      0.1004
  tdo (out)                                                                                               0.0263      1.0700    0.0086      0.7110 r    (61.75,11.97)
  data arrival time                                                                                                                         0.7110

  clock clock (rise edge)                                                                                                       1.2800      1.2800
  clock network delay (ideal)                                                                                                   0.0000      1.2800
  clock uncertainty                                                                                                            -0.0300      1.2500
  duty cycle clock jitter                                                                                                      -0.0090      1.2410
  output external delay                                                                                                        -0.5000      0.7410
  data required time                                                                                                                        0.7410
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.7410
  data arrival time                                                                                                                        -0.7110
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0300


1
