#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 17 13:10:33 2021
# Process ID: 2268
# Current directory: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10352 D:\CJ-Documents\User Desktop of Windows\CJ-Verilog-Experiments\lab2\holiday_lights\holiday_lights.xpr
# Log file: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/vivado.log
# Journal file: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 818.363 ; gain = 94.824
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 839.469 ; gain = 0.312
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.runs/impl_1/holiday_lights.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.runs/impl_1/holiday_lights.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module holiday_lights
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 55cd5033c05d450391dbd2a9da8314c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v" Line 1. Module holiday_lights doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.holiday_lights
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
index 6 finished
====================================
Test end!
----PASS!!!
$finish called at time : 1005 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/testbench.v" Line 88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.871 ; gain = 15.879
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module holiday_lights
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 55cd5033c05d450391dbd2a9da8314c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v" Line 1. Module holiday_lights doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.holiday_lights
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
index 6 finished
====================================
Test end!
----PASS!!!
$finish called at time : 1005 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/testbench.v" Line 88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.465 ; gain = 1.723
open_project {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port douta [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 7
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1609.980 ; gain = 8.703
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:]
update_ip_catalog
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
update_ip_catalog
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port douta [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 7795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1661.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port douta [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 7795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1663.395 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 7795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1663.395 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port douta [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1903.949 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1903.949 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1903.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port douta [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1903.949 ; gain = 0.000
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1903.949 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1903.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port douta [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1903.949 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1903.949 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1903.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port douta [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1903.949 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1903.949 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1903.949 ; gain = 0.000
current_project holiday_lights_low_version_copy
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
update_ip_catalog
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 55cd5033c05d450391dbd2a9da8314c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CJ-Documents/User Desktop of Windows/holiday_lights_low_version_copy/holiday_lights_low_version_copy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
index 6 finished
====================================
Test end!
----PASS!!!
$finish called at time : 1005 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/testbench.v" Line 88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2013.223 ; gain = 0.652
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/flowing_water_lights/flowing_water_lights.runs/impl_1/flowing_water_lights.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port douta [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.312 ; gain = 0.000
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port douta [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port douta [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.312 ; gain = 0.000
update_ip_catalog
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port douta [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
ERROR: [VRFC 10-1412] syntax error near parameter [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v:15]
ERROR: [VRFC 10-2790] Verilog 2000 keyword parameter used in incorrect context [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v:15]
ERROR: [VRFC 10-2787] module memory_w_r ignored due to previous errors [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port douta [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0003
$finish called at time : 7995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2056.312 ; gain = 0.000
save_wave_config {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse {{D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench_behav.wcfg}}
set_property xsim.view {{D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench_behav.wcfg}} [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {20s} -objects [get_filesets sim_1]
update_ip_catalog
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port douta [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0003
$finish called at time : 7995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0003
$finish called at time : 7995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 7495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 7495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0003
$finish called at time : 6995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2056.312 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 007f
test module: 00ff
$finish called at time : 7095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0007
$finish called at time : 6695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 000f
$finish called at time : 6695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 007f
test module: 00ff
$finish called at time : 7095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 007f
test module: 00ff
$finish called at time : 7095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 007f
test module: 00ff
$finish called at time : 7095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 007f
test module: 00ff
$finish called at time : 7095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 7495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 001f
$finish called at time : 6795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 001f
$finish called at time : 6795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 7495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: 7fff
$finish called at time : 7495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: 7fff
$finish called at time : 7495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2056.312 ; gain = 0.000
save_wave_config {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 6695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: 7fff
$finish called at time : 7495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: 7fff
$finish called at time : 7495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 7495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0003
$finish called at time : 7795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.312 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
update_ip_catalog
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.312 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2056.312 ; gain = 0.000
run 10 us
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
update_ip_catalog
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2056.312 ; gain = 0.000
run 10 us
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0003
$finish called at time : 9995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0003
$finish called at time : 10095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 us
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0007
$finish called at time : 11595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0007
$finish called at time : 11695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 13095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 us
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 000f
$finish called at time : 13195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 000f
$finish called at time : 13295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 us
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 000f
test module: 001f
$finish called at time : 14795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 000f
test module: 001f
$finish called at time : 14895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 us
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 001f
test module: 003f
$finish called at time : 16395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 001f
test module: 003f
$finish called at time : 16495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 us
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 003f
test module: 007f
$finish called at time : 17995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 003f
test module: 007f
$finish called at time : 18095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 us
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 007f
test module: 00ff
$finish called at time : 19595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 007f
test module: 00ff
$finish called at time : 19695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 21095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 us
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 00ff
test module: 01ff
$finish called at time : 21195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 00ff
test module: 01ff
$finish called at time : 21295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 us
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 22695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2060.812 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 1 ms
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2061.242 ; gain = 0.234
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 20995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 22595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 24195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 25795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 27395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 28995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 30595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 32195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.668 ; gain = 0.215
launch_runs synth_1 -jobs 2
[Wed Nov 17 17:19:44 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
reset_run synth_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2073.738 ; gain = 0.000
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 20995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 22595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 24195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 25795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 27395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 28995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 30595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 32195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2073.738 ; gain = 0.000
launch_runs synth_1 -jobs 2
[Wed Nov 17 17:22:59 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Nov 17 17:24:09 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 17 17:26:10 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 17 17:27:41 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Nov 17 17:28:27 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 17 17:30:01 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1jsn2" may be locked by another hw_server.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:rgn1:3121
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:rgn1:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2073.738 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/USB\VID_03FD&PID_0008\5&704C7E0&0&3
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.738 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 17 17:34:16 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Nov 17 17:35:00 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 17 17:37:44 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.738 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 17 17:40:35 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Nov 17 17:41:19 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 17 17:42:53 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.738 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 17 17:57:41 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Nov 17 17:58:45 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 17 18:00:20 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2089.383 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {{D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench_behav.wcfg}
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2089.383 ; gain = 0.000
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 ms
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 20995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 22595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 24195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 25795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 27395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 28995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 30595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 32195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 33795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 35395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot testbench_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2089.383 ; gain = 0.000
run 1 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 ms
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 ms
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 ms
wrong at index 6
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 ms
wrong at index 7
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 9095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 ms
wrong at index 8
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 9195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 ms
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 9295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index a
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 9395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index b
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 9495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index c
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 9595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index d
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 9695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 9895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 9995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 10095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 10195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 10295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 10395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 10495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 6
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 10595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 7
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 10695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 8
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 10795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 10895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index a
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 10995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index b
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 11095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index c
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 11195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index d
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 11295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 11495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 11595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 11695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 11795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 11895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 11995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 12095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 6
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 12195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 7
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 12295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 8
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 12395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 12495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index a
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 12595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index b
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 12695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index c
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 12795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index d
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 12895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 0007
$finish called at time : 13095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 0007
$finish called at time : 13195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 0007
$finish called at time : 13295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 0007
$finish called at time : 13395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 0007
$finish called at time : 13495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 0007
$finish called at time : 13595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 0007
$finish called at time : 13695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 6
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 0007
$finish called at time : 13795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 7
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 0007
$finish called at time : 13895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2089.383 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2089.383 ; gain = 0.000
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 20995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 22595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 24195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 25795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 27395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2089.383 ; gain = 0.000
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 20995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 22595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 24195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 25795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2089.383 ; gain = 0.000
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2089.383 ; gain = 0.000
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 20995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 22595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 24195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 25795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 27395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 28995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 30595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 32195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 6895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2089.969 ; gain = 0.121
run 10 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 6995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 7095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 7195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 7295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 6
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 7395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 7
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 7495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 8
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 7595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 7695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index a
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 7795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index b
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 7895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index c
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 7995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index d
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0000
$finish called at time : 8095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0001
$finish called at time : 8295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 8395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 8495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 8595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 8695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 8795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 8895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 6
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 8995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 7
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 9095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 8
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 9195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 9295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index a
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 9395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index b
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 9495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index c
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 9595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index d
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 9695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0003
$finish called at time : 9895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 9995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 10095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 100 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 10195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 100 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 10295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 100 s
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 10395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 10495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 6
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 10595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 7
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 10695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 8
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 10795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 10895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index a
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 10995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index b
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 11095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index c
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 11195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index d
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 11295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0007
$finish called at time : 11495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 0000
$finish called at time : 11595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 0000
$finish called at time : 11695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0007
test module: 0000
$finish called at time : 11795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2092.652 ; gain = 0.383
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 20995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 22595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 24195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 25795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 27395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 28995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 30595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 32195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2094.434 ; gain = 0.113
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2095.621 ; gain = 0.000
run 10 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 6
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 7
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 8
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index a
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index b
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index c
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index d
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0007
$finish called at time : 9895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0007
$finish called at time : 9995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0007
$finish called at time : 10095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0007
$finish called at time : 10195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0007
$finish called at time : 10295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0007
$finish called at time : 10395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0007
$finish called at time : 10495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 6
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0007
$finish called at time : 10595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2100.078 ; gain = 0.000
run 10 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 6
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 7
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 8
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index a
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index b
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index c
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index d
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
wrong at index f
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0007
$finish called at time : 9895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0007
$finish called at time : 9995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0007
$finish called at time : 10095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2100.125 ; gain = 0.047
run 10 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 6
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 7
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 8
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index a
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index b
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index c
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.215 ; gain = 0.422
run 10 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 4
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 5
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8895 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 6
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 8995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 7
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9095 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 8
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index 9
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9295 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index a
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index b
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index c
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 10 s
wrong at index d
=====================================
Test end!
----FAIL!!!
reference  : 0000
test module: 0003
$finish called at time : 9695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2102.168 ; gain = 0.098
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2102.199 ; gain = 0.012
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 20995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 22595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 24195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 25795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 27395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 28995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 30595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 32195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Nov 17 18:37:21 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Nov 17 18:38:06 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 17 18:39:39 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2108.723 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Nov 17 18:44:10 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Nov 17 18:44:56 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 17 18:48:16 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2109.434 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2109.434 ; gain = 0.000
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 20995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 22595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 24195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 25795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 27395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 28995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 30595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 10 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 32195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2109.434 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2109.434 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Nov 17 18:59:36 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2109.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2109.434 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2109.434 ; gain = 0.000
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 20995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
reset_run synth_1
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 22595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 24195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 25795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 27395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 28995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 30595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 32195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 32495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 32595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 32695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2109.434 ; gain = 0.000
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 20995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 22595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 24195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 25795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 27395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 28995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 30595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 32195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 32495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 32595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 8195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2109.434 ; gain = 0.000
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 9795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 11395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 12995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 14595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 16195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 17795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 19395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 20995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 22595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 24195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 25795 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 27395 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 28995 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 30595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
index e finished
====================================
Test end!
----PASS!!!
$finish called at time : 32195 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 111
run 1 s
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 32495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 32495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2113.762 ; gain = 0.008
run 1 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 32595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 32695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 32495 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2115.020 ; gain = 1.086
run 1 s
wrong at index 2
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 32595 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
run 1 s
wrong at index 3
=====================================
Test end!
----FAIL!!!
reference  : xxxx
test module: ffff
$finish called at time : 32695 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 121
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 583cb262782240d783c589d5d56587f5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.memory_w_r
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 200020 ns : File "D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/testbench.v" Line 32
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2115.945 ; gain = 0.320
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2115.945 ; gain = 0.781
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2115.945 ; gain = 0.781
launch_runs synth_1 -jobs 2
[Wed Nov 17 19:16:02 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Nov 17 19:23:55 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 17 19:25:28 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2120.066 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 17 19:33:50 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Nov 17 19:34:32 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 17 19:36:07 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2121.469 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2121.469 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 17 19:41:37 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Nov 17 19:42:24 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 17 19:43:56 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2122.848 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 17 19:46:25 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Nov 17 19:47:14 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 17 19:48:57 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2123.352 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 17 19:54:35 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Nov 17 19:55:21 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 17 19:57:00 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2124.750 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 17 19:59:13 2021] Launched synth_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Nov 17 19:59:59 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 17 20:01:32 2021] Launched impl_1...
Run output will be captured here: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/runme.log
get_param general.maxThreads
2
set_param general.maxThreads 8
8
get_par
ambiguous command name "get_par": get_param get_partition_defs get_parts
get_param general.maxThreads
8
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab3/memory_w_r/memory_w_r.runs/impl_1/memory_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2125.738 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
