// Seed: 1269219697
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
  type_7 id_3 (
      .id_0 (id_1),
      .id_1 (id_1),
      .id_2 (id_4),
      .id_3 (1'b0),
      .id_4 (id_2),
      .id_5 (),
      .id_6 (1'd0),
      .id_7 (1'd0),
      .id_8 (id_4),
      .id_9 (1),
      .id_10(id_5)
  );
  logic id_6;
endmodule
