// Seed: 3076213988
module module_0 #(
    parameter id_10 = 32'd25,
    parameter id_9  = 32'd41
) (
    output wire  id_0,
    output wire  id_1,
    input  uwire id_2,
    input  uwire id_3,
    output tri1  id_4,
    input  tri0  id_5
);
  always_comb id_1 = id_2;
  assign module_1.id_14 = 0;
  logic [7:0][1] id_7 = id_7;
  wire id_8 = id_7;
  defparam id_9 = 1, id_10 = id_9;
  logic [7:0][-1] id_11;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input tri0 id_2,
    output uwire id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6,
    input wor id_7,
    output supply0 id_8,
    output tri id_9,
    output wire id_10,
    input tri0 id_11,
    input supply1 id_12,
    input uwire id_13,
    output supply0 id_14,
    output wand id_15,
    output tri id_16,
    input wand id_17,
    input tri0 id_18,
    input supply0 id_19,
    output wire id_20,
    output supply1 id_21
);
  wire id_23;
  assign id_15 = "" - -1;
  and primCall (
      id_16, id_0, id_24, id_13, id_2, id_19, id_7, id_11, id_6, id_23, id_5, id_18, id_17, id_12
  );
  wire id_24;
  module_0 modCall_1 (
      id_14,
      id_4,
      id_13,
      id_13,
      id_16,
      id_0
  );
endmodule
