#LyX 2.2 created this file. For more info see http://www.lyx.org/
\lyxformat 508
\begin_document
\begin_header
\save_transient_properties true
\origin unavailable
\textclass article
\begin_preamble
\usepackage{fancyhdr}
\usepackage{lscape}
\pagestyle{fancy}
\lhead{Electrónica I 22.59}
\chead{TPL2}
\rhead{ITBA}
\renewcommand{\headrulewidth}{1pt}
\renewcommand{\footrulewidth}{1pt}
\end_preamble
\use_default_options true
\maintain_unincluded_children false
\language spanish
\language_package default
\inputencoding auto
\fontencoding global
\font_roman "default" "default"
\font_sans "default" "default"
\font_typewriter "default" "default"
\font_math "auto" "auto"
\font_default_family default
\use_non_tex_fonts false
\font_sc false
\font_osf false
\font_sf_scale 100 100
\font_tt_scale 100 100
\graphics default
\default_output_format default
\output_sync 0
\bibtex_command default
\index_command default
\float_placement H
\paperfontsize default
\spacing single
\use_hyperref false
\papersize default
\use_geometry true
\use_package amsmath 1
\use_package amssymb 1
\use_package cancel 1
\use_package esint 1
\use_package mathdots 1
\use_package mathtools 1
\use_package mhchem 1
\use_package stackrel 1
\use_package stmaryrd 1
\use_package undertilde 1
\cite_engine basic
\cite_engine_type default
\biblio_style plain
\use_bibtopic false
\use_indices false
\paperorientation portrait
\suppress_date false
\justification true
\use_refstyle 1
\index Index
\shortcut idx
\color #008000
\end_index
\leftmargin 2.25cm
\topmargin 2.25cm
\rightmargin 2cm
\bottommargin 2cm
\secnumdepth 3
\tocdepth 3
\paragraph_separation indent
\paragraph_indentation default
\quotes_language french
\papercolumns 1
\papersides 1
\paperpagestyle default
\tracking_changes false
\output_changes false
\html_math_output 0
\html_css_as_file 0
\html_be_strict false
\end_header

\begin_body

\begin_layout Standard
\begin_inset CommandInset toc
LatexCommand tableofcontents

\end_inset


\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout


\backslash
newpage
\end_layout

\end_inset


\end_layout

\begin_layout Section
Circuito utilizado
\end_layout

\begin_layout Standard
El circuito amplificador propuesto se muestra en la siguiente gráfica.
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status open

\begin_layout Plain Layout
\align center
\begin_inset Graphics
	filename Graficos/Esquematico.png
	display false
	scale 60

\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Circuito amplificador
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Standard
El mismo está implementado con transistores N-MOS 2N7000, y consta de un
 par diferencial polarizado con un tercer transistor en la malla de entrada,
 cuya salida se conecta a la entrada GATE de un cuarto transistor, tomando
 la salida sobre el SOURCE.
 Debido a que los valores de resistencia disponibles no eran muy adecuados,
 solo pudo configurarse el circuito como se muestra, sin utilizar un capacitor
 de desacople para la carga de 
\begin_inset ERT
status open

\begin_layout Plain Layout

$2.2K
\backslash
Omega$
\end_layout

\end_inset

, por lo que la señal de salida estará montada sobre una continua.
 Considerando como entradas al par diferencial 
\begin_inset ERT
status open

\begin_layout Plain Layout

$Q_1-Q_2$
\end_layout

\end_inset

 tensiones 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{S1}$
\end_layout

\end_inset

 y 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{S2}$
\end_layout

\end_inset

:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$V_O = A_{VD}(V_{S1}-V_{S2}) + A_{VC}
\backslash
left(
\backslash
frac{V_{S1}+V_{S2}}{2}
\backslash
right)$$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Dado que se utiliza una sola de las entradas, en este caso 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{S1}$
\end_layout

\end_inset

 (correspondiente a 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_S$
\end_layout

\end_inset

), la otra se conecta a GND, de manera tal que la tensión de salida 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_O$
\end_layout

\end_inset

 resulta:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$V_O = A_{VD}V_{S1} + A_{VC}
\backslash
frac{V_{S1}}{2}$$
\end_layout

\end_inset


\end_layout

\begin_layout Subsection
Polarización
\end_layout

\begin_layout Standard
Para la polarización, partimos de suponer lo siguiente:
\end_layout

\begin_layout Itemize
El transistor está en inversión fuerte : 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{GS}>V_{TH}$
\end_layout

\end_inset


\end_layout

\begin_layout Itemize
El transistor está en saturación: 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{DS}>V_{GS}-V_{TH}$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Se sabe que:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$I_D = 
\backslash
frac{1}{2} 
\backslash
cdot K'n 
\backslash
cdot 
\backslash
frac{W}{L} 
\backslash
cdot (V_{GS}-V_{TH})^2$$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Donde se llamará 
\begin_inset ERT
status open

\begin_layout Plain Layout

$ 
\backslash
alpha = 
\backslash
frac{1}{2} 
\backslash
cdot K'n 
\backslash
cdot 
\backslash
frac{W}{L} $
\end_layout

\end_inset

.
 Dado que su valor no es dado directamente por la hoja de datos, se toma
 un par 
\begin_inset ERT
status open

\begin_layout Plain Layout

$I_D(V_{DS})$
\end_layout

\end_inset

 que se encuentre en la zona de saturación, para una 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{GS}$
\end_layout

\end_inset

 determinada, de manera tal de poder despejar de la ecuación anterior.
 De la hoja de datos provista por OnSemiconductor, se toma el par 
\begin_inset ERT
status open

\begin_layout Plain Layout

$I_D = 0.8A$
\end_layout

\end_inset

 y 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{GS} = 7V$
\end_layout

\end_inset

, y considerando también de dicho fabricante una tensión 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{TH} = 1V$
\end_layout

\end_inset

 se despeja de la ecuación anterior:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$
\backslash
alpha = 
\backslash
frac{I_D}{(V_{GS}-V_{TH})^2} = 22
\backslash
frac{mA}{V}$$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Siguiendo con el análisis de continua:
\end_layout

\begin_layout Standard
En la datasheet de OnSemiconductor se informa del rango de la tensión de
 threshold 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{TH}$
\end_layout

\end_inset

, donde el mínimo es 0.8V y el máximo es 3V.
 Como la malla de entrada es la misma, resulta 
\begin_inset Formula $I_{1}=I_{2}=I$
\end_inset

, y por ende 
\begin_inset Formula $I_{3}=2I$
\end_inset

.
\end_layout

\begin_layout Standard
Con la ecuación:
\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{GS3}=V_{CC}-2I.R_{2}
\]

\end_inset


\end_layout

\begin_layout Standard
Y con:
\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
I_{3}=2I=\frac{\mu_{n}C_{ox}}{2}\frac{W}{L}(V_{GS3}-V_{TH})^{2}=\alpha(V_{GS3}-V_{TH})^{2}
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
0=-4I^{2}R_{2}^{2}-(4(V_{CC}-V_{TH})R_{2}+\frac{2}{\alpha}))I+(V_{CC}-V_{TH})^{2}
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
I=\frac{2R_{2}V_{CC}\alpha-2R_{2}V_{TH}\alpha+1\pm\sqrt{4R_{2}V_{CC}\alpha-4R_{2}V_{TH}\alpha+1}}{4R_{2}^{2}\alpha}
\]

\end_inset


\end_layout

\begin_layout Standard
Para poder realizar las cuentas se procede a comparar numéricamente con
 las mediciones, dado que no se puede predecir a priori el valor que toma
 
\begin_inset Formula $V_{TH}$
\end_inset

 para cada transistor real.
 Sabemos que con 
\begin_inset Formula $I$
\end_inset

 se puede calcular 
\begin_inset Formula $V_{GS3}$
\end_inset

 y dado que se tienen dos valores, descartar uno de los dos mediante la
 suposición 
\begin_inset Formula $V_{DS}>V{}_{GS}-V_{TH}$
\end_inset

, podemos notar que siempre el que de mayor 
\begin_inset Formula $V_{GS}-V_{TH}$
\end_inset

 va a ser el correcto.
 Sabiendo esto, se obtienen los valores:
\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{TH}=1.86V
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
I=0.5mA
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{GS3}=2.07V
\]

\end_inset


\end_layout

\begin_layout Standard
Ahora que se obtuvo 
\begin_inset Formula $V_{GS3}$
\end_inset

 se puede obtener fácilmente 
\begin_inset Formula $V_{GS2}$
\end_inset

, que es aproximadamente igual a 
\begin_inset Formula $V_{GS1}$
\end_inset

.
\end_layout

\begin_layout Standard
Para esta instancia utilizamos el 
\begin_inset Formula $V_{TH}$
\end_inset

 anterior y revisamos cuánto se desvía de lo medido, en caso de ser necesario
 se ha de tener que ajustar con otro 
\begin_inset Formula $V_{TH}$
\end_inset

 que se encuentre dentro del intervalo dado anteriormente ya que, si bien
 sabemos que los transistores son físicamente distintos, puede que 
\begin_inset Formula $V_{TH}$
\end_inset

 sea parecido.
\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
\sqrt{\frac{I}{\alpha}}=|V_{GS2}-V_{TH}|
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
0.15V=|V_{GS2}-V_{TH}|
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{GS2}-V_{TH}=\pm0.15V
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout


\backslash
newpage
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Por la misma razón de antes elegimos la que da +0.15V, luego:
\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{GS2}=2.01V
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{DS3}=V_{CC}-2I.R_{2}-V_{GS2}=0.07V
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{DS1}=2V_{CC}-V_{DS3}-2I.R_{2}=14.07V
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{DS2}=2V_{CC}-I.R1-2I.R_{2}-V_{DS3}=10.64V
\]

\end_inset


\end_layout

\begin_layout Standard
Análogamente con las siguientes ecuaciones:
\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{GS4}=V_{CC}-I.R_{1}-I_{4}(R_{3}//R_{L})\approx V_{A}-I_{4}R_{L}
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{A}=V_{CC}-I.R_{1}=8.63V
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
I_{4}=\alpha(V_{GS4}-V_{TH})^{2}
\]

\end_inset


\end_layout

\begin_layout Standard
Se obtiene que 
\begin_inset Formula $I_{4}$
\end_inset

:
\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
I_{4}=\frac{4400V_{A}\alpha(V_{A}-V_{TH})\pm\sqrt{(8800\alpha(V_{A}-V_{TH})+1}}{9680000\alpha}
\]

\end_inset


\end_layout

\begin_layout Standard
Como en este caso con el 
\begin_inset Formula $V_{TH}$
\end_inset

 que se acarreaba daba muy distinto se procede a averiguar cuánto es el
 
\begin_inset Formula $V_{TH}$
\end_inset

 del transistor 
\begin_inset ERT
status open

\begin_layout Plain Layout

$Q_4$
\end_layout

\end_inset

.
\end_layout

\begin_layout Standard
El valor que más se correspondía con las mediciones es 
\begin_inset Formula $V_{TH4}=0.96V$
\end_inset

 (que se encuentra dentro del intervalo garantizado por el fabricante).
 Con esto último, resulta:
\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
V_{GS4}=1.35V
\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
I_{4}=3.3mA
\]

\end_inset


\end_layout

\begin_layout Standard
Por lo que recorriendo la malla de salida de 
\begin_inset ERT
status open

\begin_layout Plain Layout

$Q_4$
\end_layout

\end_inset

 se obtiene 
\begin_inset Formula $V_{DS4}$
\end_inset

:
\end_layout

\begin_layout Standard
\begin_inset Formula 
\[
12V-I_{4}(R_{3}//R_{L})=V_{DS4}=4.76V
\]

\end_inset


\end_layout

\begin_layout Standard
Se realizará luego un contraste de los valores de polarización teóricos
 con los medidos mediante un cuadro.
\end_layout

\begin_layout Subsection
Modelo incremental
\end_layout

\begin_layout Standard
Considerando el modelo del transistor MOS para señales débiles y frecuencias
 medias:
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status open

\begin_layout Plain Layout
\align center
\begin_inset Graphics
	filename Graficos/Modelo.png
	display false
	scale 60

\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Modelo incremental
\end_layout

\end_inset


\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout


\backslash
newpage
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Los parámetros son calculados mediante las ecuaciones:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$R_{DS} = 
\backslash
frac{V_A}{I_D}$$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$gm = 
\backslash
sqrt{2 
\backslash
cdot K'n 
\backslash
cdot 
\backslash
frac{W}{L} 
\backslash
cdot I_D} = 
\backslash
sqrt{4 
\backslash
cdot 
\backslash
alpha 
\backslash
cdot I_D}$$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Donde 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_A$
\end_layout

\end_inset

 es la tensión de Early del transistor.
 Dado que no se dispone de dicho valor de las hojas de datos, de todas formas
 se considerará que 
\begin_inset ERT
status open

\begin_layout Plain Layout

$R_{DS}$
\end_layout

\end_inset

 es lo suficientemente grande para despreciarla como una primera aproximación.
 Teniendo esto en cuenta, se calcula el valor de 
\begin_inset ERT
status open

\begin_layout Plain Layout

$gm$
\end_layout

\end_inset

 para cada transistor.
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status open

\begin_layout Plain Layout
\align center
\begin_inset Tabular
<lyxtabular version="3" rows="2" columns="5">
<features tabularvalignment="middle">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<row>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$Q_1$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$Q_2$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$Q_3$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$Q_4$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$gm$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$6.6 
\backslash
cdot 
\backslash
frac{mA}{V}$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$6.6 
\backslash
cdot 
\backslash
frac{mA}{V}$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$9.3 
\backslash
cdot 
\backslash
frac{mA}{V}$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$17 
\backslash
cdot 
\backslash
frac{mA}{V}$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
</row>
</lyxtabular>

\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Parámetros del modelo incremental
\end_layout

\end_inset


\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\end_layout

\begin_layout Subsection
Circuito incremental - Análisis
\end_layout

\begin_layout Standard
Reemplazando por el modelo incremental en cada transistor y pasivando las
 fuentes de continua, resulta:
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status open

\begin_layout Plain Layout
\align center
\begin_inset Graphics
	filename Graficos/Incremental1.png
	display false
	scale 40

\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Circuito incremental
\end_layout

\end_inset


\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\end_layout

\begin_layout Standard
Dado que la disposición de 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{GS1}$
\end_layout

\end_inset

 y 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{GS4}$
\end_layout

\end_inset

 no es la más cómoda para los cálculos, se trabaja con los correspondientes
 generadores dependientes para cambiar la referencia de dichas tensiones,
 de forma que (en general):
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$gm 
\backslash
cdot V_{GS} = gm 
\backslash
cdot (V_G - V_S) = gm 
\backslash
cdot V_G - gm 
\backslash
cdot V_S$$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Donde si se hace el cociente entre la tensión 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_S$
\end_layout

\end_inset

 sobre el generador 
\begin_inset ERT
status open

\begin_layout Plain Layout

$gm 
\backslash
cdot V_S$
\end_layout

\end_inset

 y la corriente misma, resulta una impedancia:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$
\backslash
frac{V_S}{gm 
\backslash
cdot V_S} = 
\backslash
frac{1}{gm}$$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
En la rama con el generador 
\begin_inset ERT
status open

\begin_layout Plain Layout

$gm_3 
\backslash
cdot V_{GS3}$
\end_layout

\end_inset

 dado que éste depende de 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{GS3}$
\end_layout

\end_inset

, al no recibir corriente por otro nodo queda abierta.
 Por otro lado, se invierte el sentido de 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{GS2}$
\end_layout

\end_inset

 como 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{SG2}$
\end_layout

\end_inset

 para que se encuentre referida a GND.
 
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout


\backslash
newpage
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Con los reemplazos anteriores, el circuito resultante es:
\begin_inset Float figure
wide false
sideways false
status open

\begin_layout Plain Layout
\align center
\begin_inset Graphics
	filename Graficos/Incremental2.png
	display false
	scale 40

\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Circuito incremental simplificado
\end_layout

\end_inset


\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\end_layout

\begin_layout Standard
Sabiendo que:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$V_{SG2} = (gm_2 
\backslash
cdot V_{SG2} - gm_1 
\backslash
cdot V_{G1})
\backslash
frac{1}{gm_1}$$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Dado que 
\begin_inset ERT
status open

\begin_layout Plain Layout

$gm_1 = gm_2$
\end_layout

\end_inset

, y como 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{G1} = V_S 
\backslash
neq 0$
\end_layout

\end_inset

, resulta que 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{SG2} = V_{G1}$
\end_layout

\end_inset

, por lo que no se deriva corriente por la impedancia 
\begin_inset ERT
status open

\begin_layout Plain Layout

$
\backslash
frac{1}{gm_1}$
\end_layout

\end_inset

.
 Con estos datos se calculan ahora los parámetros característicos.
\end_layout

\begin_layout Subsection
Ganancia de tensión 
\begin_inset ERT
status open

\begin_layout Plain Layout

$AV$
\end_layout

\end_inset


\end_layout

\begin_layout Subsubsection
Total
\end_layout

\begin_layout Standard
Para la ganancia de tensión:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$AV = 
\backslash
frac{V_O}{V_I} = 
\backslash
frac{-gm_4 
\backslash
cdot V_{G4} 
\backslash
cdot (
\backslash
frac{1}{gm_4} // R_3 // R_L)}{V_{G1}} = 
\backslash
frac{gm_4 
\backslash
cdot gm_2 
\backslash
cdot V_{G1} 
\backslash
cdot R_1 
\backslash
cdot (
\backslash
frac{1}{gm_4} // R_3 // R_L)}{V_{G1}}$$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$AV = gm_4 
\backslash
cdot gm_2 
\backslash
cdot R_1 
\backslash
cdot 
\backslash
left(
\backslash
frac{1}{gm_4} // R_3 // R_L
\backslash
right) = 43$$
\end_layout

\end_inset


\end_layout

\begin_layout Subsubsection
Etapa diferencial
\end_layout

\begin_layout Standard
Tomando la salida de la etapa diferencial en 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{G4}$
\end_layout

\end_inset

, se calcula la ganancia teórica de dicha etapa por separado:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$AV_D = 
\backslash
frac{V_{G4}}{V_I} = 
\backslash
frac{-gm_2 
\backslash
cdot R_1 
\backslash
cdot V_{G1}}{V_{G1}} = -gm_2 
\backslash
cdot R_1 = 44.8$$
\end_layout

\end_inset


\end_layout

\begin_layout Subsubsection
Etapa Drain Común
\end_layout

\begin_layout Standard
Y considerando sólo la etapa de salida 
\begin_inset Quotes fld
\end_inset

Drain Común
\begin_inset Quotes frd
\end_inset

, cuya entrada es 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{G4}$
\end_layout

\end_inset

 y salida 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_O$
\end_layout

\end_inset

, resulta:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$AV_{DC} = 
\backslash
frac{V_O}{V_{G4}} = 
\backslash
frac{gm_4 
\backslash
cdot V_{G4} 
\backslash
cdot (
\backslash
frac{1}{gm_4} // R_3 // R_L)}{V_{G4}} = gm_4 
\backslash
cdot (
\backslash
frac{1}{gm_4} // R_3 // R_L) = 0.98$$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Lo cual es consistente para una etapa con dicha configuración (al igual
 que un colector común con BJT, la ganancia de tensión 
\begin_inset ERT
status open

\begin_layout Plain Layout

$AV$
\end_layout

\end_inset

 debe ser menor a 1).
\end_layout

\begin_layout Subsection
Ganancia de corriente 
\begin_inset ERT
status open

\begin_layout Plain Layout

$AI$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Dado que la corriente de entrada es 0, y la de salida está definida por
 la fuente de corriente 
\begin_inset ERT
status open

\begin_layout Plain Layout

$gm_4 
\backslash
cdot V_{G4}$
\end_layout

\end_inset

, resulta idealmente:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$AI 
\backslash
rightarrow 
\backslash
infty$$
\end_layout

\end_inset


\end_layout

\begin_layout Subsection
Impedancia de entrada 
\begin_inset ERT
status open

\begin_layout Plain Layout

$R_I$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Para la impedancia de entrada, teniendo en cuenta también como antes que
 la corriente de entrada es 0, resulta:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$R_I 
\backslash
rightarrow 
\backslash
infty$$
\end_layout

\end_inset


\end_layout

\begin_layout Subsection
Impedancia de salida 
\begin_inset ERT
status open

\begin_layout Plain Layout

$R_O$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Finalmente, la impedancia de salida al pasivar el generador de entrada,
 resulta el conjunto:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$R_O = 
\backslash
left( 
\backslash
frac{1}{gm_4} // R_3 // R_L 
\backslash
right) = 57
\backslash
Omega$$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout


\backslash
newpage
\end_layout

\end_inset


\end_layout

\begin_layout Section
Simulación
\end_layout

\begin_layout Standard
Se simuló el circuito propuesto en LTSpice, utilizando un modelo adecuado
 del transistor implementado.
 Dado que el análisis incremental realizado es válido para señales débiles
 a frecuencias medias, en todos los casos se utilizó la respuesta en frecuencia
 del circuito, tomando la ganancia de frecuencias medias.
\end_layout

\begin_layout Subsection
Ganancia de tensión 
\begin_inset ERT
status open

\begin_layout Plain Layout

$AV$
\end_layout

\end_inset


\end_layout

\begin_layout Subsubsection
Total
\end_layout

\begin_layout Standard
Mediante el análisis en frecuencia, el diagrama obtenido se muestra a continuaci
ón (luego se buscará superponerlo con el medido).
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status open

\begin_layout Plain Layout
\align center
\begin_inset Graphics
	filename Graficos/BodeModuloSimple.pdf
	display false
	scale 50

\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Respuesta en frecuencia simulada - Módulo
\end_layout

\end_inset


\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\end_layout

\begin_layout Standard
De donde se obtiene que la ganancia para frecuencias medias en la banda
 de paso resulta:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$AV[dB] = 29.8 
\backslash
longrightarrow AV = 30.9$$
\end_layout

\end_inset


\end_layout

\begin_layout Subsubsection
Etapa diferencial
\end_layout

\begin_layout Standard
Tomando la relación entre la entrada y la salida de la etapa diferencial
 para frecuencias medias, desacoplandola de la etapa Drain Común, se obtiene:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$AV_D[dB] = 30  
\backslash
longrightarrow AV_D = 31.6$$
\end_layout

\end_inset


\end_layout

\begin_layout Subsubsection
Etapa Drain Común
\end_layout

\begin_layout Standard
Separando ahora la etapa en cuestión, tomando la relación entre entrada
 y salida para frecuencias medias, se obtiene:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$AV_{DC}[dB] =  -0.17 
\backslash
longrightarrow AV_{DC} = 0.98$$
\end_layout

\end_inset


\end_layout

\begin_layout Subsection
Ganancia de corriente 
\begin_inset ERT
status open

\begin_layout Plain Layout

$AI$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Para la ganancia de corriente, #VER QUE PONER#
\end_layout

\begin_layout Subsection
Impedancia de entrada 
\begin_inset ERT
status open

\begin_layout Plain Layout

$R_I$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Para la impedancia de entrada, #VER QUE PONER#
\end_layout

\begin_layout Subsection
Impedancia de salida 
\begin_inset ERT
status open

\begin_layout Plain Layout

$R_O$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Para la impedancia de salida, se pasiva el generador de la entrada, sacando
 la carga y conectando un generador de prueba 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{op}$
\end_layout

\end_inset

 y midiendo la corriente que circula, se obtiene:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$R_O = 
\backslash
frac{V_{op}}{I_{op}} = 
\backslash
frac{1Vp}{0.3Ap} = 3.3
\backslash
Omega$$
\end_layout

\end_inset


\end_layout

\begin_layout Section
Mediciones
\end_layout

\begin_layout Subsection
Polarización
\end_layout

\begin_layout Standard
Como se mencionó en la sección de cálculos, para ajustar algunos valores
 se debió armar el circuito y medir los puntos de polarización prácticos,
 de forma tal de poder definir la 
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{TH}$
\end_layout

\end_inset

 para cada transistor real.
 En el siguiente cuadro se comparan los valores medidos con los calculados.
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status open

\begin_layout Plain Layout
\align center
\begin_inset Tabular
<lyxtabular version="3" rows="5" columns="9">
<features tabularvalignment="middle">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<row>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell multicolumn="1" alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$Q_1$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell multicolumn="2" alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell multicolumn="1" alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$Q_2$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell multicolumn="2" alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell multicolumn="1" alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$Q_3$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell multicolumn="2" alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell multicolumn="1" alignment="center" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$Q_4$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell multicolumn="2" alignment="center" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Teórico
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Medido
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Teórico
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Medido
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Teórico
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Medido
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Teórico
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Medido
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{DS}$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$14.07V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$13.96V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$10.64V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$11.3V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$0.07V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$0V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$4.76V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$4.01V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$V_{GS}$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$2.01V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$2.05V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$2.01V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$2.14V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$2.07$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$2.06V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$1.35V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$1.35V$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$I_D$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$0.5mA$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$0.58mA$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$0.5mA$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$0.42mA$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$1mA$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$1mA$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$3.30mA$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout

$3.58mA$
\end_layout

\end_inset


\end_layout

\end_inset
</cell>
</row>
</lyxtabular>

\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Polarización
\end_layout

\end_inset


\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\end_layout

\begin_layout Subsection
Ganancia de tensión 
\begin_inset ERT
status open

\begin_layout Plain Layout

$AV$
\end_layout

\end_inset


\end_layout

\begin_layout Subsubsection
Total
\end_layout

\begin_layout Standard
A partir de inyectar una señal de 
\begin_inset ERT
status open

\begin_layout Plain Layout

$100mVp$
\end_layout

\end_inset

 (dado que, como se mencionó anteriormente el análisis se realiza para señales
 débiles), se realiza un barrido en frecuencias desde 
\begin_inset ERT
status open

\begin_layout Plain Layout

$0.5Hz$
\end_layout

\end_inset

 hasta 
\begin_inset ERT
status open

\begin_layout Plain Layout

$900KHz$
\end_layout

\end_inset

, de manera tal de contrastar la respuesta en frecuencia obtenida con la
 simulada, además de obtener la ganancia para frecuencias medias, obteniendo
 los siguientes diagramas.
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status open

\begin_layout Plain Layout
\align center
\begin_inset Graphics
	filename Graficos/BodeModulo.pdf
	display false
	scale 50

\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Respuesta en frecuencia - Módulo
\end_layout

\end_inset


\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\end_layout

\begin_layout Standard
De las mediciones obtenidas resulta que para frecuencias medias:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$AV[dB] = 22.9 
\backslash
longrightarrow AV = 13.9$$
\end_layout

\end_inset


\end_layout

\begin_layout Subsubsection
Etapa diferencial
\end_layout

\begin_layout Standard
Conectando a la entrada del circuito una señal de 
\begin_inset ERT
status open

\begin_layout Plain Layout

$100mVp$
\end_layout

\end_inset

 a 
\begin_inset ERT
status open

\begin_layout Plain Layout

$3KHz$
\end_layout

\end_inset

 (correspondiente para el análisis de señales débiles) se midió a la salida
 del par diferencial con el osciloscopio, obteniendo las siguientes formas
 de onda.
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status open

\begin_layout Plain Layout
\align center
\begin_inset Graphics
	filename Graficos/OutDiferencial.pdf
	display false
	scale 50

\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Etapa diferencial
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Standard
De donde se obtiene una señal de salida de 
\begin_inset ERT
status open

\begin_layout Plain Layout

$1.51Vp$
\end_layout

\end_inset

, por lo que la ganancia de la etapa diferencial resulta:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$AV_D = 
\backslash
frac{V_OD}{V_I} = 
\backslash
frac{1.51V}{100mVp} = 15.1$
\end_layout

\end_inset


\end_layout

\begin_layout Subsubsection
Etapa Drain Común
\end_layout

\begin_layout Standard
Para esta etapa, se realiza el mismo procedimiento anterior, conectando
 a la entrada del circuito una señal de 
\begin_inset ERT
status open

\begin_layout Plain Layout

$100mVp$
\end_layout

\end_inset

 a 
\begin_inset ERT
status open

\begin_layout Plain Layout

$3KHz$
\end_layout

\end_inset

, midiendo la salida de la etapa con el osciloscopio, obteniendo las formas
 de onda siguientes.
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status open

\begin_layout Plain Layout
\align center
#LO QUE MIDA EL MARTES#
\end_layout

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Etapa Drain Común
\end_layout

\end_inset


\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\end_layout

\begin_layout Standard
De donde tomando las amplitudes de salida y entrada se obtiene la ganancia
 de tensión:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$AV_{DC} = 
\backslash
frac{V_O}{V_{IDC}} = 
\backslash
frac{}{100mVp} = XX$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Que resulta menor a 1, lo cual es consistente con el tipo de etapa.
\end_layout

\begin_layout Subsection
Ganancia de corriente 
\begin_inset ERT
status open

\begin_layout Plain Layout

$AI$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Para la ganancia de corriente, se midió la diferencia de tensiones sobre
 la resistencia de 
\begin_inset ERT
status open

\begin_layout Plain Layout

$560
\backslash
Omega$
\end_layout

\end_inset

 fija, obteniendo:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$AI = 
\backslash
frac{I_O}{I_I} = 
\backslash
frac{630uAp}{714nAp} = 882.3$$
\end_layout

\end_inset

.
\end_layout

\begin_layout Subsection
Impedancia de entrada 
\begin_inset ERT
status open

\begin_layout Plain Layout

$R_I$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
#VER TAMBIEN LO DE LA CORRIENTE
\end_layout

\begin_layout Standard
Tomando la corriente calculada en el punto anterior, se calcula la impedancia
 de entrada:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$R_I = 
\backslash
frac{V_I}{I_I} = 
\backslash
frac{99.7mVp}{714nAp} = 140K
\backslash
Omega$$
\end_layout

\end_inset

.
\end_layout

\begin_layout Subsection
Impedancia de salida 
\begin_inset ERT
status open

\begin_layout Plain Layout

$R_O$
\end_layout

\end_inset


\end_layout

\begin_layout Standard
Pasivando la entrada de señal, en la salida se retira la carga y se coloca
 una resistencia de bajo valor (
\begin_inset ERT
status open

\begin_layout Plain Layout

$10
\backslash
Omega$
\end_layout

\end_inset

, teniendo en cuenta que de acuerdo a los valores calculados y simulados
 debe estar dentro de ese orden), y se inyecta una señal de 
\begin_inset ERT
status open

\begin_layout Plain Layout

$100mVp$
\end_layout

\end_inset

 por dicha salida, midiendo la diferencia de tensiones entre bornes de la
 resistencia para poder calcular la corriente, de manera tal que:
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout

$$R_O = 
\backslash
frac{V_{OP}}{I_{OP}} = 
\backslash
frac{100mVp}{500uA} = 200
\backslash
Omega$$
\end_layout

\end_inset


\end_layout

\begin_layout Section
Diseño del amplificador en PCB
\end_layout

\begin_layout Standard
Para el desarrollo en PCB se utilizó el software Altium, implementando el
 circuito impreso en la placa asignada de 
\begin_inset ERT
status open

\begin_layout Plain Layout

$5cm 
\backslash
times 5cm$
\end_layout

\end_inset

.
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status open

\begin_layout Plain Layout
\align center
#GRAFICO DE ALTIUM#
\end_layout

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Vista 3D
\end_layout

\end_inset


\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\end_layout

\begin_layout Section
Conclusiones generales
\end_layout

\begin_layout Standard
##VER
\end_layout

\end_body
\end_document
