Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_func_synth xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'm_axis_outputDAQ_tdata' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:196]
ERROR: [VRFC 10-3180] cannot find port 'm_axis_outputDAI_tdata' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:195]
ERROR: [VRFC 10-3180] cannot find port 'm_axis_outputDAQ_tlast' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:194]
ERROR: [VRFC 10-3180] cannot find port 'm_axis_outputDAI_tlast' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:193]
ERROR: [VRFC 10-3180] cannot find port 'm_axis_outputDAQ_tvalid' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:192]
ERROR: [VRFC 10-3180] cannot find port 'm_axis_outputDAI_tvalid' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:191]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
