
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103632                       # Number of seconds simulated
sim_ticks                                103632421332                       # Number of ticks simulated
final_tick                               633270138642                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 287595                       # Simulator instruction rate (inst/s)
host_op_rate                                   369826                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6895836                       # Simulator tick rate (ticks/s)
host_mem_usage                               16934716                       # Number of bytes of host memory used
host_seconds                                 15028.26                       # Real time elapsed on the host
sim_insts                                  4322052370                       # Number of instructions simulated
sim_ops                                    5557845956                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2094464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1582976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2313088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       762624                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6759936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1758208                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1758208                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16363                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12367                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        18071                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5958                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 52812                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13736                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13736                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20210509                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15274911                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     22320119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        19762                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7358933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                65229934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17292                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16057                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        19762                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              65462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16965810                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16965810                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16965810                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20210509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15274911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     22320119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        19762                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7358933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               82195744                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248518997                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21406611                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17430648                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918079                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8799021                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8138609                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235332                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87072                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193720422                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120494254                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21406611                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10373941                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25468287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5737169                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7719241                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11851035                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917641                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230695631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.631562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.001011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205227344     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726117      1.18%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139383      0.93%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310399      1.00%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1954007      0.85%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1104669      0.48%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758054      0.33%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930440      0.84%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12545218      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230695631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086137                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.484849                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191385323                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10093267                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25327253                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108637                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3781147                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3649679                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6534                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145419436                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51727                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3781147                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191641384                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6531852                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2416883                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25180750                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1143603                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145204557                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1659                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        419878                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       567410                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        33033                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203193779                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676742890                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676742890                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34743073                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33965                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17885                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3599443                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13970291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851236                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295584                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1703570                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144690825                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33964                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137396085                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83070                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20187172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41233608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1804                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230695631                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.595573                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300171                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172667647     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24487368     10.61%     85.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12381811      5.37%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7992992      3.46%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6565525      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2581341      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3187586      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779090      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52271      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230695631                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961839     75.34%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146067     11.44%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168697     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113916806     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016100      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13641548      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805551      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137396085                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552859                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276603                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009291                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506847474                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164912663                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133587931                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138672688                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153493                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1818691                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          705                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141670                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          549                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3781147                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5805935                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       281098                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144724789                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          326                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13970291                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851236                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17884                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        217698                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12607                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          705                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147974                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2214480                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134807209                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13510555                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588876                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21315488                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19241045                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804933                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542442                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133590484                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133587931                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79378508                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213650871                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.537536                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371534                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22267567                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1942402                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226914484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539703                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.392689                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177124252     78.06%     78.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23325932     10.28%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10836426      4.78%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820576      2.12%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3659697      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1548568      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1535612      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096817      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2966604      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226914484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2966604                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368681810                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293249045                       # The number of ROB writes
system.switch_cpus0.timesIdled                2864772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17823366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.485190                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.485190                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402384                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402384                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609553432                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184070053                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138137241                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248518997                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18723811                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16620853                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1614372                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9807029                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9568875                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1192459                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46777                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201634676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             105979249                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18723811                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10761334                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21438361                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4935551                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1983142                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12332778                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1608933                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228368906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.773791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       206930545     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          975492      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1810840      0.79%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1572874      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3167947      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3821608      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          919796      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          503879      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8665925      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228368906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075342                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.426443                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200135567                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3497469                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21404994                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22482                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3308393                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1839664                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4334                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     119400580                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3308393                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200377630                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1641968                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1123281                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21176025                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       741601                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119299742                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77445                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       459016                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    157597718                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    539515362                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    539515362                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130347215                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27250500                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16475                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8244                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2301121                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20702700                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3689071                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        65317                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       826051                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         118852228                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16476                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        112886572                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71783                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17898491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37596762                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228368906                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494317                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177423                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180056891     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20266368      8.87%     87.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10376674      4.54%     92.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5977870      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6656620      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3328764      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1336231      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       310344      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59144      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228368906                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         209214     48.01%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159657     36.64%     84.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        66928     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88669283     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       897202      0.79%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8231      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19641341     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3670515      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     112886572                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.454237                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             435799                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003861                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    454649629                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    136767461                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110283791                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113322371                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       199074                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3432080                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          198                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          266                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97346                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3308393                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1111850                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58174                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    118868704                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20702700                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3689071                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8244                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33220                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          478                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          266                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       728383                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       972238                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1700621                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    111889870                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19396386                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       996699                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23066862                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17283888                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3670476                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.450227                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110312740                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110283791                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63086967                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        145848004                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.443764                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432553                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88729243                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100021461                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18849655                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1618286                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225060513                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444420                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294470                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187557222     83.34%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14233338      6.32%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11090627      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2195569      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2777625      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       941601      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4012923      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       888745      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1362863      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225060513                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88729243                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100021461                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20862343                       # Number of memory references committed
system.switch_cpus1.commit.loads             17270620                       # Number of loads committed
system.switch_cpus1.commit.membars               8232                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15771276                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87022020                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1267776                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1362863                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           342568766                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          241050689                       # The number of ROB writes
system.switch_cpus1.timesIdled                5317543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20150091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88729243                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100021461                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88729243                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.800869                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.800869                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.357032                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.357032                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       518022652                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      143934542                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126184930                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16464                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               248518997                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22665340                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18361493                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2074155                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8973336                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8535975                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2543923                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93559                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    191473405                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126035641                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22665340                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11079898                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27607984                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6377829                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4163671                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11981297                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2073788                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    227501912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.680842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.054066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       199893928     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2573028      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2020623      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4751413      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1023207      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1591664      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1221644      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          767966      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13658439      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    227501912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091202                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.507147                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       189357699                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6341981                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27496547                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        92058                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4213623                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3907677                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        43812                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154589528                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        79034                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4213623                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       189880141                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1619327                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3273842                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27034790                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1480185                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154445233                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        22902                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        284114                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       554891                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       184599                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    217243650                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    720731461                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    720731461                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176282784                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        40960866                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38943                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21855                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4884136                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15023034                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7463329                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       139337                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1656993                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153342028                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38924                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143962638                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       146285                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25746561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     53682969                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4772                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    227501912                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.632797                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.303835                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    165464625     72.73%     72.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26573045     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12886895      5.66%     90.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8623311      3.79%     93.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7976493      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2683757      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2768231      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       392713      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       132842      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    227501912                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         413187     58.85%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     58.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        144884     20.64%     79.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144039     20.52%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120910305     83.99%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2180906      1.51%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17076      0.01%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13450191      9.34%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7404160      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143962638                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.579282                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             702110                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004877                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    516275583                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    179128005                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140268196                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144664748                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       362270                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3421526                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1055                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          492                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       207596                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4213623                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1035869                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        98758                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153380954                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        19081                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15023034                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7463329                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21848                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         83435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          492                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1125502                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2305404                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141340898                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12985870                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2621740                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20388788                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20031923                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7402918                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.568733                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140269210                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140268196                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83069739                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229402296                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.564416                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362114                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103272417                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126828325                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26553577                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2077474                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    223288289                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.568003                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372767                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    170039070     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25058835     11.22%     87.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10940429      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      6213916      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4504797      2.02%     97.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1766041      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1369182      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       985753      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2410266      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    223288289                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103272417                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126828325                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18857241                       # Number of memory references committed
system.switch_cpus2.commit.loads             11601508                       # Number of loads committed
system.switch_cpus2.commit.membars              17076                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18222676                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114276992                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2581996                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2410266                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           374259925                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310977562                       # The number of ROB writes
system.switch_cpus2.timesIdled                3095798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21017085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103272417                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126828325                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103272417                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.406441                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.406441                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.415551                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.415551                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       636630822                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195330706                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142745098                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34152                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               248518997                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22216041                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18231528                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2078109                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9321111                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8740444                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2216689                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        97297                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    199129311                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             121851114                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22216041                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10957133                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26276831                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5764817                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5903749                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12045715                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2068772                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    234978636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.636299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.997915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       208701805     88.82%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1956960      0.83%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3541725      1.51%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2094581      0.89%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1717353      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1534650      0.65%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          847349      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2108032      0.90%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12476181      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    234978636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089394                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.490309                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       197491230                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7555028                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26198885                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        65022                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3668468                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3650150                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     149448510                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3668468                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       197784948                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         684487                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      5975176                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25953224                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       912330                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     149398994                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         99577                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       526512                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    210480343                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    693342505                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    693342505                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    178779748                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        31700595                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35567                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17807                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2641265                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13896666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7476178                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        72718                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1691296                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         148260803                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35567                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        141359373                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        66115                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17576944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36346384                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    234978636                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.601584                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.288839                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    176118993     74.95%     74.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23420634      9.97%     84.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12257196      5.22%     90.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8636897      3.68%     93.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8642921      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3093092      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2359783      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       275146      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       173974      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    234978636                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          51818     13.70%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        168708     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       157746     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119281292     84.38%     84.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1933404      1.37%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17760      0.01%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12669788      8.96%     94.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7457129      5.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     141359373                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.568807                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             378272                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    518141769                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    165873554                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138946771                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141737645                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       287326                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2279923                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        89106                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3668468                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         479076                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        56036                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    148296370                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        15873                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13896666                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7476178                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17807                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         46282                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1196014                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1087877                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2283891                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139747227                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12573276                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1612146                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20030400                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19803674                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7457124                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.562320                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138946835                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138946771                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81318505                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        221481713                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.559099                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.367157                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103947103                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    128129174                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20167413                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2095639                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    231310168                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.553928                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.405588                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    179000863     77.39%     77.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25517537     11.03%     88.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9787982      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5152155      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4376380      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2075452      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       981942      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1538080      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2879777      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    231310168                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103947103                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     128129174                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19003815                       # Number of memory references committed
system.switch_cpus3.commit.loads             11616743                       # Number of loads committed
system.switch_cpus3.commit.membars              17760                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18590181                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        115349183                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2650029                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2879777                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           376726978                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          300261644                       # The number of ROB writes
system.switch_cpus3.timesIdled                2939863                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               13540361                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103947103                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            128129174                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103947103                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.390822                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.390822                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.418266                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.418266                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       628358262                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      194092730                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138359510                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35520                       # number of misc regfile writes
system.l2.replacements                          52814                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1421307                       # Total number of references to valid blocks.
system.l2.sampled_refs                          85582                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.607546                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           395.102506                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.626739                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6176.971621                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.925855                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4507.789937                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.701223                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5163.102514                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.596625                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2208.567537                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4640.991550                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3741.646397                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3794.083945                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2110.893550                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012058                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000172                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.188506                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.137567                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000235                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.157565                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000262                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.067400                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.141632                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.114186                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.115786                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.064419                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        80370                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32685                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        57738                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        28073                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  198866                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            53248                       # number of Writeback hits
system.l2.Writeback_hits::total                 53248                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        80370                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32685                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        57738                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        28073                       # number of demand (read+write) hits
system.l2.demand_hits::total                   198866                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        80370                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32685                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        57738                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        28073                       # number of overall hits
system.l2.overall_hits::total                  198866                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16363                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12367                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        18071                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         5958                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 52812                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16363                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12367                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        18071                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5958                       # number of demand (read+write) misses
system.l2.demand_misses::total                  52812                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16363                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12367                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        18071                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5958                       # number of overall misses
system.l2.overall_misses::total                 52812                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1475477                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2704807894                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2064056                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2025193606                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1967482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2971339580                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2491611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1004470485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      8713810191                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1475477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2704807894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2064056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2025193606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1967482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2971339580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2491611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1004470485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8713810191                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1475477                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2704807894                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2064056                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2025193606                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1967482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2971339580                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2491611                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1004470485                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8713810191                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45052                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        75809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        34031                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              251678                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        53248                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             53248                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96733                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45052                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        75809                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        34031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               251678                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96733                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45052                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        75809                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        34031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              251678                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.169156                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.274505                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.238375                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.175076                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.209840                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.169156                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.274505                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.238375                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.175076                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209840                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.169156                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.274505                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.238375                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.175076                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209840                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147547.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165300.244087                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 147432.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163757.872241                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151344.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164425.852471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 155725.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 168591.890735                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164996.784651                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147547.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165300.244087                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 147432.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163757.872241                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151344.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164425.852471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 155725.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 168591.890735                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164996.784651                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147547.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165300.244087                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 147432.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163757.872241                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151344.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164425.852471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 155725.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 168591.890735                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164996.784651                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13736                       # number of writebacks
system.l2.writebacks::total                     13736                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16363                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12367                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        18071                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         5958                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            52812                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        18071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         5958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             52812                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        18071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         5958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            52812                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       892613                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1752016079                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1248855                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1304530539                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1209495                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1918483957                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1560343                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    657445199                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5637387080                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       892613                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1752016079                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1248855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1304530539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1209495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1918483957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1560343                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    657445199                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5637387080                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       892613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1752016079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1248855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1304530539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1209495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1918483957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1560343                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    657445199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5637387080                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169156                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274505                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238375                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.175076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.209840                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.169156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.274505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.238375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.175076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.209840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.169156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.274505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.238375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.175076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209840                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89261.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107071.813176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89203.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105484.801407                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93038.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106163.685297                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 97521.437500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 110346.626217                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106744.434598                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89261.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107071.813176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89203.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105484.801407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93038.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106163.685297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 97521.437500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 110346.626217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106744.434598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89261.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107071.813176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89203.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105484.801407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93038.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106163.685297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 97521.437500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 110346.626217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106744.434598                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.759671                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011858674                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849833.042048                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.759671                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015640                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876217                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11851024                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11851024                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11851024                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11851024                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11851024                       # number of overall hits
system.cpu0.icache.overall_hits::total       11851024                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1758833                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1758833                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1758833                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1758833                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1758833                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1758833                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11851035                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11851035                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11851035                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11851035                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11851035                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11851035                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159893.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159893.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159893.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159893.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159893.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159893.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1558477                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1558477                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1558477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1558477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1558477                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1558477                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 155847.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 155847.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 155847.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 155847.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 155847.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 155847.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96733                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190990371                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96989                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1969.196208                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.589729                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.410271                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916366                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083634                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10405187                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10405187                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677249                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677249                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17362                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17362                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18082436                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18082436                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18082436                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18082436                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399374                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           63                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399437                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399437                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399437                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399437                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  37364414824                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37364414824                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4536145                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4536145                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  37368950969                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37368950969                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  37368950969                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37368950969                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10804561                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10804561                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18481873                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18481873                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18481873                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18481873                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036963                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036963                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021612                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021612                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021612                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021612                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 93557.454476                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93557.454476                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 72002.301587                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72002.301587                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 93554.054755                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93554.054755                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 93554.054755                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93554.054755                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17482                       # number of writebacks
system.cpu0.dcache.writebacks::total            17482                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302641                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302641                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           63                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302704                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302704                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302704                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302704                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96733                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96733                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96733                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96733                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8219199286                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8219199286                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8219199286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8219199286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8219199286                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8219199286                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008953                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008953                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005234                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005234                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005234                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005234                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84967.893956                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84967.893956                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 84967.893956                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84967.893956                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 84967.893956                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84967.893956                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.987639                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926875895                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713264.131238                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.987639                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022416                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866967                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12332761                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12332761                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12332761                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12332761                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12332761                       # number of overall hits
system.cpu1.icache.overall_hits::total       12332761                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2642365                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2642365                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2642365                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2642365                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2642365                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2642365                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12332778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12332778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12332778                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12332778                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12332778                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12332778                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 155433.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 155433.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 155433.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 155433.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 155433.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 155433.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2180656                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2180656                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2180656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2180656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2180656                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2180656                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155761.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155761.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155761.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155761.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155761.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155761.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45052                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227618743                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45308                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5023.809107                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.360003                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.639997                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.817813                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.182187                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17698288                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17698288                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3575210                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3575210                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8245                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8245                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8232                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8232                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21273498                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21273498                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21273498                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21273498                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       165594                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165594                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       165594                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        165594                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       165594                       # number of overall misses
system.cpu1.dcache.overall_misses::total       165594                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17394201292                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17394201292                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17394201292                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17394201292                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17394201292                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17394201292                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17863882                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17863882                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3575210                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3575210                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8232                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8232                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21439092                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21439092                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21439092                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21439092                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009270                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009270                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007724                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007724                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007724                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007724                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 105041.253258                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105041.253258                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 105041.253258                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105041.253258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 105041.253258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105041.253258                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8355                       # number of writebacks
system.cpu1.dcache.writebacks::total             8355                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120542                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120542                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120542                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120542                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120542                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120542                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45052                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45052                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45052                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45052                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45052                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45052                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4276206569                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4276206569                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4276206569                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4276206569                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4276206569                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4276206569                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94917.130627                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94917.130627                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94917.130627                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94917.130627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94917.130627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94917.130627                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.997010                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017151432                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2071591.511202                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997010                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11981283                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11981283                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11981283                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11981283                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11981283                       # number of overall hits
system.cpu2.icache.overall_hits::total       11981283                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2425260                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2425260                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2425260                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2425260                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2425260                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2425260                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11981297                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11981297                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11981297                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11981297                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11981297                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11981297                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 173232.857143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 173232.857143                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 173232.857143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 173232.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 173232.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 173232.857143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2089357                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2089357                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2089357                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2089357                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2089357                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2089357                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160719.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160719.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160719.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160719.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160719.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160719.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 75809                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180812007                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 76065                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2377.072333                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.260648                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.739352                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903362                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096638                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9729864                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9729864                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7221581                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7221581                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21617                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21617                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17076                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17076                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16951445                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16951445                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16951445                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16951445                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       180823                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       180823                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       180823                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        180823                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       180823                       # number of overall misses
system.cpu2.dcache.overall_misses::total       180823                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18759360694                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18759360694                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18759360694                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18759360694                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18759360694                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18759360694                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9910687                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9910687                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7221581                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7221581                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17076                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17076                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17132268                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17132268                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17132268                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17132268                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018245                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018245                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010555                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010555                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010555                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010555                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 103744.328398                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103744.328398                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 103744.328398                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 103744.328398                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 103744.328398                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 103744.328398                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19460                       # number of writebacks
system.cpu2.dcache.writebacks::total            19460                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       105014                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       105014                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       105014                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       105014                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       105014                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       105014                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        75809                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        75809                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        75809                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        75809                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        75809                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        75809                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6943461371                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6943461371                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6943461371                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6943461371                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6943461371                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6943461371                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007649                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007649                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004425                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004425                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004425                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004425                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91591.517775                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91591.517775                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91591.517775                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91591.517775                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91591.517775                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91591.517775                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.039923                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018483412                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2204509.549784                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.039923                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024102                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738846                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12045699                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12045699                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12045699                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12045699                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12045699                       # number of overall hits
system.cpu3.icache.overall_hits::total       12045699                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2809411                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2809411                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2809411                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2809411                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2809411                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2809411                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12045715                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12045715                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12045715                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12045715                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12045715                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12045715                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 175588.187500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 175588.187500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 175588.187500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 175588.187500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 175588.187500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 175588.187500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2641611                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2641611                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2641611                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2641611                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2641611                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2641611                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 165100.687500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165100.687500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 165100.687500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165100.687500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 165100.687500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165100.687500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34031                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163986714                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34287                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4782.766471                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.449414                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.550586                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.904099                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.095901                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9370265                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9370265                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7351552                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7351552                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17790                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17790                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17760                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17760                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16721817                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16721817                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16721817                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16721817                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        87471                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        87471                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        87471                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         87471                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        87471                       # number of overall misses
system.cpu3.dcache.overall_misses::total        87471                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8173628253                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8173628253                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8173628253                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8173628253                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8173628253                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8173628253                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9457736                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9457736                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7351552                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7351552                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17760                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17760                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16809288                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16809288                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16809288                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16809288                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009249                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009249                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005204                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005204                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005204                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005204                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 93443.864286                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93443.864286                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 93443.864286                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93443.864286                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 93443.864286                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93443.864286                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7951                       # number of writebacks
system.cpu3.dcache.writebacks::total             7951                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        53440                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        53440                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53440                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53440                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53440                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53440                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34031                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34031                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34031                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34031                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34031                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34031                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2896444393                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2896444393                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2896444393                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2896444393                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2896444393                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2896444393                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002025                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002025                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002025                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002025                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 85111.938909                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85111.938909                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 85111.938909                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85111.938909                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 85111.938909                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85111.938909                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
