Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/work/Projects/FPGA_prj/uni/uni/test1_isim_beh.exe -prj D:/work/Projects/FPGA_prj/uni/uni/test1_beh.prj work.test1 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/work/Projects/FPGA_prj/uni/uni/test1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behave of entity test1
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/work/Projects/FPGA_prj/uni/uni/test1_isim_beh.exe
Fuse Memory Usage: 34936 KB
Fuse CPU Usage: 1200 ms
