{
  "design": {
    "design_info": {
      "boundary_crc": "0xD6486A05CED99AA5",
      "device": "xc7a35tcpg236-1",
      "name": "Lab_ADC",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "CLK_DIVIDER_0": "",
      "Edge_Detector_0": "",
      "Edge_Detector_1": "",
      "Lab_Window": {
        "blk_mem_gen_1": "",
        "mult_gen_0": "",
        "Lab_Window_Controller_0": ""
      },
      "Lab_ADC": {
        "RAM_Controller_0": "",
        "threshold_0": "",
        "blk_mem_gen_0": "",
        "ADC_FSM_0": "",
        "PreEmphasisFilter_0": ""
      },
      "ila_0": "",
      "blk_mem_gen_0": ""
    },
    "ports": {
      "chip_select_out": {
        "direction": "O"
      },
      "clock_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "reset_in": {
        "direction": "I"
      },
      "spi_clk_out": {
        "direction": "O"
      },
      "spi_data_in": {
        "type": "data",
        "direction": "I"
      },
      "start_in": {
        "direction": "I"
      },
      "ready_out": {
        "direction": "O"
      },
      "ready_out_1": {
        "direction": "O"
      }
    },
    "components": {
      "CLK_DIVIDER_0": {
        "vlnv": "xilinx.com:module_ref:CLK_DIVIDER:1.0",
        "xci_name": "Lab_ADC_CLK_DIVIDER_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CLK_DIVIDER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock_in": {
            "type": "clk",
            "direction": "I"
          },
          "clock_out": {
            "type": "clk",
            "direction": "O"
          }
        }
      },
      "Edge_Detector_0": {
        "vlnv": "xilinx.com:module_ref:Edge_Detector:1.0",
        "xci_name": "Lab_ADC_Edge_Detector_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Edge_Detector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK_SYS": {
            "direction": "I"
          },
          "BUTTON_IN": {
            "direction": "I"
          },
          "PULSE": {
            "direction": "O"
          }
        }
      },
      "Edge_Detector_1": {
        "vlnv": "xilinx.com:module_ref:Edge_Detector:1.0",
        "xci_name": "Lab_ADC_Edge_Detector_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Edge_Detector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK_SYS": {
            "direction": "I"
          },
          "BUTTON_IN": {
            "direction": "I"
          },
          "PULSE": {
            "direction": "O"
          }
        }
      },
      "Lab_Window": {
        "ports": {
          "reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "clock_in": {
            "type": "clk",
            "direction": "I"
          },
          "ready_out": {
            "direction": "I"
          },
          "start_in": {
            "direction": "I"
          },
          "ready_out_1": {
            "direction": "O"
          },
          "Data_Out": {
            "type": "data",
            "direction": "O",
            "left": "19",
            "right": "0"
          },
          "adc_addr_in_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "adc_data_in": {
            "direction": "I",
            "left": "11",
            "right": "0"
          }
        },
        "components": {
          "blk_mem_gen_1": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "Lab_ADC_blk_mem_gen_1_0",
            "parameters": {
              "Coe_File": {
                "value": "../../../../../../files/hanning_coefficients.coe"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Always_Enabled"
              },
              "Load_Init_File": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "Single_Port_ROM"
              },
              "Port_A_Write_Rate": {
                "value": "0"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "512"
              },
              "Write_Width_A": {
                "value": "8"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "mult_gen_0": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "xci_name": "Lab_ADC_mult_gen_0_0",
            "parameters": {
              "Multiplier_Construction": {
                "value": "Use_Mults"
              },
              "PortAType": {
                "value": "Unsigned"
              },
              "PortAWidth": {
                "value": "12"
              },
              "PortBType": {
                "value": "Unsigned"
              },
              "PortBWidth": {
                "value": "8"
              }
            }
          },
          "Lab_Window_Controller_0": {
            "vlnv": "xilinx.com:module_ref:Lab_Window_Controller:1.0",
            "xci_name": "Lab_ADC_Lab_Window_Controller_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Lab_Window_Controller",
              "boundary_crc": "0x0"
            },
            "ports": {
              "reset_in": {
                "type": "rst",
                "direction": "I"
              },
              "clock_in": {
                "type": "clk",
                "direction": "I"
              },
              "frame_addr_in": {
                "direction": "I"
              },
              "adc_addr_in_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "adc_data_in": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "adc_data_out": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "mem_addr_in_out": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "mem_data_in": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "mem_data_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "start_in": {
                "direction": "I"
              },
              "ready_out": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "Lab_Window_Controller_0_adc_data_out": {
            "ports": [
              "Lab_Window_Controller_0/adc_data_out",
              "mult_gen_0/A"
            ]
          },
          "Lab_Window_Controller_0_mem_addr_in_out": {
            "ports": [
              "Lab_Window_Controller_0/mem_addr_in_out",
              "blk_mem_gen_1/addra"
            ]
          },
          "blk_mem_gen_1_douta": {
            "ports": [
              "blk_mem_gen_1/douta",
              "Lab_Window_Controller_0/mem_data_in"
            ]
          },
          "Lab_Window_Controller_0_mem_data_out": {
            "ports": [
              "Lab_Window_Controller_0/mem_data_out",
              "mult_gen_0/B"
            ]
          },
          "Edge_Detector_1_PULSE": {
            "ports": [
              "reset_in",
              "Lab_Window_Controller_0/reset_in"
            ]
          },
          "clock_in_1": {
            "ports": [
              "clock_in",
              "blk_mem_gen_1/clka",
              "mult_gen_0/CLK",
              "Lab_Window_Controller_0/clock_in"
            ]
          },
          "ADC_FSM_0_ready_out": {
            "ports": [
              "ready_out",
              "Lab_Window_Controller_0/frame_addr_in"
            ]
          },
          "Edge_Detector_0_PULSE": {
            "ports": [
              "start_in",
              "Lab_Window_Controller_0/start_in"
            ]
          },
          "Lab_Window_Controller_0_ready_out": {
            "ports": [
              "Lab_Window_Controller_0/ready_out",
              "ready_out_1"
            ]
          },
          "mult_gen_0_P": {
            "ports": [
              "mult_gen_0/P",
              "Data_Out"
            ]
          },
          "Lab_Window_Controller_0_adc_addr_in_out": {
            "ports": [
              "Lab_Window_Controller_0/adc_addr_in_out",
              "adc_addr_in_out"
            ]
          },
          "adc_data_in_1": {
            "ports": [
              "adc_data_in",
              "Lab_Window_Controller_0/adc_data_in"
            ]
          }
        }
      },
      "Lab_ADC": {
        "ports": {
          "clock_in": {
            "type": "clk",
            "direction": "I"
          },
          "reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "start_in": {
            "direction": "I"
          },
          "clock_in1": {
            "type": "clk",
            "direction": "I"
          },
          "addrb": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "doutb": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "ready_in": {
            "direction": "I"
          },
          "start_in1": {
            "direction": "I"
          },
          "spi_clk_out": {
            "direction": "O"
          },
          "spi_data_in": {
            "direction": "I"
          },
          "ready_out": {
            "direction": "O"
          },
          "chip_select_out": {
            "direction": "O"
          }
        },
        "components": {
          "RAM_Controller_0": {
            "vlnv": "xilinx.com:module_ref:RAM_Controller:1.0",
            "xci_name": "Lab_ADC_RAM_Controller_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "RAM_Controller",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clock_in": {
                "type": "clk",
                "direction": "I"
              },
              "reset_in": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "start_in": {
                "direction": "I"
              },
              "ready_out": {
                "direction": "I"
              },
              "sample_in": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "addr_in": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "ram_we": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ram_addr_a": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "ram_dina": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "memory_write_data_out": {
                "direction": "O"
              }
            }
          },
          "threshold_0": {
            "vlnv": "xilinx.com:module_ref:threshold:1.0",
            "xci_name": "Lab_ADC_threshold_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "threshold",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clock_in": {
                "type": "clk",
                "direction": "I"
              },
              "reset_in": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "data_in": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "11",
                "right": "0"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "Lab_ADC_blk_mem_gen_0_0",
            "parameters": {
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Always_Enabled"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "12"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "16384"
              },
              "Write_Width_A": {
                "value": "12"
              },
              "Write_Width_B": {
                "value": "12"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "ADC_FSM_0": {
            "vlnv": "xilinx.com:module_ref:ADC_FSM:1.0",
            "xci_name": "Lab_ADC_ADC_FSM_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ADC_FSM",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clock_in": {
                "type": "clk",
                "direction": "I"
              },
              "reset_in": {
                "type": "rst",
                "direction": "I"
              },
              "start_in": {
                "direction": "I"
              },
              "spi_data_in": {
                "direction": "I"
              },
              "spi_clk_out": {
                "direction": "O"
              },
              "chip_select_out": {
                "direction": "O"
              },
              "sample_out": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "addr_bram_out": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "ready_out": {
                "direction": "O"
              },
              "ready_in": {
                "direction": "I"
              },
              "memory_write_done_in": {
                "direction": "I"
              }
            }
          },
          "PreEmphasisFilter_0": {
            "vlnv": "xilinx.com:module_ref:PreEmphasisFilter:1.0",
            "xci_name": "Lab_ADC_PreEmphasisFilter_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "PreEmphasisFilter",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "sample_in": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "sample_out": {
                "direction": "O",
                "left": "11",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "threshold_0_data_out": {
            "ports": [
              "threshold_0/data_out",
              "RAM_Controller_0/sample_in"
            ]
          },
          "CLK_DIVIDER_0_clock_out": {
            "ports": [
              "clock_in",
              "RAM_Controller_0/clock_in",
              "blk_mem_gen_0/clkb",
              "blk_mem_gen_0/clka",
              "ADC_FSM_0/clock_in",
              "PreEmphasisFilter_0/clk"
            ]
          },
          "Edge_Detector_1_PULSE": {
            "ports": [
              "reset_in",
              "RAM_Controller_0/reset_in",
              "threshold_0/reset_in",
              "ADC_FSM_0/reset_in",
              "PreEmphasisFilter_0/reset"
            ]
          },
          "Edge_Detector_0_PULSE": {
            "ports": [
              "start_in",
              "RAM_Controller_0/start_in"
            ]
          },
          "clock_in_1": {
            "ports": [
              "clock_in1",
              "threshold_0/clock_in"
            ]
          },
          "RAM_Controller_0_ram_we": {
            "ports": [
              "RAM_Controller_0/ram_we",
              "blk_mem_gen_0/wea"
            ]
          },
          "addrb_1": {
            "ports": [
              "addrb",
              "blk_mem_gen_0/addrb"
            ]
          },
          "blk_mem_gen_0_doutb": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "doutb"
            ]
          },
          "RAM_Controller_0_ram_dina": {
            "ports": [
              "RAM_Controller_0/ram_dina",
              "blk_mem_gen_0/dina"
            ]
          },
          "RAM_Controller_0_ram_addr_a": {
            "ports": [
              "RAM_Controller_0/ram_addr_a",
              "blk_mem_gen_0/addra"
            ]
          },
          "ready_in_1": {
            "ports": [
              "ready_in",
              "ADC_FSM_0/ready_in"
            ]
          },
          "ADC_FSM_0_ready_out": {
            "ports": [
              "ADC_FSM_0/ready_out",
              "RAM_Controller_0/ready_out",
              "ready_out"
            ]
          },
          "ADC_FSM_0_addr_bram_out": {
            "ports": [
              "ADC_FSM_0/addr_bram_out",
              "RAM_Controller_0/addr_in"
            ]
          },
          "start_in1_1": {
            "ports": [
              "start_in1",
              "ADC_FSM_0/start_in"
            ]
          },
          "ADC_FSM_0_spi_clk_out": {
            "ports": [
              "ADC_FSM_0/spi_clk_out",
              "spi_clk_out"
            ]
          },
          "spi_data_in_1": {
            "ports": [
              "spi_data_in",
              "ADC_FSM_0/spi_data_in"
            ]
          },
          "ADC_FSM_0_chip_select_out": {
            "ports": [
              "ADC_FSM_0/chip_select_out",
              "chip_select_out"
            ]
          },
          "RAM_Controller_0_memory_write_data_out": {
            "ports": [
              "RAM_Controller_0/memory_write_data_out",
              "ADC_FSM_0/memory_write_done_in"
            ]
          },
          "PreEmphasisFilter_0_sample_out": {
            "ports": [
              "PreEmphasisFilter_0/sample_out",
              "threshold_0/data_in"
            ]
          },
          "ADC_FSM_0_sample_out": {
            "ports": [
              "ADC_FSM_0/sample_out",
              "PreEmphasisFilter_0/sample_in"
            ]
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "Lab_ADC_ila_0_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "16384"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "1"
          },
          "C_PROBE0_WIDTH": {
            "value": "20"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Lab_ADC_blk_mem_gen_0_1",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../files/dummy_voice_signal_2.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Use_ENA_Pin"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Read_Width_A": {
            "value": "16"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "16384"
          },
          "Write_Width_A": {
            "value": "16"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "CLK_DIVIDER_0_clock_out": {
        "ports": [
          "CLK_DIVIDER_0/clock_out",
          "Lab_ADC/clock_in"
        ]
      },
      "Edge_Detector_0_PULSE": {
        "ports": [
          "Edge_Detector_0/PULSE",
          "Lab_Window/start_in",
          "Lab_ADC/start_in"
        ]
      },
      "Edge_Detector_1_PULSE": {
        "ports": [
          "Edge_Detector_1/PULSE",
          "Lab_Window/reset_in",
          "Lab_ADC/reset_in"
        ]
      },
      "clock_in_1": {
        "ports": [
          "clock_in",
          "CLK_DIVIDER_0/clock_in",
          "Edge_Detector_0/CLK_SYS",
          "Edge_Detector_1/CLK_SYS",
          "Lab_Window/clock_in",
          "Lab_ADC/clock_in1",
          "ila_0/clk"
        ]
      },
      "reset_in_1": {
        "ports": [
          "reset_in",
          "Edge_Detector_1/BUTTON_IN"
        ]
      },
      "start_in_1": {
        "ports": [
          "start_in",
          "Edge_Detector_0/BUTTON_IN",
          "Lab_ADC/start_in1"
        ]
      },
      "Lab_Window_Controller_0_ready_out": {
        "ports": [
          "Lab_Window/ready_out_1",
          "ready_out_1",
          "Lab_ADC/ready_in"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "Lab_Window/Data_Out",
          "ila_0/probe0"
        ]
      },
      "Lab_Window_adc_addr_in_out": {
        "ports": [
          "Lab_Window/adc_addr_in_out",
          "Lab_ADC/addrb"
        ]
      },
      "adc_data_in_1": {
        "ports": [
          "Lab_ADC/doutb",
          "Lab_Window/adc_data_in"
        ]
      },
      "ADC_FSM_0_ready_out1": {
        "ports": [
          "Lab_ADC/ready_out",
          "ready_out",
          "Lab_Window/ready_out"
        ]
      },
      "Lab_ADC_spi_clk_out": {
        "ports": [
          "Lab_ADC/spi_clk_out",
          "spi_clk_out"
        ]
      },
      "spi_data_in_1": {
        "ports": [
          "spi_data_in",
          "Lab_ADC/spi_data_in"
        ]
      },
      "Lab_ADC_chip_select_out": {
        "ports": [
          "Lab_ADC/chip_select_out",
          "chip_select_out"
        ]
      }
    }
  }
}