Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 14364c1947fa450188e8757ce3f41fcc --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter16B_behav xil_defaultlib.BarrelShifter16B xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 0 into cons is out of bounds [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/BarrelShifter16B.v:42]
WARNING: [VRFC 10-1783] select index 16 into dIn is out of bounds [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/BarrelShifter16B.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.BarrelShifter16B
Compiling module xil_defaultlib.glbl
Built simulation snapshot BarrelShifter16B_behav
