include $(TEST_DIR)/../Makefile.in
TOP_FILE := \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_constants_top_pkg_0/rtl/top_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_entropy_src_pkg_0.1/rtl/entropy_src_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_edn_pkg_0.1/rtl/edn_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_systems_flash_ctrl_pkg_0.1/rtl/autogen/flash_ctrl_reg_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_systems_flash_ctrl_pkg_0.1/rtl/autogen/flash_ctrl_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_flash_ctrl_pkg_0.1/rtl/flash_phy_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_lc_ctrl_state_pkg_0.1/rtl/lc_ctrl_state_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_lc_ctrl_pkg_0.1/rtl/lc_ctrl_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_ram_1p_pkg_0/rtl/prim_ram_1p_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_jtag_pkg_0.1/rtl/jtag_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_common_0.1/rtl/tlul_err.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash_bank.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_flash_0/prim_flash.sv

INCLUDE := \
    -I$(OPENTITAN_BUILD)/src/lowrisc_prim_assert_0.1/rtl/ \
    -I$(OPENTITAN_BUILD)/src/lowrisc_ip_jtag_pkg_0.1/rtl/ \
    -I$(OPENTITAN_BUILD)/src/lowrisc_prim_util_memload_0/rtl/

TOP_MODULE := prim_flash

VERILATOR_FLAGS := $(TEST_DIR)/prim_flash.vlt
