{
  "module_name": "snb-metrics.json",
  "hash_id": "1ae46135d8cc5e3042772ff4140389cd92a9ef33143c2d4d4f0b076452e05da4",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/sandybridge/snb-metrics.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"C2 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c2\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C2_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C3 residency percent per core\",\n        \"MetricExpr\": \"cstate_core@c3\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C3_Core_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C3 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c3\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C3_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C6 residency percent per core\",\n        \"MetricExpr\": \"cstate_core@c6\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C6_Core_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C6 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c6\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C6_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C7 residency percent per core\",\n        \"MetricExpr\": \"cstate_core@c7\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C7_Core_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C7 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c7\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C7_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Uncore frequency per die [GHZ]\",\n        \"MetricExpr\": \"tma_info_system_socket_clks / #num_dies / duration_time / 1e9\",\n        \"MetricGroup\": \"SoC\",\n        \"MetricName\": \"UNCORE_FREQ\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of cycles spent in System Management Interrupts.\",\n        \"MetricExpr\": \"((msr@aperf@ - cycles) / msr@aperf@ if msr@smi@ > 0 else 0)\",\n        \"MetricGroup\": \"smi\",\n        \"MetricName\": \"smi_cycles\",\n        \"MetricThreshold\": \"smi_cycles > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Number of SMI interrupts.\",\n        \"MetricExpr\": \"msr@smi@\",\n        \"MetricGroup\": \"smi\",\n        \"MetricName\": \"smi_num\",\n        \"ScaleUnit\": \"1SMI#\"\n    },\n    {\n        \"BriefDescription\": \"This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_NMI\",\n        \"MetricExpr\": \"1 - (tma_frontend_bound + tma_bad_speculation + tma_retiring)\",\n        \"MetricGroup\": \"TmaL1;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_backend_bound\",\n        \"MetricThreshold\": \"tma_backend_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL1\",\n        \"PublicDescription\": \"This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend. Backend is the portion of the processor core where the out-of-order scheduler dispatches ready uops into their respective execution units; and once completed these uops get retired according to program order. For example; stalls due to data-cache misses or stalls due to the divider unit being overloaded are both categorized under Backend Bound. Backend Bound is further divided into two main categories: Memory Bound and Core Bound.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This category represents fraction of slots wasted due to incorrect speculations\",\n        \"MetricExpr\": \"(UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * (INT_MISC.RECOVERY_CYCLES_ANY / 2 if #SMT_on else INT_MISC.RECOVERY_CYCLES)) / tma_info_thread_slots\",\n        \"MetricGroup\": \"TmaL1;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_bad_speculation\",\n        \"MetricThreshold\": \"tma_bad_speculation > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL1\",\n        \"PublicDescription\": \"This category represents fraction of slots wasted due to incorrect speculations. This include slots used to issue uops that do not eventually get retired and slots for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work due to miss-predicted branches are categorized under Bad Speculation category. Incorrect data speculation followed by Memory Ordering Nukes is another example.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU has wasted due to Branch Misprediction\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"BR_MISP_RETIRED.ALL_BRANCHES / (BR_MISP_RETIRED.ALL_BRANCHES + MACHINE_CLEARS.COUNT) * tma_bad_speculation\",\n        \"MetricGroup\": \"BadSpec;BrMispredicts;TmaL2;TopdownL2;tma_L2_group;tma_bad_speculation_group;tma_issueBM\",\n        \"MetricName\": \"tma_branch_mispredicts\",\n        \"MetricThreshold\": \"tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU has wasted due to Branch Misprediction.  These slots are either wasted by uops fetched from an incorrectly speculated program path; or stalls when the out-of-order part of the machine needs to recover its state from a speculative path. Sample with: BR_MISP_RETIRED.ALL_BRANCHES. Related metrics: tma_info_bad_spec_branch_misprediction_cost, tma_mispredicts_resteers\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Branch Resteers\",\n        \"MetricExpr\": \"12 * (BR_MISP_RETIRED.ALL_BRANCHES + MACHINE_CLEARS.COUNT + BACLEARS.ANY) / tma_info_thread_clks\",\n        \"MetricGroup\": \"FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_branch_resteers\",\n        \"MetricThreshold\": \"tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Branch Resteers. Branch Resteers estimates the Frontend delay in fetching operations from corrected path; following all sorts of miss-predicted branches. For example; branchy code with lots of miss-predictions might get categorized under Branch Resteers. Note the value of this node may overlap with its siblings. Sample with: BR_MISP_RETIRED.ALL_BRANCHES\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where Core non-memory issues were of a bottleneck\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"tma_backend_bound - tma_memory_bound\",\n        \"MetricGroup\": \"Backend;Compute;TmaL2;TopdownL2;tma_L2_group;tma_backend_bound_group\",\n        \"MetricName\": \"tma_core_bound\",\n        \"MetricThreshold\": \"tma_core_bound > 0.1 & tma_backend_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots where Core non-memory issues were of a bottleneck.  Shortage in hardware compute resources; or dependencies in software's instructions are both categorized under Core Bound. Hence it may indicate the machine ran out of an out-of-order resource; certain execution units are overloaded or dependencies in program's data- or instruction-flow are limiting the performance (e.g. FP-chained long-latency arithmetic operations).\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles where the Divider unit was active\",\n        \"MetricExpr\": \"ARITH.FPU_DIV_ACTIVE / tma_info_core_core_clks\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_core_bound_group\",\n        \"MetricName\": \"tma_divider\",\n        \"MetricThreshold\": \"tma_divider > 0.2 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles where the Divider unit was active. Divide and square root instructions are performed by the Divider unit and can take considerably longer latency than integer or Floating Point addition; subtraction; or multiplication. Sample with: ARITH.DIVIDER_UOPS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_SMT\",\n        \"MetricExpr\": \"(1 - MEM_LOAD_UOPS_RETIRED.LLC_HIT / (MEM_LOAD_UOPS_RETIRED.LLC_HIT + 7 * MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS)) * CYCLE_ACTIVITY.STALLS_L2_PENDING / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_dram_bound\",\n        \"MetricThreshold\": \"tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads. Better caching can improve the latency and increase performance. Sample with: MEM_LOAD_UOPS_RETIRED.L3_MISS_PS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to switches from DSB to MITE pipelines\",\n        \"MetricExpr\": \"DSB2MITE_SWITCHES.PENALTY_CYCLES / tma_info_thread_clks\",\n        \"MetricGroup\": \"DSBmiss;FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueFB\",\n        \"MetricName\": \"tma_dsb_switches\",\n        \"MetricThreshold\": \"tma_dsb_switches > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to switches from DSB to MITE pipelines. The DSB (decoded i-cache) is a Uop Cache where the front-end directly delivers Uops (micro operations) avoiding heavy x86 decoding. The DSB pipeline has shorter latency and delivered higher bandwidth than the MITE (legacy instruction decode pipeline). Switching between the two pipelines can cause penalties hence this metric measures the exposed penalty. Related metrics: tma_fetch_bandwidth, tma_info_frontend_dsb_coverage, tma_lcp\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric roughly estimates the fraction of cycles where the Data TLB (DTLB) was missed by load accesses\",\n        \"MetricExpr\": \"(7 * DTLB_LOAD_MISSES.STLB_HIT + DTLB_LOAD_MISSES.WALK_DURATION) / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryTLB;TopdownL4;tma_L4_group;tma_issueTLB;tma_l1_bound_group\",\n        \"MetricName\": \"tma_dtlb_load\",\n        \"MetricThreshold\": \"tma_dtlb_load > 0.1\",\n        \"PublicDescription\": \"This metric roughly estimates the fraction of cycles where the Data TLB (DTLB) was missed by load accesses. TLBs (Translation Look-aside Buffers) are processor caches for recently used entries out of the Page Tables that are used to map virtual- to physical-addresses by the operating system. This metric approximates the potential delay of demand loads missing the first-level data TLB (assuming worst case scenario with back to back misses to different pages). This includes hitting in the second-level TLB (STLB) as well as performing a hardware page walk on an STLB miss. Sample with: MEM_UOPS_RETIRED.STLB_MISS_LOADS_PS. Related metrics: tma_dtlb_store\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues\",\n        \"MetricExpr\": \"tma_frontend_bound - tma_fetch_latency\",\n        \"MetricGroup\": \"FetchBW;Frontend;TmaL2;TopdownL2;tma_L2_group;tma_frontend_bound_group;tma_issueFB\",\n        \"MetricName\": \"tma_fetch_bandwidth\",\n        \"MetricThreshold\": \"tma_fetch_bandwidth > 0.1 & tma_frontend_bound > 0.15 & tma_info_thread_ipc / 4 > 0.35\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues.  For example; inefficiencies at the instruction decoders; or restrictions for caching in the DSB (decoded uops cache) are categorized under Fetch Bandwidth. In such cases; the Frontend typically delivers suboptimal amount of uops to the Backend. Related metrics: tma_dsb_switches, tma_info_frontend_dsb_coverage, tma_lcp\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU was stalled due to Frontend latency issues\",\n        \"MetricExpr\": \"4 * min(CPU_CLK_UNHALTED.THREAD, IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE) / tma_info_thread_slots\",\n        \"MetricGroup\": \"Frontend;TmaL2;TopdownL2;tma_L2_group;tma_frontend_bound_group\",\n        \"MetricName\": \"tma_fetch_latency\",\n        \"MetricThreshold\": \"tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU was stalled due to Frontend latency issues.  For example; instruction-cache misses; iTLB misses or fetch stalls after a branch misprediction are categorized under Frontend Latency. In such cases; the Frontend eventually delivers no uops for some period. Sample with: RS_EVENTS.EMPTY_END\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents overall arithmetic floating-point (FP) operations fraction the CPU has executed (retired)\",\n        \"MetricExpr\": \"tma_x87_use + tma_fp_scalar + tma_fp_vector\",\n        \"MetricGroup\": \"HPC;TopdownL3;tma_L3_group;tma_light_operations_group\",\n        \"MetricName\": \"tma_fp_arith\",\n        \"MetricThreshold\": \"tma_fp_arith > 0.2 & tma_light_operations > 0.6\",\n        \"PublicDescription\": \"This metric represents overall arithmetic floating-point (FP) operations fraction the CPU has executed (retired). Note this metric's value may exceed its parent due to use of \\\"Uops\\\" CountDomain and FMA double-counting.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric approximates arithmetic floating-point (FP) scalar uops fraction the CPU has retired\",\n        \"MetricExpr\": \"(FP_COMP_OPS_EXE.SSE_SCALAR_SINGLE + FP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE) / UOPS_DISPATCHED.THREAD\",\n        \"MetricGroup\": \"Compute;Flops;TopdownL4;tma_L4_group;tma_fp_arith_group;tma_issue2P\",\n        \"MetricName\": \"tma_fp_scalar\",\n        \"MetricThreshold\": \"tma_fp_scalar > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6)\",\n        \"PublicDescription\": \"This metric approximates arithmetic floating-point (FP) scalar uops fraction the CPU has retired. May overcount due to FMA double counting. Related metrics: tma_fp_vector, tma_fp_vector_512b, tma_port_6, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric approximates arithmetic floating-point (FP) vector uops fraction the CPU has retired aggregated across all vector widths\",\n        \"MetricExpr\": \"(FP_COMP_OPS_EXE.SSE_PACKED_DOUBLE + FP_COMP_OPS_EXE.SSE_PACKED_SINGLE + SIMD_FP_256.PACKED_SINGLE + SIMD_FP_256.PACKED_DOUBLE) / UOPS_DISPATCHED.THREAD\",\n        \"MetricGroup\": \"Compute;Flops;TopdownL4;tma_L4_group;tma_fp_arith_group;tma_issue2P\",\n        \"MetricName\": \"tma_fp_vector\",\n        \"MetricThreshold\": \"tma_fp_vector > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6)\",\n        \"PublicDescription\": \"This metric approximates arithmetic floating-point (FP) vector uops fraction the CPU has retired aggregated across all vector widths. May overcount due to FMA double counting. Related metrics: tma_fp_scalar, tma_fp_vector_512b, tma_port_6, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This category represents fraction of slots where the processor's Frontend undersupplies its Backend\",\n        \"MetricExpr\": \"IDQ_UOPS_NOT_DELIVERED.CORE / tma_info_thread_slots\",\n        \"MetricGroup\": \"PGO;TmaL1;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_frontend_bound\",\n        \"MetricThreshold\": \"tma_frontend_bound > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL1\",\n        \"PublicDescription\": \"This category represents fraction of slots where the processor's Frontend undersupplies its Backend. Frontend denotes the first part of the processor core responsible to fetch operations that are executed later on by the Backend part. Within the Frontend; a branch predictor predicts the next address to fetch; cache-lines are fetched from the memory subsystem; parsed into instructions; and lastly decoded into micro-operations (uops). Ideally the Frontend can issue Pipeline_Width uops every cycle to the Backend. Frontend Bound denotes unutilized issue-slots when there is no Backend stall; i.e. bubbles where Frontend delivered no uops while Backend could have accepted them. For example; stalls due to instruction-cache misses would be categorized under Frontend Bound.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where the CPU was retiring heavy-weight operations -- instructions that require two or more uops or micro-coded sequences\",\n        \"MetricExpr\": \"tma_microcode_sequencer\",\n        \"MetricGroup\": \"Retire;TmaL2;TopdownL2;tma_L2_group;tma_retiring_group\",\n        \"MetricName\": \"tma_heavy_operations\",\n        \"MetricThreshold\": \"tma_heavy_operations > 0.1\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots where the CPU was retiring heavy-weight operations -- instructions that require two or more uops or micro-coded sequences. This highly-correlates with the uop length of these instructions/sequences.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Core actual clocks when any Logical Processor is active on the Physical Core\",\n        \"MetricExpr\": \"(CPU_CLK_UNHALTED.THREAD / 2 * (1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK) if #core_wide < 1 else (CPU_CLK_UNHALTED.THREAD_ANY / 2 if #SMT_on else tma_info_thread_clks))\",\n        \"MetricGroup\": \"SMT\",\n        \"MetricName\": \"tma_info_core_core_clks\"\n    },\n    {\n        \"BriefDescription\": \"Instructions Per Cycle across hyper-threads (per physical core)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / tma_info_core_core_clks\",\n        \"MetricGroup\": \"Ret;SMT;TmaL1;tma_L1_group\",\n        \"MetricName\": \"tma_info_core_coreipc\"\n    },\n    {\n        \"BriefDescription\": \"Floating Point Operations Per Cycle\",\n        \"MetricExpr\": \"(FP_COMP_OPS_EXE.SSE_SCALAR_SINGLE + FP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE + 2 * FP_COMP_OPS_EXE.SSE_PACKED_DOUBLE + 4 * (FP_COMP_OPS_EXE.SSE_PACKED_SINGLE + SIMD_FP_256.PACKED_DOUBLE) + 8 * SIMD_FP_256.PACKED_SINGLE) / tma_info_core_core_clks\",\n        \"MetricGroup\": \"Flops;Ret\",\n        \"MetricName\": \"tma_info_core_flopc\"\n    },\n    {\n        \"BriefDescription\": \"Instruction-Level-Parallelism (average number of uops executed when there is execution) per-core\",\n        \"MetricExpr\": \"UOPS_DISPATCHED.THREAD / (cpu@UOPS_DISPATCHED.CORE\\\\,cmask\\\\=1@ / 2 if #SMT_on else cpu@UOPS_DISPATCHED.CORE\\\\,cmask\\\\=1@)\",\n        \"MetricGroup\": \"Backend;Cor;Pipeline;PortsUtil\",\n        \"MetricName\": \"tma_info_core_ilp\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache)\",\n        \"MetricExpr\": \"IDQ.DSB_UOPS / (IDQ.DSB_UOPS + LSD.UOPS + IDQ.MITE_UOPS + IDQ.MS_UOPS)\",\n        \"MetricGroup\": \"DSB;Fed;FetchBW;tma_issueFB\",\n        \"MetricName\": \"tma_info_frontend_dsb_coverage\",\n        \"MetricThreshold\": \"tma_info_frontend_dsb_coverage < 0.7 & tma_info_thread_ipc / 4 > 0.35\",\n        \"PublicDescription\": \"Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache). Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_lcp\"\n    },\n    {\n        \"BriefDescription\": \"Total number of retired Instructions\",\n        \"MetricExpr\": \"INST_RETIRED.ANY\",\n        \"MetricGroup\": \"Summary;TmaL1;tma_L1_group\",\n        \"MetricName\": \"tma_info_inst_mix_instructions\",\n        \"PublicDescription\": \"Total number of retired Instructions. Sample with: INST_RETIRED.PREC_DIST\"\n    },\n    {\n        \"BriefDescription\": \"Average number of Uops retired in cycles where at least one uop has retired.\",\n        \"MetricExpr\": \"UOPS_RETIRED.RETIRE_SLOTS / cpu@UOPS_RETIRED.RETIRE_SLOTS\\\\,cmask\\\\=1@\",\n        \"MetricGroup\": \"Pipeline;Ret\",\n        \"MetricName\": \"tma_info_pipeline_retire\"\n    },\n    {\n        \"BriefDescription\": \"Measured Average Frequency for unhalted processors [GHz]\",\n        \"MetricExpr\": \"tma_info_system_turbo_utilization * TSC / 1e9 / duration_time\",\n        \"MetricGroup\": \"Power;Summary\",\n        \"MetricName\": \"tma_info_system_average_frequency\"\n    },\n    {\n        \"BriefDescription\": \"Average CPU Utilization\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.REF_TSC / TSC\",\n        \"MetricGroup\": \"HPC;Summary\",\n        \"MetricName\": \"tma_info_system_cpu_utilization\"\n    },\n    {\n        \"BriefDescription\": \"Average external Memory Bandwidth Use for reads and writes [GB / sec]\",\n        \"MetricExpr\": \"64 * (UNC_ARB_TRK_REQUESTS.ALL + UNC_ARB_COH_TRK_REQUESTS.ALL) / 1e6 / duration_time / 1e3\",\n        \"MetricGroup\": \"HPC;Mem;MemoryBW;SoC;tma_issueBW\",\n        \"MetricName\": \"tma_info_system_dram_bw_use\",\n        \"PublicDescription\": \"Average external Memory Bandwidth Use for reads and writes [GB / sec]. Related metrics: tma_mem_bandwidth\"\n    },\n    {\n        \"BriefDescription\": \"Giga Floating Point Operations Per Second\",\n        \"MetricExpr\": \"(FP_COMP_OPS_EXE.SSE_SCALAR_SINGLE + FP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE + 2 * FP_COMP_OPS_EXE.SSE_PACKED_DOUBLE + 4 * (FP_COMP_OPS_EXE.SSE_PACKED_SINGLE + SIMD_FP_256.PACKED_DOUBLE) + 8 * SIMD_FP_256.PACKED_SINGLE) / 1e9 / duration_time\",\n        \"MetricGroup\": \"Cor;Flops;HPC\",\n        \"MetricName\": \"tma_info_system_gflops\",\n        \"PublicDescription\": \"Giga Floating Point Operations Per Second. Aggregate across all supported options of: FP precisions, scalar and vector instructions, vector-width and AMX engine.\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Far Branch ( Far Branches apply upon transition from application to operating system, handling interrupts, exceptions) [lower number means higher occurrence rate]\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_INST_RETIRED.FAR_BRANCH:u\",\n        \"MetricGroup\": \"Branches;OS\",\n        \"MetricName\": \"tma_info_system_ipfarbranch\",\n        \"MetricThreshold\": \"tma_info_system_ipfarbranch < 1e6\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Per Instruction for the Operating System (OS) Kernel mode\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.THREAD_P:k / INST_RETIRED.ANY_P:k\",\n        \"MetricGroup\": \"OS\",\n        \"MetricName\": \"tma_info_system_kernel_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of cycles spent in the Operating System (OS) Kernel mode\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.THREAD_P:k / CPU_CLK_UNHALTED.THREAD\",\n        \"MetricGroup\": \"OS\",\n        \"MetricName\": \"tma_info_system_kernel_utilization\",\n        \"MetricThreshold\": \"tma_info_system_kernel_utilization > 0.05\"\n    },\n    {\n        \"BriefDescription\": \"Average number of parallel requests to external memory\",\n        \"MetricExpr\": \"UNC_ARB_TRK_OCCUPANCY.ALL / UNC_ARB_TRK_OCCUPANCY.CYCLES_WITH_ANY_REQUEST\",\n        \"MetricGroup\": \"Mem;SoC\",\n        \"MetricName\": \"tma_info_system_mem_parallel_requests\",\n        \"PublicDescription\": \"Average number of parallel requests to external memory. Accounts for all requests\"\n    },\n    {\n        \"BriefDescription\": \"Average latency of all requests to external memory (in Uncore cycles)\",\n        \"MetricExpr\": \"UNC_ARB_TRK_OCCUPANCY.ALL / UNC_ARB_TRK_REQUESTS.ALL\",\n        \"MetricGroup\": \"Mem;SoC\",\n        \"MetricName\": \"tma_info_system_mem_request_latency\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of cycles where both hardware Logical Processors were active\",\n        \"MetricExpr\": \"(1 - CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / (CPU_CLK_UNHALTED.REF_XCLK_ANY / 2) if #SMT_on else 0)\",\n        \"MetricGroup\": \"SMT\",\n        \"MetricName\": \"tma_info_system_smt_2t_utilization\"\n    },\n    {\n        \"BriefDescription\": \"Socket actual clocks when any core is active on that socket\",\n        \"MetricExpr\": \"UNC_CLOCK.SOCKET\",\n        \"MetricGroup\": \"SoC\",\n        \"MetricName\": \"tma_info_system_socket_clks\"\n    },\n    {\n        \"BriefDescription\": \"Average Frequency Utilization relative nominal frequency\",\n        \"MetricExpr\": \"tma_info_thread_clks / CPU_CLK_UNHALTED.REF_TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"tma_info_system_turbo_utilization\"\n    },\n    {\n        \"BriefDescription\": \"Per-Logical Processor actual clocks when the Logical Processor is active.\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.THREAD\",\n        \"MetricGroup\": \"Pipeline\",\n        \"MetricName\": \"tma_info_thread_clks\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Per Instruction (per Logical Processor)\",\n        \"MetricExpr\": \"1 / tma_info_thread_ipc\",\n        \"MetricGroup\": \"Mem;Pipeline\",\n        \"MetricName\": \"tma_info_thread_cpi\"\n    },\n    {\n        \"BriefDescription\": \"The ratio of Executed- by Issued-Uops\",\n        \"MetricExpr\": \"UOPS_DISPATCHED.THREAD / UOPS_ISSUED.ANY\",\n        \"MetricGroup\": \"Cor;Pipeline\",\n        \"MetricName\": \"tma_info_thread_execute_per_issue\",\n        \"PublicDescription\": \"The ratio of Executed- by Issued-Uops. Ratio > 1 suggests high rate of uop micro-fusions. Ratio < 1 suggest high rate of \\\"execute\\\" at rename stage.\"\n    },\n    {\n        \"BriefDescription\": \"Instructions Per Cycle (per Logical Processor)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / tma_info_thread_clks\",\n        \"MetricGroup\": \"Ret;Summary\",\n        \"MetricName\": \"tma_info_thread_ipc\"\n    },\n    {\n        \"BriefDescription\": \"Total issue-pipeline slots (per-Physical Core till ICL; per-Logical Processor ICL onward)\",\n        \"MetricExpr\": \"4 * tma_info_core_core_clks\",\n        \"MetricGroup\": \"TmaL1;tma_L1_group\",\n        \"MetricName\": \"tma_info_thread_slots\"\n    },\n    {\n        \"BriefDescription\": \"Uops Per Instruction\",\n        \"MetricExpr\": \"UOPS_RETIRED.RETIRE_SLOTS / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"Pipeline;Ret;Retire\",\n        \"MetricName\": \"tma_info_thread_uoppi\",\n        \"MetricThreshold\": \"tma_info_thread_uoppi > 1.05\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses\",\n        \"MetricExpr\": \"(12 * ITLB_MISSES.STLB_HIT + ITLB_MISSES.WALK_DURATION) / tma_info_thread_clks\",\n        \"MetricGroup\": \"BigFoot;FetchLat;MemoryTLB;TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_itlb_misses\",\n        \"MetricThreshold\": \"tma_itlb_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses. Sample with: ITLB_MISSES.WALK_COMPLETED\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_SMT\",\n        \"MetricExpr\": \"MEM_LOAD_UOPS_RETIRED.LLC_HIT / (MEM_LOAD_UOPS_RETIRED.LLC_HIT + 7 * MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS) * CYCLE_ACTIVITY.STALLS_L2_PENDING / tma_info_thread_clks\",\n        \"MetricGroup\": \"CacheMisses;MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_l3_bound\",\n        \"MetricThreshold\": \"tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core.  Avoiding cache misses (i.e. L2 misses/L3 hits) can improve the latency and increase performance. Sample with: MEM_LOAD_UOPS_RETIRED.L3_HIT_PS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles CPU was stalled due to Length Changing Prefixes (LCPs)\",\n        \"MetricExpr\": \"ILD_STALL.LCP / tma_info_thread_clks\",\n        \"MetricGroup\": \"FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueFB\",\n        \"MetricName\": \"tma_lcp\",\n        \"MetricThreshold\": \"tma_lcp > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles CPU was stalled due to Length Changing Prefixes (LCPs). Using proper compiler flags or Intel Compiler by default will certainly avoid this. #Link: Optimization Guide about LCP BKMs. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_frontend_dsb_coverage\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where the CPU was retiring light-weight operations -- instructions that require no more than one uop (micro-operation)\",\n        \"MetricExpr\": \"tma_retiring - tma_heavy_operations\",\n        \"MetricGroup\": \"Retire;TmaL2;TopdownL2;tma_L2_group;tma_retiring_group\",\n        \"MetricName\": \"tma_light_operations\",\n        \"MetricThreshold\": \"tma_light_operations > 0.6\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots where the CPU was retiring light-weight operations -- instructions that require no more than one uop (micro-operation). This correlates with total number of instructions used by the program. A uops-per-instruction (see UopPI metric) ratio of 1 or less should be expected for decently optimized software running on Intel Core/Xeon products. While this often indicates efficient X86 instructions were executed; high value does not necessarily mean better performance cannot be achieved. Sample with: INST_RETIRED.PREC_DIST\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU has wasted due to Machine Clears\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"tma_bad_speculation - tma_branch_mispredicts\",\n        \"MetricGroup\": \"BadSpec;MachineClears;TmaL2;TopdownL2;tma_L2_group;tma_bad_speculation_group;tma_issueMC;tma_issueSyncxn\",\n        \"MetricName\": \"tma_machine_clears\",\n        \"MetricThreshold\": \"tma_machine_clears > 0.1 & tma_bad_speculation > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU has wasted due to Machine Clears.  These slots are either wasted by uops fetched prior to the clear; or stalls the out-of-order portion of the machine needs to recover its state after the clear. For example; this can happen due to memory ordering Nukes (e.g. Memory Disambiguation) or Self-Modifying-Code (SMC) nukes. Sample with: MACHINE_CLEARS.COUNT. Related metrics: tma_clears_resteers, tma_l1_bound, tma_microcode_sequencer, tma_ms_switches, tma_remote_cache\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory (DRAM)\",\n        \"MetricExpr\": \"min(CPU_CLK_UNHALTED.THREAD, cpu@OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD\\\\,cmask\\\\=6@) / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryBW;Offcore;TopdownL4;tma_L4_group;tma_dram_bound_group;tma_issueBW\",\n        \"MetricName\": \"tma_mem_bandwidth\",\n        \"MetricThreshold\": \"tma_mem_bandwidth > 0.2 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory (DRAM).  The underlying heuristic assumes that a similar off-core traffic is generated by all IA cores. This metric does not aggregate non-data-read requests by this logical processor; requests from other IA Logical Processors/Physical Cores/sockets; or other non-IA devices like GPU; hence the maximum external memory bandwidth limits may or may not be approached when this metric is flagged (see Uncore counters for that). Related metrics: tma_info_system_dram_bw_use\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory (DRAM)\",\n        \"MetricExpr\": \"min(CPU_CLK_UNHALTED.THREAD, OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD) / tma_info_thread_clks - tma_mem_bandwidth\",\n        \"MetricGroup\": \"MemoryLat;Offcore;TopdownL4;tma_L4_group;tma_dram_bound_group;tma_issueLat\",\n        \"MetricName\": \"tma_mem_latency\",\n        \"MetricThreshold\": \"tma_mem_latency > 0.1 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory (DRAM).  This metric does not aggregate requests from other Logical Processors/Physical Cores/sockets (see Uncore counters for that). Related metrics: \",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"(min(CPU_CLK_UNHALTED.THREAD, CYCLE_ACTIVITY.STALLS_L1D_PENDING) + RESOURCE_STALLS.SB) / (min(CPU_CLK_UNHALTED.THREAD, CYCLE_ACTIVITY.CYCLES_NO_DISPATCH) + cpu@UOPS_DISPATCHED.THREAD\\\\,cmask\\\\=1@ - (cpu@UOPS_DISPATCHED.THREAD\\\\,cmask\\\\=3@ if tma_info_thread_ipc > 1.8 else cpu@UOPS_DISPATCHED.THREAD\\\\,cmask\\\\=2@) - (RS_EVENTS.EMPTY_CYCLES if tma_fetch_latency > 0.1 else 0) + RESOURCE_STALLS.SB) * tma_backend_bound\",\n        \"MetricGroup\": \"Backend;TmaL2;TopdownL2;tma_L2_group;tma_backend_bound_group\",\n        \"MetricName\": \"tma_memory_bound\",\n        \"MetricThreshold\": \"tma_memory_bound > 0.2 & tma_backend_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck.  Memory Bound estimates fraction of slots where pipeline is likely stalled due to demand load or store instructions. This accounts mainly for (1) non-completed in-flight memory demand loads which coincides with execution units starvation; in addition to (2) cases where stores could impose backpressure on the pipeline when many of them get buffered at the same time (less common out of the two).\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit\",\n        \"MetricExpr\": \"UOPS_RETIRED.RETIRE_SLOTS / UOPS_ISSUED.ANY * IDQ.MS_UOPS / tma_info_thread_slots\",\n        \"MetricGroup\": \"MicroSeq;TopdownL3;tma_L3_group;tma_heavy_operations_group;tma_issueMC;tma_issueMS\",\n        \"MetricName\": \"tma_microcode_sequencer\",\n        \"MetricThreshold\": \"tma_microcode_sequencer > 0.05 & tma_heavy_operations > 0.1\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit.  The MS is used for CISC instructions not supported by the default decoders (like repeat move strings; or CPUID); or by microcode assists used to address some operation modes (like in Floating Point assists). These cases can often be avoided. Sample with: IDQ.MS_UOPS. Related metrics: tma_clears_resteers, tma_l1_bound, tma_machine_clears, tma_ms_switches\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)\",\n        \"MetricExpr\": \"3 * IDQ.MS_SWITCHES / tma_info_thread_clks\",\n        \"MetricGroup\": \"FetchLat;MicroSeq;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueMC;tma_issueMS;tma_issueMV;tma_issueSO\",\n        \"MetricName\": \"tma_ms_switches\",\n        \"MetricThreshold\": \"tma_ms_switches > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS). Commonly used instructions are optimized for delivery by the DSB (decoded i-cache) or MITE (legacy instruction decode) pipelines. Certain operations cannot be handled natively by the execution pipeline; and must be performed by microcode (small programs injected into the execution stream). Switching to the MS too often can negatively impact performance. The MS is designated to deliver long uop flows required by CISC instructions like CPUID; or uncommon conditions like Floating Point Assists when dealing with Denormals. Sample with: IDQ.MS_SWITCHES. Related metrics: tma_clears_resteers, tma_l1_bound, tma_machine_clears, tma_microcode_sequencer, tma_mixing_vectors, tma_serializing_operation\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"(min(CPU_CLK_UNHALTED.THREAD, CYCLE_ACTIVITY.CYCLES_NO_DISPATCH) + cpu@UOPS_DISPATCHED.THREAD\\\\,cmask\\\\=1@ - (cpu@UOPS_DISPATCHED.THREAD\\\\,cmask\\\\=3@ if tma_info_thread_ipc > 1.8 else cpu@UOPS_DISPATCHED.THREAD\\\\,cmask\\\\=2@) - (RS_EVENTS.EMPTY_CYCLES if tma_fetch_latency > 0.1 else 0) + RESOURCE_STALLS.SB - RESOURCE_STALLS.SB - min(CPU_CLK_UNHALTED.THREAD, CYCLE_ACTIVITY.STALLS_L1D_PENDING)) / tma_info_thread_clks\",\n        \"MetricGroup\": \"PortsUtil;TopdownL3;tma_L3_group;tma_core_bound_group\",\n        \"MetricName\": \"tma_ports_utilization\",\n        \"MetricThreshold\": \"tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related).  Two distinct categories can be attributed into this metric: (1) heavy data-dependency among contiguous instructions would manifest in this metric - such cases are often referred to as low Instruction Level Parallelism (ILP). (2) Contention on some hardware execution unit other than Divider. For example; when there are too many multiply operations.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired\",\n        \"MetricExpr\": \"UOPS_RETIRED.RETIRE_SLOTS / tma_info_thread_slots\",\n        \"MetricGroup\": \"TmaL1;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_retiring\",\n        \"MetricThreshold\": \"tma_retiring > 0.7 | tma_heavy_operations > 0.1\",\n        \"MetricgroupNoGroup\": \"TopdownL1\",\n        \"PublicDescription\": \"This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired. Ideally; all pipeline slots would be attributed to the Retiring category.  Retiring of 100% would indicate the maximum Pipeline_Width throughput was achieved.  Maximizing Retiring typically increases the Instructions-per-cycle (see IPC metric). Note that a high Retiring value does not necessary mean there is no room for more performance.  For example; Heavy-operations or Microcode Assists are categorized under Retiring. They often indicate suboptimal performance and can often be optimized or avoided. Sample with: UOPS_RETIRED.RETIRE_SLOTS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often CPU was stalled  due to RFO store memory accesses; RFO store issue a read-for-ownership request before the write\",\n        \"MetricExpr\": \"RESOURCE_STALLS.SB / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_store_bound\",\n        \"MetricThreshold\": \"tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates how often CPU was stalled  due to RFO store memory accesses; RFO store issue a read-for-ownership request before the write. Even though store accesses do not typically stall out-of-order CPUs; there are few cases where stores can lead to actual stalls. This metric will be flagged should RFO stores be a bottleneck. Sample with: MEM_UOPS_RETIRED.ALL_STORES_PS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric serves as an approximation of legacy x87 usage\",\n        \"MetricExpr\": \"UOPS_RETIRED.RETIRE_SLOTS * FP_COMP_OPS_EXE.X87 / UOPS_DISPATCHED.THREAD\",\n        \"MetricGroup\": \"Compute;TopdownL4;tma_L4_group;tma_fp_arith_group\",\n        \"MetricName\": \"tma_x87_use\",\n        \"MetricThreshold\": \"tma_x87_use > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6)\",\n        \"PublicDescription\": \"This metric serves as an approximation of legacy x87 usage. It accounts for instructions beyond X87 FP arithmetic operations; hence may be used as a thermometer to avoid X87 high usage and preferably upgrade to modern ISA. See Tip under Tuning Hint.\",\n        \"ScaleUnit\": \"100%\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}