
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setterm_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016d0 <.init>:
  4016d0:	stp	x29, x30, [sp, #-16]!
  4016d4:	mov	x29, sp
  4016d8:	bl	4039c4 <tigetstr@plt+0x1e74>
  4016dc:	ldp	x29, x30, [sp], #16
  4016e0:	ret

Disassembly of section .plt:

00000000004016f0 <memcpy@plt-0x20>:
  4016f0:	stp	x16, x30, [sp, #-16]!
  4016f4:	adrp	x16, 417000 <tigetstr@plt+0x154b0>
  4016f8:	ldr	x17, [x16, #4088]
  4016fc:	add	x16, x16, #0xff8
  401700:	br	x17
  401704:	nop
  401708:	nop
  40170c:	nop

0000000000401710 <memcpy@plt>:
  401710:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401714:	ldr	x17, [x16]
  401718:	add	x16, x16, #0x0
  40171c:	br	x17

0000000000401720 <_exit@plt>:
  401720:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401724:	ldr	x17, [x16, #8]
  401728:	add	x16, x16, #0x8
  40172c:	br	x17

0000000000401730 <strtoul@plt>:
  401730:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401734:	ldr	x17, [x16, #16]
  401738:	add	x16, x16, #0x10
  40173c:	br	x17

0000000000401740 <strlen@plt>:
  401740:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401744:	ldr	x17, [x16, #24]
  401748:	add	x16, x16, #0x18
  40174c:	br	x17

0000000000401750 <fputs@plt>:
  401750:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401754:	ldr	x17, [x16, #32]
  401758:	add	x16, x16, #0x20
  40175c:	br	x17

0000000000401760 <exit@plt>:
  401760:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401764:	ldr	x17, [x16, #40]
  401768:	add	x16, x16, #0x28
  40176c:	br	x17

0000000000401770 <dup@plt>:
  401770:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401774:	ldr	x17, [x16, #48]
  401778:	add	x16, x16, #0x30
  40177c:	br	x17

0000000000401780 <setupterm@plt>:
  401780:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401784:	ldr	x17, [x16, #56]
  401788:	add	x16, x16, #0x38
  40178c:	br	x17

0000000000401790 <strtoimax@plt>:
  401790:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401794:	ldr	x17, [x16, #64]
  401798:	add	x16, x16, #0x40
  40179c:	br	x17

00000000004017a0 <strtod@plt>:
  4017a0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4017a4:	ldr	x17, [x16, #72]
  4017a8:	add	x16, x16, #0x48
  4017ac:	br	x17

00000000004017b0 <putp@plt>:
  4017b0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4017b4:	ldr	x17, [x16, #80]
  4017b8:	add	x16, x16, #0x50
  4017bc:	br	x17

00000000004017c0 <__cxa_atexit@plt>:
  4017c0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4017c4:	ldr	x17, [x16, #88]
  4017c8:	add	x16, x16, #0x58
  4017cc:	br	x17

00000000004017d0 <fputc@plt>:
  4017d0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4017d4:	ldr	x17, [x16, #96]
  4017d8:	add	x16, x16, #0x60
  4017dc:	br	x17

00000000004017e0 <getopt_long_only@plt>:
  4017e0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4017e4:	ldr	x17, [x16, #104]
  4017e8:	add	x16, x16, #0x68
  4017ec:	br	x17

00000000004017f0 <__fpending@plt>:
  4017f0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4017f4:	ldr	x17, [x16, #112]
  4017f8:	add	x16, x16, #0x70
  4017fc:	br	x17

0000000000401800 <snprintf@plt>:
  401800:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401804:	ldr	x17, [x16, #120]
  401808:	add	x16, x16, #0x78
  40180c:	br	x17

0000000000401810 <localeconv@plt>:
  401810:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401814:	ldr	x17, [x16, #128]
  401818:	add	x16, x16, #0x80
  40181c:	br	x17

0000000000401820 <tcgetattr@plt>:
  401820:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401824:	ldr	x17, [x16, #136]
  401828:	add	x16, x16, #0x88
  40182c:	br	x17

0000000000401830 <fileno@plt>:
  401830:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401834:	ldr	x17, [x16, #144]
  401838:	add	x16, x16, #0x90
  40183c:	br	x17

0000000000401840 <klogctl@plt>:
  401840:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401844:	ldr	x17, [x16, #152]
  401848:	add	x16, x16, #0x98
  40184c:	br	x17

0000000000401850 <fclose@plt>:
  401850:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401854:	ldr	x17, [x16, #160]
  401858:	add	x16, x16, #0xa0
  40185c:	br	x17

0000000000401860 <fopen@plt>:
  401860:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401864:	ldr	x17, [x16, #168]
  401868:	add	x16, x16, #0xa8
  40186c:	br	x17

0000000000401870 <malloc@plt>:
  401870:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401874:	ldr	x17, [x16, #176]
  401878:	add	x16, x16, #0xb0
  40187c:	br	x17

0000000000401880 <open@plt>:
  401880:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401884:	ldr	x17, [x16, #184]
  401888:	add	x16, x16, #0xb8
  40188c:	br	x17

0000000000401890 <strncmp@plt>:
  401890:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401894:	ldr	x17, [x16, #192]
  401898:	add	x16, x16, #0xc0
  40189c:	br	x17

00000000004018a0 <bindtextdomain@plt>:
  4018a0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4018a4:	ldr	x17, [x16, #200]
  4018a8:	add	x16, x16, #0xc8
  4018ac:	br	x17

00000000004018b0 <__libc_start_main@plt>:
  4018b0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4018b4:	ldr	x17, [x16, #208]
  4018b8:	add	x16, x16, #0xd0
  4018bc:	br	x17

00000000004018c0 <fgetc@plt>:
  4018c0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4018c4:	ldr	x17, [x16, #216]
  4018c8:	add	x16, x16, #0xd8
  4018cc:	br	x17

00000000004018d0 <memset@plt>:
  4018d0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4018d4:	ldr	x17, [x16, #224]
  4018d8:	add	x16, x16, #0xe0
  4018dc:	br	x17

00000000004018e0 <strdup@plt>:
  4018e0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4018e4:	ldr	x17, [x16, #232]
  4018e8:	add	x16, x16, #0xe8
  4018ec:	br	x17

00000000004018f0 <close@plt>:
  4018f0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4018f4:	ldr	x17, [x16, #240]
  4018f8:	add	x16, x16, #0xf0
  4018fc:	br	x17

0000000000401900 <__gmon_start__@plt>:
  401900:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401904:	ldr	x17, [x16, #248]
  401908:	add	x16, x16, #0xf8
  40190c:	br	x17

0000000000401910 <write@plt>:
  401910:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401914:	ldr	x17, [x16, #256]
  401918:	add	x16, x16, #0x100
  40191c:	br	x17

0000000000401920 <strtoumax@plt>:
  401920:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401924:	ldr	x17, [x16, #264]
  401928:	add	x16, x16, #0x108
  40192c:	br	x17

0000000000401930 <abort@plt>:
  401930:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401934:	ldr	x17, [x16, #272]
  401938:	add	x16, x16, #0x110
  40193c:	br	x17

0000000000401940 <textdomain@plt>:
  401940:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401944:	ldr	x17, [x16, #280]
  401948:	add	x16, x16, #0x118
  40194c:	br	x17

0000000000401950 <strcmp@plt>:
  401950:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401954:	ldr	x17, [x16, #288]
  401958:	add	x16, x16, #0x120
  40195c:	br	x17

0000000000401960 <warn@plt>:
  401960:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401964:	ldr	x17, [x16, #296]
  401968:	add	x16, x16, #0x128
  40196c:	br	x17

0000000000401970 <__ctype_b_loc@plt>:
  401970:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401974:	ldr	x17, [x16, #304]
  401978:	add	x16, x16, #0x130
  40197c:	br	x17

0000000000401980 <strtol@plt>:
  401980:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401984:	ldr	x17, [x16, #312]
  401988:	add	x16, x16, #0x138
  40198c:	br	x17

0000000000401990 <free@plt>:
  401990:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401994:	ldr	x17, [x16, #320]
  401998:	add	x16, x16, #0x140
  40199c:	br	x17

00000000004019a0 <nanosleep@plt>:
  4019a0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4019a4:	ldr	x17, [x16, #328]
  4019a8:	add	x16, x16, #0x148
  4019ac:	br	x17

00000000004019b0 <vasprintf@plt>:
  4019b0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4019b4:	ldr	x17, [x16, #336]
  4019b8:	add	x16, x16, #0x150
  4019bc:	br	x17

00000000004019c0 <strndup@plt>:
  4019c0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4019c4:	ldr	x17, [x16, #344]
  4019c8:	add	x16, x16, #0x158
  4019cc:	br	x17

00000000004019d0 <strspn@plt>:
  4019d0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4019d4:	ldr	x17, [x16, #352]
  4019d8:	add	x16, x16, #0x160
  4019dc:	br	x17

00000000004019e0 <strchr@plt>:
  4019e0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4019e4:	ldr	x17, [x16, #360]
  4019e8:	add	x16, x16, #0x168
  4019ec:	br	x17

00000000004019f0 <fwrite@plt>:
  4019f0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4019f4:	ldr	x17, [x16, #368]
  4019f8:	add	x16, x16, #0x170
  4019fc:	br	x17

0000000000401a00 <fcntl@plt>:
  401a00:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401a04:	ldr	x17, [x16, #376]
  401a08:	add	x16, x16, #0x178
  401a0c:	br	x17

0000000000401a10 <fflush@plt>:
  401a10:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401a14:	ldr	x17, [x16, #384]
  401a18:	add	x16, x16, #0x180
  401a1c:	br	x17

0000000000401a20 <warnx@plt>:
  401a20:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401a24:	ldr	x17, [x16, #392]
  401a28:	add	x16, x16, #0x188
  401a2c:	br	x17

0000000000401a30 <read@plt>:
  401a30:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401a34:	ldr	x17, [x16, #400]
  401a38:	add	x16, x16, #0x190
  401a3c:	br	x17

0000000000401a40 <tcsetattr@plt>:
  401a40:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401a44:	ldr	x17, [x16, #408]
  401a48:	add	x16, x16, #0x198
  401a4c:	br	x17

0000000000401a50 <isatty@plt>:
  401a50:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401a54:	ldr	x17, [x16, #416]
  401a58:	add	x16, x16, #0x1a0
  401a5c:	br	x17

0000000000401a60 <select@plt>:
  401a60:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401a64:	ldr	x17, [x16, #424]
  401a68:	add	x16, x16, #0x1a8
  401a6c:	br	x17

0000000000401a70 <dcgettext@plt>:
  401a70:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401a74:	ldr	x17, [x16, #432]
  401a78:	add	x16, x16, #0x1b0
  401a7c:	br	x17

0000000000401a80 <__isoc99_sscanf@plt>:
  401a80:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401a84:	ldr	x17, [x16, #440]
  401a88:	add	x16, x16, #0x1b8
  401a8c:	br	x17

0000000000401a90 <errx@plt>:
  401a90:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401a94:	ldr	x17, [x16, #448]
  401a98:	add	x16, x16, #0x1c0
  401a9c:	br	x17

0000000000401aa0 <strcspn@plt>:
  401aa0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401aa4:	ldr	x17, [x16, #456]
  401aa8:	add	x16, x16, #0x1c8
  401aac:	br	x17

0000000000401ab0 <printf@plt>:
  401ab0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401ab4:	ldr	x17, [x16, #464]
  401ab8:	add	x16, x16, #0x1d0
  401abc:	br	x17

0000000000401ac0 <__errno_location@plt>:
  401ac0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401ac4:	ldr	x17, [x16, #472]
  401ac8:	add	x16, x16, #0x1d8
  401acc:	br	x17

0000000000401ad0 <getenv@plt>:
  401ad0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401ad4:	ldr	x17, [x16, #480]
  401ad8:	add	x16, x16, #0x1e0
  401adc:	br	x17

0000000000401ae0 <putchar@plt>:
  401ae0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401ae4:	ldr	x17, [x16, #488]
  401ae8:	add	x16, x16, #0x1e8
  401aec:	br	x17

0000000000401af0 <tigetnum@plt>:
  401af0:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401af4:	ldr	x17, [x16, #496]
  401af8:	add	x16, x16, #0x1f0
  401afc:	br	x17

0000000000401b00 <fprintf@plt>:
  401b00:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401b04:	ldr	x17, [x16, #504]
  401b08:	add	x16, x16, #0x1f8
  401b0c:	br	x17

0000000000401b10 <err@plt>:
  401b10:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401b14:	ldr	x17, [x16, #512]
  401b18:	add	x16, x16, #0x200
  401b1c:	br	x17

0000000000401b20 <ioctl@plt>:
  401b20:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401b24:	ldr	x17, [x16, #520]
  401b28:	add	x16, x16, #0x208
  401b2c:	br	x17

0000000000401b30 <setlocale@plt>:
  401b30:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401b34:	ldr	x17, [x16, #528]
  401b38:	add	x16, x16, #0x210
  401b3c:	br	x17

0000000000401b40 <ferror@plt>:
  401b40:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401b44:	ldr	x17, [x16, #536]
  401b48:	add	x16, x16, #0x218
  401b4c:	br	x17

0000000000401b50 <tigetstr@plt>:
  401b50:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  401b54:	ldr	x17, [x16, #544]
  401b58:	add	x16, x16, #0x220
  401b5c:	br	x17

Disassembly of section .text:

0000000000401b60 <.text>:
  401b60:	sub	sp, sp, #0x420
  401b64:	mov	x2, #0x2c8                 	// #712
  401b68:	stp	x29, x30, [sp]
  401b6c:	mov	x29, sp
  401b70:	stp	x19, x20, [sp, #16]
  401b74:	mov	x19, x1
  401b78:	mov	w1, #0x0                   	// #0
  401b7c:	stp	x21, x22, [sp, #32]
  401b80:	mov	w22, w0
  401b84:	add	x0, sp, #0x158
  401b88:	stp	x23, x24, [sp, #48]
  401b8c:	adrp	x23, 406000 <tigetstr@plt+0x44b0>
  401b90:	add	x23, x23, #0x670
  401b94:	stp	x25, x26, [sp, #64]
  401b98:	adrp	x20, 405000 <tigetstr@plt+0x34b0>
  401b9c:	add	x20, x20, #0xad8
  401ba0:	str	x27, [sp, #80]
  401ba4:	bl	4018d0 <memset@plt>
  401ba8:	mov	x1, x23
  401bac:	mov	w0, #0x6                   	// #6
  401bb0:	bl	401b30 <setlocale@plt>
  401bb4:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  401bb8:	add	x1, x1, #0xac6
  401bbc:	mov	x0, x20
  401bc0:	bl	4018a0 <bindtextdomain@plt>
  401bc4:	mov	x0, x20
  401bc8:	bl	401940 <textdomain@plt>
  401bcc:	adrp	x0, 403000 <tigetstr@plt+0x14b0>
  401bd0:	add	x0, x0, #0xb5c
  401bd4:	bl	405960 <tigetstr@plt+0x3e10>
  401bd8:	cmp	w22, #0x1
  401bdc:	b.gt	401c2c <tigetstr@plt+0xdc>
  401be0:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  401be4:	add	x1, x1, #0xae3
  401be8:	mov	w2, #0x5                   	// #5
  401bec:	mov	x0, #0x0                   	// #0
  401bf0:	bl	401a70 <dcgettext@plt>
  401bf4:	bl	401a20 <warnx@plt>
  401bf8:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  401bfc:	mov	w2, #0x5                   	// #5
  401c00:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  401c04:	add	x1, x1, #0xaed
  401c08:	ldr	x19, [x0, #576]
  401c0c:	mov	x0, #0x0                   	// #0
  401c10:	bl	401a70 <dcgettext@plt>
  401c14:	adrp	x1, 418000 <tigetstr@plt+0x164b0>
  401c18:	ldr	x2, [x1, #608]
  401c1c:	mov	x1, x0
  401c20:	mov	x0, x19
  401c24:	bl	401b00 <fprintf@plt>
  401c28:	b	401d78 <tigetstr@plt+0x228>
  401c2c:	adrp	x21, 406000 <tigetstr@plt+0x44b0>
  401c30:	add	x21, x21, #0x8e0
  401c34:	adrp	x24, 406000 <tigetstr@plt+0x44b0>
  401c38:	add	x25, x21, #0x50
  401c3c:	add	x20, sp, #0xd8
  401c40:	add	x24, x24, #0x898
  401c44:	stp	xzr, xzr, [sp, #216]
  401c48:	mov	x3, x25
  401c4c:	mov	x2, x23
  401c50:	mov	x1, x19
  401c54:	mov	w0, w22
  401c58:	mov	x4, #0x0                   	// #0
  401c5c:	bl	4017e0 <getopt_long_only@plt>
  401c60:	cmn	w0, #0x1
  401c64:	b.eq	402bac <tigetstr@plt+0x105c>  // b.none
  401c68:	add	x26, x21, #0x4f0
  401c6c:	mov	x1, x20
  401c70:	b	401ca4 <tigetstr@plt+0x154>
  401c74:	b.eq	401c90 <tigetstr@plt+0x140>  // b.none
  401c78:	add	x2, x2, #0x4
  401c7c:	ldr	w3, [x2]
  401c80:	cbz	w3, 401c9c <tigetstr@plt+0x14c>
  401c84:	cmp	w0, w3
  401c88:	b.ge	401c74 <tigetstr@plt+0x124>  // b.tcont
  401c8c:	b	401c9c <tigetstr@plt+0x14c>
  401c90:	ldr	w2, [x1]
  401c94:	cbnz	w2, 401cd0 <tigetstr@plt+0x180>
  401c98:	str	w0, [x1]
  401c9c:	add	x26, x26, #0x40
  401ca0:	add	x1, x1, #0x4
  401ca4:	ldr	w2, [x26]
  401ca8:	cbz	w2, 401cb4 <tigetstr@plt+0x164>
  401cac:	cmp	w0, w2
  401cb0:	b.ge	401d80 <tigetstr@plt+0x230>  // b.tcont
  401cb4:	sub	w1, w0, #0x80
  401cb8:	cmp	w1, #0x23
  401cbc:	b.hi	401bf8 <tigetstr@plt+0xa8>  // b.pmore
  401cc0:	ldrh	w0, [x24, w1, uxtw #1]
  401cc4:	adr	x1, 401cd0 <tigetstr@plt+0x180>
  401cc8:	add	x0, x1, w0, sxth #2
  401ccc:	br	x0
  401cd0:	cmp	w0, w2
  401cd4:	b.eq	401c9c <tigetstr@plt+0x14c>  // b.none
  401cd8:	adrp	x19, 418000 <tigetstr@plt+0x164b0>
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  401ce4:	mov	x0, #0x0                   	// #0
  401ce8:	ldr	x20, [x19, #576]
  401cec:	add	x1, x1, #0xb14
  401cf0:	bl	401a70 <dcgettext@plt>
  401cf4:	adrp	x22, 405000 <tigetstr@plt+0x34b0>
  401cf8:	adrp	x1, 418000 <tigetstr@plt+0x164b0>
  401cfc:	adrp	x23, 406000 <tigetstr@plt+0x44b0>
  401d00:	add	x22, x22, #0xb36
  401d04:	add	x23, x23, #0x7bc
  401d08:	ldr	x2, [x1, #608]
  401d0c:	mov	x1, x0
  401d10:	mov	x0, x20
  401d14:	mov	x20, #0x0                   	// #0
  401d18:	bl	401b00 <fprintf@plt>
  401d1c:	ldr	w0, [x26, x20]
  401d20:	cbz	w0, 401d6c <tigetstr@plt+0x21c>
  401d24:	add	x1, x21, #0x50
  401d28:	b	401d3c <tigetstr@plt+0x1ec>
  401d2c:	ldr	w3, [x1, #24]
  401d30:	cmp	w0, w3
  401d34:	b.eq	403964 <tigetstr@plt+0x1e14>  // b.none
  401d38:	add	x1, x1, #0x20
  401d3c:	ldr	x2, [x1]
  401d40:	cbnz	x2, 401d2c <tigetstr@plt+0x1dc>
  401d44:	sub	w1, w0, #0x21
  401d48:	cmp	w1, #0x5d
  401d4c:	b.hi	401d60 <tigetstr@plt+0x210>  // b.pmore
  401d50:	mov	w2, w0
  401d54:	mov	x1, x22
  401d58:	ldr	x0, [x19, #576]
  401d5c:	bl	401b00 <fprintf@plt>
  401d60:	add	x20, x20, #0x4
  401d64:	cmp	x20, #0x3c
  401d68:	b.ne	401d1c <tigetstr@plt+0x1cc>  // b.any
  401d6c:	ldr	x1, [x19, #576]
  401d70:	mov	w0, #0xa                   	// #10
  401d74:	bl	4017d0 <fputc@plt>
  401d78:	mov	w0, #0x1                   	// #1
  401d7c:	bl	401760 <exit@plt>
  401d80:	mov	x2, x26
  401d84:	b	401c7c <tigetstr@plt+0x12c>
  401d88:	ldrb	w0, [sp, #1047]
  401d8c:	tbz	w0, #5, 401d94 <tigetstr@plt+0x244>
  401d90:	bl	403d10 <tigetstr@plt+0x21c0>
  401d94:	orr	w0, w0, #0x20
  401d98:	strb	w0, [sp, #1047]
  401d9c:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  401da0:	ldr	x0, [x0, #584]
  401da4:	str	x0, [sp, #344]
  401da8:	b	401c48 <tigetstr@plt+0xf8>
  401dac:	ldrb	w0, [sp, #1047]
  401db0:	tbnz	w0, #6, 401d90 <tigetstr@plt+0x240>
  401db4:	orr	w0, w0, #0x40
  401db8:	strb	w0, [sp, #1047]
  401dbc:	b	401c48 <tigetstr@plt+0xf8>
  401dc0:	ldrb	w0, [sp, #1047]
  401dc4:	tbnz	w0, #7, 401d90 <tigetstr@plt+0x240>
  401dc8:	orr	w0, w0, #0xffffff80
  401dcc:	b	401db8 <tigetstr@plt+0x268>
  401dd0:	ldrb	w0, [sp, #1048]
  401dd4:	tbnz	w0, #0, 401d90 <tigetstr@plt+0x240>
  401dd8:	orr	w0, w0, #0x1
  401ddc:	strb	w0, [sp, #1048]
  401de0:	b	401c48 <tigetstr@plt+0xf8>
  401de4:	ldrb	w0, [sp, #1048]
  401de8:	tbnz	w0, #1, 401d90 <tigetstr@plt+0x240>
  401dec:	orr	w0, w0, #0x2
  401df0:	strb	w0, [sp, #1048]
  401df4:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  401e00:	add	x1, x1, #0xa10
  401e04:	ldr	x26, [x0, #584]
  401e08:	mov	x0, #0x0                   	// #0
  401e0c:	bl	401a70 <dcgettext@plt>
  401e10:	mov	x1, x0
  401e14:	mov	x4, #0x0                   	// #0
  401e18:	mov	x0, x26
  401e1c:	adrp	x3, 405000 <tigetstr@plt+0x34b0>
  401e20:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  401e24:	add	x3, x3, #0xb3b
  401e28:	add	x2, x2, #0x552
  401e2c:	bl	4047c4 <tigetstr@plt+0x2c74>
  401e30:	ldrb	w1, [sp, #1046]
  401e34:	bfxil	w1, w0, #0, #1
  401e38:	strb	w1, [sp, #1046]
  401e3c:	b	401c48 <tigetstr@plt+0xf8>
  401e40:	ldrb	w0, [sp, #1050]
  401e44:	tbnz	w0, #3, 401d90 <tigetstr@plt+0x240>
  401e48:	orr	w0, w0, #0x8
  401e4c:	strb	w0, [sp, #1050]
  401e50:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  401e54:	mov	w2, #0x5                   	// #5
  401e58:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  401e5c:	add	x1, x1, #0xa10
  401e60:	ldr	x26, [x0, #584]
  401e64:	mov	x0, #0x0                   	// #0
  401e68:	bl	401a70 <dcgettext@plt>
  401e6c:	mov	x1, x0
  401e70:	mov	x4, #0x0                   	// #0
  401e74:	mov	x0, x26
  401e78:	adrp	x3, 405000 <tigetstr@plt+0x34b0>
  401e7c:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  401e80:	add	x3, x3, #0xb3b
  401e84:	add	x2, x2, #0x552
  401e88:	bl	4047c4 <tigetstr@plt+0x2c74>
  401e8c:	ldrb	w1, [sp, #1046]
  401e90:	bfi	w1, w0, #7, #1
  401e94:	b	401e38 <tigetstr@plt+0x2e8>
  401e98:	ldrb	w0, [sp, #1050]
  401e9c:	tbnz	w0, #7, 401d90 <tigetstr@plt+0x240>
  401ea0:	orr	w0, w0, #0xffffff80
  401ea4:	strb	w0, [sp, #1050]
  401ea8:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  401eac:	mov	w2, #0x5                   	// #5
  401eb0:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  401eb4:	add	x1, x1, #0xa10
  401eb8:	ldr	x26, [x0, #584]
  401ebc:	mov	x0, #0x0                   	// #0
  401ec0:	bl	401a70 <dcgettext@plt>
  401ec4:	mov	x1, x0
  401ec8:	mov	x4, #0x0                   	// #0
  401ecc:	mov	x0, x26
  401ed0:	adrp	x3, 405000 <tigetstr@plt+0x34b0>
  401ed4:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  401ed8:	add	x3, x3, #0xb3b
  401edc:	add	x2, x2, #0x552
  401ee0:	bl	4047c4 <tigetstr@plt+0x2c74>
  401ee4:	ldrb	w1, [sp, #1047]
  401ee8:	bfxil	w1, w0, #0, #1
  401eec:	strb	w1, [sp, #1047]
  401ef0:	b	401c48 <tigetstr@plt+0xf8>
  401ef4:	ldrb	w0, [sp, #1048]
  401ef8:	tbnz	w0, #2, 401d90 <tigetstr@plt+0x240>
  401efc:	orr	w0, w0, #0x4
  401f00:	strb	w0, [sp, #1048]
  401f04:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  401f08:	mov	w2, #0x5                   	// #5
  401f0c:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  401f10:	add	x1, x1, #0xa10
  401f14:	ldr	x26, [x0, #584]
  401f18:	mov	x0, #0x0                   	// #0
  401f1c:	bl	401a70 <dcgettext@plt>
  401f20:	mov	x1, x0
  401f24:	mov	x4, #0x0                   	// #0
  401f28:	mov	x0, x26
  401f2c:	adrp	x3, 405000 <tigetstr@plt+0x34b0>
  401f30:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  401f34:	add	x3, x3, #0xb3b
  401f38:	add	x2, x2, #0x552
  401f3c:	bl	4047c4 <tigetstr@plt+0x2c74>
  401f40:	ldrb	w1, [sp, #1046]
  401f44:	bfi	w1, w0, #1, #1
  401f48:	b	401e38 <tigetstr@plt+0x2e8>
  401f4c:	ldrb	w0, [sp, #1048]
  401f50:	tbnz	w0, #3, 401d90 <tigetstr@plt+0x240>
  401f54:	orr	w0, w0, #0x8
  401f58:	b	401ddc <tigetstr@plt+0x28c>
  401f5c:	ldrb	w0, [sp, #1048]
  401f60:	tbnz	w0, #4, 401d90 <tigetstr@plt+0x240>
  401f64:	orr	w0, w0, #0x10
  401f68:	strb	w0, [sp, #1048]
  401f6c:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  401f70:	ldr	x0, [x0, #584]
  401f74:	bl	403d38 <tigetstr@plt+0x21e8>
  401f78:	ldrb	w1, [sp, #1044]
  401f7c:	bfxil	w1, w0, #0, #4
  401f80:	strb	w1, [sp, #1044]
  401f84:	b	401c48 <tigetstr@plt+0xf8>
  401f88:	ldrb	w0, [sp, #1048]
  401f8c:	tbnz	w0, #5, 401d90 <tigetstr@plt+0x240>
  401f90:	orr	w0, w0, #0x20
  401f94:	strb	w0, [sp, #1048]
  401f98:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  401f9c:	ldr	x0, [x0, #584]
  401fa0:	bl	403d38 <tigetstr@plt+0x21e8>
  401fa4:	ldrb	w1, [sp, #1044]
  401fa8:	bfi	w1, w0, #4, #4
  401fac:	b	401f80 <tigetstr@plt+0x430>
  401fb0:	ldrb	w0, [sp, #1050]
  401fb4:	tbnz	w0, #0, 401d90 <tigetstr@plt+0x240>
  401fb8:	orr	w0, w0, #0x1
  401fbc:	strb	w0, [sp, #1050]
  401fc0:	mov	x0, x19
  401fc4:	bl	403fd4 <tigetstr@plt+0x2484>
  401fc8:	ldrb	w1, [sp, #1045]
  401fcc:	bfxil	w1, w0, #0, #4
  401fd0:	strb	w1, [sp, #1045]
  401fd4:	b	401c48 <tigetstr@plt+0xf8>
  401fd8:	ldrb	w0, [sp, #1050]
  401fdc:	tbnz	w0, #1, 401d90 <tigetstr@plt+0x240>
  401fe0:	orr	w0, w0, #0x2
  401fe4:	strb	w0, [sp, #1050]
  401fe8:	mov	x0, x19
  401fec:	bl	403fd4 <tigetstr@plt+0x2484>
  401ff0:	ldrb	w1, [sp, #1045]
  401ff4:	bfi	w1, w0, #4, #4
  401ff8:	b	401fd0 <tigetstr@plt+0x480>
  401ffc:	ldrb	w0, [sp, #1051]
  402000:	tbnz	w0, #0, 401d90 <tigetstr@plt+0x240>
  402004:	orr	w0, w0, #0x1
  402008:	strb	w0, [sp, #1051]
  40200c:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  402010:	mov	w2, #0x5                   	// #5
  402014:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402018:	add	x1, x1, #0xa10
  40201c:	ldr	x26, [x0, #584]
  402020:	mov	x0, #0x0                   	// #0
  402024:	bl	401a70 <dcgettext@plt>
  402028:	mov	x1, x0
  40202c:	mov	x4, #0x0                   	// #0
  402030:	mov	x0, x26
  402034:	adrp	x3, 405000 <tigetstr@plt+0x34b0>
  402038:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  40203c:	add	x3, x3, #0xb3b
  402040:	add	x2, x2, #0x552
  402044:	bl	4047c4 <tigetstr@plt+0x2c74>
  402048:	ldrb	w1, [sp, #1047]
  40204c:	bfi	w1, w0, #1, #1
  402050:	b	401eec <tigetstr@plt+0x39c>
  402054:	ldrb	w0, [sp, #1048]
  402058:	tbnz	w0, #6, 401d90 <tigetstr@plt+0x240>
  40205c:	orr	w0, w0, #0x40
  402060:	strb	w0, [sp, #1048]
  402064:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  402068:	mov	w2, #0x5                   	// #5
  40206c:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402070:	add	x1, x1, #0xa10
  402074:	ldr	x26, [x0, #584]
  402078:	mov	x0, #0x0                   	// #0
  40207c:	bl	401a70 <dcgettext@plt>
  402080:	mov	x1, x0
  402084:	mov	x4, #0x0                   	// #0
  402088:	mov	x0, x26
  40208c:	adrp	x3, 405000 <tigetstr@plt+0x34b0>
  402090:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402094:	add	x3, x3, #0xb3b
  402098:	add	x2, x2, #0x552
  40209c:	bl	4047c4 <tigetstr@plt+0x2c74>
  4020a0:	ldrb	w1, [sp, #1046]
  4020a4:	bfi	w1, w0, #2, #1
  4020a8:	b	401e38 <tigetstr@plt+0x2e8>
  4020ac:	ldrb	w0, [sp, #1050]
  4020b0:	tbnz	w0, #2, 401d90 <tigetstr@plt+0x240>
  4020b4:	orr	w0, w0, #0x4
  4020b8:	strb	w0, [sp, #1050]
  4020bc:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  4020c0:	mov	w2, #0x5                   	// #5
  4020c4:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4020c8:	add	x1, x1, #0xa10
  4020cc:	ldr	x26, [x0, #584]
  4020d0:	mov	x0, #0x0                   	// #0
  4020d4:	bl	401a70 <dcgettext@plt>
  4020d8:	mov	x1, x0
  4020dc:	mov	x4, #0x0                   	// #0
  4020e0:	mov	x0, x26
  4020e4:	adrp	x3, 405000 <tigetstr@plt+0x34b0>
  4020e8:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4020ec:	add	x3, x3, #0xb3b
  4020f0:	add	x2, x2, #0x552
  4020f4:	bl	4047c4 <tigetstr@plt+0x2c74>
  4020f8:	ldrb	w1, [sp, #1046]
  4020fc:	bfi	w1, w0, #3, #1
  402100:	b	401e38 <tigetstr@plt+0x2e8>
  402104:	ldrb	w0, [sp, #1048]
  402108:	tbnz	w0, #7, 401d90 <tigetstr@plt+0x240>
  40210c:	orr	w0, w0, #0xffffff80
  402110:	strb	w0, [sp, #1048]
  402114:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  402118:	mov	w2, #0x5                   	// #5
  40211c:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402120:	add	x1, x1, #0xa10
  402124:	ldr	x26, [x0, #584]
  402128:	mov	x0, #0x0                   	// #0
  40212c:	bl	401a70 <dcgettext@plt>
  402130:	mov	x1, x0
  402134:	mov	x4, #0x0                   	// #0
  402138:	mov	x0, x26
  40213c:	adrp	x3, 405000 <tigetstr@plt+0x34b0>
  402140:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402144:	add	x3, x3, #0xb3b
  402148:	add	x2, x2, #0x552
  40214c:	bl	4047c4 <tigetstr@plt+0x2c74>
  402150:	ldrb	w1, [sp, #1046]
  402154:	bfi	w1, w0, #4, #1
  402158:	b	401e38 <tigetstr@plt+0x2e8>
  40215c:	ldrb	w0, [sp, #1049]
  402160:	tbnz	w0, #0, 401d90 <tigetstr@plt+0x240>
  402164:	orr	w0, w0, #0x1
  402168:	strb	w0, [sp, #1049]
  40216c:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  402170:	mov	w2, #0x5                   	// #5
  402174:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402178:	add	x1, x1, #0xa10
  40217c:	ldr	x26, [x0, #584]
  402180:	mov	x0, #0x0                   	// #0
  402184:	bl	401a70 <dcgettext@plt>
  402188:	mov	x1, x0
  40218c:	mov	x4, #0x0                   	// #0
  402190:	mov	x0, x26
  402194:	adrp	x3, 405000 <tigetstr@plt+0x34b0>
  402198:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  40219c:	add	x3, x3, #0xb3b
  4021a0:	add	x2, x2, #0x552
  4021a4:	bl	4047c4 <tigetstr@plt+0x2c74>
  4021a8:	ldrb	w1, [sp, #1046]
  4021ac:	bfi	w1, w0, #5, #1
  4021b0:	b	401e38 <tigetstr@plt+0x2e8>
  4021b4:	ldrb	w0, [sp, #1049]
  4021b8:	tbnz	w0, #1, 401d90 <tigetstr@plt+0x240>
  4021bc:	orr	w0, w0, #0x2
  4021c0:	strb	w0, [sp, #1049]
  4021c4:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4021d0:	add	x1, x1, #0xa10
  4021d4:	ldr	x26, [x0, #584]
  4021d8:	mov	x0, #0x0                   	// #0
  4021dc:	bl	401a70 <dcgettext@plt>
  4021e0:	mov	x1, x0
  4021e4:	mov	x4, #0x0                   	// #0
  4021e8:	mov	x0, x26
  4021ec:	adrp	x3, 405000 <tigetstr@plt+0x34b0>
  4021f0:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4021f4:	add	x3, x3, #0xb3b
  4021f8:	add	x2, x2, #0x552
  4021fc:	bl	4047c4 <tigetstr@plt+0x2c74>
  402200:	ldrb	w1, [sp, #1046]
  402204:	bfi	w1, w0, #6, #1
  402208:	b	401e38 <tigetstr@plt+0x2e8>
  40220c:	ldrb	w0, [sp, #1049]
  402210:	tbnz	w0, #2, 401d90 <tigetstr@plt+0x240>
  402214:	orr	w0, w0, #0x4
  402218:	strb	w0, [sp, #1049]
  40221c:	b	401c48 <tigetstr@plt+0xf8>
  402220:	ldrb	w0, [sp, #1049]
  402224:	tbnz	w0, #3, 401d90 <tigetstr@plt+0x240>
  402228:	orr	w0, w0, #0x8
  40222c:	strb	w0, [sp, #1049]
  402230:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  402234:	ldr	x26, [x0, #584]
  402238:	cbz	x26, 40227c <tigetstr@plt+0x72c>
  40223c:	mov	w2, #0x5                   	// #5
  402240:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402244:	mov	x0, #0x0                   	// #0
  402248:	add	x1, x1, #0xa10
  40224c:	bl	401a70 <dcgettext@plt>
  402250:	mov	x1, x0
  402254:	mov	x4, #0x0                   	// #0
  402258:	mov	x0, x26
  40225c:	adrp	x3, 405000 <tigetstr@plt+0x34b0>
  402260:	adrp	x2, 405000 <tigetstr@plt+0x34b0>
  402264:	add	x3, x3, #0xb3f
  402268:	add	x2, x2, #0xb44
  40226c:	bl	4047c4 <tigetstr@plt+0x2c74>
  402270:	ldrb	w1, [sp, #1047]
  402274:	bfi	w1, w0, #3, #1
  402278:	b	401eec <tigetstr@plt+0x39c>
  40227c:	ldrb	w0, [sp, #1047]
  402280:	orr	w0, w0, #0x8
  402284:	b	401db8 <tigetstr@plt+0x268>
  402288:	ldrb	w0, [sp, #1050]
  40228c:	tbnz	w0, #4, 401d90 <tigetstr@plt+0x240>
  402290:	orr	w0, w0, #0x10
  402294:	strb	w0, [sp, #1050]
  402298:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  40229c:	add	x2, sp, #0x190
  4022a0:	ldr	x1, [x0, #584]
  4022a4:	mov	x0, x19
  4022a8:	bl	403dec <tigetstr@plt+0x229c>
  4022ac:	b	401c48 <tigetstr@plt+0xf8>
  4022b0:	ldrb	w0, [sp, #1050]
  4022b4:	tbnz	w0, #5, 401d90 <tigetstr@plt+0x240>
  4022b8:	orr	w0, w0, #0x20
  4022bc:	b	402294 <tigetstr@plt+0x744>
  4022c0:	ldrb	w0, [sp, #1050]
  4022c4:	tbnz	w0, #6, 401d90 <tigetstr@plt+0x240>
  4022c8:	orr	w0, w0, #0x40
  4022cc:	strb	w0, [sp, #1050]
  4022d0:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  4022d4:	ldr	x26, [x0, #584]
  4022d8:	cbnz	x26, 4022ec <tigetstr@plt+0x79c>
  4022dc:	mov	x0, x19
  4022e0:	bl	403ee4 <tigetstr@plt+0x2394>
  4022e4:	mov	x26, x0
  4022e8:	cbz	x0, 402328 <tigetstr@plt+0x7d8>
  4022ec:	adrp	x27, 405000 <tigetstr@plt+0x34b0>
  4022f0:	add	x27, x27, #0xa10
  4022f4:	mov	x1, x27
  4022f8:	mov	w2, #0x5                   	// #5
  4022fc:	mov	x0, #0x0                   	// #0
  402300:	bl	401a70 <dcgettext@plt>
  402304:	mov	x1, x0
  402308:	mov	x0, x26
  40230c:	bl	404a28 <tigetstr@plt+0x2ed8>
  402310:	sub	w1, w0, #0x1
  402314:	cmp	w1, #0x9f
  402318:	b.ls	40232c <tigetstr@plt+0x7dc>  // b.plast
  40231c:	mov	x1, x27
  402320:	mov	w2, #0x5                   	// #5
  402324:	b	4024fc <tigetstr@plt+0x9ac>
  402328:	mov	w0, #0x8                   	// #8
  40232c:	str	w0, [sp, #396]
  402330:	b	401c48 <tigetstr@plt+0xf8>
  402334:	ldrb	w0, [sp, #1049]
  402338:	tbnz	w0, #4, 401d90 <tigetstr@plt+0x240>
  40233c:	orr	w0, w0, #0x10
  402340:	strb	w0, [sp, #1049]
  402344:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  402348:	ldr	x1, [x0, #584]
  40234c:	mov	x0, x19
  402350:	bl	403f14 <tigetstr@plt+0x23c4>
  402354:	str	w0, [sp, #352]
  402358:	b	401c48 <tigetstr@plt+0xf8>
  40235c:	ldrb	w0, [sp, #1049]
  402360:	tbnz	w0, #5, 401d90 <tigetstr@plt+0x240>
  402364:	orr	w0, w0, #0x20
  402368:	strb	w0, [sp, #1049]
  40236c:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  402370:	ldr	x1, [x0, #584]
  402374:	mov	x0, x19
  402378:	bl	4040d0 <tigetstr@plt+0x2580>
  40237c:	str	w0, [sp, #364]
  402380:	b	401c48 <tigetstr@plt+0xf8>
  402384:	ldrb	w0, [sp, #1049]
  402388:	tbnz	w0, #7, 401d90 <tigetstr@plt+0x240>
  40238c:	orr	w0, w0, #0xffffff80
  402390:	b	402368 <tigetstr@plt+0x818>
  402394:	ldrb	w0, [sp, #1049]
  402398:	tbnz	w0, #6, 401d90 <tigetstr@plt+0x240>
  40239c:	orr	w0, w0, #0x40
  4023a0:	strb	w0, [sp, #1049]
  4023a4:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  4023a8:	ldr	x0, [x0, #584]
  4023ac:	str	x0, [sp, #368]
  4023b0:	b	401c48 <tigetstr@plt+0xf8>
  4023b4:	ldrb	w0, [sp, #1051]
  4023b8:	tbnz	w0, #1, 401d90 <tigetstr@plt+0x240>
  4023bc:	orr	w0, w0, #0x2
  4023c0:	strb	w0, [sp, #1051]
  4023c4:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  4023c8:	mov	w2, #0x5                   	// #5
  4023cc:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4023d0:	add	x1, x1, #0xa10
  4023d4:	ldr	x26, [x0, #584]
  4023d8:	mov	x0, #0x0                   	// #0
  4023dc:	bl	401a70 <dcgettext@plt>
  4023e0:	mov	x1, x0
  4023e4:	mov	x4, #0x0                   	// #0
  4023e8:	mov	x0, x26
  4023ec:	adrp	x3, 405000 <tigetstr@plt+0x34b0>
  4023f0:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4023f4:	add	x3, x3, #0xb3b
  4023f8:	add	x2, x2, #0x552
  4023fc:	bl	4047c4 <tigetstr@plt+0x2c74>
  402400:	ldrb	w1, [sp, #1047]
  402404:	bfi	w1, w0, #2, #1
  402408:	b	401eec <tigetstr@plt+0x39c>
  40240c:	ldrb	w0, [sp, #1051]
  402410:	tbnz	w0, #2, 401d90 <tigetstr@plt+0x240>
  402414:	orr	w0, w0, #0x4
  402418:	strb	w0, [sp, #1051]
  40241c:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  402420:	mov	w2, #0x5                   	// #5
  402424:	adrp	x27, 405000 <tigetstr@plt+0x34b0>
  402428:	add	x27, x27, #0xa10
  40242c:	ldr	x26, [x0, #584]
  402430:	mov	x1, x27
  402434:	mov	x0, #0x0                   	// #0
  402438:	bl	401a70 <dcgettext@plt>
  40243c:	mov	x1, x0
  402440:	mov	x0, x26
  402444:	bl	404a28 <tigetstr@plt+0x2ed8>
  402448:	cmp	w0, #0x8
  40244c:	b.hi	40231c <tigetstr@plt+0x7cc>  // b.pmore
  402450:	str	w0, [sp, #384]
  402454:	cbnz	w0, 401c48 <tigetstr@plt+0xf8>
  402458:	ldrb	w0, [sp, #1051]
  40245c:	tbnz	w0, #1, 401d90 <tigetstr@plt+0x240>
  402460:	orr	w0, w0, #0x2
  402464:	strb	w0, [sp, #1051]
  402468:	ldrb	w0, [sp, #1047]
  40246c:	orr	w0, w0, #0x4
  402470:	b	401db8 <tigetstr@plt+0x268>
  402474:	ldrb	w0, [sp, #1051]
  402478:	tbnz	w0, #3, 401d90 <tigetstr@plt+0x240>
  40247c:	orr	w0, w0, #0x8
  402480:	strb	w0, [sp, #1051]
  402484:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  402488:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40248c:	add	x1, x1, #0x552
  402490:	ldr	x26, [x0, #584]
  402494:	mov	x0, x26
  402498:	bl	401950 <strcmp@plt>
  40249c:	cbz	w0, 40251c <tigetstr@plt+0x9cc>
  4024a0:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4024a4:	mov	x0, x26
  4024a8:	add	x1, x1, #0xb48
  4024ac:	bl	401950 <strcmp@plt>
  4024b0:	cbz	w0, 40251c <tigetstr@plt+0x9cc>
  4024b4:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4024b8:	mov	x0, x26
  4024bc:	add	x1, x1, #0xb4e
  4024c0:	bl	401950 <strcmp@plt>
  4024c4:	cbz	w0, 402528 <tigetstr@plt+0x9d8>
  4024c8:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4024cc:	mov	x0, x26
  4024d0:	add	x1, x1, #0xb54
  4024d4:	bl	401950 <strcmp@plt>
  4024d8:	cbz	w0, 402530 <tigetstr@plt+0x9e0>
  4024dc:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4024e0:	mov	x0, x26
  4024e4:	add	x1, x1, #0xb3b
  4024e8:	bl	401950 <strcmp@plt>
  4024ec:	cbz	w0, 402520 <tigetstr@plt+0x9d0>
  4024f0:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4024f4:	add	x1, x1, #0xa10
  4024f8:	mov	w2, #0x5                   	// #5
  4024fc:	mov	x0, #0x0                   	// #0
  402500:	bl	401a70 <dcgettext@plt>
  402504:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402508:	mov	x2, x0
  40250c:	mov	x3, x26
  402510:	add	x1, x1, #0xa1f
  402514:	mov	w0, #0x1                   	// #1
  402518:	bl	401a90 <errx@plt>
  40251c:	mov	w0, #0x1                   	// #1
  402520:	str	w0, [sp, #388]
  402524:	b	401c48 <tigetstr@plt+0xf8>
  402528:	mov	w0, #0x2                   	// #2
  40252c:	b	402520 <tigetstr@plt+0x9d0>
  402530:	mov	w0, #0x3                   	// #3
  402534:	b	402520 <tigetstr@plt+0x9d0>
  402538:	ldrb	w0, [sp, #1051]
  40253c:	tbnz	w0, #4, 401d90 <tigetstr@plt+0x240>
  402540:	orr	w0, w0, #0x10
  402544:	strb	w0, [sp, #1051]
  402548:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  40254c:	ldr	x1, [x0, #584]
  402550:	mov	x0, x19
  402554:	bl	403f14 <tigetstr@plt+0x23c4>
  402558:	str	w0, [sp, #392]
  40255c:	b	401c48 <tigetstr@plt+0xf8>
  402560:	ldrb	w0, [sp, #1051]
  402564:	tbnz	w0, #5, 401d90 <tigetstr@plt+0x240>
  402568:	orr	w0, w0, #0x20
  40256c:	strb	w0, [sp, #1051]
  402570:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  402574:	ldr	x26, [x0, #584]
  402578:	cbnz	x26, 40258c <tigetstr@plt+0xa3c>
  40257c:	mov	x0, x19
  402580:	bl	403ee4 <tigetstr@plt+0x2394>
  402584:	mov	x26, x0
  402588:	cbz	x0, 4025c0 <tigetstr@plt+0xa70>
  40258c:	mov	w2, #0x5                   	// #5
  402590:	adrp	x27, 405000 <tigetstr@plt+0x34b0>
  402594:	add	x27, x27, #0xa10
  402598:	mov	x0, #0x0                   	// #0
  40259c:	mov	x1, x27
  4025a0:	bl	401a70 <dcgettext@plt>
  4025a4:	mov	x1, x0
  4025a8:	mov	x0, x26
  4025ac:	bl	404a28 <tigetstr@plt+0x2ed8>
  4025b0:	cmp	w0, #0x7d0
  4025b4:	b.hi	40231c <tigetstr@plt+0x7cc>  // b.pmore
  4025b8:	str	w0, [sp, #356]
  4025bc:	b	401c48 <tigetstr@plt+0xf8>
  4025c0:	mov	w0, #0x0                   	// #0
  4025c4:	b	4025b8 <tigetstr@plt+0xa68>
  4025c8:	ldrb	w0, [sp, #1051]
  4025cc:	tbnz	w0, #6, 401d90 <tigetstr@plt+0x240>
  4025d0:	orr	w0, w0, #0x40
  4025d4:	strb	w0, [sp, #1051]
  4025d8:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  4025dc:	ldr	x26, [x0, #584]
  4025e0:	cbnz	x26, 4025f4 <tigetstr@plt+0xaa4>
  4025e4:	mov	x0, x19
  4025e8:	bl	403ee4 <tigetstr@plt+0x2394>
  4025ec:	mov	x26, x0
  4025f0:	cbz	x0, 40261c <tigetstr@plt+0xacc>
  4025f4:	mov	w2, #0x5                   	// #5
  4025f8:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4025fc:	mov	x0, #0x0                   	// #0
  402600:	add	x1, x1, #0xa10
  402604:	bl	401a70 <dcgettext@plt>
  402608:	mov	x1, x0
  40260c:	mov	x0, x26
  402610:	bl	404a28 <tigetstr@plt+0x2ed8>
  402614:	str	w0, [sp, #360]
  402618:	b	401c48 <tigetstr@plt+0xf8>
  40261c:	mov	w0, #0x0                   	// #0
  402620:	b	402614 <tigetstr@plt+0xac4>
  402624:	mov	w2, #0x5                   	// #5
  402628:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  40262c:	mov	x0, #0x0                   	// #0
  402630:	add	x1, x1, #0xb5e
  402634:	bl	401a70 <dcgettext@plt>
  402638:	adrp	x1, 418000 <tigetstr@plt+0x164b0>
  40263c:	adrp	x2, 405000 <tigetstr@plt+0x34b0>
  402640:	add	x2, x2, #0xb6a
  402644:	ldr	x1, [x1, #608]
  402648:	bl	401ab0 <printf@plt>
  40264c:	mov	w0, #0x0                   	// #0
  402650:	b	401d7c <tigetstr@plt+0x22c>
  402654:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  402658:	mov	w2, #0x5                   	// #5
  40265c:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402660:	add	x1, x1, #0xb7c
  402664:	ldr	x19, [x0, #600]
  402668:	mov	x0, #0x0                   	// #0
  40266c:	bl	401a70 <dcgettext@plt>
  402670:	mov	x1, x19
  402674:	bl	401750 <fputs@plt>
  402678:	mov	w2, #0x5                   	// #5
  40267c:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402680:	mov	x0, #0x0                   	// #0
  402684:	add	x1, x1, #0xb85
  402688:	bl	401a70 <dcgettext@plt>
  40268c:	adrp	x1, 418000 <tigetstr@plt+0x164b0>
  402690:	ldr	x2, [x1, #608]
  402694:	mov	x1, x0
  402698:	mov	x0, x19
  40269c:	bl	401b00 <fprintf@plt>
  4026a0:	mov	x1, x19
  4026a4:	mov	w0, #0xa                   	// #10
  4026a8:	bl	4017d0 <fputc@plt>
  4026ac:	mov	w2, #0x5                   	// #5
  4026b0:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4026b4:	mov	x0, #0x0                   	// #0
  4026b8:	add	x1, x1, #0xb94
  4026bc:	bl	401a70 <dcgettext@plt>
  4026c0:	mov	x1, x19
  4026c4:	bl	401750 <fputs@plt>
  4026c8:	mov	w2, #0x5                   	// #5
  4026cc:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4026d0:	mov	x0, #0x0                   	// #0
  4026d4:	add	x1, x1, #0xbb7
  4026d8:	bl	401a70 <dcgettext@plt>
  4026dc:	mov	x1, x19
  4026e0:	bl	401750 <fputs@plt>
  4026e4:	mov	w2, #0x5                   	// #5
  4026e8:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4026ec:	mov	x0, #0x0                   	// #0
  4026f0:	add	x1, x1, #0xbc2
  4026f4:	bl	401a70 <dcgettext@plt>
  4026f8:	mov	x1, x19
  4026fc:	bl	401750 <fputs@plt>
  402700:	mov	w2, #0x5                   	// #5
  402704:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402708:	mov	x0, #0x0                   	// #0
  40270c:	add	x1, x1, #0xc05
  402710:	bl	401a70 <dcgettext@plt>
  402714:	mov	x1, x19
  402718:	bl	401750 <fputs@plt>
  40271c:	mov	w2, #0x5                   	// #5
  402720:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402724:	mov	x0, #0x0                   	// #0
  402728:	add	x1, x1, #0xc46
  40272c:	bl	401a70 <dcgettext@plt>
  402730:	mov	x1, x19
  402734:	bl	401750 <fputs@plt>
  402738:	mov	w2, #0x5                   	// #5
  40273c:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402740:	mov	x0, #0x0                   	// #0
  402744:	add	x1, x1, #0xc86
  402748:	bl	401a70 <dcgettext@plt>
  40274c:	mov	x1, x19
  402750:	bl	401750 <fputs@plt>
  402754:	mov	w2, #0x5                   	// #5
  402758:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  40275c:	mov	x0, #0x0                   	// #0
  402760:	add	x1, x1, #0xcd4
  402764:	bl	401a70 <dcgettext@plt>
  402768:	mov	x1, x19
  40276c:	bl	401750 <fputs@plt>
  402770:	mov	w2, #0x5                   	// #5
  402774:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402778:	mov	x0, #0x0                   	// #0
  40277c:	add	x1, x1, #0xd12
  402780:	bl	401a70 <dcgettext@plt>
  402784:	mov	x1, x19
  402788:	bl	401750 <fputs@plt>
  40278c:	mov	x1, x19
  402790:	mov	w0, #0xa                   	// #10
  402794:	bl	4017d0 <fputc@plt>
  402798:	mov	w2, #0x5                   	// #5
  40279c:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4027a0:	mov	x0, #0x0                   	// #0
  4027a4:	add	x1, x1, #0xd5c
  4027a8:	bl	401a70 <dcgettext@plt>
  4027ac:	mov	x1, x19
  4027b0:	bl	401750 <fputs@plt>
  4027b4:	mov	w2, #0x5                   	// #5
  4027b8:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4027bc:	mov	x0, #0x0                   	// #0
  4027c0:	add	x1, x1, #0xd8b
  4027c4:	bl	401a70 <dcgettext@plt>
  4027c8:	mov	x1, x19
  4027cc:	bl	401750 <fputs@plt>
  4027d0:	mov	w2, #0x5                   	// #5
  4027d4:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4027d8:	mov	x0, #0x0                   	// #0
  4027dc:	add	x1, x1, #0xdbb
  4027e0:	bl	401a70 <dcgettext@plt>
  4027e4:	mov	x1, x19
  4027e8:	bl	401750 <fputs@plt>
  4027ec:	mov	w2, #0x5                   	// #5
  4027f0:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4027f4:	mov	x0, #0x0                   	// #0
  4027f8:	add	x1, x1, #0xdf7
  4027fc:	bl	401a70 <dcgettext@plt>
  402800:	mov	x1, x19
  402804:	bl	401750 <fputs@plt>
  402808:	mov	w2, #0x5                   	// #5
  40280c:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402810:	mov	x0, #0x0                   	// #0
  402814:	add	x1, x1, #0xe42
  402818:	bl	401a70 <dcgettext@plt>
  40281c:	mov	x1, x19
  402820:	bl	401750 <fputs@plt>
  402824:	mov	x1, x19
  402828:	mov	w0, #0xa                   	// #10
  40282c:	bl	4017d0 <fputc@plt>
  402830:	mov	w2, #0x5                   	// #5
  402834:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402838:	mov	x0, #0x0                   	// #0
  40283c:	add	x1, x1, #0xe83
  402840:	bl	401a70 <dcgettext@plt>
  402844:	mov	x1, x19
  402848:	bl	401750 <fputs@plt>
  40284c:	mov	w2, #0x5                   	// #5
  402850:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402854:	mov	x0, #0x0                   	// #0
  402858:	add	x1, x1, #0xec3
  40285c:	bl	401a70 <dcgettext@plt>
  402860:	mov	x1, x19
  402864:	bl	401750 <fputs@plt>
  402868:	mov	x1, x19
  40286c:	mov	w0, #0xa                   	// #10
  402870:	bl	4017d0 <fputc@plt>
  402874:	mov	w2, #0x5                   	// #5
  402878:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  40287c:	mov	x0, #0x0                   	// #0
  402880:	add	x1, x1, #0xefc
  402884:	bl	401a70 <dcgettext@plt>
  402888:	mov	x1, x19
  40288c:	bl	401750 <fputs@plt>
  402890:	mov	w2, #0x5                   	// #5
  402894:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402898:	mov	x0, #0x0                   	// #0
  40289c:	add	x1, x1, #0xf31
  4028a0:	bl	401a70 <dcgettext@plt>
  4028a4:	mov	x1, x19
  4028a8:	bl	401750 <fputs@plt>
  4028ac:	mov	w2, #0x5                   	// #5
  4028b0:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4028b4:	mov	x0, #0x0                   	// #0
  4028b8:	add	x1, x1, #0xf66
  4028bc:	bl	401a70 <dcgettext@plt>
  4028c0:	mov	x1, x19
  4028c4:	bl	401750 <fputs@plt>
  4028c8:	mov	w2, #0x5                   	// #5
  4028cc:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4028d0:	mov	x0, #0x0                   	// #0
  4028d4:	add	x1, x1, #0xfa0
  4028d8:	bl	401a70 <dcgettext@plt>
  4028dc:	mov	x1, x19
  4028e0:	bl	401750 <fputs@plt>
  4028e4:	mov	w2, #0x5                   	// #5
  4028e8:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4028ec:	mov	x0, #0x0                   	// #0
  4028f0:	add	x1, x1, #0xfdb
  4028f4:	bl	401a70 <dcgettext@plt>
  4028f8:	mov	x1, x19
  4028fc:	bl	401750 <fputs@plt>
  402900:	mov	x1, x19
  402904:	mov	w0, #0xa                   	// #10
  402908:	bl	4017d0 <fputc@plt>
  40290c:	mov	w2, #0x5                   	// #5
  402910:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402914:	mov	x0, #0x0                   	// #0
  402918:	add	x1, x1, #0x21
  40291c:	bl	401a70 <dcgettext@plt>
  402920:	mov	x1, x19
  402924:	bl	401750 <fputs@plt>
  402928:	mov	w2, #0x5                   	// #5
  40292c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402930:	mov	x0, #0x0                   	// #0
  402934:	add	x1, x1, #0x46
  402938:	bl	401a70 <dcgettext@plt>
  40293c:	mov	x1, x19
  402940:	bl	401750 <fputs@plt>
  402944:	mov	w2, #0x5                   	// #5
  402948:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40294c:	mov	x0, #0x0                   	// #0
  402950:	add	x1, x1, #0x6a
  402954:	bl	401a70 <dcgettext@plt>
  402958:	mov	x1, x19
  40295c:	bl	401750 <fputs@plt>
  402960:	mov	w2, #0x5                   	// #5
  402964:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402968:	mov	x0, #0x0                   	// #0
  40296c:	add	x1, x1, #0x90
  402970:	bl	401a70 <dcgettext@plt>
  402974:	mov	x1, x19
  402978:	bl	401750 <fputs@plt>
  40297c:	mov	w2, #0x5                   	// #5
  402980:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402984:	mov	x0, #0x0                   	// #0
  402988:	add	x1, x1, #0xba
  40298c:	bl	401a70 <dcgettext@plt>
  402990:	mov	x1, x19
  402994:	bl	401750 <fputs@plt>
  402998:	mov	x1, x19
  40299c:	mov	w0, #0xa                   	// #10
  4029a0:	bl	4017d0 <fputc@plt>
  4029a4:	mov	w2, #0x5                   	// #5
  4029a8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4029ac:	mov	x0, #0x0                   	// #0
  4029b0:	add	x1, x1, #0x100
  4029b4:	bl	401a70 <dcgettext@plt>
  4029b8:	mov	x1, x19
  4029bc:	bl	401750 <fputs@plt>
  4029c0:	mov	w2, #0x5                   	// #5
  4029c4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4029c8:	mov	x0, #0x0                   	// #0
  4029cc:	add	x1, x1, #0x145
  4029d0:	bl	401a70 <dcgettext@plt>
  4029d4:	mov	x1, x19
  4029d8:	bl	401750 <fputs@plt>
  4029dc:	mov	w2, #0x5                   	// #5
  4029e0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4029e4:	mov	x0, #0x0                   	// #0
  4029e8:	add	x1, x1, #0x190
  4029ec:	bl	401a70 <dcgettext@plt>
  4029f0:	mov	x1, x19
  4029f4:	bl	401750 <fputs@plt>
  4029f8:	mov	w2, #0x5                   	// #5
  4029fc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402a00:	mov	x0, #0x0                   	// #0
  402a04:	add	x1, x1, #0x1d7
  402a08:	bl	401a70 <dcgettext@plt>
  402a0c:	mov	x1, x19
  402a10:	bl	401750 <fputs@plt>
  402a14:	mov	w2, #0x5                   	// #5
  402a18:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402a1c:	mov	x0, #0x0                   	// #0
  402a20:	add	x1, x1, #0x217
  402a24:	bl	401a70 <dcgettext@plt>
  402a28:	mov	x1, x19
  402a2c:	bl	401750 <fputs@plt>
  402a30:	mov	x1, x19
  402a34:	mov	w0, #0xa                   	// #10
  402a38:	bl	4017d0 <fputc@plt>
  402a3c:	mov	w2, #0x5                   	// #5
  402a40:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402a44:	mov	x0, #0x0                   	// #0
  402a48:	add	x1, x1, #0x263
  402a4c:	bl	401a70 <dcgettext@plt>
  402a50:	mov	x1, x19
  402a54:	bl	401750 <fputs@plt>
  402a58:	mov	w2, #0x5                   	// #5
  402a5c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402a60:	mov	x0, #0x0                   	// #0
  402a64:	add	x1, x1, #0x2ab
  402a68:	bl	401a70 <dcgettext@plt>
  402a6c:	mov	x1, x19
  402a70:	bl	401750 <fputs@plt>
  402a74:	mov	w2, #0x5                   	// #5
  402a78:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402a7c:	mov	x0, #0x0                   	// #0
  402a80:	add	x1, x1, #0x2f4
  402a84:	bl	401a70 <dcgettext@plt>
  402a88:	mov	x1, x19
  402a8c:	bl	401750 <fputs@plt>
  402a90:	mov	x1, x19
  402a94:	mov	w0, #0xa                   	// #10
  402a98:	bl	4017d0 <fputc@plt>
  402a9c:	mov	w2, #0x5                   	// #5
  402aa0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402aa4:	mov	x0, #0x0                   	// #0
  402aa8:	add	x1, x1, #0x32a
  402aac:	bl	401a70 <dcgettext@plt>
  402ab0:	mov	x1, x19
  402ab4:	bl	401750 <fputs@plt>
  402ab8:	mov	w2, #0x5                   	// #5
  402abc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402ac0:	mov	x0, #0x0                   	// #0
  402ac4:	add	x1, x1, #0x355
  402ac8:	bl	401a70 <dcgettext@plt>
  402acc:	mov	x1, x19
  402ad0:	bl	401750 <fputs@plt>
  402ad4:	mov	w2, #0x5                   	// #5
  402ad8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402adc:	mov	x0, #0x0                   	// #0
  402ae0:	add	x1, x1, #0x393
  402ae4:	bl	401a70 <dcgettext@plt>
  402ae8:	mov	x1, x19
  402aec:	bl	401750 <fputs@plt>
  402af0:	mov	x1, x19
  402af4:	mov	w0, #0xa                   	// #10
  402af8:	bl	4017d0 <fputc@plt>
  402afc:	mov	w2, #0x5                   	// #5
  402b00:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402b04:	mov	x0, #0x0                   	// #0
  402b08:	add	x1, x1, #0x3da
  402b0c:	bl	401a70 <dcgettext@plt>
  402b10:	mov	x1, x19
  402b14:	bl	401750 <fputs@plt>
  402b18:	mov	w2, #0x5                   	// #5
  402b1c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402b20:	mov	x0, #0x0                   	// #0
  402b24:	add	x1, x1, #0x41f
  402b28:	bl	401a70 <dcgettext@plt>
  402b2c:	mov	x1, x19
  402b30:	bl	401750 <fputs@plt>
  402b34:	mov	x1, x19
  402b38:	mov	w0, #0xa                   	// #10
  402b3c:	bl	4017d0 <fputc@plt>
  402b40:	mov	w2, #0x5                   	// #5
  402b44:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402b48:	mov	x0, #0x0                   	// #0
  402b4c:	add	x1, x1, #0x457
  402b50:	bl	401a70 <dcgettext@plt>
  402b54:	mov	x1, x0
  402b58:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402b5c:	add	x0, x0, #0x469
  402b60:	bl	401ab0 <printf@plt>
  402b64:	mov	w2, #0x5                   	// #5
  402b68:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402b6c:	mov	x0, #0x0                   	// #0
  402b70:	add	x1, x1, #0x48c
  402b74:	bl	401a70 <dcgettext@plt>
  402b78:	mov	x1, x0
  402b7c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402b80:	add	x0, x0, #0x49c
  402b84:	bl	401ab0 <printf@plt>
  402b88:	mov	w2, #0x5                   	// #5
  402b8c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402b90:	mov	x0, #0x0                   	// #0
  402b94:	add	x1, x1, #0x4bf
  402b98:	bl	401a70 <dcgettext@plt>
  402b9c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402ba0:	add	x1, x1, #0x4da
  402ba4:	bl	401ab0 <printf@plt>
  402ba8:	b	40264c <tigetstr@plt+0xafc>
  402bac:	ldr	x0, [sp, #344]
  402bb0:	cbnz	x0, 402be4 <tigetstr@plt+0x1094>
  402bb4:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402bb8:	add	x0, x0, #0x4e5
  402bbc:	bl	401ad0 <getenv@plt>
  402bc0:	str	x0, [sp, #344]
  402bc4:	cbnz	x0, 402be4 <tigetstr@plt+0x1094>
  402bc8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402bcc:	add	x1, x1, #0x4ea
  402bd0:	mov	w2, #0x5                   	// #5
  402bd4:	bl	401a70 <dcgettext@plt>
  402bd8:	mov	x1, x0
  402bdc:	mov	w0, #0x1                   	// #1
  402be0:	bl	401a90 <errx@plt>
  402be4:	ldr	x0, [sp, #344]
  402be8:	mov	x2, x20
  402bec:	mov	w1, #0x1                   	// #1
  402bf0:	bl	401780 <setupterm@plt>
  402bf4:	cbz	w0, 402c58 <tigetstr@plt+0x1108>
  402bf8:	ldr	w19, [sp, #216]
  402bfc:	cbz	w19, 402c24 <tigetstr@plt+0x10d4>
  402c00:	cmp	w19, #0x1
  402c04:	b.eq	402c48 <tigetstr@plt+0x10f8>  // b.none
  402c08:	cmn	w19, #0x1
  402c0c:	b.ne	402c58 <tigetstr@plt+0x1108>  // b.any
  402c10:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402c14:	add	x1, x1, #0x500
  402c18:	mov	w2, #0x5                   	// #5
  402c1c:	mov	x0, #0x0                   	// #0
  402c20:	b	402bd4 <tigetstr@plt+0x1084>
  402c24:	mov	w2, #0x5                   	// #5
  402c28:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402c2c:	mov	x0, #0x0                   	// #0
  402c30:	add	x1, x1, #0x522
  402c34:	bl	401a70 <dcgettext@plt>
  402c38:	mov	x1, x0
  402c3c:	ldr	x2, [sp, #344]
  402c40:	mov	w0, #0x1                   	// #1
  402c44:	bl	401a90 <errx@plt>
  402c48:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402c4c:	mov	w2, #0x5                   	// #5
  402c50:	add	x1, x1, #0x53c
  402c54:	b	402c1c <tigetstr@plt+0x10cc>
  402c58:	ldr	x19, [sp, #344]
  402c5c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402c60:	mov	x2, #0x3                   	// #3
  402c64:	add	x1, x1, #0x551
  402c68:	mov	x0, x19
  402c6c:	bl	401890 <strncmp@plt>
  402c70:	cbz	w0, 402cd4 <tigetstr@plt+0x1184>
  402c74:	mov	x0, x19
  402c78:	mov	x2, #0x5                   	// #5
  402c7c:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  402c80:	add	x1, x1, #0xadd
  402c84:	bl	401890 <strncmp@plt>
  402c88:	cmp	w0, #0x0
  402c8c:	cset	w1, eq  // eq = none
  402c90:	ldrb	w0, [sp, #1047]
  402c94:	bfi	w0, w1, #4, #1
  402c98:	strb	w0, [sp, #1047]
  402c9c:	tbz	w0, #6, 402cb0 <tigetstr@plt+0x1160>
  402ca0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402ca4:	add	x0, x0, #0x555
  402ca8:	bl	403c28 <tigetstr@plt+0x20d8>
  402cac:	bl	4017b0 <putp@plt>
  402cb0:	ldrsb	w0, [sp, #1047]
  402cb4:	tbz	w0, #31, 402f48 <tigetstr@plt+0x13f8>
  402cb8:	mov	w0, #0x0                   	// #0
  402cbc:	bl	401a50 <isatty@plt>
  402cc0:	cbnz	w0, 402cdc <tigetstr@plt+0x118c>
  402cc4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402cc8:	mov	w2, #0x5                   	// #5
  402ccc:	add	x1, x1, #0x559
  402cd0:	b	402c1c <tigetstr@plt+0x10cc>
  402cd4:	mov	w1, #0x1                   	// #1
  402cd8:	b	402c90 <tigetstr@plt+0x1140>
  402cdc:	add	x2, sp, #0x64
  402ce0:	mov	w1, #0x3                   	// #3
  402ce4:	mov	w0, #0x0                   	// #0
  402ce8:	bl	401a00 <fcntl@plt>
  402cec:	add	x1, sp, #0x98
  402cf0:	mov	w0, #0x0                   	// #0
  402cf4:	bl	401820 <tcgetattr@plt>
  402cf8:	adrp	x19, 405000 <tigetstr@plt+0x34b0>
  402cfc:	mov	w2, #0x800                 	// #2048
  402d00:	mov	w1, #0x4                   	// #4
  402d04:	mov	w0, #0x0                   	// #0
  402d08:	bl	401a00 <fcntl@plt>
  402d0c:	add	x1, sp, #0x98
  402d10:	mov	x2, #0x3c                  	// #60
  402d14:	mov	x0, x20
  402d18:	bl	401710 <memcpy@plt>
  402d1c:	ldr	w0, [sp, #228]
  402d20:	mov	x2, x20
  402d24:	mov	w1, #0xfffffff5            	// #-11
  402d28:	mov	x23, #0xb280                	// #45696
  402d2c:	and	w0, w0, w1
  402d30:	mov	w1, #0x2                   	// #2
  402d34:	str	w0, [sp, #228]
  402d38:	mov	w0, #0x100                 	// #256
  402d3c:	strh	w0, [sp, #238]
  402d40:	mov	w0, #0x0                   	// #0
  402d44:	bl	401a40 <tcsetattr@plt>
  402d48:	add	x19, x19, #0xa6a
  402d4c:	bl	401ac0 <__errno_location@plt>
  402d50:	mov	x21, x0
  402d54:	mov	x22, #0x1b                  	// #27
  402d58:	movk	x23, #0xee6, lsl #16
  402d5c:	str	wzr, [x21]
  402d60:	mov	x1, x19
  402d64:	mov	x2, x22
  402d68:	mov	w0, #0x0                   	// #0
  402d6c:	bl	401910 <write@plt>
  402d70:	cmp	x0, #0x0
  402d74:	ldr	w1, [x21]
  402d78:	b.le	402e4c <tigetstr@plt+0x12fc>
  402d7c:	mov	x2, x19
  402d80:	subs	x22, x22, x0
  402d84:	add	x19, x19, x0
  402d88:	csel	x19, x19, x2, ne  // ne = any
  402d8c:	cmp	w1, #0xb
  402d90:	b.ne	402da4 <tigetstr@plt+0x1254>  // b.any
  402d94:	mov	x0, x20
  402d98:	mov	x1, #0x0                   	// #0
  402d9c:	stp	xzr, x23, [sp, #216]
  402da0:	bl	4019a0 <nanosleep@plt>
  402da4:	cbnz	x22, 402d5c <tigetstr@plt+0x120c>
  402da8:	add	x22, sp, #0x78
  402dac:	add	x24, sp, #0x77
  402db0:	mov	x19, #0x0                   	// #0
  402db4:	mov	x23, #0xa                   	// #10
  402db8:	mov	x0, #0x0                   	// #0
  402dbc:	str	xzr, [x20, x0, lsl #3]
  402dc0:	add	x0, x0, #0x1
  402dc4:	cmp	x0, #0x10
  402dc8:	b.ne	402dbc <tigetstr@plt+0x126c>  // b.any
  402dcc:	ldr	x0, [sp, #216]
  402dd0:	stp	x23, xzr, [sp, #104]
  402dd4:	orr	x0, x0, #0x1
  402dd8:	str	x0, [sp, #216]
  402ddc:	add	x4, sp, #0x68
  402de0:	mov	x1, x20
  402de4:	mov	x3, #0x0                   	// #0
  402de8:	mov	x2, #0x0                   	// #0
  402dec:	mov	w0, #0x1                   	// #1
  402df0:	bl	401a60 <select@plt>
  402df4:	cmp	w0, #0x0
  402df8:	b.lt	402e68 <tigetstr@plt+0x1318>  // b.tstop
  402dfc:	b.eq	402eac <tigetstr@plt+0x135c>  // b.none
  402e00:	mov	x2, #0x1f                  	// #31
  402e04:	add	x1, x22, x19
  402e08:	sub	x2, x2, x19
  402e0c:	mov	w0, #0x0                   	// #0
  402e10:	bl	401a30 <read@plt>
  402e14:	tbz	x0, #63, 402e94 <tigetstr@plt+0x1344>
  402e18:	ldr	w0, [x21]
  402e1c:	cmp	w0, #0x4
  402e20:	b.eq	402db8 <tigetstr@plt+0x1268>  // b.none
  402e24:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402e28:	add	x1, x1, #0x58a
  402e2c:	mov	w2, #0x5                   	// #5
  402e30:	mov	x0, #0x0                   	// #0
  402e34:	bl	401a70 <dcgettext@plt>
  402e38:	bl	401960 <warn@plt>
  402e3c:	ldr	w1, [sp, #100]
  402e40:	add	x0, sp, #0x98
  402e44:	bl	403db4 <tigetstr@plt+0x2264>
  402e48:	b	402ef8 <tigetstr@plt+0x13a8>
  402e4c:	cmp	w1, #0x4
  402e50:	ccmp	w1, #0xb, #0x4, ne  // ne = any
  402e54:	b.eq	402d8c <tigetstr@plt+0x123c>  // b.none
  402e58:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402e5c:	mov	w2, #0x5                   	// #5
  402e60:	add	x1, x1, #0x7c2
  402e64:	b	402e30 <tigetstr@plt+0x12e0>
  402e68:	ldr	w0, [x21]
  402e6c:	cmp	w0, #0x4
  402e70:	b.eq	402ddc <tigetstr@plt+0x128c>  // b.none
  402e74:	mov	w2, #0x5                   	// #5
  402e78:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402e7c:	mov	x0, #0x0                   	// #0
  402e80:	add	x1, x1, #0x57c
  402e84:	bl	401a70 <dcgettext@plt>
  402e88:	mov	x1, x0
  402e8c:	mov	w0, #0x1                   	// #1
  402e90:	bl	401b10 <err@plt>
  402e94:	add	x19, x19, x0
  402e98:	ldrsb	w0, [x24, x19]
  402e9c:	cmp	w0, #0x52
  402ea0:	b.eq	402eac <tigetstr@plt+0x135c>  // b.none
  402ea4:	cmp	x19, #0x1e
  402ea8:	b.ls	402db8 <tigetstr@plt+0x1268>  // b.plast
  402eac:	ldr	w1, [sp, #100]
  402eb0:	add	x0, sp, #0x98
  402eb4:	strb	wzr, [x22, x19]
  402eb8:	bl	403db4 <tigetstr@plt+0x2264>
  402ebc:	add	x3, sp, #0x68
  402ec0:	add	x2, sp, #0x60
  402ec4:	mov	x0, x22
  402ec8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402ecc:	add	x1, x1, #0x596
  402ed0:	bl	401a80 <__isoc99_sscanf@plt>
  402ed4:	cmp	w0, #0x2
  402ed8:	b.eq	402f14 <tigetstr@plt+0x13c4>  // b.none
  402edc:	mov	w2, #0x5                   	// #5
  402ee0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402ee4:	mov	x0, #0x0                   	// #0
  402ee8:	add	x1, x1, #0x59f
  402eec:	bl	401a70 <dcgettext@plt>
  402ef0:	mov	x1, x22
  402ef4:	bl	401a20 <warnx@plt>
  402ef8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402efc:	add	x1, x1, #0x5bb
  402f00:	mov	w2, #0x5                   	// #5
  402f04:	mov	x0, #0x0                   	// #0
  402f08:	bl	401a70 <dcgettext@plt>
  402f0c:	bl	401a20 <warnx@plt>
  402f10:	b	402f48 <tigetstr@plt+0x13f8>
  402f14:	mov	x2, x20
  402f18:	mov	x1, #0x5413                	// #21523
  402f1c:	mov	w0, #0x0                   	// #0
  402f20:	str	xzr, [sp, #216]
  402f24:	bl	401b20 <ioctl@plt>
  402f28:	ldr	w0, [sp, #96]
  402f2c:	mov	x2, x20
  402f30:	strh	w0, [sp, #216]
  402f34:	mov	x1, #0x5414                	// #21524
  402f38:	ldr	w0, [sp, #104]
  402f3c:	strh	w0, [sp, #218]
  402f40:	mov	w0, #0x0                   	// #0
  402f44:	bl	401b20 <ioctl@plt>
  402f48:	ldrb	w0, [sp, #1048]
  402f4c:	tbz	w0, #0, 402f60 <tigetstr@plt+0x1410>
  402f50:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402f54:	add	x0, x0, #0x5c8
  402f58:	bl	403c28 <tigetstr@plt+0x20d8>
  402f5c:	bl	4017b0 <putp@plt>
  402f60:	ldrb	w0, [sp, #1048]
  402f64:	tbz	w0, #1, 402f80 <tigetstr@plt+0x1430>
  402f68:	ldrb	w0, [sp, #1046]
  402f6c:	tbz	w0, #0, 403144 <tigetstr@plt+0x15f4>
  402f70:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402f74:	add	x0, x0, #0x5cc
  402f78:	bl	403c28 <tigetstr@plt+0x20d8>
  402f7c:	bl	4017b0 <putp@plt>
  402f80:	ldrb	w0, [sp, #1048]
  402f84:	tbz	w0, #2, 402fb0 <tigetstr@plt+0x1460>
  402f88:	ldrb	w1, [sp, #1046]
  402f8c:	adrp	x2, 405000 <tigetstr@plt+0x34b0>
  402f90:	add	x2, x2, #0xa8c
  402f94:	adrp	x0, 405000 <tigetstr@plt+0x34b0>
  402f98:	add	x0, x0, #0xa86
  402f9c:	tst	x1, #0x2
  402fa0:	adrp	x1, 418000 <tigetstr@plt+0x164b0>
  402fa4:	csel	x0, x0, x2, ne  // ne = any
  402fa8:	ldr	x1, [x1, #600]
  402fac:	bl	401750 <fputs@plt>
  402fb0:	ldrb	w0, [sp, #1050]
  402fb4:	tbz	w0, #3, 402ff4 <tigetstr@plt+0x14a4>
  402fb8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402fbc:	add	x0, sp, #0x158
  402fc0:	add	x1, x1, #0x5d8
  402fc4:	bl	403aa0 <tigetstr@plt+0x1f50>
  402fc8:	cbz	w0, 402ff4 <tigetstr@plt+0x14a4>
  402fcc:	ldrsb	w1, [sp, #1046]
  402fd0:	adrp	x2, 405000 <tigetstr@plt+0x34b0>
  402fd4:	add	x2, x2, #0xa98
  402fd8:	adrp	x0, 405000 <tigetstr@plt+0x34b0>
  402fdc:	cmp	w1, #0x0
  402fe0:	adrp	x1, 418000 <tigetstr@plt+0x164b0>
  402fe4:	add	x0, x0, #0xa92
  402fe8:	ldr	x1, [x1, #600]
  402fec:	csel	x0, x0, x2, lt  // lt = tstop
  402ff0:	bl	401750 <fputs@plt>
  402ff4:	ldrsb	w0, [sp, #1050]
  402ff8:	tbz	w0, #31, 403038 <tigetstr@plt+0x14e8>
  402ffc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403000:	add	x0, sp, #0x158
  403004:	add	x1, x1, #0x5e1
  403008:	bl	403aa0 <tigetstr@plt+0x1f50>
  40300c:	cbz	w0, 403038 <tigetstr@plt+0x14e8>
  403010:	ldrb	w1, [sp, #1047]
  403014:	adrp	x2, 405000 <tigetstr@plt+0x34b0>
  403018:	add	x2, x2, #0xaa4
  40301c:	adrp	x0, 405000 <tigetstr@plt+0x34b0>
  403020:	add	x0, x0, #0xa9e
  403024:	tst	x1, #0x1
  403028:	adrp	x1, 418000 <tigetstr@plt+0x164b0>
  40302c:	csel	x0, x0, x2, ne  // ne = any
  403030:	ldr	x1, [x1, #600]
  403034:	bl	401750 <fputs@plt>
  403038:	ldrb	w0, [sp, #1048]
  40303c:	tbz	w0, #3, 403054 <tigetstr@plt+0x1504>
  403040:	ldrb	w0, [sp, #1047]
  403044:	tbz	w0, #4, 403150 <tigetstr@plt+0x1600>
  403048:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40304c:	add	x0, x0, #0x5f1
  403050:	bl	401ab0 <printf@plt>
  403054:	ldrb	w0, [sp, #1048]
  403058:	tbz	w0, #4, 40307c <tigetstr@plt+0x152c>
  40305c:	ldrb	w1, [sp, #1044]
  403060:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  403064:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403068:	add	x2, x2, #0x5f4
  40306c:	and	w1, w1, #0xf
  403070:	add	x0, x0, #0x5fb
  403074:	add	w1, w1, #0x30
  403078:	bl	401ab0 <printf@plt>
  40307c:	ldrb	w0, [sp, #1048]
  403080:	tbz	w0, #5, 4030a4 <tigetstr@plt+0x1554>
  403084:	ldrb	w1, [sp, #1044]
  403088:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  40308c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403090:	add	x2, x2, #0x5f4
  403094:	add	x0, x0, #0x603
  403098:	ubfx	x1, x1, #4, #4
  40309c:	add	w1, w1, #0x30
  4030a0:	bl	401ab0 <printf@plt>
  4030a4:	ldrb	w0, [sp, #1050]
  4030a8:	tbz	w0, #0, 4030d4 <tigetstr@plt+0x1584>
  4030ac:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4030b0:	add	x0, sp, #0x158
  4030b4:	add	x1, x1, #0x60b
  4030b8:	bl	403aa0 <tigetstr@plt+0x1f50>
  4030bc:	cbz	w0, 4030d4 <tigetstr@plt+0x1584>
  4030c0:	ldrb	w1, [sp, #1045]
  4030c4:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4030c8:	add	x0, x0, #0x615
  4030cc:	and	w1, w1, #0xf
  4030d0:	bl	401ab0 <printf@plt>
  4030d4:	ldrb	w0, [sp, #1050]
  4030d8:	tbz	w0, #1, 4030f0 <tigetstr@plt+0x15a0>
  4030dc:	ldrb	w1, [sp, #1045]
  4030e0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4030e4:	add	x0, x0, #0x61d
  4030e8:	ubfx	x1, x1, #4, #4
  4030ec:	bl	401ab0 <printf@plt>
  4030f0:	ldrb	w0, [sp, #1051]
  4030f4:	tbz	w0, #0, 403120 <tigetstr@plt+0x15d0>
  4030f8:	ldrb	w1, [sp, #1047]
  4030fc:	adrp	x2, 405000 <tigetstr@plt+0x34b0>
  403100:	add	x2, x2, #0xab0
  403104:	adrp	x0, 405000 <tigetstr@plt+0x34b0>
  403108:	add	x0, x0, #0xaaa
  40310c:	tst	x1, #0x2
  403110:	adrp	x1, 418000 <tigetstr@plt+0x164b0>
  403114:	csel	x0, x0, x2, ne  // ne = any
  403118:	ldr	x1, [x1, #600]
  40311c:	bl	401750 <fputs@plt>
  403120:	ldrb	w0, [sp, #1048]
  403124:	tbz	w0, #6, 403180 <tigetstr@plt+0x1630>
  403128:	ldrb	w0, [sp, #1046]
  40312c:	tbz	w0, #2, 403164 <tigetstr@plt+0x1614>
  403130:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403134:	add	x0, x0, #0x625
  403138:	bl	403c28 <tigetstr@plt+0x20d8>
  40313c:	bl	4017b0 <putp@plt>
  403140:	b	403180 <tigetstr@plt+0x1630>
  403144:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403148:	add	x0, x0, #0x5d2
  40314c:	b	402f78 <tigetstr@plt+0x1428>
  403150:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403154:	add	x0, x0, #0x5f6
  403158:	bl	403c28 <tigetstr@plt+0x20d8>
  40315c:	bl	4017b0 <putp@plt>
  403160:	b	403054 <tigetstr@plt+0x1504>
  403164:	ldrb	w0, [sp, #1047]
  403168:	tbz	w0, #4, 4031a4 <tigetstr@plt+0x1654>
  40316c:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  403170:	ldr	x1, [x0, #600]
  403174:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403178:	add	x0, x0, #0x62a
  40317c:	bl	401750 <fputs@plt>
  403180:	ldrb	w0, [sp, #1050]
  403184:	tbz	w0, #2, 4031cc <tigetstr@plt+0x167c>
  403188:	ldrb	w0, [sp, #1046]
  40318c:	tbz	w0, #3, 4031b0 <tigetstr@plt+0x1660>
  403190:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403194:	add	x0, x0, #0x630
  403198:	bl	403c28 <tigetstr@plt+0x20d8>
  40319c:	bl	4017b0 <putp@plt>
  4031a0:	b	4031cc <tigetstr@plt+0x167c>
  4031a4:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4031a8:	add	x0, x0, #0x5f6
  4031ac:	b	403138 <tigetstr@plt+0x15e8>
  4031b0:	ldrb	w0, [sp, #1047]
  4031b4:	tbz	w0, #4, 4031f0 <tigetstr@plt+0x16a0>
  4031b8:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  4031bc:	ldr	x1, [x0, #600]
  4031c0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4031c4:	add	x0, x0, #0x62a
  4031c8:	bl	401750 <fputs@plt>
  4031cc:	ldrsb	w0, [sp, #1048]
  4031d0:	tbz	w0, #31, 403218 <tigetstr@plt+0x16c8>
  4031d4:	ldrb	w0, [sp, #1046]
  4031d8:	tbz	w0, #4, 4031fc <tigetstr@plt+0x16ac>
  4031dc:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4031e0:	add	x0, x0, #0x634
  4031e4:	bl	403c28 <tigetstr@plt+0x20d8>
  4031e8:	bl	4017b0 <putp@plt>
  4031ec:	b	403218 <tigetstr@plt+0x16c8>
  4031f0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4031f4:	add	x0, x0, #0x5f6
  4031f8:	b	403198 <tigetstr@plt+0x1648>
  4031fc:	ldrb	w0, [sp, #1047]
  403200:	tbz	w0, #4, 40323c <tigetstr@plt+0x16ec>
  403204:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  403208:	ldr	x1, [x0, #600]
  40320c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403210:	add	x0, x0, #0x63a
  403214:	bl	401750 <fputs@plt>
  403218:	ldrb	w0, [sp, #1049]
  40321c:	tbz	w0, #0, 403264 <tigetstr@plt+0x1714>
  403220:	ldrb	w0, [sp, #1046]
  403224:	tbz	w0, #5, 403248 <tigetstr@plt+0x16f8>
  403228:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40322c:	add	x0, x0, #0x640
  403230:	bl	403c28 <tigetstr@plt+0x20d8>
  403234:	bl	4017b0 <putp@plt>
  403238:	b	403264 <tigetstr@plt+0x1714>
  40323c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403240:	add	x0, x0, #0x5f6
  403244:	b	4031e4 <tigetstr@plt+0x1694>
  403248:	ldrb	w0, [sp, #1047]
  40324c:	tbz	w0, #4, 403324 <tigetstr@plt+0x17d4>
  403250:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  403254:	ldr	x1, [x0, #600]
  403258:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40325c:	add	x0, x0, #0x644
  403260:	bl	401750 <fputs@plt>
  403264:	ldrb	w0, [sp, #1049]
  403268:	tbz	w0, #1, 403290 <tigetstr@plt+0x1740>
  40326c:	ldrb	w2, [sp, #1046]
  403270:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403274:	add	x1, x1, #0xabb
  403278:	adrp	x0, 405000 <tigetstr@plt+0x34b0>
  40327c:	add	x0, x0, #0xab6
  403280:	tst	x2, #0x40
  403284:	csel	x0, x0, x1, ne  // ne = any
  403288:	bl	403c28 <tigetstr@plt+0x20d8>
  40328c:	bl	4017b0 <putp@plt>
  403290:	ldrb	w0, [sp, #1049]
  403294:	tbz	w0, #2, 4032c0 <tigetstr@plt+0x1770>
  403298:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40329c:	add	x0, sp, #0x158
  4032a0:	add	x1, x1, #0x64a
  4032a4:	bl	403aa0 <tigetstr@plt+0x1f50>
  4032a8:	cbz	w0, 4032c0 <tigetstr@plt+0x1770>
  4032ac:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  4032b0:	ldr	x1, [x0, #600]
  4032b4:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4032b8:	add	x0, x0, #0x652
  4032bc:	bl	401750 <fputs@plt>
  4032c0:	ldrb	w0, [sp, #1049]
  4032c4:	tbz	w0, #3, 4032ec <tigetstr@plt+0x179c>
  4032c8:	ldrb	w2, [sp, #1047]
  4032cc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4032d0:	add	x1, x1, #0x593
  4032d4:	adrp	x0, 405000 <tigetstr@plt+0x34b0>
  4032d8:	add	x0, x0, #0xac0
  4032dc:	tst	x2, #0x8
  4032e0:	csel	x0, x0, x1, ne  // ne = any
  4032e4:	bl	403c28 <tigetstr@plt+0x20d8>
  4032e8:	bl	4017b0 <putp@plt>
  4032ec:	ldrb	w0, [sp, #1050]
  4032f0:	tbz	w0, #4, 4033bc <tigetstr@plt+0x186c>
  4032f4:	ldr	w0, [sp, #400]
  4032f8:	cmn	w0, #0x1
  4032fc:	b.eq	403330 <tigetstr@plt+0x17e0>  // b.none
  403300:	adrp	x21, 406000 <tigetstr@plt+0x44b0>
  403304:	add	x19, sp, #0x158
  403308:	add	x21, x21, #0x671
  40330c:	ldr	w1, [x19, #56]
  403310:	add	x19, x19, #0x4
  403314:	cmp	w1, #0x0
  403318:	b.gt	403430 <tigetstr@plt+0x18e0>
  40331c:	mov	w0, #0xd                   	// #13
  403320:	b	4033b8 <tigetstr@plt+0x1868>
  403324:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403328:	add	x0, x0, #0x5f6
  40332c:	b	403230 <tigetstr@plt+0x16e0>
  403330:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403334:	add	x0, x0, #0x657
  403338:	bl	401af0 <tigetnum@plt>
  40333c:	mov	w19, w0
  403340:	cmp	w0, #0x0
  403344:	b.le	4033bc <tigetstr@plt+0x186c>
  403348:	adrp	x22, 406000 <tigetstr@plt+0x44b0>
  40334c:	sub	w23, w19, #0x2
  403350:	add	x22, x22, #0x667
  403354:	mov	w21, #0xa                   	// #10
  403358:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40335c:	add	x0, x0, #0x65c
  403360:	bl	401ab0 <printf@plt>
  403364:	cmp	w21, w23
  403368:	b.lt	40340c <tigetstr@plt+0x18bc>  // b.tstop
  40336c:	mov	w21, #0x1                   	// #1
  403370:	mov	w22, #0xa                   	// #10
  403374:	mov	w0, #0xa                   	// #10
  403378:	bl	401ae0 <putchar@plt>
  40337c:	udiv	w0, w21, w22
  403380:	msub	w0, w0, w22, w21
  403384:	add	w21, w21, #0x1
  403388:	add	w0, w0, #0x30
  40338c:	bl	401ae0 <putchar@plt>
  403390:	cmp	w19, w21
  403394:	b.ge	40337c <tigetstr@plt+0x182c>  // b.tcont
  403398:	adrp	x22, 406000 <tigetstr@plt+0x44b0>
  40339c:	add	x22, x22, #0x66d
  4033a0:	mov	w21, #0x1                   	// #1
  4033a4:	mov	w0, #0xa                   	// #10
  4033a8:	bl	401ae0 <putchar@plt>
  4033ac:	cmp	w19, w21
  4033b0:	b.ne	403420 <tigetstr@plt+0x18d0>  // b.any
  4033b4:	mov	w0, #0xa                   	// #10
  4033b8:	bl	401ae0 <putchar@plt>
  4033bc:	ldrb	w0, [sp, #1050]
  4033c0:	tbz	w0, #5, 403458 <tigetstr@plt+0x1908>
  4033c4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4033c8:	add	x0, sp, #0x158
  4033cc:	add	x1, x1, #0x679
  4033d0:	bl	403aa0 <tigetstr@plt+0x1f50>
  4033d4:	cbz	w0, 403458 <tigetstr@plt+0x1908>
  4033d8:	ldr	w0, [sp, #400]
  4033dc:	cmn	w0, #0x1
  4033e0:	b.eq	40343c <tigetstr@plt+0x18ec>  // b.none
  4033e4:	adrp	x21, 406000 <tigetstr@plt+0x44b0>
  4033e8:	add	x19, sp, #0x158
  4033ec:	add	x21, x21, #0x688
  4033f0:	ldr	w1, [x19, #56]
  4033f4:	add	x19, x19, #0x4
  4033f8:	cmp	w1, #0x0
  4033fc:	b.le	403450 <tigetstr@plt+0x1900>
  403400:	mov	x0, x21
  403404:	bl	401ab0 <printf@plt>
  403408:	b	4033f0 <tigetstr@plt+0x18a0>
  40340c:	mov	w1, w21
  403410:	mov	x0, x22
  403414:	add	w21, w21, #0xa
  403418:	bl	401ab0 <printf@plt>
  40341c:	b	403364 <tigetstr@plt+0x1814>
  403420:	mov	x0, x22
  403424:	add	w21, w21, #0x1
  403428:	bl	401ab0 <printf@plt>
  40342c:	b	4033ac <tigetstr@plt+0x185c>
  403430:	mov	x0, x21
  403434:	bl	401ab0 <printf@plt>
  403438:	b	40330c <tigetstr@plt+0x17bc>
  40343c:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  403440:	ldr	x1, [x0, #600]
  403444:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403448:	add	x0, x0, #0x683
  40344c:	bl	401750 <fputs@plt>
  403450:	mov	w0, #0xd                   	// #13
  403454:	bl	401ae0 <putchar@plt>
  403458:	ldrb	w0, [sp, #1050]
  40345c:	tbz	w0, #6, 4034a8 <tigetstr@plt+0x1958>
  403460:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403464:	add	x0, sp, #0x158
  403468:	add	x1, x1, #0x691
  40346c:	bl	403aa0 <tigetstr@plt+0x1f50>
  403470:	cbz	w0, 4034a8 <tigetstr@plt+0x1958>
  403474:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  403478:	adrp	x21, 406000 <tigetstr@plt+0x44b0>
  40347c:	add	x21, x21, #0x6a1
  403480:	ldr	x1, [x0, #600]
  403484:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403488:	add	x0, x0, #0x69b
  40348c:	bl	401750 <fputs@plt>
  403490:	ldr	w19, [sp, #396]
  403494:	add	w19, w19, #0x1
  403498:	cmp	w19, #0xa0
  40349c:	b.le	4034dc <tigetstr@plt+0x198c>
  4034a0:	mov	w0, #0xd                   	// #13
  4034a4:	bl	401ae0 <putchar@plt>
  4034a8:	ldrb	w0, [sp, #1049]
  4034ac:	tbz	w0, #4, 403544 <tigetstr@plt+0x19f4>
  4034b0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4034b4:	add	x0, sp, #0x158
  4034b8:	add	x1, x1, #0x6a9
  4034bc:	bl	403aa0 <tigetstr@plt+0x1f50>
  4034c0:	cbz	w0, 403544 <tigetstr@plt+0x19f4>
  4034c4:	ldr	w1, [sp, #352]
  4034c8:	tbnz	w1, #31, 4034f4 <tigetstr@plt+0x19a4>
  4034cc:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4034d0:	add	x0, x0, #0x6b1
  4034d4:	bl	401ab0 <printf@plt>
  4034d8:	b	403544 <tigetstr@plt+0x19f4>
  4034dc:	ldr	w1, [sp, #396]
  4034e0:	mov	x0, x21
  4034e4:	bl	401ab0 <printf@plt>
  4034e8:	ldr	w0, [sp, #396]
  4034ec:	add	w19, w19, w0
  4034f0:	b	403498 <tigetstr@plt+0x1948>
  4034f4:	cmn	w1, #0x2
  4034f8:	b.eq	4035f8 <tigetstr@plt+0x1aa8>  // b.none
  4034fc:	cmn	w1, #0x1
  403500:	b.eq	403510 <tigetstr@plt+0x19c0>  // b.none
  403504:	cmn	w1, #0x3
  403508:	b.eq	403624 <tigetstr@plt+0x1ad4>  // b.none
  40350c:	bl	401930 <abort@plt>
  403510:	mov	w0, #0xe                   	// #14
  403514:	add	x2, sp, #0xd8
  403518:	mov	x1, #0x541c                	// #21532
  40351c:	strb	w0, [sp, #216]
  403520:	mov	w0, #0x0                   	// #0
  403524:	bl	401b20 <ioctl@plt>
  403528:	cbz	w0, 403544 <tigetstr@plt+0x19f4>
  40352c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403530:	add	x1, x1, #0x6b9
  403534:	mov	w2, #0x5                   	// #5
  403538:	mov	x0, #0x0                   	// #0
  40353c:	bl	401a70 <dcgettext@plt>
  403540:	bl	401960 <warn@plt>
  403544:	ldrb	w0, [sp, #1051]
  403548:	tbz	w0, #3, 403588 <tigetstr@plt+0x1a38>
  40354c:	mov	w0, #0xa                   	// #10
  403550:	strb	w0, [sp, #216]
  403554:	ldr	w0, [sp, #388]
  403558:	mov	x2, x20
  40355c:	mov	x1, #0x541c                	// #21532
  403560:	strb	w0, [sp, #217]
  403564:	mov	w0, #0x0                   	// #0
  403568:	bl	401b20 <ioctl@plt>
  40356c:	cbz	w0, 403588 <tigetstr@plt+0x1a38>
  403570:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403574:	add	x1, x1, #0x6fd
  403578:	mov	w2, #0x5                   	// #5
  40357c:	mov	x0, #0x0                   	// #0
  403580:	bl	401a70 <dcgettext@plt>
  403584:	bl	401960 <warn@plt>
  403588:	ldrb	w0, [sp, #1051]
  40358c:	tbz	w0, #4, 4035a0 <tigetstr@plt+0x1a50>
  403590:	ldr	w1, [sp, #392]
  403594:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403598:	add	x0, x0, #0x71b
  40359c:	bl	401ab0 <printf@plt>
  4035a0:	ldrb	w0, [sp, #1049]
  4035a4:	mov	w1, #0xa0                  	// #160
  4035a8:	tst	w1, w0
  4035ac:	b.eq	403848 <tigetstr@plt+0x1cf8>  // b.none
  4035b0:	ldr	w2, [sp, #364]
  4035b4:	cbz	w2, 403660 <tigetstr@plt+0x1b10>
  4035b8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4035bc:	add	x0, sp, #0x178
  4035c0:	add	x1, x1, #0x724
  4035c4:	bl	403c48 <tigetstr@plt+0x20f8>
  4035c8:	ldr	x0, [sp, #376]
  4035cc:	mov	w1, #0x0                   	// #0
  4035d0:	bl	401880 <open@plt>
  4035d4:	mov	w21, w0
  4035d8:	tbz	w0, #31, 403674 <tigetstr@plt+0x1b24>
  4035dc:	mov	w2, #0x5                   	// #5
  4035e0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4035e4:	mov	x0, #0x0                   	// #0
  4035e8:	add	x1, x1, #0x73a
  4035ec:	bl	401a70 <dcgettext@plt>
  4035f0:	ldr	x2, [sp, #376]
  4035f4:	b	4036c8 <tigetstr@plt+0x1b78>
  4035f8:	mov	w0, #0x4                   	// #4
  4035fc:	add	x2, sp, #0xd8
  403600:	mov	x1, #0x541c                	// #21532
  403604:	strb	w0, [sp, #216]
  403608:	mov	w0, #0x0                   	// #0
  40360c:	bl	401b20 <ioctl@plt>
  403610:	cbz	w0, 403544 <tigetstr@plt+0x19f4>
  403614:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403618:	mov	w2, #0x5                   	// #5
  40361c:	add	x1, x1, #0x6cc
  403620:	b	403538 <tigetstr@plt+0x19e8>
  403624:	mov	w0, #0xf                   	// #15
  403628:	mov	x1, #0x541c                	// #21532
  40362c:	add	x2, sp, #0xd8
  403630:	strb	w0, [sp, #216]
  403634:	mov	w0, #0x0                   	// #0
  403638:	bl	401b20 <ioctl@plt>
  40363c:	mov	w1, w0
  403640:	tbz	w0, #31, 403654 <tigetstr@plt+0x1b04>
  403644:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403648:	mov	w2, #0x5                   	// #5
  40364c:	add	x1, x1, #0x6e1
  403650:	b	403538 <tigetstr@plt+0x19e8>
  403654:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403658:	add	x0, x0, #0x6f9
  40365c:	b	4034d4 <tigetstr@plt+0x1984>
  403660:	add	x0, sp, #0x178
  403664:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403668:	add	x1, x1, #0x730
  40366c:	bl	403c48 <tigetstr@plt+0x20f8>
  403670:	b	4035c8 <tigetstr@plt+0x1a78>
  403674:	ldr	x0, [sp, #368]
  403678:	cbnz	x0, 403688 <tigetstr@plt+0x1b38>
  40367c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403680:	add	x0, x0, #0x749
  403684:	str	x0, [sp, #368]
  403688:	ldrb	w2, [sp, #1049]
  40368c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403690:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403694:	add	x0, x0, #0x738
  403698:	add	x1, x1, #0x879
  40369c:	tst	x2, #0x20
  4036a0:	csel	x1, x1, x0, ne  // ne = any
  4036a4:	ldr	x0, [sp, #368]
  4036a8:	bl	401860 <fopen@plt>
  4036ac:	mov	x19, x0
  4036b0:	cbnz	x0, 4036d4 <tigetstr@plt+0x1b84>
  4036b4:	mov	w2, #0x5                   	// #5
  4036b8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4036bc:	add	x1, x1, #0x755
  4036c0:	bl	401a70 <dcgettext@plt>
  4036c4:	ldr	x2, [sp, #368]
  4036c8:	mov	x1, x0
  4036cc:	mov	w0, #0xffffffff            	// #-1
  4036d0:	bl	401b10 <err@plt>
  4036d4:	add	x1, sp, #0xd8
  4036d8:	mov	w0, w21
  4036dc:	mov	x2, #0x4                   	// #4
  4036e0:	bl	401a30 <read@plt>
  4036e4:	cmp	x0, #0x4
  4036e8:	b.ne	4035dc <tigetstr@plt+0x1a8c>  // b.any
  4036ec:	ldrb	w23, [sp, #216]
  4036f0:	ldrb	w24, [sp, #217]
  4036f4:	mul	w20, w24, w23
  4036f8:	cbz	w20, 4035dc <tigetstr@plt+0x1a8c>
  4036fc:	ubfiz	x25, x20, #1, #16
  403700:	mov	x0, x25
  403704:	bl	403cd0 <tigetstr@plt+0x2180>
  403708:	mov	x22, x0
  40370c:	add	w0, w23, w20
  403710:	and	x0, x0, #0x1ffff
  403714:	bl	403cd0 <tigetstr@plt+0x2180>
  403718:	mov	x2, x25
  40371c:	mov	x20, x0
  403720:	mov	x1, x22
  403724:	mov	w0, w21
  403728:	bl	401a30 <read@plt>
  40372c:	tbnz	x0, #63, 4035dc <tigetstr@plt+0x1a8c>
  403730:	cmp	x25, x0
  403734:	b.ne	4035dc <tigetstr@plt+0x1a8c>  // b.any
  403738:	and	x4, x24, #0xff
  40373c:	mov	x2, x20
  403740:	ubfiz	x24, x24, #1, #8
  403744:	mov	x3, x22
  403748:	and	x23, x23, #0xff
  40374c:	mov	x1, #0x0                   	// #0
  403750:	mov	w5, #0xa                   	// #10
  403754:	cmp	x1, x23
  403758:	b.cc	403824 <tigetstr@plt+0x1cd4>  // b.lo, b.ul, b.last
  40375c:	sub	x2, x2, x20
  403760:	mov	x3, x19
  403764:	mov	x1, #0x1                   	// #1
  403768:	mov	x0, x20
  40376c:	bl	4019f0 <fwrite@plt>
  403770:	mov	w0, w21
  403774:	bl	4018f0 <close@plt>
  403778:	mov	x0, x22
  40377c:	bl	401990 <free@plt>
  403780:	mov	x0, x20
  403784:	bl	401990 <free@plt>
  403788:	ldr	x0, [sp, #376]
  40378c:	bl	401990 <free@plt>
  403790:	mov	x0, x19
  403794:	bl	4017f0 <__fpending@plt>
  403798:	mov	x20, x0
  40379c:	mov	x0, x19
  4037a0:	bl	401b40 <ferror@plt>
  4037a4:	mov	w21, w0
  4037a8:	mov	x0, x19
  4037ac:	bl	401850 <fclose@plt>
  4037b0:	cbnz	w21, 40382c <tigetstr@plt+0x1cdc>
  4037b4:	cbz	w0, 403848 <tigetstr@plt+0x1cf8>
  4037b8:	cbnz	x20, 4037cc <tigetstr@plt+0x1c7c>
  4037bc:	bl	401ac0 <__errno_location@plt>
  4037c0:	ldr	w0, [x0]
  4037c4:	cmp	w0, #0x9
  4037c8:	b.eq	403848 <tigetstr@plt+0x1cf8>  // b.none
  4037cc:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4037d0:	mov	w2, #0x5                   	// #5
  4037d4:	add	x1, x1, #0x9b8
  4037d8:	b	402c1c <tigetstr@plt+0x10cc>
  4037dc:	lsl	x6, x0, #1
  4037e0:	ldrb	w6, [x3, x6]
  4037e4:	strb	w6, [x2, x0]
  4037e8:	add	x0, x0, #0x1
  4037ec:	cmp	x0, x4
  4037f0:	b.cc	4037dc <tigetstr@plt+0x1c8c>  // b.lo, b.ul, b.last
  4037f4:	add	x3, x3, x24
  4037f8:	add	x0, x2, x4
  4037fc:	mov	x7, x2
  403800:	mov	x2, x0
  403804:	cmp	x7, x0
  403808:	b.eq	403818 <tigetstr@plt+0x1cc8>  // b.none
  40380c:	ldrsb	w6, [x0, #-1]!
  403810:	cmp	w6, #0x20
  403814:	b.eq	403800 <tigetstr@plt+0x1cb0>  // b.none
  403818:	add	x1, x1, #0x1
  40381c:	strb	w5, [x2], #1
  403820:	b	403754 <tigetstr@plt+0x1c04>
  403824:	mov	x0, #0x0                   	// #0
  403828:	b	4037ec <tigetstr@plt+0x1c9c>
  40382c:	cbnz	w0, 4037cc <tigetstr@plt+0x1c7c>
  403830:	bl	401ac0 <__errno_location@plt>
  403834:	ldr	w1, [x0]
  403838:	cmp	w1, #0x20
  40383c:	b.eq	4037cc <tigetstr@plt+0x1c7c>  // b.none
  403840:	str	wzr, [x0]
  403844:	b	4037cc <tigetstr@plt+0x1c7c>
  403848:	ldrb	w0, [sp, #1051]
  40384c:	tbz	w0, #1, 403898 <tigetstr@plt+0x1d48>
  403850:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403854:	add	x0, sp, #0x158
  403858:	add	x1, x1, #0x779
  40385c:	bl	403aa0 <tigetstr@plt+0x1f50>
  403860:	cbz	w0, 403898 <tigetstr@plt+0x1d48>
  403864:	ldrb	w0, [sp, #1047]
  403868:	mov	w2, #0x0                   	// #0
  40386c:	mov	x1, #0x0                   	// #0
  403870:	tbz	w0, #2, 40395c <tigetstr@plt+0x1e0c>
  403874:	mov	w0, #0x7                   	// #7
  403878:	bl	401840 <klogctl@plt>
  40387c:	cbz	w0, 403898 <tigetstr@plt+0x1d48>
  403880:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403884:	add	x1, x1, #0x77f
  403888:	mov	w2, #0x5                   	// #5
  40388c:	mov	x0, #0x0                   	// #0
  403890:	bl	401a70 <dcgettext@plt>
  403894:	bl	401960 <warn@plt>
  403898:	ldr	w0, [sp, #384]
  40389c:	cbz	w0, 4038e0 <tigetstr@plt+0x1d90>
  4038a0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4038a4:	add	x0, sp, #0x158
  4038a8:	add	x1, x1, #0x78d
  4038ac:	bl	403aa0 <tigetstr@plt+0x1f50>
  4038b0:	cbz	w0, 4038e0 <tigetstr@plt+0x1d90>
  4038b4:	ldr	w2, [sp, #384]
  4038b8:	mov	x1, #0x0                   	// #0
  4038bc:	mov	w0, #0x8                   	// #8
  4038c0:	bl	401840 <klogctl@plt>
  4038c4:	cbz	w0, 4038e0 <tigetstr@plt+0x1d90>
  4038c8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4038cc:	add	x1, x1, #0x77f
  4038d0:	mov	w2, #0x5                   	// #5
  4038d4:	mov	x0, #0x0                   	// #0
  4038d8:	bl	401a70 <dcgettext@plt>
  4038dc:	bl	401960 <warn@plt>
  4038e0:	ldrb	w0, [sp, #1051]
  4038e4:	tbz	w0, #5, 40390c <tigetstr@plt+0x1dbc>
  4038e8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4038ec:	add	x0, sp, #0x158
  4038f0:	add	x1, x1, #0x798
  4038f4:	bl	403aa0 <tigetstr@plt+0x1f50>
  4038f8:	cbz	w0, 40390c <tigetstr@plt+0x1dbc>
  4038fc:	ldr	w1, [sp, #356]
  403900:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403904:	add	x0, x0, #0x7a2
  403908:	bl	401ab0 <printf@plt>
  40390c:	ldrb	w0, [sp, #1051]
  403910:	tbz	w0, #6, 403938 <tigetstr@plt+0x1de8>
  403914:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403918:	add	x0, sp, #0x158
  40391c:	add	x1, x1, #0x7ab
  403920:	bl	403aa0 <tigetstr@plt+0x1f50>
  403924:	cbz	w0, 403938 <tigetstr@plt+0x1de8>
  403928:	ldr	w1, [sp, #360]
  40392c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403930:	add	x0, x0, #0x7b3
  403934:	bl	401ab0 <printf@plt>
  403938:	mov	w0, #0x0                   	// #0
  40393c:	ldp	x29, x30, [sp]
  403940:	ldp	x19, x20, [sp, #16]
  403944:	ldp	x21, x22, [sp, #32]
  403948:	ldp	x23, x24, [sp, #48]
  40394c:	ldp	x25, x26, [sp, #64]
  403950:	ldr	x27, [sp, #80]
  403954:	add	sp, sp, #0x420
  403958:	ret
  40395c:	mov	w0, #0x6                   	// #6
  403960:	b	403878 <tigetstr@plt+0x1d28>
  403964:	ldr	x0, [x19, #576]
  403968:	mov	x1, x23
  40396c:	bl	401b00 <fprintf@plt>
  403970:	b	401d60 <tigetstr@plt+0x210>
  403974:	mov	x29, #0x0                   	// #0
  403978:	mov	x30, #0x0                   	// #0
  40397c:	mov	x5, x0
  403980:	ldr	x1, [sp]
  403984:	add	x2, sp, #0x8
  403988:	mov	x6, sp
  40398c:	movz	x0, #0x0, lsl #48
  403990:	movk	x0, #0x0, lsl #32
  403994:	movk	x0, #0x40, lsl #16
  403998:	movk	x0, #0x1b60
  40399c:	movz	x3, #0x0, lsl #48
  4039a0:	movk	x3, #0x0, lsl #32
  4039a4:	movk	x3, #0x40, lsl #16
  4039a8:	movk	x3, #0x58d8
  4039ac:	movz	x4, #0x0, lsl #48
  4039b0:	movk	x4, #0x0, lsl #32
  4039b4:	movk	x4, #0x40, lsl #16
  4039b8:	movk	x4, #0x5958
  4039bc:	bl	4018b0 <__libc_start_main@plt>
  4039c0:	bl	401930 <abort@plt>
  4039c4:	adrp	x0, 417000 <tigetstr@plt+0x154b0>
  4039c8:	ldr	x0, [x0, #4064]
  4039cc:	cbz	x0, 4039d4 <tigetstr@plt+0x1e84>
  4039d0:	b	401900 <__gmon_start__@plt>
  4039d4:	ret
  4039d8:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  4039dc:	add	x1, x0, #0x240
  4039e0:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  4039e4:	add	x0, x0, #0x240
  4039e8:	cmp	x1, x0
  4039ec:	b.eq	403a18 <tigetstr@plt+0x1ec8>  // b.none
  4039f0:	sub	sp, sp, #0x10
  4039f4:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4039f8:	ldr	x1, [x1, #2440]
  4039fc:	str	x1, [sp, #8]
  403a00:	cbz	x1, 403a10 <tigetstr@plt+0x1ec0>
  403a04:	mov	x16, x1
  403a08:	add	sp, sp, #0x10
  403a0c:	br	x16
  403a10:	add	sp, sp, #0x10
  403a14:	ret
  403a18:	ret
  403a1c:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  403a20:	add	x1, x0, #0x240
  403a24:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  403a28:	add	x0, x0, #0x240
  403a2c:	sub	x1, x1, x0
  403a30:	mov	x2, #0x2                   	// #2
  403a34:	asr	x1, x1, #3
  403a38:	sdiv	x1, x1, x2
  403a3c:	cbz	x1, 403a68 <tigetstr@plt+0x1f18>
  403a40:	sub	sp, sp, #0x10
  403a44:	adrp	x2, 405000 <tigetstr@plt+0x34b0>
  403a48:	ldr	x2, [x2, #2448]
  403a4c:	str	x2, [sp, #8]
  403a50:	cbz	x2, 403a60 <tigetstr@plt+0x1f10>
  403a54:	mov	x16, x2
  403a58:	add	sp, sp, #0x10
  403a5c:	br	x16
  403a60:	add	sp, sp, #0x10
  403a64:	ret
  403a68:	ret
  403a6c:	stp	x29, x30, [sp, #-32]!
  403a70:	mov	x29, sp
  403a74:	str	x19, [sp, #16]
  403a78:	adrp	x19, 418000 <tigetstr@plt+0x164b0>
  403a7c:	ldrb	w0, [x19, #616]
  403a80:	cbnz	w0, 403a90 <tigetstr@plt+0x1f40>
  403a84:	bl	4039d8 <tigetstr@plt+0x1e88>
  403a88:	mov	w0, #0x1                   	// #1
  403a8c:	strb	w0, [x19, #616]
  403a90:	ldr	x19, [sp, #16]
  403a94:	ldp	x29, x30, [sp], #32
  403a98:	ret
  403a9c:	b	403a1c <tigetstr@plt+0x1ecc>
  403aa0:	stp	x29, x30, [sp, #-32]!
  403aa4:	mov	x29, sp
  403aa8:	stp	x19, x20, [sp, #16]
  403aac:	mov	x19, x0
  403ab0:	ldrb	w0, [x0, #703]
  403ab4:	tbnz	w0, #4, 403adc <tigetstr@plt+0x1f8c>
  403ab8:	mov	x20, x1
  403abc:	mov	w2, #0x5                   	// #5
  403ac0:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403ac4:	mov	x0, #0x0                   	// #0
  403ac8:	add	x1, x1, #0x998
  403acc:	bl	401a70 <dcgettext@plt>
  403ad0:	ldr	x1, [x19]
  403ad4:	mov	x2, x20
  403ad8:	bl	401a20 <warnx@plt>
  403adc:	ldrb	w0, [x19, #703]
  403ae0:	ldp	x19, x20, [sp, #16]
  403ae4:	ubfx	x0, x0, #4, #1
  403ae8:	ldp	x29, x30, [sp], #32
  403aec:	ret
  403af0:	stp	x29, x30, [sp, #-32]!
  403af4:	mov	x29, sp
  403af8:	stp	x19, x20, [sp, #16]
  403afc:	mov	x19, x0
  403b00:	bl	401ac0 <__errno_location@plt>
  403b04:	str	wzr, [x0]
  403b08:	mov	x20, x0
  403b0c:	mov	x0, x19
  403b10:	bl	401b40 <ferror@plt>
  403b14:	cbz	w0, 403b30 <tigetstr@plt+0x1fe0>
  403b18:	ldr	w0, [x20]
  403b1c:	cmp	w0, #0x9
  403b20:	csetm	w0, ne  // ne = any
  403b24:	ldp	x19, x20, [sp, #16]
  403b28:	ldp	x29, x30, [sp], #32
  403b2c:	ret
  403b30:	mov	x0, x19
  403b34:	bl	401a10 <fflush@plt>
  403b38:	cbnz	w0, 403b18 <tigetstr@plt+0x1fc8>
  403b3c:	mov	x0, x19
  403b40:	bl	401830 <fileno@plt>
  403b44:	tbnz	w0, #31, 403b18 <tigetstr@plt+0x1fc8>
  403b48:	bl	401770 <dup@plt>
  403b4c:	tbnz	w0, #31, 403b18 <tigetstr@plt+0x1fc8>
  403b50:	bl	4018f0 <close@plt>
  403b54:	cbz	w0, 403b24 <tigetstr@plt+0x1fd4>
  403b58:	b	403b18 <tigetstr@plt+0x1fc8>
  403b5c:	stp	x29, x30, [sp, #-16]!
  403b60:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  403b64:	mov	x29, sp
  403b68:	ldr	x0, [x0, #600]
  403b6c:	bl	403af0 <tigetstr@plt+0x1fa0>
  403b70:	cbz	w0, 403bb8 <tigetstr@plt+0x2068>
  403b74:	bl	401ac0 <__errno_location@plt>
  403b78:	ldr	w0, [x0]
  403b7c:	cmp	w0, #0x20
  403b80:	b.eq	403bb8 <tigetstr@plt+0x2068>  // b.none
  403b84:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403b88:	mov	w2, #0x5                   	// #5
  403b8c:	add	x1, x1, #0x9b8
  403b90:	cbz	w0, 403ba8 <tigetstr@plt+0x2058>
  403b94:	mov	x0, #0x0                   	// #0
  403b98:	bl	401a70 <dcgettext@plt>
  403b9c:	bl	401960 <warn@plt>
  403ba0:	mov	w0, #0x1                   	// #1
  403ba4:	bl	401720 <_exit@plt>
  403ba8:	mov	x0, #0x0                   	// #0
  403bac:	bl	401a70 <dcgettext@plt>
  403bb0:	bl	401a20 <warnx@plt>
  403bb4:	b	403ba0 <tigetstr@plt+0x2050>
  403bb8:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  403bbc:	ldr	x0, [x0, #576]
  403bc0:	bl	403af0 <tigetstr@plt+0x1fa0>
  403bc4:	cbnz	w0, 403ba0 <tigetstr@plt+0x2050>
  403bc8:	ldp	x29, x30, [sp], #16
  403bcc:	ret
  403bd0:	stp	x29, x30, [sp, #-48]!
  403bd4:	mov	x29, sp
  403bd8:	stp	x19, x20, [sp, #16]
  403bdc:	mov	x20, x0
  403be0:	mov	x19, #0x0                   	// #0
  403be4:	str	x21, [sp, #32]
  403be8:	adrp	x21, 406000 <tigetstr@plt+0x44b0>
  403bec:	add	x21, x21, #0x8e0
  403bf0:	ldr	x0, [x21, x19, lsl #3]
  403bf4:	mov	x1, x20
  403bf8:	bl	401950 <strcmp@plt>
  403bfc:	cbnz	w0, 403c14 <tigetstr@plt+0x20c4>
  403c00:	mov	w0, w19
  403c04:	ldp	x19, x20, [sp, #16]
  403c08:	ldr	x21, [sp, #32]
  403c0c:	ldp	x29, x30, [sp], #48
  403c10:	ret
  403c14:	add	x19, x19, #0x1
  403c18:	cmp	x19, #0xa
  403c1c:	b.ne	403bf0 <tigetstr@plt+0x20a0>  // b.any
  403c20:	mov	w0, #0xffffffea            	// #-22
  403c24:	b	403c04 <tigetstr@plt+0x20b4>
  403c28:	stp	x29, x30, [sp, #-16]!
  403c2c:	mov	x29, sp
  403c30:	bl	401b50 <tigetstr@plt>
  403c34:	cmn	x0, #0x1
  403c38:	b.ne	403c40 <tigetstr@plt+0x20f0>  // b.any
  403c3c:	mov	x0, #0x0                   	// #0
  403c40:	ldp	x29, x30, [sp], #16
  403c44:	ret
  403c48:	stp	x29, x30, [sp, #-256]!
  403c4c:	mov	x29, sp
  403c50:	stp	x2, x3, [sp, #208]
  403c54:	add	x2, sp, #0x100
  403c58:	stp	x2, x2, [sp, #48]
  403c5c:	add	x2, sp, #0xd0
  403c60:	str	x2, [sp, #64]
  403c64:	mov	w2, #0xffffffd0            	// #-48
  403c68:	str	w2, [sp, #72]
  403c6c:	mov	w2, #0xffffff80            	// #-128
  403c70:	str	w2, [sp, #76]
  403c74:	ldp	x2, x3, [sp, #48]
  403c78:	stp	x2, x3, [sp, #16]
  403c7c:	ldp	x2, x3, [sp, #64]
  403c80:	stp	x2, x3, [sp, #32]
  403c84:	add	x2, sp, #0x10
  403c88:	str	q0, [sp, #80]
  403c8c:	str	q1, [sp, #96]
  403c90:	str	q2, [sp, #112]
  403c94:	str	q3, [sp, #128]
  403c98:	str	q4, [sp, #144]
  403c9c:	str	q5, [sp, #160]
  403ca0:	str	q6, [sp, #176]
  403ca4:	str	q7, [sp, #192]
  403ca8:	stp	x4, x5, [sp, #224]
  403cac:	stp	x6, x7, [sp, #240]
  403cb0:	bl	4019b0 <vasprintf@plt>
  403cb4:	tbz	w0, #31, 403cc8 <tigetstr@plt+0x2178>
  403cb8:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403cbc:	mov	w0, #0x1                   	// #1
  403cc0:	add	x1, x1, #0x9c4
  403cc4:	bl	401b10 <err@plt>
  403cc8:	ldp	x29, x30, [sp], #256
  403ccc:	ret
  403cd0:	stp	x29, x30, [sp, #-32]!
  403cd4:	mov	x29, sp
  403cd8:	str	x19, [sp, #16]
  403cdc:	mov	x19, x0
  403ce0:	bl	401870 <malloc@plt>
  403ce4:	cmp	x0, #0x0
  403ce8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  403cec:	b.eq	403d04 <tigetstr@plt+0x21b4>  // b.none
  403cf0:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403cf4:	mov	x2, x19
  403cf8:	add	x1, x1, #0x9db
  403cfc:	mov	w0, #0x1                   	// #1
  403d00:	bl	401b10 <err@plt>
  403d04:	ldr	x19, [sp, #16]
  403d08:	ldp	x29, x30, [sp], #32
  403d0c:	ret
  403d10:	stp	x29, x30, [sp, #-16]!
  403d14:	mov	w2, #0x5                   	// #5
  403d18:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403d1c:	mov	x29, sp
  403d20:	add	x1, x1, #0x9f5
  403d24:	mov	x0, #0x0                   	// #0
  403d28:	bl	401a70 <dcgettext@plt>
  403d2c:	mov	x1, x0
  403d30:	mov	w0, #0x1                   	// #1
  403d34:	bl	401a90 <errx@plt>
  403d38:	stp	x29, x30, [sp, #-32]!
  403d3c:	mov	x29, sp
  403d40:	str	x19, [sp, #16]
  403d44:	mov	x19, x0
  403d48:	bl	403bd0 <tigetstr@plt+0x2080>
  403d4c:	tbz	w0, #31, 403d70 <tigetstr@plt+0x2220>
  403d50:	mov	w2, #0x5                   	// #5
  403d54:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403d58:	mov	x0, #0x0                   	// #0
  403d5c:	add	x1, x1, #0xa10
  403d60:	bl	401a70 <dcgettext@plt>
  403d64:	mov	x1, x0
  403d68:	mov	x0, x19
  403d6c:	bl	404a28 <tigetstr@plt+0x2ed8>
  403d70:	cmp	w0, #0x9
  403d74:	ccmp	w0, #0x8, #0x4, ls  // ls = plast
  403d78:	b.ne	403da8 <tigetstr@plt+0x2258>  // b.any
  403d7c:	mov	w2, #0x5                   	// #5
  403d80:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403d84:	mov	x0, #0x0                   	// #0
  403d88:	add	x1, x1, #0xa10
  403d8c:	bl	401a70 <dcgettext@plt>
  403d90:	mov	x2, x0
  403d94:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403d98:	mov	x3, x19
  403d9c:	add	x1, x1, #0xa1f
  403da0:	mov	w0, #0x1                   	// #1
  403da4:	bl	401a90 <errx@plt>
  403da8:	ldr	x19, [sp, #16]
  403dac:	ldp	x29, x30, [sp], #32
  403db0:	ret
  403db4:	stp	x29, x30, [sp, #-32]!
  403db8:	mov	w2, w1
  403dbc:	mov	w1, #0x4                   	// #4
  403dc0:	mov	x29, sp
  403dc4:	str	x19, [sp, #16]
  403dc8:	mov	x19, x0
  403dcc:	mov	w0, #0x0                   	// #0
  403dd0:	bl	401a00 <fcntl@plt>
  403dd4:	mov	x2, x19
  403dd8:	mov	w1, #0x0                   	// #0
  403ddc:	ldr	x19, [sp, #16]
  403de0:	mov	w0, #0x0                   	// #0
  403de4:	ldp	x29, x30, [sp], #32
  403de8:	b	401a40 <tcsetattr@plt>
  403dec:	stp	x29, x30, [sp, #-64]!
  403df0:	mov	x29, sp
  403df4:	stp	x19, x20, [sp, #16]
  403df8:	mov	x20, x2
  403dfc:	stp	x21, x22, [sp, #32]
  403e00:	stp	x23, x24, [sp, #48]
  403e04:	mov	x23, x0
  403e08:	cbz	x1, 403e74 <tigetstr@plt+0x2324>
  403e0c:	mov	w2, #0x5                   	// #5
  403e10:	mov	x19, x1
  403e14:	mov	x0, #0x0                   	// #0
  403e18:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403e1c:	add	x1, x1, #0xa10
  403e20:	bl	401a70 <dcgettext@plt>
  403e24:	mov	x1, x0
  403e28:	mov	x0, x19
  403e2c:	mov	x19, #0x1                   	// #1
  403e30:	bl	404a28 <tigetstr@plt+0x2ed8>
  403e34:	str	w0, [x20]
  403e38:	adrp	x21, 418000 <tigetstr@plt+0x164b0>
  403e3c:	adrp	x24, 405000 <tigetstr@plt+0x34b0>
  403e40:	add	x21, x21, #0x250
  403e44:	add	x24, x24, #0xa10
  403e48:	ldrsw	x1, [x21]
  403e4c:	mov	w0, w19
  403e50:	ldr	x22, [x23, x1, lsl #3]
  403e54:	cbnz	x22, 403e7c <tigetstr@plt+0x232c>
  403e58:	mov	w1, #0xffffffff            	// #-1
  403e5c:	str	w1, [x20, w0, sxtw #2]
  403e60:	ldp	x19, x20, [sp, #16]
  403e64:	ldp	x21, x22, [sp, #32]
  403e68:	ldp	x23, x24, [sp, #48]
  403e6c:	ldp	x29, x30, [sp], #64
  403e70:	ret
  403e74:	mov	x19, #0x0                   	// #0
  403e78:	b	403e38 <tigetstr@plt+0x22e8>
  403e7c:	cmp	w19, #0xa0
  403e80:	b.le	403ea4 <tigetstr@plt+0x2354>
  403e84:	mov	w2, #0x5                   	// #5
  403e88:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403e8c:	mov	x0, #0x0                   	// #0
  403e90:	add	x1, x1, #0xa26
  403e94:	bl	401a70 <dcgettext@plt>
  403e98:	mov	x1, x0
  403e9c:	mov	w0, #0x1                   	// #1
  403ea0:	bl	401a90 <errx@plt>
  403ea4:	ldrsb	w1, [x22]
  403ea8:	cmp	w1, #0x2d
  403eac:	b.eq	403e58 <tigetstr@plt+0x2308>  // b.none
  403eb0:	mov	w2, #0x5                   	// #5
  403eb4:	mov	x1, x24
  403eb8:	mov	x0, #0x0                   	// #0
  403ebc:	bl	401a70 <dcgettext@plt>
  403ec0:	mov	x1, x0
  403ec4:	mov	x0, x22
  403ec8:	bl	404a28 <tigetstr@plt+0x2ed8>
  403ecc:	str	w0, [x20, x19, lsl #2]
  403ed0:	add	x19, x19, #0x1
  403ed4:	ldr	w0, [x21]
  403ed8:	add	w0, w0, #0x1
  403edc:	str	w0, [x21]
  403ee0:	b	403e48 <tigetstr@plt+0x22f8>
  403ee4:	adrp	x2, 418000 <tigetstr@plt+0x164b0>
  403ee8:	ldr	w1, [x2, #592]
  403eec:	ldr	x0, [x0, w1, sxtw #3]
  403ef0:	cbz	x0, 403f08 <tigetstr@plt+0x23b8>
  403ef4:	ldrsb	w3, [x0]
  403ef8:	cmp	w3, #0x2d
  403efc:	b.eq	403f0c <tigetstr@plt+0x23bc>  // b.none
  403f00:	add	w1, w1, #0x1
  403f04:	str	w1, [x2, #592]
  403f08:	ret
  403f0c:	mov	x0, #0x0                   	// #0
  403f10:	b	403f08 <tigetstr@plt+0x23b8>
  403f14:	stp	x29, x30, [sp, #-32]!
  403f18:	mov	x29, sp
  403f1c:	stp	x19, x20, [sp, #16]
  403f20:	cbnz	x1, 403fac <tigetstr@plt+0x245c>
  403f24:	bl	403ee4 <tigetstr@plt+0x2394>
  403f28:	mov	x19, x0
  403f2c:	cbz	x0, 403fb4 <tigetstr@plt+0x2464>
  403f30:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403f34:	mov	x0, x19
  403f38:	add	x1, x1, #0xa34
  403f3c:	bl	401950 <strcmp@plt>
  403f40:	cbz	w0, 403fc4 <tigetstr@plt+0x2474>
  403f44:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403f48:	mov	x0, x19
  403f4c:	add	x1, x1, #0xa3a
  403f50:	bl	401950 <strcmp@plt>
  403f54:	cbz	w0, 403fcc <tigetstr@plt+0x247c>
  403f58:	mov	w2, #0x5                   	// #5
  403f5c:	adrp	x20, 405000 <tigetstr@plt+0x34b0>
  403f60:	add	x20, x20, #0xa10
  403f64:	mov	x0, #0x0                   	// #0
  403f68:	mov	x1, x20
  403f6c:	bl	401a70 <dcgettext@plt>
  403f70:	mov	x1, x0
  403f74:	mov	x0, x19
  403f78:	bl	404a28 <tigetstr@plt+0x2ed8>
  403f7c:	cmp	w0, #0x3c
  403f80:	b.ls	403fb8 <tigetstr@plt+0x2468>  // b.plast
  403f84:	mov	x1, x20
  403f88:	mov	w2, #0x5                   	// #5
  403f8c:	mov	x0, #0x0                   	// #0
  403f90:	bl	401a70 <dcgettext@plt>
  403f94:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  403f98:	mov	x2, x0
  403f9c:	mov	x3, x19
  403fa0:	add	x1, x1, #0xa1f
  403fa4:	mov	w0, #0x1                   	// #1
  403fa8:	bl	401a90 <errx@plt>
  403fac:	mov	x19, x1
  403fb0:	b	403f30 <tigetstr@plt+0x23e0>
  403fb4:	mov	w0, #0xfffffffd            	// #-3
  403fb8:	ldp	x19, x20, [sp, #16]
  403fbc:	ldp	x29, x30, [sp], #32
  403fc0:	ret
  403fc4:	mov	w0, #0xffffffff            	// #-1
  403fc8:	b	403fb8 <tigetstr@plt+0x2468>
  403fcc:	mov	w0, #0xfffffffe            	// #-2
  403fd0:	b	403fb8 <tigetstr@plt+0x2468>
  403fd4:	stp	x29, x30, [sp, #-48]!
  403fd8:	mov	x29, sp
  403fdc:	stp	x21, x22, [sp, #32]
  403fe0:	adrp	x22, 418000 <tigetstr@plt+0x164b0>
  403fe4:	stp	x19, x20, [sp, #16]
  403fe8:	ldr	w20, [x22, #592]
  403fec:	sbfiz	x1, x20, #3, #32
  403ff0:	ldr	x21, [x0, x1]
  403ff4:	add	x0, x0, x1
  403ff8:	ldur	x19, [x0, #-8]
  403ffc:	cbz	x21, 404084 <tigetstr@plt+0x2534>
  404000:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404004:	mov	x0, x19
  404008:	add	x1, x1, #0x835
  40400c:	bl	401950 <strcmp@plt>
  404010:	cbnz	w0, 404084 <tigetstr@plt+0x2534>
  404014:	add	w20, w20, #0x1
  404018:	mov	x19, x21
  40401c:	str	w20, [x22, #592]
  404020:	mov	w20, #0x1                   	// #1
  404024:	mov	x0, x19
  404028:	bl	403bd0 <tigetstr@plt+0x2080>
  40402c:	tbz	w0, #31, 404050 <tigetstr@plt+0x2500>
  404030:	mov	w2, #0x5                   	// #5
  404034:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  404038:	mov	x0, #0x0                   	// #0
  40403c:	add	x1, x1, #0xa10
  404040:	bl	401a70 <dcgettext@plt>
  404044:	mov	x1, x0
  404048:	mov	x0, x19
  40404c:	bl	404a28 <tigetstr@plt+0x2ed8>
  404050:	cmp	w0, #0x8
  404054:	b.ls	40408c <tigetstr@plt+0x253c>  // b.plast
  404058:	mov	w2, #0x5                   	// #5
  40405c:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  404060:	mov	x0, #0x0                   	// #0
  404064:	add	x1, x1, #0xa10
  404068:	bl	401a70 <dcgettext@plt>
  40406c:	mov	x2, x0
  404070:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  404074:	mov	x3, x19
  404078:	add	x1, x1, #0xa1f
  40407c:	mov	w0, #0x1                   	// #1
  404080:	bl	401a90 <errx@plt>
  404084:	mov	w20, #0x0                   	// #0
  404088:	b	404024 <tigetstr@plt+0x24d4>
  40408c:	cbz	w20, 4040c0 <tigetstr@plt+0x2570>
  404090:	and	w1, w0, #0xfffffff7
  404094:	orr	w0, w0, #0x8
  404098:	cbnz	w1, 4040c0 <tigetstr@plt+0x2570>
  40409c:	mov	w2, #0x5                   	// #5
  4040a0:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  4040a4:	mov	x0, #0x0                   	// #0
  4040a8:	add	x1, x1, #0xa3f
  4040ac:	bl	401a70 <dcgettext@plt>
  4040b0:	mov	x1, x0
  4040b4:	mov	x2, x19
  4040b8:	mov	w0, #0x1                   	// #1
  4040bc:	bl	401a90 <errx@plt>
  4040c0:	ldp	x19, x20, [sp, #16]
  4040c4:	ldp	x21, x22, [sp, #32]
  4040c8:	ldp	x29, x30, [sp], #48
  4040cc:	ret
  4040d0:	stp	x29, x30, [sp, #-32]!
  4040d4:	mov	x29, sp
  4040d8:	stp	x19, x20, [sp, #16]
  4040dc:	cbnz	x1, 404140 <tigetstr@plt+0x25f0>
  4040e0:	bl	403ee4 <tigetstr@plt+0x2394>
  4040e4:	mov	x19, x0
  4040e8:	cbz	x0, 404148 <tigetstr@plt+0x25f8>
  4040ec:	mov	w2, #0x5                   	// #5
  4040f0:	adrp	x20, 405000 <tigetstr@plt+0x34b0>
  4040f4:	add	x20, x20, #0xa10
  4040f8:	mov	x0, #0x0                   	// #0
  4040fc:	mov	x1, x20
  404100:	bl	401a70 <dcgettext@plt>
  404104:	mov	x1, x0
  404108:	mov	x0, x19
  40410c:	bl	404a28 <tigetstr@plt+0x2ed8>
  404110:	cmp	w0, #0x0
  404114:	b.gt	40414c <tigetstr@plt+0x25fc>
  404118:	mov	x1, x20
  40411c:	mov	w2, #0x5                   	// #5
  404120:	mov	x0, #0x0                   	// #0
  404124:	bl	401a70 <dcgettext@plt>
  404128:	adrp	x1, 405000 <tigetstr@plt+0x34b0>
  40412c:	mov	x2, x0
  404130:	mov	x3, x19
  404134:	add	x1, x1, #0xa1f
  404138:	mov	w0, #0x1                   	// #1
  40413c:	bl	401a90 <errx@plt>
  404140:	mov	x19, x1
  404144:	b	4040ec <tigetstr@plt+0x259c>
  404148:	mov	w0, #0x0                   	// #0
  40414c:	ldp	x19, x20, [sp, #16]
  404150:	ldp	x29, x30, [sp], #32
  404154:	ret
  404158:	str	xzr, [x1]
  40415c:	cbz	x0, 404194 <tigetstr@plt+0x2644>
  404160:	ldrsb	w2, [x0]
  404164:	cmp	w2, #0x2f
  404168:	b.ne	4041b4 <tigetstr@plt+0x2664>  // b.any
  40416c:	ldrsb	w2, [x0, #1]
  404170:	cmp	w2, #0x2f
  404174:	b.eq	404198 <tigetstr@plt+0x2648>  // b.none
  404178:	mov	x2, #0x1                   	// #1
  40417c:	str	x2, [x1]
  404180:	add	x2, x0, x2
  404184:	ldrsb	w3, [x2]
  404188:	cmp	w3, #0x2f
  40418c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  404190:	b.ne	4041a0 <tigetstr@plt+0x2650>  // b.any
  404194:	ret
  404198:	add	x0, x0, #0x1
  40419c:	b	40415c <tigetstr@plt+0x260c>
  4041a0:	ldr	x3, [x1]
  4041a4:	add	x2, x2, #0x1
  4041a8:	add	x3, x3, #0x1
  4041ac:	str	x3, [x1]
  4041b0:	b	404184 <tigetstr@plt+0x2634>
  4041b4:	cbnz	w2, 404178 <tigetstr@plt+0x2628>
  4041b8:	mov	x0, #0x0                   	// #0
  4041bc:	b	404194 <tigetstr@plt+0x2644>
  4041c0:	stp	x29, x30, [sp, #-64]!
  4041c4:	mov	x29, sp
  4041c8:	stp	x21, x22, [sp, #32]
  4041cc:	mov	x22, x0
  4041d0:	str	x23, [sp, #48]
  4041d4:	mov	x23, x1
  4041d8:	stp	x19, x20, [sp, #16]
  4041dc:	mov	x20, #0x0                   	// #0
  4041e0:	mov	w19, #0x0                   	// #0
  4041e4:	ldrsb	w1, [x22, x20]
  4041e8:	mov	w21, w20
  4041ec:	cbz	w1, 404208 <tigetstr@plt+0x26b8>
  4041f0:	cbnz	w19, 404224 <tigetstr@plt+0x26d4>
  4041f4:	cmp	w1, #0x5c
  4041f8:	b.eq	404230 <tigetstr@plt+0x26e0>  // b.none
  4041fc:	mov	x0, x23
  404200:	bl	4019e0 <strchr@plt>
  404204:	cbz	x0, 404228 <tigetstr@plt+0x26d8>
  404208:	sub	w0, w21, w19
  40420c:	ldp	x19, x20, [sp, #16]
  404210:	sxtw	x0, w0
  404214:	ldp	x21, x22, [sp, #32]
  404218:	ldr	x23, [sp, #48]
  40421c:	ldp	x29, x30, [sp], #64
  404220:	ret
  404224:	mov	w19, #0x0                   	// #0
  404228:	add	x20, x20, #0x1
  40422c:	b	4041e4 <tigetstr@plt+0x2694>
  404230:	mov	w19, #0x1                   	// #1
  404234:	b	404228 <tigetstr@plt+0x26d8>
  404238:	stp	x29, x30, [sp, #-64]!
  40423c:	mov	x29, sp
  404240:	stp	x19, x20, [sp, #16]
  404244:	mov	x19, x0
  404248:	stp	x21, x22, [sp, #32]
  40424c:	mov	x21, x1
  404250:	mov	w22, w2
  404254:	str	xzr, [sp, #56]
  404258:	bl	401ac0 <__errno_location@plt>
  40425c:	str	wzr, [x0]
  404260:	mov	x20, x0
  404264:	cbz	x19, 4042a0 <tigetstr@plt+0x2750>
  404268:	ldrsb	w0, [x19]
  40426c:	cbz	w0, 4042a0 <tigetstr@plt+0x2750>
  404270:	add	x1, sp, #0x38
  404274:	mov	w2, w22
  404278:	mov	x0, x19
  40427c:	bl	401920 <strtoumax@plt>
  404280:	ldr	w1, [x20]
  404284:	cbnz	w1, 4042a0 <tigetstr@plt+0x2750>
  404288:	ldr	x1, [sp, #56]
  40428c:	cmp	x1, x19
  404290:	b.eq	4042a0 <tigetstr@plt+0x2750>  // b.none
  404294:	cbz	x1, 4042cc <tigetstr@plt+0x277c>
  404298:	ldrsb	w1, [x1]
  40429c:	cbz	w1, 4042cc <tigetstr@plt+0x277c>
  4042a0:	ldr	w1, [x20]
  4042a4:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  4042a8:	mov	x3, x19
  4042ac:	mov	x2, x21
  4042b0:	cmp	w1, #0x22
  4042b4:	ldr	w0, [x0, #568]
  4042b8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4042bc:	add	x1, x1, #0xed0
  4042c0:	b.ne	4042c8 <tigetstr@plt+0x2778>  // b.any
  4042c4:	bl	401b10 <err@plt>
  4042c8:	bl	401a90 <errx@plt>
  4042cc:	ldp	x19, x20, [sp, #16]
  4042d0:	ldp	x21, x22, [sp, #32]
  4042d4:	ldp	x29, x30, [sp], #64
  4042d8:	ret
  4042dc:	stp	x29, x30, [sp, #-32]!
  4042e0:	mov	x29, sp
  4042e4:	stp	x19, x20, [sp, #16]
  4042e8:	mov	x19, x1
  4042ec:	mov	x20, x0
  4042f0:	bl	401ac0 <__errno_location@plt>
  4042f4:	mov	w1, #0x22                  	// #34
  4042f8:	str	w1, [x0]
  4042fc:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  404300:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404304:	mov	x3, x20
  404308:	mov	x2, x19
  40430c:	ldr	w0, [x0, #568]
  404310:	add	x1, x1, #0xed0
  404314:	bl	401b10 <err@plt>
  404318:	stp	x29, x30, [sp, #-32]!
  40431c:	mov	x29, sp
  404320:	stp	x19, x20, [sp, #16]
  404324:	mov	x20, x1
  404328:	mov	x19, x0
  40432c:	bl	404238 <tigetstr@plt+0x26e8>
  404330:	mov	x1, #0xffffffff            	// #4294967295
  404334:	cmp	x0, x1
  404338:	b.ls	404348 <tigetstr@plt+0x27f8>  // b.plast
  40433c:	mov	x1, x20
  404340:	mov	x0, x19
  404344:	bl	4042dc <tigetstr@plt+0x278c>
  404348:	ldp	x19, x20, [sp, #16]
  40434c:	ldp	x29, x30, [sp], #32
  404350:	ret
  404354:	adrp	x1, 418000 <tigetstr@plt+0x164b0>
  404358:	str	w0, [x1, #568]
  40435c:	ret
  404360:	stp	x29, x30, [sp, #-128]!
  404364:	mov	x29, sp
  404368:	stp	x19, x20, [sp, #16]
  40436c:	stp	x21, x22, [sp, #32]
  404370:	stp	x23, x24, [sp, #48]
  404374:	stp	x25, x26, [sp, #64]
  404378:	stp	x27, x28, [sp, #80]
  40437c:	str	xzr, [x1]
  404380:	cbnz	x0, 404398 <tigetstr@plt+0x2848>
  404384:	mov	w23, #0xffffffea            	// #-22
  404388:	bl	401ac0 <__errno_location@plt>
  40438c:	neg	w1, w23
  404390:	str	w1, [x0]
  404394:	b	404694 <tigetstr@plt+0x2b44>
  404398:	mov	x21, x0
  40439c:	ldrsb	w0, [x0]
  4043a0:	cbz	w0, 404384 <tigetstr@plt+0x2834>
  4043a4:	mov	x20, x1
  4043a8:	mov	x22, x2
  4043ac:	bl	401970 <__ctype_b_loc@plt>
  4043b0:	mov	x25, x0
  4043b4:	mov	x0, x21
  4043b8:	ldr	x3, [x25]
  4043bc:	ldrb	w2, [x0]
  4043c0:	ldrsb	w1, [x0]
  4043c4:	ldrh	w2, [x3, x2, lsl #1]
  4043c8:	tbnz	w2, #13, 40442c <tigetstr@plt+0x28dc>
  4043cc:	cmp	w1, #0x2d
  4043d0:	b.eq	404384 <tigetstr@plt+0x2834>  // b.none
  4043d4:	bl	401ac0 <__errno_location@plt>
  4043d8:	mov	x24, x0
  4043dc:	add	x26, sp, #0x78
  4043e0:	mov	x0, x21
  4043e4:	mov	x1, x26
  4043e8:	mov	w2, #0x0                   	// #0
  4043ec:	str	wzr, [x24]
  4043f0:	str	xzr, [sp, #120]
  4043f4:	bl	401920 <strtoumax@plt>
  4043f8:	ldr	w23, [x24]
  4043fc:	ldr	x28, [sp, #120]
  404400:	mov	x19, x0
  404404:	cmp	x28, x21
  404408:	b.eq	40441c <tigetstr@plt+0x28cc>  // b.none
  40440c:	cbz	w23, 404434 <tigetstr@plt+0x28e4>
  404410:	sub	x0, x0, #0x1
  404414:	cmn	x0, #0x3
  404418:	b.ls	404434 <tigetstr@plt+0x28e4>  // b.plast
  40441c:	cbz	w23, 404384 <tigetstr@plt+0x2834>
  404420:	neg	w23, w23
  404424:	tbnz	w23, #31, 404388 <tigetstr@plt+0x2838>
  404428:	b	404694 <tigetstr@plt+0x2b44>
  40442c:	add	x0, x0, #0x1
  404430:	b	4043bc <tigetstr@plt+0x286c>
  404434:	cbz	x28, 40468c <tigetstr@plt+0x2b3c>
  404438:	ldrsb	w0, [x28]
  40443c:	cbz	w0, 40468c <tigetstr@plt+0x2b3c>
  404440:	mov	w21, #0x0                   	// #0
  404444:	mov	x27, #0x0                   	// #0
  404448:	ldrsb	w0, [x28, #1]
  40444c:	cmp	w0, #0x69
  404450:	b.ne	404528 <tigetstr@plt+0x29d8>  // b.any
  404454:	ldrsb	w0, [x28, #2]
  404458:	and	w0, w0, #0xffffffdf
  40445c:	cmp	w0, #0x42
  404460:	b.ne	40446c <tigetstr@plt+0x291c>  // b.any
  404464:	ldrsb	w0, [x28, #3]
  404468:	cbz	w0, 404634 <tigetstr@plt+0x2ae4>
  40446c:	bl	401810 <localeconv@plt>
  404470:	mov	x3, x0
  404474:	cbz	x0, 404610 <tigetstr@plt+0x2ac0>
  404478:	ldr	x3, [x0]
  40447c:	cbz	x3, 404610 <tigetstr@plt+0x2ac0>
  404480:	mov	x0, x3
  404484:	str	x3, [sp, #104]
  404488:	bl	401740 <strlen@plt>
  40448c:	mov	x23, x0
  404490:	ldr	x3, [sp, #104]
  404494:	cbnz	x27, 404384 <tigetstr@plt+0x2834>
  404498:	ldrsb	w0, [x28]
  40449c:	cbz	w0, 404384 <tigetstr@plt+0x2834>
  4044a0:	cbz	x3, 404384 <tigetstr@plt+0x2834>
  4044a4:	mov	x2, x23
  4044a8:	mov	x1, x28
  4044ac:	mov	x0, x3
  4044b0:	bl	401890 <strncmp@plt>
  4044b4:	cbnz	w0, 404384 <tigetstr@plt+0x2834>
  4044b8:	add	x23, x28, x23
  4044bc:	sub	w1, w21, w23
  4044c0:	ldrsb	w0, [x23]
  4044c4:	add	w21, w1, w23
  4044c8:	cmp	w0, #0x30
  4044cc:	b.eq	404618 <tigetstr@plt+0x2ac8>  // b.none
  4044d0:	ldr	x1, [x25]
  4044d4:	ldrh	w0, [x1, w0, sxtw #1]
  4044d8:	tbz	w0, #11, 404620 <tigetstr@plt+0x2ad0>
  4044dc:	str	wzr, [x24]
  4044e0:	mov	x0, x23
  4044e4:	mov	x1, x26
  4044e8:	mov	w2, #0x0                   	// #0
  4044ec:	str	xzr, [sp, #120]
  4044f0:	bl	401920 <strtoumax@plt>
  4044f4:	mov	x27, x0
  4044f8:	ldr	x0, [sp, #120]
  4044fc:	cmp	x0, x23
  404500:	ldr	w23, [x24]
  404504:	b.eq	40441c <tigetstr@plt+0x28cc>  // b.none
  404508:	cbz	w23, 40462c <tigetstr@plt+0x2adc>
  40450c:	sub	x1, x27, #0x1
  404510:	cmn	x1, #0x3
  404514:	b.hi	40441c <tigetstr@plt+0x28cc>  // b.pmore
  404518:	cbz	x0, 404384 <tigetstr@plt+0x2834>
  40451c:	ldrsb	w0, [x0]
  404520:	cbnz	w0, 404624 <tigetstr@plt+0x2ad4>
  404524:	b	404384 <tigetstr@plt+0x2834>
  404528:	and	w1, w0, #0xffffffdf
  40452c:	cmp	w1, #0x42
  404530:	b.ne	404468 <tigetstr@plt+0x2918>  // b.any
  404534:	ldrsb	w0, [x28, #2]
  404538:	cbnz	w0, 40446c <tigetstr@plt+0x291c>
  40453c:	mov	w24, #0x3e8                 	// #1000
  404540:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  404544:	ldrsb	w25, [x28]
  404548:	add	x23, x3, #0xed9
  40454c:	mov	w1, w25
  404550:	mov	x0, x23
  404554:	bl	4019e0 <strchr@plt>
  404558:	mov	x3, x0
  40455c:	cbz	x0, 40463c <tigetstr@plt+0x2aec>
  404560:	sub	x3, x3, x23
  404564:	sxtw	x4, w24
  404568:	add	w3, w3, #0x1
  40456c:	mov	w1, w3
  404570:	mov	w0, w3
  404574:	cbnz	w0, 40465c <tigetstr@plt+0x2b0c>
  404578:	mov	w23, #0x0                   	// #0
  40457c:	cbz	x22, 404584 <tigetstr@plt+0x2a34>
  404580:	str	w3, [x22]
  404584:	cmp	x27, #0x0
  404588:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40458c:	b.eq	404608 <tigetstr@plt+0x2ab8>  // b.none
  404590:	sxtw	x0, w24
  404594:	mov	x2, #0x1                   	// #1
  404598:	umulh	x3, x2, x0
  40459c:	sub	w1, w1, #0x1
  4045a0:	cbnz	x3, 4045ac <tigetstr@plt+0x2a5c>
  4045a4:	mul	x2, x2, x0
  4045a8:	cbnz	w1, 404598 <tigetstr@plt+0x2a48>
  4045ac:	mov	x0, #0xa                   	// #10
  4045b0:	mov	x1, x0
  4045b4:	cmp	x27, x0
  4045b8:	b.hi	404678 <tigetstr@plt+0x2b28>  // b.pmore
  4045bc:	mov	w1, #0x0                   	// #0
  4045c0:	mov	x3, #0xa                   	// #10
  4045c4:	cmp	w21, w1
  4045c8:	b.ne	404680 <tigetstr@plt+0x2b30>  // b.any
  4045cc:	mov	x3, #0x1                   	// #1
  4045d0:	mov	x4, #0xa                   	// #10
  4045d4:	udiv	x1, x27, x4
  4045d8:	mov	x6, x27
  4045dc:	msub	x5, x1, x4, x27
  4045e0:	mov	x27, x1
  4045e4:	mov	x1, x3
  4045e8:	mul	x3, x3, x4
  4045ec:	cbz	x5, 404600 <tigetstr@plt+0x2ab0>
  4045f0:	udiv	x1, x0, x1
  4045f4:	udiv	x1, x1, x5
  4045f8:	udiv	x1, x2, x1
  4045fc:	add	x19, x19, x1
  404600:	cmp	x6, #0x9
  404604:	b.hi	4045d4 <tigetstr@plt+0x2a84>  // b.pmore
  404608:	str	x19, [x20]
  40460c:	b	404424 <tigetstr@plt+0x28d4>
  404610:	mov	x23, #0x0                   	// #0
  404614:	b	404494 <tigetstr@plt+0x2944>
  404618:	add	x23, x23, #0x1
  40461c:	b	4044c0 <tigetstr@plt+0x2970>
  404620:	str	x23, [sp, #120]
  404624:	ldr	x28, [sp, #120]
  404628:	b	404448 <tigetstr@plt+0x28f8>
  40462c:	cbnz	x27, 404518 <tigetstr@plt+0x29c8>
  404630:	b	404624 <tigetstr@plt+0x2ad4>
  404634:	mov	w24, #0x400                 	// #1024
  404638:	b	404540 <tigetstr@plt+0x29f0>
  40463c:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  404640:	add	x23, x3, #0xee2
  404644:	mov	w1, w25
  404648:	mov	x0, x23
  40464c:	bl	4019e0 <strchr@plt>
  404650:	mov	x3, x0
  404654:	cbnz	x0, 404560 <tigetstr@plt+0x2a10>
  404658:	b	404384 <tigetstr@plt+0x2834>
  40465c:	umulh	x2, x19, x4
  404660:	sub	w0, w0, #0x1
  404664:	cbnz	x2, 404670 <tigetstr@plt+0x2b20>
  404668:	mul	x19, x19, x4
  40466c:	b	404574 <tigetstr@plt+0x2a24>
  404670:	mov	w23, #0xffffffde            	// #-34
  404674:	b	40457c <tigetstr@plt+0x2a2c>
  404678:	mul	x0, x0, x1
  40467c:	b	4045b4 <tigetstr@plt+0x2a64>
  404680:	mul	x0, x0, x3
  404684:	add	w1, w1, #0x1
  404688:	b	4045c4 <tigetstr@plt+0x2a74>
  40468c:	mov	w23, #0x0                   	// #0
  404690:	str	x19, [x20]
  404694:	mov	w0, w23
  404698:	ldp	x19, x20, [sp, #16]
  40469c:	ldp	x21, x22, [sp, #32]
  4046a0:	ldp	x23, x24, [sp, #48]
  4046a4:	ldp	x25, x26, [sp, #64]
  4046a8:	ldp	x27, x28, [sp, #80]
  4046ac:	ldp	x29, x30, [sp], #128
  4046b0:	ret
  4046b4:	mov	x2, #0x0                   	// #0
  4046b8:	b	404360 <tigetstr@plt+0x2810>
  4046bc:	stp	x29, x30, [sp, #-48]!
  4046c0:	mov	x29, sp
  4046c4:	stp	x19, x20, [sp, #16]
  4046c8:	mov	x20, x1
  4046cc:	mov	x19, x0
  4046d0:	stp	x21, x22, [sp, #32]
  4046d4:	mov	x21, x0
  4046d8:	cbz	x19, 404734 <tigetstr@plt+0x2be4>
  4046dc:	ldrsb	w22, [x19]
  4046e0:	cbnz	w22, 404710 <tigetstr@plt+0x2bc0>
  4046e4:	cbnz	x20, 404738 <tigetstr@plt+0x2be8>
  4046e8:	cmp	x19, #0x0
  4046ec:	ccmp	x21, x19, #0x2, ne  // ne = any
  4046f0:	b.cs	4046fc <tigetstr@plt+0x2bac>  // b.hs, b.nlast
  4046f4:	ldrsb	w0, [x19]
  4046f8:	cbz	w0, 40472c <tigetstr@plt+0x2bdc>
  4046fc:	mov	w0, #0x0                   	// #0
  404700:	ldp	x19, x20, [sp, #16]
  404704:	ldp	x21, x22, [sp, #32]
  404708:	ldp	x29, x30, [sp], #48
  40470c:	ret
  404710:	bl	401970 <__ctype_b_loc@plt>
  404714:	ubfiz	x22, x22, #1, #8
  404718:	ldr	x0, [x0]
  40471c:	ldrh	w0, [x0, x22]
  404720:	tbz	w0, #11, 4046e4 <tigetstr@plt+0x2b94>
  404724:	add	x19, x19, #0x1
  404728:	b	4046d8 <tigetstr@plt+0x2b88>
  40472c:	mov	w0, #0x1                   	// #1
  404730:	b	404700 <tigetstr@plt+0x2bb0>
  404734:	cbz	x20, 4046fc <tigetstr@plt+0x2bac>
  404738:	str	x19, [x20]
  40473c:	b	4046e8 <tigetstr@plt+0x2b98>
  404740:	stp	x29, x30, [sp, #-48]!
  404744:	mov	x29, sp
  404748:	stp	x19, x20, [sp, #16]
  40474c:	mov	x20, x1
  404750:	mov	x19, x0
  404754:	stp	x21, x22, [sp, #32]
  404758:	mov	x21, x0
  40475c:	cbz	x19, 4047b8 <tigetstr@plt+0x2c68>
  404760:	ldrsb	w22, [x19]
  404764:	cbnz	w22, 404794 <tigetstr@plt+0x2c44>
  404768:	cbnz	x20, 4047bc <tigetstr@plt+0x2c6c>
  40476c:	cmp	x19, #0x0
  404770:	ccmp	x21, x19, #0x2, ne  // ne = any
  404774:	b.cs	404780 <tigetstr@plt+0x2c30>  // b.hs, b.nlast
  404778:	ldrsb	w0, [x19]
  40477c:	cbz	w0, 4047b0 <tigetstr@plt+0x2c60>
  404780:	mov	w0, #0x0                   	// #0
  404784:	ldp	x19, x20, [sp, #16]
  404788:	ldp	x21, x22, [sp, #32]
  40478c:	ldp	x29, x30, [sp], #48
  404790:	ret
  404794:	bl	401970 <__ctype_b_loc@plt>
  404798:	ubfiz	x22, x22, #1, #8
  40479c:	ldr	x0, [x0]
  4047a0:	ldrh	w0, [x0, x22]
  4047a4:	tbz	w0, #12, 404768 <tigetstr@plt+0x2c18>
  4047a8:	add	x19, x19, #0x1
  4047ac:	b	40475c <tigetstr@plt+0x2c0c>
  4047b0:	mov	w0, #0x1                   	// #1
  4047b4:	b	404784 <tigetstr@plt+0x2c34>
  4047b8:	cbz	x20, 404780 <tigetstr@plt+0x2c30>
  4047bc:	str	x19, [x20]
  4047c0:	b	40476c <tigetstr@plt+0x2c1c>
  4047c4:	stp	x29, x30, [sp, #-128]!
  4047c8:	mov	x29, sp
  4047cc:	stp	x19, x20, [sp, #16]
  4047d0:	mov	x19, x0
  4047d4:	add	x0, sp, #0x80
  4047d8:	mov	x20, x1
  4047dc:	stp	x21, x22, [sp, #32]
  4047e0:	add	x21, sp, #0x80
  4047e4:	stp	x0, x0, [sp, #48]
  4047e8:	add	x0, sp, #0x50
  4047ec:	str	x0, [sp, #64]
  4047f0:	mov	w0, #0xffffffd0            	// #-48
  4047f4:	str	w0, [sp, #72]
  4047f8:	str	wzr, [sp, #76]
  4047fc:	stp	x2, x3, [sp, #80]
  404800:	stp	x4, x5, [sp, #96]
  404804:	stp	x6, x7, [sp, #112]
  404808:	ldr	w1, [sp, #72]
  40480c:	ldr	x0, [sp, #48]
  404810:	tbnz	w1, #31, 404874 <tigetstr@plt+0x2d24>
  404814:	add	x1, x0, #0xf
  404818:	and	x1, x1, #0xfffffffffffffff8
  40481c:	str	x1, [sp, #48]
  404820:	ldr	x1, [x0]
  404824:	cbz	x1, 4048a4 <tigetstr@plt+0x2d54>
  404828:	ldr	w2, [sp, #72]
  40482c:	ldr	x0, [sp, #48]
  404830:	tbnz	w2, #31, 40488c <tigetstr@plt+0x2d3c>
  404834:	add	x2, x0, #0xf
  404838:	and	x2, x2, #0xfffffffffffffff8
  40483c:	str	x2, [sp, #48]
  404840:	ldr	x22, [x0]
  404844:	cbz	x22, 4048a4 <tigetstr@plt+0x2d54>
  404848:	mov	x0, x19
  40484c:	bl	401950 <strcmp@plt>
  404850:	cbz	w0, 4048c0 <tigetstr@plt+0x2d70>
  404854:	mov	x1, x22
  404858:	mov	x0, x19
  40485c:	bl	401950 <strcmp@plt>
  404860:	cbnz	w0, 404808 <tigetstr@plt+0x2cb8>
  404864:	ldp	x19, x20, [sp, #16]
  404868:	ldp	x21, x22, [sp, #32]
  40486c:	ldp	x29, x30, [sp], #128
  404870:	ret
  404874:	add	w2, w1, #0x8
  404878:	str	w2, [sp, #72]
  40487c:	cmp	w2, #0x0
  404880:	b.gt	404814 <tigetstr@plt+0x2cc4>
  404884:	add	x0, x21, w1, sxtw
  404888:	b	404820 <tigetstr@plt+0x2cd0>
  40488c:	add	w3, w2, #0x8
  404890:	str	w3, [sp, #72]
  404894:	cmp	w3, #0x0
  404898:	b.gt	404834 <tigetstr@plt+0x2ce4>
  40489c:	add	x0, x21, w2, sxtw
  4048a0:	b	404840 <tigetstr@plt+0x2cf0>
  4048a4:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  4048a8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4048ac:	mov	x3, x19
  4048b0:	mov	x2, x20
  4048b4:	ldr	w0, [x0, #568]
  4048b8:	add	x1, x1, #0xed0
  4048bc:	bl	401a90 <errx@plt>
  4048c0:	mov	w0, #0x1                   	// #1
  4048c4:	b	404864 <tigetstr@plt+0x2d14>
  4048c8:	add	x1, x0, x1
  4048cc:	sxtb	w2, w2
  4048d0:	cmp	x0, x1
  4048d4:	b.eq	4048e0 <tigetstr@plt+0x2d90>  // b.none
  4048d8:	ldrsb	w3, [x0]
  4048dc:	cbnz	w3, 4048e8 <tigetstr@plt+0x2d98>
  4048e0:	mov	x0, #0x0                   	// #0
  4048e4:	ret
  4048e8:	cmp	w2, w3
  4048ec:	b.eq	4048e4 <tigetstr@plt+0x2d94>  // b.none
  4048f0:	add	x0, x0, #0x1
  4048f4:	b	4048d0 <tigetstr@plt+0x2d80>
  4048f8:	stp	x29, x30, [sp, #-32]!
  4048fc:	mov	w2, #0xa                   	// #10
  404900:	mov	x29, sp
  404904:	stp	x19, x20, [sp, #16]
  404908:	mov	x20, x1
  40490c:	mov	x19, x0
  404910:	bl	404318 <tigetstr@plt+0x27c8>
  404914:	mov	w1, #0xffff                	// #65535
  404918:	cmp	w0, w1
  40491c:	b.ls	40492c <tigetstr@plt+0x2ddc>  // b.plast
  404920:	mov	x1, x20
  404924:	mov	x0, x19
  404928:	bl	4042dc <tigetstr@plt+0x278c>
  40492c:	ldp	x19, x20, [sp, #16]
  404930:	ldp	x29, x30, [sp], #32
  404934:	ret
  404938:	stp	x29, x30, [sp, #-32]!
  40493c:	mov	w2, #0x10                  	// #16
  404940:	mov	x29, sp
  404944:	stp	x19, x20, [sp, #16]
  404948:	mov	x20, x1
  40494c:	mov	x19, x0
  404950:	bl	404318 <tigetstr@plt+0x27c8>
  404954:	mov	w1, #0xffff                	// #65535
  404958:	cmp	w0, w1
  40495c:	b.ls	40496c <tigetstr@plt+0x2e1c>  // b.plast
  404960:	mov	x1, x20
  404964:	mov	x0, x19
  404968:	bl	4042dc <tigetstr@plt+0x278c>
  40496c:	ldp	x19, x20, [sp, #16]
  404970:	ldp	x29, x30, [sp], #32
  404974:	ret
  404978:	mov	w2, #0xa                   	// #10
  40497c:	b	404318 <tigetstr@plt+0x27c8>
  404980:	mov	w2, #0x10                  	// #16
  404984:	b	404318 <tigetstr@plt+0x27c8>
  404988:	stp	x29, x30, [sp, #-64]!
  40498c:	mov	x29, sp
  404990:	stp	x19, x20, [sp, #16]
  404994:	mov	x19, x0
  404998:	str	x21, [sp, #32]
  40499c:	mov	x21, x1
  4049a0:	str	xzr, [sp, #56]
  4049a4:	bl	401ac0 <__errno_location@plt>
  4049a8:	str	wzr, [x0]
  4049ac:	mov	x20, x0
  4049b0:	cbz	x19, 4049ec <tigetstr@plt+0x2e9c>
  4049b4:	ldrsb	w0, [x19]
  4049b8:	cbz	w0, 4049ec <tigetstr@plt+0x2e9c>
  4049bc:	add	x1, sp, #0x38
  4049c0:	mov	x0, x19
  4049c4:	mov	w2, #0xa                   	// #10
  4049c8:	bl	401790 <strtoimax@plt>
  4049cc:	ldr	w1, [x20]
  4049d0:	cbnz	w1, 4049ec <tigetstr@plt+0x2e9c>
  4049d4:	ldr	x1, [sp, #56]
  4049d8:	cmp	x1, x19
  4049dc:	b.eq	4049ec <tigetstr@plt+0x2e9c>  // b.none
  4049e0:	cbz	x1, 404a18 <tigetstr@plt+0x2ec8>
  4049e4:	ldrsb	w1, [x1]
  4049e8:	cbz	w1, 404a18 <tigetstr@plt+0x2ec8>
  4049ec:	ldr	w1, [x20]
  4049f0:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  4049f4:	mov	x3, x19
  4049f8:	mov	x2, x21
  4049fc:	cmp	w1, #0x22
  404a00:	ldr	w0, [x0, #568]
  404a04:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404a08:	add	x1, x1, #0xed0
  404a0c:	b.ne	404a14 <tigetstr@plt+0x2ec4>  // b.any
  404a10:	bl	401b10 <err@plt>
  404a14:	bl	401a90 <errx@plt>
  404a18:	ldp	x19, x20, [sp, #16]
  404a1c:	ldr	x21, [sp, #32]
  404a20:	ldp	x29, x30, [sp], #64
  404a24:	ret
  404a28:	stp	x29, x30, [sp, #-32]!
  404a2c:	mov	x29, sp
  404a30:	stp	x19, x20, [sp, #16]
  404a34:	mov	x19, x1
  404a38:	mov	x20, x0
  404a3c:	bl	404988 <tigetstr@plt+0x2e38>
  404a40:	mov	x1, #0x80000000            	// #2147483648
  404a44:	add	x1, x0, x1
  404a48:	mov	x2, #0xffffffff            	// #4294967295
  404a4c:	cmp	x1, x2
  404a50:	b.ls	404a7c <tigetstr@plt+0x2f2c>  // b.plast
  404a54:	bl	401ac0 <__errno_location@plt>
  404a58:	mov	w1, #0x22                  	// #34
  404a5c:	str	w1, [x0]
  404a60:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  404a64:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404a68:	mov	x3, x20
  404a6c:	mov	x2, x19
  404a70:	ldr	w0, [x0, #568]
  404a74:	add	x1, x1, #0xed0
  404a78:	bl	401b10 <err@plt>
  404a7c:	ldp	x19, x20, [sp, #16]
  404a80:	ldp	x29, x30, [sp], #32
  404a84:	ret
  404a88:	stp	x29, x30, [sp, #-32]!
  404a8c:	mov	x29, sp
  404a90:	stp	x19, x20, [sp, #16]
  404a94:	mov	x19, x1
  404a98:	mov	x20, x0
  404a9c:	bl	404a28 <tigetstr@plt+0x2ed8>
  404aa0:	add	w2, w0, #0x8, lsl #12
  404aa4:	mov	w1, #0xffff                	// #65535
  404aa8:	cmp	w2, w1
  404aac:	b.ls	404ad8 <tigetstr@plt+0x2f88>  // b.plast
  404ab0:	bl	401ac0 <__errno_location@plt>
  404ab4:	mov	w1, #0x22                  	// #34
  404ab8:	str	w1, [x0]
  404abc:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  404ac0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404ac4:	mov	x3, x20
  404ac8:	mov	x2, x19
  404acc:	ldr	w0, [x0, #568]
  404ad0:	add	x1, x1, #0xed0
  404ad4:	bl	401b10 <err@plt>
  404ad8:	ldp	x19, x20, [sp, #16]
  404adc:	ldp	x29, x30, [sp], #32
  404ae0:	ret
  404ae4:	mov	w2, #0xa                   	// #10
  404ae8:	b	404238 <tigetstr@plt+0x26e8>
  404aec:	mov	w2, #0x10                  	// #16
  404af0:	b	404238 <tigetstr@plt+0x26e8>
  404af4:	stp	x29, x30, [sp, #-64]!
  404af8:	mov	x29, sp
  404afc:	stp	x19, x20, [sp, #16]
  404b00:	mov	x19, x0
  404b04:	str	x21, [sp, #32]
  404b08:	mov	x21, x1
  404b0c:	str	xzr, [sp, #56]
  404b10:	bl	401ac0 <__errno_location@plt>
  404b14:	str	wzr, [x0]
  404b18:	mov	x20, x0
  404b1c:	cbz	x19, 404b54 <tigetstr@plt+0x3004>
  404b20:	ldrsb	w0, [x19]
  404b24:	cbz	w0, 404b54 <tigetstr@plt+0x3004>
  404b28:	mov	x0, x19
  404b2c:	add	x1, sp, #0x38
  404b30:	bl	4017a0 <strtod@plt>
  404b34:	ldr	w0, [x20]
  404b38:	cbnz	w0, 404b54 <tigetstr@plt+0x3004>
  404b3c:	ldr	x0, [sp, #56]
  404b40:	cmp	x0, x19
  404b44:	b.eq	404b54 <tigetstr@plt+0x3004>  // b.none
  404b48:	cbz	x0, 404b80 <tigetstr@plt+0x3030>
  404b4c:	ldrsb	w0, [x0]
  404b50:	cbz	w0, 404b80 <tigetstr@plt+0x3030>
  404b54:	ldr	w1, [x20]
  404b58:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  404b5c:	mov	x3, x19
  404b60:	mov	x2, x21
  404b64:	cmp	w1, #0x22
  404b68:	ldr	w0, [x0, #568]
  404b6c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404b70:	add	x1, x1, #0xed0
  404b74:	b.ne	404b7c <tigetstr@plt+0x302c>  // b.any
  404b78:	bl	401b10 <err@plt>
  404b7c:	bl	401a90 <errx@plt>
  404b80:	ldp	x19, x20, [sp, #16]
  404b84:	ldr	x21, [sp, #32]
  404b88:	ldp	x29, x30, [sp], #64
  404b8c:	ret
  404b90:	stp	x29, x30, [sp, #-64]!
  404b94:	mov	x29, sp
  404b98:	stp	x19, x20, [sp, #16]
  404b9c:	mov	x19, x0
  404ba0:	str	x21, [sp, #32]
  404ba4:	mov	x21, x1
  404ba8:	str	xzr, [sp, #56]
  404bac:	bl	401ac0 <__errno_location@plt>
  404bb0:	str	wzr, [x0]
  404bb4:	mov	x20, x0
  404bb8:	cbz	x19, 404bf4 <tigetstr@plt+0x30a4>
  404bbc:	ldrsb	w0, [x19]
  404bc0:	cbz	w0, 404bf4 <tigetstr@plt+0x30a4>
  404bc4:	add	x1, sp, #0x38
  404bc8:	mov	x0, x19
  404bcc:	mov	w2, #0xa                   	// #10
  404bd0:	bl	401980 <strtol@plt>
  404bd4:	ldr	w1, [x20]
  404bd8:	cbnz	w1, 404bf4 <tigetstr@plt+0x30a4>
  404bdc:	ldr	x1, [sp, #56]
  404be0:	cmp	x1, x19
  404be4:	b.eq	404bf4 <tigetstr@plt+0x30a4>  // b.none
  404be8:	cbz	x1, 404c20 <tigetstr@plt+0x30d0>
  404bec:	ldrsb	w1, [x1]
  404bf0:	cbz	w1, 404c20 <tigetstr@plt+0x30d0>
  404bf4:	ldr	w1, [x20]
  404bf8:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  404bfc:	mov	x3, x19
  404c00:	mov	x2, x21
  404c04:	cmp	w1, #0x22
  404c08:	ldr	w0, [x0, #568]
  404c0c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404c10:	add	x1, x1, #0xed0
  404c14:	b.ne	404c1c <tigetstr@plt+0x30cc>  // b.any
  404c18:	bl	401b10 <err@plt>
  404c1c:	bl	401a90 <errx@plt>
  404c20:	ldp	x19, x20, [sp, #16]
  404c24:	ldr	x21, [sp, #32]
  404c28:	ldp	x29, x30, [sp], #64
  404c2c:	ret
  404c30:	stp	x29, x30, [sp, #-64]!
  404c34:	mov	x29, sp
  404c38:	stp	x19, x20, [sp, #16]
  404c3c:	mov	x19, x0
  404c40:	str	x21, [sp, #32]
  404c44:	mov	x21, x1
  404c48:	str	xzr, [sp, #56]
  404c4c:	bl	401ac0 <__errno_location@plt>
  404c50:	str	wzr, [x0]
  404c54:	mov	x20, x0
  404c58:	cbz	x19, 404c94 <tigetstr@plt+0x3144>
  404c5c:	ldrsb	w0, [x19]
  404c60:	cbz	w0, 404c94 <tigetstr@plt+0x3144>
  404c64:	add	x1, sp, #0x38
  404c68:	mov	x0, x19
  404c6c:	mov	w2, #0xa                   	// #10
  404c70:	bl	401730 <strtoul@plt>
  404c74:	ldr	w1, [x20]
  404c78:	cbnz	w1, 404c94 <tigetstr@plt+0x3144>
  404c7c:	ldr	x1, [sp, #56]
  404c80:	cmp	x1, x19
  404c84:	b.eq	404c94 <tigetstr@plt+0x3144>  // b.none
  404c88:	cbz	x1, 404cc0 <tigetstr@plt+0x3170>
  404c8c:	ldrsb	w1, [x1]
  404c90:	cbz	w1, 404cc0 <tigetstr@plt+0x3170>
  404c94:	ldr	w1, [x20]
  404c98:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  404c9c:	mov	x3, x19
  404ca0:	mov	x2, x21
  404ca4:	cmp	w1, #0x22
  404ca8:	ldr	w0, [x0, #568]
  404cac:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404cb0:	add	x1, x1, #0xed0
  404cb4:	b.ne	404cbc <tigetstr@plt+0x316c>  // b.any
  404cb8:	bl	401b10 <err@plt>
  404cbc:	bl	401a90 <errx@plt>
  404cc0:	ldp	x19, x20, [sp, #16]
  404cc4:	ldr	x21, [sp, #32]
  404cc8:	ldp	x29, x30, [sp], #64
  404ccc:	ret
  404cd0:	stp	x29, x30, [sp, #-48]!
  404cd4:	mov	x29, sp
  404cd8:	stp	x19, x20, [sp, #16]
  404cdc:	mov	x19, x1
  404ce0:	mov	x20, x0
  404ce4:	add	x1, sp, #0x28
  404ce8:	bl	4046b4 <tigetstr@plt+0x2b64>
  404cec:	cbnz	w0, 404d00 <tigetstr@plt+0x31b0>
  404cf0:	ldp	x19, x20, [sp, #16]
  404cf4:	ldr	x0, [sp, #40]
  404cf8:	ldp	x29, x30, [sp], #48
  404cfc:	ret
  404d00:	bl	401ac0 <__errno_location@plt>
  404d04:	mov	x1, x0
  404d08:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  404d0c:	mov	x3, x20
  404d10:	ldr	w2, [x1]
  404d14:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404d18:	ldr	w0, [x0, #568]
  404d1c:	cbz	w2, 404d2c <tigetstr@plt+0x31dc>
  404d20:	mov	x2, x19
  404d24:	add	x1, x1, #0xed0
  404d28:	bl	401b10 <err@plt>
  404d2c:	mov	x2, x19
  404d30:	add	x1, x1, #0xed0
  404d34:	bl	401a90 <errx@plt>
  404d38:	stp	x29, x30, [sp, #-32]!
  404d3c:	mov	x29, sp
  404d40:	str	x19, [sp, #16]
  404d44:	mov	x19, x1
  404d48:	mov	x1, x2
  404d4c:	bl	404af4 <tigetstr@plt+0x2fa4>
  404d50:	fcvtzs	d1, d0
  404d54:	mov	x0, #0x848000000000        	// #145685290680320
  404d58:	movk	x0, #0x412e, lsl #48
  404d5c:	str	d1, [x19]
  404d60:	scvtf	d1, d1
  404d64:	fsub	d0, d0, d1
  404d68:	fmov	d1, x0
  404d6c:	fmul	d0, d0, d1
  404d70:	fcvtzs	d0, d0
  404d74:	str	d0, [x19, #8]
  404d78:	ldr	x19, [sp, #16]
  404d7c:	ldp	x29, x30, [sp], #32
  404d80:	ret
  404d84:	mov	w3, w0
  404d88:	mov	x0, x1
  404d8c:	and	w1, w3, #0xf000
  404d90:	cmp	w1, #0x4, lsl #12
  404d94:	b.ne	404ec4 <tigetstr@plt+0x3374>  // b.any
  404d98:	mov	w1, #0x64                  	// #100
  404d9c:	mov	w2, #0x1                   	// #1
  404da0:	strb	w1, [x0]
  404da4:	and	x4, x2, #0xffff
  404da8:	add	w5, w2, #0x1
  404dac:	and	x5, x5, #0x3
  404db0:	tst	x3, #0x100
  404db4:	mov	w6, #0x2d                  	// #45
  404db8:	mov	w1, #0x72                  	// #114
  404dbc:	csel	w1, w1, w6, ne  // ne = any
  404dc0:	tst	x3, #0x80
  404dc4:	strb	w1, [x0, x4]
  404dc8:	mov	w1, #0x77                  	// #119
  404dcc:	csel	w1, w1, w6, ne  // ne = any
  404dd0:	strb	w1, [x0, x5]
  404dd4:	add	w4, w2, #0x2
  404dd8:	and	w1, w3, #0x40
  404ddc:	and	w4, w4, #0xffff
  404de0:	tbz	w3, #11, 404f2c <tigetstr@plt+0x33dc>
  404de4:	cmp	w1, #0x0
  404de8:	mov	w5, #0x53                  	// #83
  404dec:	mov	w1, #0x73                  	// #115
  404df0:	csel	w1, w1, w5, ne  // ne = any
  404df4:	and	x4, x4, #0xffff
  404df8:	add	w5, w2, #0x3
  404dfc:	and	x5, x5, #0x7
  404e00:	tst	x3, #0x20
  404e04:	mov	w6, #0x2d                  	// #45
  404e08:	strb	w1, [x0, x4]
  404e0c:	add	w4, w2, #0x4
  404e10:	and	x4, x4, #0xf
  404e14:	mov	w1, #0x72                  	// #114
  404e18:	csel	w1, w1, w6, ne  // ne = any
  404e1c:	tst	x3, #0x10
  404e20:	strb	w1, [x0, x5]
  404e24:	mov	w1, #0x77                  	// #119
  404e28:	csel	w1, w1, w6, ne  // ne = any
  404e2c:	strb	w1, [x0, x4]
  404e30:	add	w5, w2, #0x5
  404e34:	and	w1, w3, #0x8
  404e38:	and	w5, w5, #0xffff
  404e3c:	tbz	w3, #10, 404f3c <tigetstr@plt+0x33ec>
  404e40:	cmp	w1, #0x0
  404e44:	mov	w4, #0x53                  	// #83
  404e48:	mov	w1, #0x73                  	// #115
  404e4c:	csel	w1, w1, w4, ne  // ne = any
  404e50:	and	x5, x5, #0xffff
  404e54:	add	w4, w2, #0x6
  404e58:	and	x4, x4, #0xf
  404e5c:	tst	x3, #0x4
  404e60:	mov	w6, #0x2d                  	// #45
  404e64:	strb	w1, [x0, x5]
  404e68:	add	w5, w2, #0x7
  404e6c:	and	x5, x5, #0xf
  404e70:	mov	w1, #0x72                  	// #114
  404e74:	csel	w1, w1, w6, ne  // ne = any
  404e78:	tst	x3, #0x2
  404e7c:	strb	w1, [x0, x4]
  404e80:	mov	w1, #0x77                  	// #119
  404e84:	csel	w1, w1, w6, ne  // ne = any
  404e88:	strb	w1, [x0, x5]
  404e8c:	add	w4, w2, #0x8
  404e90:	and	w1, w3, #0x1
  404e94:	and	w4, w4, #0xffff
  404e98:	tbz	w3, #9, 404f4c <tigetstr@plt+0x33fc>
  404e9c:	cmp	w1, #0x0
  404ea0:	mov	w3, #0x54                  	// #84
  404ea4:	mov	w1, #0x74                  	// #116
  404ea8:	csel	w1, w1, w3, ne  // ne = any
  404eac:	and	x3, x4, #0xffff
  404eb0:	add	w2, w2, #0x9
  404eb4:	and	x2, x2, #0xffff
  404eb8:	strb	w1, [x0, x3]
  404ebc:	strb	wzr, [x0, x2]
  404ec0:	ret
  404ec4:	cmp	w1, #0xa, lsl #12
  404ec8:	b.ne	404ed4 <tigetstr@plt+0x3384>  // b.any
  404ecc:	mov	w1, #0x6c                  	// #108
  404ed0:	b	404d9c <tigetstr@plt+0x324c>
  404ed4:	cmp	w1, #0x2, lsl #12
  404ed8:	b.ne	404ee4 <tigetstr@plt+0x3394>  // b.any
  404edc:	mov	w1, #0x63                  	// #99
  404ee0:	b	404d9c <tigetstr@plt+0x324c>
  404ee4:	cmp	w1, #0x6, lsl #12
  404ee8:	b.ne	404ef4 <tigetstr@plt+0x33a4>  // b.any
  404eec:	mov	w1, #0x62                  	// #98
  404ef0:	b	404d9c <tigetstr@plt+0x324c>
  404ef4:	cmp	w1, #0xc, lsl #12
  404ef8:	b.ne	404f04 <tigetstr@plt+0x33b4>  // b.any
  404efc:	mov	w1, #0x73                  	// #115
  404f00:	b	404d9c <tigetstr@plt+0x324c>
  404f04:	cmp	w1, #0x1, lsl #12
  404f08:	b.ne	404f14 <tigetstr@plt+0x33c4>  // b.any
  404f0c:	mov	w1, #0x70                  	// #112
  404f10:	b	404d9c <tigetstr@plt+0x324c>
  404f14:	cmp	w1, #0x8, lsl #12
  404f18:	b.ne	404f24 <tigetstr@plt+0x33d4>  // b.any
  404f1c:	mov	w1, #0x2d                  	// #45
  404f20:	b	404d9c <tigetstr@plt+0x324c>
  404f24:	mov	w2, #0x0                   	// #0
  404f28:	b	404da4 <tigetstr@plt+0x3254>
  404f2c:	cmp	w1, #0x0
  404f30:	mov	w1, #0x78                  	// #120
  404f34:	csel	w1, w1, w6, ne  // ne = any
  404f38:	b	404df4 <tigetstr@plt+0x32a4>
  404f3c:	cmp	w1, #0x0
  404f40:	mov	w1, #0x78                  	// #120
  404f44:	csel	w1, w1, w6, ne  // ne = any
  404f48:	b	404e50 <tigetstr@plt+0x3300>
  404f4c:	cmp	w1, #0x0
  404f50:	mov	w1, #0x78                  	// #120
  404f54:	csel	w1, w1, w6, ne  // ne = any
  404f58:	b	404eac <tigetstr@plt+0x335c>
  404f5c:	stp	x29, x30, [sp, #-96]!
  404f60:	mov	x29, sp
  404f64:	stp	x19, x20, [sp, #16]
  404f68:	stp	x21, x22, [sp, #32]
  404f6c:	add	x21, sp, #0x38
  404f70:	tbz	w0, #1, 405084 <tigetstr@plt+0x3534>
  404f74:	add	x4, x21, #0x1
  404f78:	mov	w2, #0x20                  	// #32
  404f7c:	strb	w2, [sp, #56]
  404f80:	mov	w2, #0xa                   	// #10
  404f84:	mov	x3, #0x1                   	// #1
  404f88:	lsl	x5, x3, x2
  404f8c:	cmp	x1, x5
  404f90:	b.cc	404fa0 <tigetstr@plt+0x3450>  // b.lo, b.ul, b.last
  404f94:	add	w2, w2, #0xa
  404f98:	cmp	w2, #0x46
  404f9c:	b.ne	404f88 <tigetstr@plt+0x3438>  // b.any
  404fa0:	subs	w5, w2, #0xa
  404fa4:	b.eq	40508c <tigetstr@plt+0x353c>  // b.none
  404fa8:	mov	w3, #0xa                   	// #10
  404fac:	udiv	w3, w5, w3
  404fb0:	sxtw	x3, w3
  404fb4:	adrp	x6, 406000 <tigetstr@plt+0x44b0>
  404fb8:	add	x6, x6, #0xeeb
  404fbc:	ldrsb	w6, [x3, x6]
  404fc0:	cbz	w5, 405094 <tigetstr@plt+0x3544>
  404fc4:	mov	x19, #0xffffffffffffffff    	// #-1
  404fc8:	lsr	x20, x1, x5
  404fcc:	lsl	x19, x19, x5
  404fd0:	bic	x1, x1, x19
  404fd4:	mov	x3, x4
  404fd8:	strb	w6, [x3], #1
  404fdc:	tbz	w0, #0, 404ff4 <tigetstr@plt+0x34a4>
  404fe0:	cmp	w6, #0x42
  404fe4:	b.eq	404ff4 <tigetstr@plt+0x34a4>  // b.none
  404fe8:	add	x3, x4, #0x3
  404fec:	mov	w5, #0x4269                	// #17001
  404ff0:	sturh	w5, [x4, #1]
  404ff4:	strb	wzr, [x3]
  404ff8:	add	x22, sp, #0x40
  404ffc:	cbz	x1, 4050b8 <tigetstr@plt+0x3568>
  405000:	sub	w2, w2, #0x14
  405004:	lsr	x1, x1, x2
  405008:	tbz	w0, #2, 4050a0 <tigetstr@plt+0x3550>
  40500c:	add	x1, x1, #0x5
  405010:	mov	x0, #0xa                   	// #10
  405014:	udiv	x19, x1, x0
  405018:	udiv	x1, x19, x0
  40501c:	msub	x0, x1, x0, x19
  405020:	cmp	x0, #0x0
  405024:	csel	x19, x19, x1, ne  // ne = any
  405028:	cbz	x19, 4050b8 <tigetstr@plt+0x3568>
  40502c:	bl	401810 <localeconv@plt>
  405030:	cbz	x0, 405044 <tigetstr@plt+0x34f4>
  405034:	ldr	x4, [x0]
  405038:	cbz	x4, 405044 <tigetstr@plt+0x34f4>
  40503c:	ldrsb	w1, [x4]
  405040:	cbnz	w1, 40504c <tigetstr@plt+0x34fc>
  405044:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  405048:	add	x4, x0, #0x4fe
  40504c:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  405050:	mov	x6, x21
  405054:	mov	x5, x19
  405058:	mov	w3, w20
  40505c:	add	x2, x2, #0xef3
  405060:	mov	x0, x22
  405064:	mov	x1, #0x20                  	// #32
  405068:	bl	401800 <snprintf@plt>
  40506c:	mov	x0, x22
  405070:	bl	4018e0 <strdup@plt>
  405074:	ldp	x19, x20, [sp, #16]
  405078:	ldp	x21, x22, [sp, #32]
  40507c:	ldp	x29, x30, [sp], #96
  405080:	ret
  405084:	mov	x4, x21
  405088:	b	404f80 <tigetstr@plt+0x3430>
  40508c:	mov	x3, #0x0                   	// #0
  405090:	b	404fb4 <tigetstr@plt+0x3464>
  405094:	mov	w20, w1
  405098:	mov	x1, #0x0                   	// #0
  40509c:	b	404fd4 <tigetstr@plt+0x3484>
  4050a0:	add	x1, x1, #0x32
  4050a4:	mov	x19, #0x64                  	// #100
  4050a8:	udiv	x19, x1, x19
  4050ac:	cmp	x19, #0xa
  4050b0:	b.ne	405028 <tigetstr@plt+0x34d8>  // b.any
  4050b4:	add	w20, w20, #0x1
  4050b8:	mov	x4, x21
  4050bc:	mov	w3, w20
  4050c0:	mov	x0, x22
  4050c4:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4050c8:	mov	x1, #0x20                  	// #32
  4050cc:	add	x2, x2, #0xefd
  4050d0:	bl	401800 <snprintf@plt>
  4050d4:	b	40506c <tigetstr@plt+0x351c>
  4050d8:	cbnz	x0, 4050fc <tigetstr@plt+0x35ac>
  4050dc:	mov	w0, #0xffffffff            	// #-1
  4050e0:	ret
  4050e4:	mov	w0, #0xffffffff            	// #-1
  4050e8:	ldp	x19, x20, [sp, #16]
  4050ec:	ldp	x21, x22, [sp, #32]
  4050f0:	ldp	x23, x24, [sp, #48]
  4050f4:	ldp	x29, x30, [sp], #64
  4050f8:	ret
  4050fc:	stp	x29, x30, [sp, #-64]!
  405100:	mov	x29, sp
  405104:	stp	x19, x20, [sp, #16]
  405108:	mov	x19, x0
  40510c:	stp	x21, x22, [sp, #32]
  405110:	stp	x23, x24, [sp, #48]
  405114:	ldrsb	w0, [x0]
  405118:	cbz	w0, 4050e4 <tigetstr@plt+0x3594>
  40511c:	cmp	x1, #0x0
  405120:	mov	x22, x1
  405124:	mov	x23, x2
  405128:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40512c:	b.eq	4050e4 <tigetstr@plt+0x3594>  // b.none
  405130:	mov	x24, x3
  405134:	cbz	x3, 4050e4 <tigetstr@plt+0x3594>
  405138:	mov	x0, #0x0                   	// #0
  40513c:	mov	x20, #0x0                   	// #0
  405140:	ldrsb	w1, [x19]
  405144:	cbnz	w1, 405150 <tigetstr@plt+0x3600>
  405148:	mov	x0, x20
  40514c:	b	4050e8 <tigetstr@plt+0x3598>
  405150:	cmp	x23, x20
  405154:	b.ls	4051b8 <tigetstr@plt+0x3668>  // b.plast
  405158:	cmp	x0, #0x0
  40515c:	csel	x0, x0, x19, ne  // ne = any
  405160:	cmp	w1, #0x2c
  405164:	ldrsb	w1, [x19, #1]
  405168:	csel	x21, x19, xzr, eq  // eq = none
  40516c:	cbnz	w1, 4051ac <tigetstr@plt+0x365c>
  405170:	add	x21, x19, #0x1
  405174:	cmp	x0, x21
  405178:	b.cs	4050e4 <tigetstr@plt+0x3594>  // b.hs, b.nlast
  40517c:	sub	x1, x21, x0
  405180:	blr	x24
  405184:	mov	w1, w0
  405188:	cmn	w0, #0x1
  40518c:	b.eq	4050e4 <tigetstr@plt+0x3594>  // b.none
  405190:	str	w1, [x22, x20, lsl #2]
  405194:	add	x0, x20, #0x1
  405198:	ldrsb	w1, [x21]
  40519c:	cbz	w1, 4050e8 <tigetstr@plt+0x3598>
  4051a0:	mov	x20, x0
  4051a4:	mov	x0, #0x0                   	// #0
  4051a8:	b	4051b0 <tigetstr@plt+0x3660>
  4051ac:	cbnz	x21, 405174 <tigetstr@plt+0x3624>
  4051b0:	add	x19, x19, #0x1
  4051b4:	b	405140 <tigetstr@plt+0x35f0>
  4051b8:	mov	w0, #0xfffffffe            	// #-2
  4051bc:	b	4050e8 <tigetstr@plt+0x3598>
  4051c0:	cbz	x0, 405234 <tigetstr@plt+0x36e4>
  4051c4:	stp	x29, x30, [sp, #-32]!
  4051c8:	mov	x29, sp
  4051cc:	str	x19, [sp, #16]
  4051d0:	mov	x19, x3
  4051d4:	mov	x3, x4
  4051d8:	ldrsb	w4, [x0]
  4051dc:	cbz	w4, 40523c <tigetstr@plt+0x36ec>
  4051e0:	cbz	x19, 40523c <tigetstr@plt+0x36ec>
  4051e4:	ldr	x5, [x19]
  4051e8:	cmp	x5, x2
  4051ec:	b.hi	40523c <tigetstr@plt+0x36ec>  // b.pmore
  4051f0:	cmp	w4, #0x2b
  4051f4:	b.ne	40522c <tigetstr@plt+0x36dc>  // b.any
  4051f8:	add	x0, x0, #0x1
  4051fc:	ldr	x4, [x19]
  405200:	sub	x2, x2, x4
  405204:	add	x1, x1, x4, lsl #2
  405208:	bl	4050d8 <tigetstr@plt+0x3588>
  40520c:	cmp	w0, #0x0
  405210:	b.le	405220 <tigetstr@plt+0x36d0>
  405214:	ldr	x1, [x19]
  405218:	add	x1, x1, w0, sxtw
  40521c:	str	x1, [x19]
  405220:	ldr	x19, [sp, #16]
  405224:	ldp	x29, x30, [sp], #32
  405228:	ret
  40522c:	str	xzr, [x19]
  405230:	b	4051fc <tigetstr@plt+0x36ac>
  405234:	mov	w0, #0xffffffff            	// #-1
  405238:	ret
  40523c:	mov	w0, #0xffffffff            	// #-1
  405240:	b	405220 <tigetstr@plt+0x36d0>
  405244:	cmp	x0, #0x0
  405248:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40524c:	b.eq	405304 <tigetstr@plt+0x37b4>  // b.none
  405250:	stp	x29, x30, [sp, #-64]!
  405254:	mov	x29, sp
  405258:	stp	x19, x20, [sp, #16]
  40525c:	mov	x20, x1
  405260:	stp	x21, x22, [sp, #32]
  405264:	str	x23, [sp, #48]
  405268:	cbz	x1, 40530c <tigetstr@plt+0x37bc>
  40526c:	mov	x22, x2
  405270:	mov	x19, x0
  405274:	mov	w23, #0x1                   	// #1
  405278:	mov	x0, #0x0                   	// #0
  40527c:	ldrsb	w1, [x19]
  405280:	cbz	w1, 4052d8 <tigetstr@plt+0x3788>
  405284:	cmp	x0, #0x0
  405288:	csel	x0, x0, x19, ne  // ne = any
  40528c:	cmp	w1, #0x2c
  405290:	ldrsb	w1, [x19, #1]
  405294:	csel	x21, x19, xzr, eq  // eq = none
  405298:	cbnz	w1, 4052f0 <tigetstr@plt+0x37a0>
  40529c:	add	x21, x19, #0x1
  4052a0:	cmp	x0, x21
  4052a4:	b.cs	405314 <tigetstr@plt+0x37c4>  // b.hs, b.nlast
  4052a8:	sub	x1, x21, x0
  4052ac:	blr	x22
  4052b0:	tbnz	w0, #31, 4052dc <tigetstr@plt+0x378c>
  4052b4:	asr	w1, w0, #3
  4052b8:	and	w3, w0, #0x7
  4052bc:	sxtw	x1, w1
  4052c0:	lsl	w3, w23, w3
  4052c4:	ldrb	w0, [x20, x1]
  4052c8:	orr	w3, w3, w0
  4052cc:	strb	w3, [x20, x1]
  4052d0:	ldrsb	w0, [x21]
  4052d4:	cbnz	w0, 4052fc <tigetstr@plt+0x37ac>
  4052d8:	mov	w0, #0x0                   	// #0
  4052dc:	ldp	x19, x20, [sp, #16]
  4052e0:	ldp	x21, x22, [sp, #32]
  4052e4:	ldr	x23, [sp, #48]
  4052e8:	ldp	x29, x30, [sp], #64
  4052ec:	ret
  4052f0:	cbnz	x21, 4052a0 <tigetstr@plt+0x3750>
  4052f4:	add	x19, x19, #0x1
  4052f8:	b	40527c <tigetstr@plt+0x372c>
  4052fc:	mov	x0, #0x0                   	// #0
  405300:	b	4052f4 <tigetstr@plt+0x37a4>
  405304:	mov	w0, #0xffffffea            	// #-22
  405308:	ret
  40530c:	mov	w0, #0xffffffea            	// #-22
  405310:	b	4052dc <tigetstr@plt+0x378c>
  405314:	mov	w0, #0xffffffff            	// #-1
  405318:	b	4052dc <tigetstr@plt+0x378c>
  40531c:	cmp	x0, #0x0
  405320:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405324:	b.eq	4053c0 <tigetstr@plt+0x3870>  // b.none
  405328:	stp	x29, x30, [sp, #-48]!
  40532c:	mov	x29, sp
  405330:	stp	x19, x20, [sp, #16]
  405334:	mov	x20, x1
  405338:	stp	x21, x22, [sp, #32]
  40533c:	cbz	x1, 4053c8 <tigetstr@plt+0x3878>
  405340:	mov	x22, x2
  405344:	mov	x19, x0
  405348:	mov	x0, #0x0                   	// #0
  40534c:	ldrsb	w1, [x19]
  405350:	cbz	w1, 405398 <tigetstr@plt+0x3848>
  405354:	cmp	x0, #0x0
  405358:	csel	x0, x0, x19, ne  // ne = any
  40535c:	cmp	w1, #0x2c
  405360:	ldrsb	w1, [x19, #1]
  405364:	csel	x21, x19, xzr, eq  // eq = none
  405368:	cbnz	w1, 4053ac <tigetstr@plt+0x385c>
  40536c:	add	x21, x19, #0x1
  405370:	cmp	x0, x21
  405374:	b.cs	4053d0 <tigetstr@plt+0x3880>  // b.hs, b.nlast
  405378:	sub	x1, x21, x0
  40537c:	blr	x22
  405380:	tbnz	x0, #63, 40539c <tigetstr@plt+0x384c>
  405384:	ldr	x1, [x20]
  405388:	orr	x0, x1, x0
  40538c:	str	x0, [x20]
  405390:	ldrsb	w0, [x21]
  405394:	cbnz	w0, 4053b8 <tigetstr@plt+0x3868>
  405398:	mov	w0, #0x0                   	// #0
  40539c:	ldp	x19, x20, [sp, #16]
  4053a0:	ldp	x21, x22, [sp, #32]
  4053a4:	ldp	x29, x30, [sp], #48
  4053a8:	ret
  4053ac:	cbnz	x21, 405370 <tigetstr@plt+0x3820>
  4053b0:	add	x19, x19, #0x1
  4053b4:	b	40534c <tigetstr@plt+0x37fc>
  4053b8:	mov	x0, #0x0                   	// #0
  4053bc:	b	4053b0 <tigetstr@plt+0x3860>
  4053c0:	mov	w0, #0xffffffea            	// #-22
  4053c4:	ret
  4053c8:	mov	w0, #0xffffffea            	// #-22
  4053cc:	b	40539c <tigetstr@plt+0x384c>
  4053d0:	mov	w0, #0xffffffff            	// #-1
  4053d4:	b	40539c <tigetstr@plt+0x384c>
  4053d8:	stp	x29, x30, [sp, #-80]!
  4053dc:	mov	x29, sp
  4053e0:	stp	x19, x20, [sp, #16]
  4053e4:	stp	x21, x22, [sp, #32]
  4053e8:	stp	x23, x24, [sp, #48]
  4053ec:	str	xzr, [sp, #72]
  4053f0:	cbnz	x0, 40540c <tigetstr@plt+0x38bc>
  4053f4:	mov	w0, #0x0                   	// #0
  4053f8:	ldp	x19, x20, [sp, #16]
  4053fc:	ldp	x21, x22, [sp, #32]
  405400:	ldp	x23, x24, [sp, #48]
  405404:	ldp	x29, x30, [sp], #80
  405408:	ret
  40540c:	str	w3, [x1]
  405410:	mov	x19, x0
  405414:	str	w3, [x2]
  405418:	mov	x23, x1
  40541c:	mov	x21, x2
  405420:	mov	w22, w3
  405424:	bl	401ac0 <__errno_location@plt>
  405428:	str	wzr, [x0]
  40542c:	mov	x20, x0
  405430:	add	x24, sp, #0x48
  405434:	ldrsb	w0, [x19]
  405438:	cmp	w0, #0x3a
  40543c:	b.ne	405480 <tigetstr@plt+0x3930>  // b.any
  405440:	add	x19, x19, #0x1
  405444:	mov	x1, x24
  405448:	mov	x0, x19
  40544c:	mov	w2, #0xa                   	// #10
  405450:	bl	401980 <strtol@plt>
  405454:	str	w0, [x21]
  405458:	ldr	w0, [x20]
  40545c:	cbnz	w0, 405478 <tigetstr@plt+0x3928>
  405460:	ldr	x0, [sp, #72]
  405464:	cbz	x0, 405478 <tigetstr@plt+0x3928>
  405468:	ldrsb	w1, [x0]
  40546c:	cbnz	w1, 405478 <tigetstr@plt+0x3928>
  405470:	cmp	x0, x19
  405474:	b.ne	4053f4 <tigetstr@plt+0x38a4>  // b.any
  405478:	mov	w0, #0xffffffff            	// #-1
  40547c:	b	4053f8 <tigetstr@plt+0x38a8>
  405480:	mov	x1, x24
  405484:	mov	x0, x19
  405488:	mov	w2, #0xa                   	// #10
  40548c:	bl	401980 <strtol@plt>
  405490:	str	w0, [x23]
  405494:	str	w0, [x21]
  405498:	ldr	w0, [x20]
  40549c:	cbnz	w0, 405478 <tigetstr@plt+0x3928>
  4054a0:	ldr	x4, [sp, #72]
  4054a4:	cbz	x4, 405478 <tigetstr@plt+0x3928>
  4054a8:	cmp	x4, x19
  4054ac:	b.eq	405478 <tigetstr@plt+0x3928>  // b.none
  4054b0:	ldrsb	w1, [x4]
  4054b4:	cmp	w1, #0x3a
  4054b8:	b.ne	4054cc <tigetstr@plt+0x397c>  // b.any
  4054bc:	ldrsb	w1, [x4, #1]
  4054c0:	cbnz	w1, 4054d4 <tigetstr@plt+0x3984>
  4054c4:	str	w22, [x21]
  4054c8:	b	4053f8 <tigetstr@plt+0x38a8>
  4054cc:	cmp	w1, #0x2d
  4054d0:	b.ne	4053f4 <tigetstr@plt+0x38a4>  // b.any
  4054d4:	add	x19, x4, #0x1
  4054d8:	str	wzr, [x20]
  4054dc:	str	xzr, [sp, #72]
  4054e0:	b	405444 <tigetstr@plt+0x38f4>
  4054e4:	stp	x29, x30, [sp, #-80]!
  4054e8:	mov	x29, sp
  4054ec:	stp	x19, x20, [sp, #16]
  4054f0:	mov	x19, x1
  4054f4:	stp	x21, x22, [sp, #32]
  4054f8:	add	x22, sp, #0x40
  4054fc:	str	x23, [sp, #48]
  405500:	add	x23, sp, #0x48
  405504:	cmp	x0, #0x0
  405508:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  40550c:	b.ne	405518 <tigetstr@plt+0x39c8>  // b.any
  405510:	mov	w0, #0x0                   	// #0
  405514:	b	4055a0 <tigetstr@plt+0x3a50>
  405518:	mov	x1, x22
  40551c:	bl	404158 <tigetstr@plt+0x2608>
  405520:	mov	x1, x23
  405524:	mov	x20, x0
  405528:	mov	x0, x19
  40552c:	bl	404158 <tigetstr@plt+0x2608>
  405530:	mov	x19, x0
  405534:	ldp	x21, x0, [sp, #64]
  405538:	adds	x1, x21, x0
  40553c:	b.eq	40559c <tigetstr@plt+0x3a4c>  // b.none
  405540:	cmp	x1, #0x1
  405544:	b.ne	405568 <tigetstr@plt+0x3a18>  // b.any
  405548:	cbz	x20, 405558 <tigetstr@plt+0x3a08>
  40554c:	ldrsb	w1, [x20]
  405550:	cmp	w1, #0x2f
  405554:	b.eq	40559c <tigetstr@plt+0x3a4c>  // b.none
  405558:	cbz	x19, 405510 <tigetstr@plt+0x39c0>
  40555c:	ldrsb	w1, [x19]
  405560:	cmp	w1, #0x2f
  405564:	b.eq	40559c <tigetstr@plt+0x3a4c>  // b.none
  405568:	cmp	x20, #0x0
  40556c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  405570:	b.eq	405510 <tigetstr@plt+0x39c0>  // b.none
  405574:	cmp	x21, x0
  405578:	b.ne	405510 <tigetstr@plt+0x39c0>  // b.any
  40557c:	mov	x2, x21
  405580:	mov	x1, x19
  405584:	mov	x0, x20
  405588:	bl	401890 <strncmp@plt>
  40558c:	cbnz	w0, 405510 <tigetstr@plt+0x39c0>
  405590:	add	x0, x20, x21
  405594:	add	x19, x19, x21
  405598:	b	405504 <tigetstr@plt+0x39b4>
  40559c:	mov	w0, #0x1                   	// #1
  4055a0:	ldp	x19, x20, [sp, #16]
  4055a4:	ldp	x21, x22, [sp, #32]
  4055a8:	ldr	x23, [sp, #48]
  4055ac:	ldp	x29, x30, [sp], #80
  4055b0:	ret
  4055b4:	stp	x29, x30, [sp, #-64]!
  4055b8:	mov	x29, sp
  4055bc:	stp	x19, x20, [sp, #16]
  4055c0:	stp	x21, x22, [sp, #32]
  4055c4:	mov	x21, x1
  4055c8:	orr	x1, x0, x1
  4055cc:	stp	x23, x24, [sp, #48]
  4055d0:	cbnz	x1, 4055f0 <tigetstr@plt+0x3aa0>
  4055d4:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4055d8:	add	x0, x0, #0x670
  4055dc:	ldp	x19, x20, [sp, #16]
  4055e0:	ldp	x21, x22, [sp, #32]
  4055e4:	ldp	x23, x24, [sp, #48]
  4055e8:	ldp	x29, x30, [sp], #64
  4055ec:	b	4018e0 <strdup@plt>
  4055f0:	mov	x23, x0
  4055f4:	mov	x22, x2
  4055f8:	cbnz	x0, 405618 <tigetstr@plt+0x3ac8>
  4055fc:	mov	x0, x21
  405600:	mov	x1, x2
  405604:	ldp	x19, x20, [sp, #16]
  405608:	ldp	x21, x22, [sp, #32]
  40560c:	ldp	x23, x24, [sp, #48]
  405610:	ldp	x29, x30, [sp], #64
  405614:	b	4019c0 <strndup@plt>
  405618:	cbz	x21, 4055dc <tigetstr@plt+0x3a8c>
  40561c:	bl	401740 <strlen@plt>
  405620:	mov	x20, x0
  405624:	mvn	x0, x0
  405628:	cmp	x22, x0
  40562c:	b.hi	40567c <tigetstr@plt+0x3b2c>  // b.pmore
  405630:	add	x24, x22, x20
  405634:	add	x0, x24, #0x1
  405638:	bl	401870 <malloc@plt>
  40563c:	mov	x19, x0
  405640:	cbz	x0, 405664 <tigetstr@plt+0x3b14>
  405644:	mov	x2, x20
  405648:	mov	x1, x23
  40564c:	bl	401710 <memcpy@plt>
  405650:	mov	x2, x22
  405654:	mov	x1, x21
  405658:	add	x0, x19, x20
  40565c:	bl	401710 <memcpy@plt>
  405660:	strb	wzr, [x19, x24]
  405664:	mov	x0, x19
  405668:	ldp	x19, x20, [sp, #16]
  40566c:	ldp	x21, x22, [sp, #32]
  405670:	ldp	x23, x24, [sp, #48]
  405674:	ldp	x29, x30, [sp], #64
  405678:	ret
  40567c:	mov	x19, #0x0                   	// #0
  405680:	b	405664 <tigetstr@plt+0x3b14>
  405684:	stp	x29, x30, [sp, #-32]!
  405688:	mov	x29, sp
  40568c:	stp	x19, x20, [sp, #16]
  405690:	mov	x20, x0
  405694:	mov	x19, x1
  405698:	cbz	x1, 4056bc <tigetstr@plt+0x3b6c>
  40569c:	mov	x0, x1
  4056a0:	bl	401740 <strlen@plt>
  4056a4:	mov	x2, x0
  4056a8:	mov	x1, x19
  4056ac:	mov	x0, x20
  4056b0:	ldp	x19, x20, [sp, #16]
  4056b4:	ldp	x29, x30, [sp], #32
  4056b8:	b	4055b4 <tigetstr@plt+0x3a64>
  4056bc:	mov	x2, #0x0                   	// #0
  4056c0:	b	4056a8 <tigetstr@plt+0x3b58>
  4056c4:	stp	x29, x30, [sp, #-288]!
  4056c8:	mov	x29, sp
  4056cc:	str	x19, [sp, #16]
  4056d0:	mov	x19, x0
  4056d4:	add	x0, sp, #0x120
  4056d8:	stp	x0, x0, [sp, #80]
  4056dc:	add	x0, sp, #0xf0
  4056e0:	str	x0, [sp, #96]
  4056e4:	mov	w0, #0xffffffd0            	// #-48
  4056e8:	str	w0, [sp, #104]
  4056ec:	mov	w0, #0xffffff80            	// #-128
  4056f0:	str	w0, [sp, #108]
  4056f4:	add	x0, sp, #0x48
  4056f8:	stp	x2, x3, [sp, #240]
  4056fc:	ldp	x2, x3, [sp, #80]
  405700:	stp	x2, x3, [sp, #32]
  405704:	ldp	x2, x3, [sp, #96]
  405708:	stp	x2, x3, [sp, #48]
  40570c:	add	x2, sp, #0x20
  405710:	str	q0, [sp, #112]
  405714:	str	q1, [sp, #128]
  405718:	str	q2, [sp, #144]
  40571c:	str	q3, [sp, #160]
  405720:	str	q4, [sp, #176]
  405724:	str	q5, [sp, #192]
  405728:	str	q6, [sp, #208]
  40572c:	str	q7, [sp, #224]
  405730:	stp	x4, x5, [sp, #256]
  405734:	stp	x6, x7, [sp, #272]
  405738:	bl	4019b0 <vasprintf@plt>
  40573c:	tbnz	w0, #31, 40576c <tigetstr@plt+0x3c1c>
  405740:	ldr	x1, [sp, #72]
  405744:	sxtw	x2, w0
  405748:	mov	x0, x19
  40574c:	bl	4055b4 <tigetstr@plt+0x3a64>
  405750:	mov	x19, x0
  405754:	ldr	x0, [sp, #72]
  405758:	bl	401990 <free@plt>
  40575c:	mov	x0, x19
  405760:	ldr	x19, [sp, #16]
  405764:	ldp	x29, x30, [sp], #288
  405768:	ret
  40576c:	mov	x19, #0x0                   	// #0
  405770:	b	40575c <tigetstr@plt+0x3c0c>
  405774:	stp	x29, x30, [sp, #-80]!
  405778:	mov	x29, sp
  40577c:	stp	x23, x24, [sp, #48]
  405780:	ldr	x23, [x0]
  405784:	stp	x19, x20, [sp, #16]
  405788:	mov	x20, x0
  40578c:	stp	x21, x22, [sp, #32]
  405790:	ldrsb	w0, [x23]
  405794:	cbz	w0, 4057c0 <tigetstr@plt+0x3c70>
  405798:	mov	x0, x23
  40579c:	mov	x22, x1
  4057a0:	mov	x21, x2
  4057a4:	mov	w24, w3
  4057a8:	mov	x1, x2
  4057ac:	bl	4019d0 <strspn@plt>
  4057b0:	add	x19, x23, x0
  4057b4:	ldrsb	w23, [x23, x0]
  4057b8:	cbnz	w23, 4057c8 <tigetstr@plt+0x3c78>
  4057bc:	str	x19, [x20]
  4057c0:	mov	x19, #0x0                   	// #0
  4057c4:	b	405834 <tigetstr@plt+0x3ce4>
  4057c8:	cbz	w24, 40587c <tigetstr@plt+0x3d2c>
  4057cc:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4057d0:	mov	w1, w23
  4057d4:	add	x0, x0, #0xf02
  4057d8:	bl	4019e0 <strchr@plt>
  4057dc:	cbz	x0, 40584c <tigetstr@plt+0x3cfc>
  4057e0:	add	x1, sp, #0x48
  4057e4:	add	x24, x19, #0x1
  4057e8:	mov	x0, x24
  4057ec:	strb	w23, [sp, #72]
  4057f0:	strb	wzr, [sp, #73]
  4057f4:	bl	4041c0 <tigetstr@plt+0x2670>
  4057f8:	add	x1, x19, x0
  4057fc:	str	x0, [x22]
  405800:	ldrsb	w1, [x1, #1]
  405804:	cbz	w1, 4057bc <tigetstr@plt+0x3c6c>
  405808:	cmp	w23, w1
  40580c:	b.ne	4057bc <tigetstr@plt+0x3c6c>  // b.any
  405810:	add	x0, x0, #0x2
  405814:	add	x22, x19, x0
  405818:	ldrsb	w1, [x19, x0]
  40581c:	cbz	w1, 40582c <tigetstr@plt+0x3cdc>
  405820:	mov	x0, x21
  405824:	bl	4019e0 <strchr@plt>
  405828:	cbz	x0, 4057bc <tigetstr@plt+0x3c6c>
  40582c:	mov	x19, x24
  405830:	str	x22, [x20]
  405834:	mov	x0, x19
  405838:	ldp	x19, x20, [sp, #16]
  40583c:	ldp	x21, x22, [sp, #32]
  405840:	ldp	x23, x24, [sp, #48]
  405844:	ldp	x29, x30, [sp], #80
  405848:	ret
  40584c:	mov	x1, x21
  405850:	mov	x0, x19
  405854:	bl	4041c0 <tigetstr@plt+0x2670>
  405858:	str	x0, [x22]
  40585c:	add	x22, x19, x0
  405860:	ldrsb	w1, [x19, x0]
  405864:	cbz	w1, 405874 <tigetstr@plt+0x3d24>
  405868:	mov	x0, x21
  40586c:	bl	4019e0 <strchr@plt>
  405870:	cbz	x0, 4057bc <tigetstr@plt+0x3c6c>
  405874:	str	x22, [x20]
  405878:	b	405834 <tigetstr@plt+0x3ce4>
  40587c:	mov	x1, x21
  405880:	mov	x0, x19
  405884:	bl	401aa0 <strcspn@plt>
  405888:	str	x0, [x22]
  40588c:	add	x0, x19, x0
  405890:	str	x0, [x20]
  405894:	b	405834 <tigetstr@plt+0x3ce4>
  405898:	stp	x29, x30, [sp, #-32]!
  40589c:	mov	x29, sp
  4058a0:	str	x19, [sp, #16]
  4058a4:	mov	x19, x0
  4058a8:	mov	x0, x19
  4058ac:	bl	4018c0 <fgetc@plt>
  4058b0:	cmn	w0, #0x1
  4058b4:	b.eq	4058d0 <tigetstr@plt+0x3d80>  // b.none
  4058b8:	cmp	w0, #0xa
  4058bc:	b.ne	4058a8 <tigetstr@plt+0x3d58>  // b.any
  4058c0:	mov	w0, #0x0                   	// #0
  4058c4:	ldr	x19, [sp, #16]
  4058c8:	ldp	x29, x30, [sp], #32
  4058cc:	ret
  4058d0:	mov	w0, #0x1                   	// #1
  4058d4:	b	4058c4 <tigetstr@plt+0x3d74>
  4058d8:	stp	x29, x30, [sp, #-64]!
  4058dc:	mov	x29, sp
  4058e0:	stp	x19, x20, [sp, #16]
  4058e4:	adrp	x20, 417000 <tigetstr@plt+0x154b0>
  4058e8:	add	x20, x20, #0xde0
  4058ec:	stp	x21, x22, [sp, #32]
  4058f0:	adrp	x21, 417000 <tigetstr@plt+0x154b0>
  4058f4:	add	x21, x21, #0xdd8
  4058f8:	sub	x20, x20, x21
  4058fc:	mov	w22, w0
  405900:	stp	x23, x24, [sp, #48]
  405904:	mov	x23, x1
  405908:	mov	x24, x2
  40590c:	bl	4016d0 <memcpy@plt-0x40>
  405910:	cmp	xzr, x20, asr #3
  405914:	b.eq	405940 <tigetstr@plt+0x3df0>  // b.none
  405918:	asr	x20, x20, #3
  40591c:	mov	x19, #0x0                   	// #0
  405920:	ldr	x3, [x21, x19, lsl #3]
  405924:	mov	x2, x24
  405928:	add	x19, x19, #0x1
  40592c:	mov	x1, x23
  405930:	mov	w0, w22
  405934:	blr	x3
  405938:	cmp	x20, x19
  40593c:	b.ne	405920 <tigetstr@plt+0x3dd0>  // b.any
  405940:	ldp	x19, x20, [sp, #16]
  405944:	ldp	x21, x22, [sp, #32]
  405948:	ldp	x23, x24, [sp, #48]
  40594c:	ldp	x29, x30, [sp], #64
  405950:	ret
  405954:	nop
  405958:	ret
  40595c:	nop
  405960:	adrp	x2, 418000 <tigetstr@plt+0x164b0>
  405964:	mov	x1, #0x0                   	// #0
  405968:	ldr	x2, [x2, #560]
  40596c:	b	4017c0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405970 <.fini>:
  405970:	stp	x29, x30, [sp, #-16]!
  405974:	mov	x29, sp
  405978:	ldp	x29, x30, [sp], #16
  40597c:	ret
