==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 242.457 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.59 seconds. Elapsed time: 34.3 seconds; current allocated memory: 245.691 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,397 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 632 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 634 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 800 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 747 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 749 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,073 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,164 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-178] Inlining function 'cnn(float (*) [228][228], float (*) [224][224], float (*) [256][5][5], hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' into 'kernel_cnn(hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' (cnn.cpp:364:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:378:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:379:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_320_5> at cnn.cpp:320:29 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_321_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:321:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_321_6' (cnn.cpp:321:31) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:364:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_7' (cnn.cpp:322:33) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:364:0)
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.52 seconds. Elapsed time: 25.22 seconds; current allocated memory: 247.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 247.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 249.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 252.344 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_cnn' (cnn.cpp:293:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 278.574 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_183_3'(cnn.cpp:183:25) and 'VITIS_LOOP_184_4'(cnn.cpp:184:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_318_4' (cnn.cpp:318:27) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'kernel_cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'kernel_cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 361.152 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 363.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 363.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 363.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 363.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 365.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 365.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 365.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 366.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 366.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_320_5'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' (loop 'VITIS_LOOP_320_5'): Unable to schedule 'load' operation 32 bit ('input_load_6', cnn.cpp:331->cnn.cpp:406) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 44, loop 'VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 371.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 371.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 372.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 372.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 373.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln331) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'kernel_cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:317->cnn.cpp:406) with incoming values : ('add_ln317', cnn.cpp:317->cnn.cpp:406) [75]  (0.000 ns)
	'add' operation 14 bit of DSP[88] ('add_ln331_4', cnn.cpp:331->cnn.cpp:406) [86]  (2.396 ns)
	'mul' operation 19 bit of DSP[88] ('mul_ln331', cnn.cpp:331->cnn.cpp:406) [88]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 374.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 374.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 374.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 377.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 379.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 383.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 385.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 387.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14s_7ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn_Pipeline_VITIS_LOOP_320_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 393.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 403.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 407.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 413.117 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 419.324 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 434.094 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.68 seconds. CPU system time: 1.4 seconds. Elapsed time: 70.42 seconds; current allocated memory: 191.852 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.53 seconds. CPU system time: 1.11 seconds. Elapsed time: 262.58 seconds; current allocated memory: 5.719 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 272.535 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.67 seconds. CPU system time: 0.54 seconds. Elapsed time: 6.04 seconds; current allocated memory: 274.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,924 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,782 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,784 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,950 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,900 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,904 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,898 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,898 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,898 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,918 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,009 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_321_6' (cnn.cpp:321:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_323_7' (cnn.cpp:323:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:379:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:380:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:381:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_320_5> at cnn.cpp:320:29 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.32 seconds. CPU system time: 0.66 seconds. Elapsed time: 13.5 seconds; current allocated memory: 276.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.531 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 279.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 285.945 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:293:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.26 seconds; current allocated memory: 316.789 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_318_4'(cnn.cpp:318:27) and 'VITIS_LOOP_320_5'(cnn.cpp:320:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_317_3'(cnn.cpp:317:25) and 'VITIS_LOOP_318_4'(cnn.cpp:318:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_308_2'(cnn.cpp:308:23) and 'VITIS_LOOP_317_3'(cnn.cpp:317:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_318_4' (cnn.cpp:318:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.89 seconds; current allocated memory: 413.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 418.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 418.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 418.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 418.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 418.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 424.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 424.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 424.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 424.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 56, loop 'VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 48.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 48.43 seconds; current allocated memory: 457.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 457.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 457.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 457.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 457.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 457.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 457.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 457.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 457.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 457.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 457.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 457.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 457.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 457.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 457.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 460.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' is 12850 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 477.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 509.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 512.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 518.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 525.195 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 529.270 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.97 seconds; current allocated memory: 546.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 76.67 seconds. CPU system time: 1.59 seconds. Elapsed time: 82.86 seconds; current allocated memory: 273.730 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.92 seconds. CPU system time: 1.09 seconds. Elapsed time: 25.9 seconds; current allocated memory: 5.789 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.312 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.48 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.09 seconds; current allocated memory: 296.129 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-274] In 'VITIS_LOOP_321_6', Pragma conflict happens on 'UNROLL' and 'PIPELINE' pragmas: Complete unroll will break the target of other loop pragmas (cnn.cpp:321:31)
ERROR: [HLS 214-274] In 'VITIS_LOOP_324_7', Pragma conflict happens on 'UNROLL' and 'PIPELINE' pragmas: Complete unroll will break the target of other loop pragmas (cnn.cpp:324:20)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.14 seconds. CPU system time: 0.94 seconds. Elapsed time: 12.9 seconds; current allocated memory: 2.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.312 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.11 seconds; current allocated memory: 296.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-274] In 'VITIS_LOOP_321_6', Pragma conflict happens on 'UNROLL' and 'PIPELINE' pragmas: Complete unroll will break the target of other loop pragmas (cnn.cpp:321:31)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.26 seconds. CPU system time: 0.89 seconds. Elapsed time: 12.95 seconds; current allocated memory: 2.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.312 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.1 seconds; current allocated memory: 296.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,924 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,782 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,784 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,950 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,900 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,904 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,898 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,898 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,898 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,918 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,009 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:324:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_6' (cnn.cpp:322:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_7' (cnn.cpp:324:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:380:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:381:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:382:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.21 seconds. CPU system time: 0.65 seconds. Elapsed time: 13.05 seconds; current allocated memory: 298.297 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.297 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 301.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 307.746 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:293:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.27 seconds; current allocated memory: 338.598 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_318_4'(cnn.cpp:318:27) and 'VITIS_LOOP_320_5'(cnn.cpp:320:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_317_3'(cnn.cpp:317:25) and 'VITIS_LOOP_318_4'(cnn.cpp:318:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_308_2'(cnn.cpp:308:23) and 'VITIS_LOOP_317_3'(cnn.cpp:317:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_318_4' (cnn.cpp:318:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.92 seconds; current allocated memory: 435.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 440.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 440.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 440.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 440.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 440.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 440.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 440.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 440.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 445.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 445.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 445.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 445.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 56, loop 'VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 48.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 48.44 seconds; current allocated memory: 479.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.29 seconds; current allocated memory: 479.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 479.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 479.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 479.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 479.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 479.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 479.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 479.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 479.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 479.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 479.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 479.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 479.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 479.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 482.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' is 12850 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 498.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.8 seconds; current allocated memory: 533.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 533.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 535.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 542.922 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 546.715 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.98 seconds; current allocated memory: 563.945 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 76.57 seconds. CPU system time: 1.56 seconds. Elapsed time: 81.39 seconds; current allocated memory: 269.699 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.96 seconds. CPU system time: 0.67 seconds. Elapsed time: 19.36 seconds; current allocated memory: 6.039 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.312 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.55 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.11 seconds; current allocated memory: 296.109 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,423 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,541 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,264 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,049 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 474,867 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 463,329 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 463,331 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 463,496 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 245,375 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 245,379 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.1 seconds. CPU system time: 0.86 seconds. Elapsed time: 718.68 seconds; current allocated memory: 5.074 MB.
INFO: [Common 17-344] 'source' was cancelled
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 272.535 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.4 seconds. CPU system time: 0.68 seconds. Elapsed time: 5.98 seconds; current allocated memory: 274.340 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,119 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,599 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,536 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,304 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44,575 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,698 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,700 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,866 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,358 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,362 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,356 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,356 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,356 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,376 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,467 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:324:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_326_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:326:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_328_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:328:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_6' (cnn.cpp:322:20) in function 'cnn' completely with a factor of 8 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_7' (cnn.cpp:324:20) in function 'cnn' completely with a factor of 8 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_8' (cnn.cpp:326:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_9' (cnn.cpp:328:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. Cyclic partitioning with factor 12 on dimension 3. (cnn.cpp:389:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 8 on dimension 2. Cyclic partitioning with factor 8 on dimension 3. (cnn.cpp:390:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:391:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.05 seconds. CPU system time: 0.72 seconds. Elapsed time: 15.21 seconds; current allocated memory: 280.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 280.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.89 seconds; current allocated memory: 289.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 304.168 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:293:49)...1600 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.81 seconds; current allocated memory: 350.773 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_319_4'(cnn.cpp:319:27) and 'VITIS_LOOP_320_5'(cnn.cpp:320:31) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_317_3'(cnn.cpp:317:25) and 'VITIS_LOOP_319_4'(cnn.cpp:319:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_308_2'(cnn.cpp:308:23) and 'VITIS_LOOP_317_3'(cnn.cpp:317:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_319_4' (cnn.cpp:319:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 13.81 seconds; current allocated memory: 466.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 473.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 473.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 473.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 473.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 478.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 478.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 478.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 478.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln77) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 491.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 491.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 491.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 491.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 52, loop 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 696.61 seconds. CPU system time: 0.08 seconds. Elapsed time: 696.72 seconds; current allocated memory: 609.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.92 seconds; current allocated memory: 609.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.58 seconds; current allocated memory: 609.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 609.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 609.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 609.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 609.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 609.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 609.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 609.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 609.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 609.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' is 5888 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 609.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0' is 6144 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 614.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 622.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_input_S0' is 6192 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 641.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' is 225277 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_9_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 288 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.67 seconds. CPU system time: 0.13 seconds. Elapsed time: 7.81 seconds; current allocated memory: 798.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.7 seconds. CPU system time: 0.25 seconds. Elapsed time: 16 seconds; current allocated memory: 927.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 958.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 7294 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 968.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 984.207 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 991.184 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.9 seconds; current allocated memory: 1.038 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 792.59 seconds. CPU system time: 2.44 seconds. Elapsed time: 797.74 seconds; current allocated memory: 790.645 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 24.11 seconds. CPU system time: 1.07 seconds. Elapsed time: 30.2 seconds; current allocated memory: 7.766 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.312 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.51 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.02 seconds; current allocated memory: 296.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,119 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,711 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,730 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,505 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,320 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,312 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,910 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,912 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,078 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,715 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,719 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,713 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,713 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,713 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,733 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,824 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:324:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_326_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:326:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_328_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:328:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_6' (cnn.cpp:322:20) in function 'cnn' completely with a factor of 4 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_7' (cnn.cpp:324:20) in function 'cnn' completely with a factor of 8 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_8' (cnn.cpp:326:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_9' (cnn.cpp:328:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 8 on dimension 2. Cyclic partitioning with factor 12 on dimension 3. (cnn.cpp:389:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 4 on dimension 2. Cyclic partitioning with factor 8 on dimension 3. (cnn.cpp:390:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:391:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.34 seconds. CPU system time: 0.63 seconds. Elapsed time: 8.76 seconds; current allocated memory: 300.219 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 300.219 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 305.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 314.082 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:293:49)...800 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.84 seconds; current allocated memory: 350.562 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_319_4'(cnn.cpp:319:27) and 'VITIS_LOOP_320_5'(cnn.cpp:320:31) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_317_3'(cnn.cpp:317:25) and 'VITIS_LOOP_319_4'(cnn.cpp:319:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_308_2'(cnn.cpp:308:23) and 'VITIS_LOOP_317_3'(cnn.cpp:317:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_319_4' (cnn.cpp:319:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.26 seconds; current allocated memory: 443.895 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 449.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 449.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 452.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 452.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 452.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 452.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln77) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [108]  (0.387 ns)
	'load' operation 6 bit ('indvar_load', cnn.cpp:59) on local variable 'indvar' [112]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln59', cnn.cpp:59) [124]  (0.706 ns)
	'select' operation 8 bit ('select_ln58', cnn.cpp:58) [125]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln59', cnn.cpp:59) [133]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 458.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 458.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 458.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 458.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 52, loop 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 52.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 52.21 seconds; current allocated memory: 549.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.11 seconds; current allocated memory: 549.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 549.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 549.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 549.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 549.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 549.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 549.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 549.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 549.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 549.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 549.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 549.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 549.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 549.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 549.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' is 122779 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_10_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.61 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.7 seconds; current allocated memory: 626.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.57 seconds. CPU system time: 0.17 seconds. Elapsed time: 4.8 seconds; current allocated memory: 691.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 706.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 712.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 719.312 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 735.082 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.19 seconds; current allocated memory: 774.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 90.23 seconds. CPU system time: 1.84 seconds. Elapsed time: 92.98 seconds; current allocated memory: 480.602 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.31 seconds. CPU system time: 0.73 seconds. Elapsed time: 20.78 seconds; current allocated memory: 11.492 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.312 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.49 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.03 seconds; current allocated memory: 296.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,119 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,372 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,674 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,459 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,270 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54,434 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,748 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,750 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,916 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,908 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,912 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,906 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,906 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,906 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,926 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 40,017 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:324:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_326_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:326:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_328_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:328:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_6' (cnn.cpp:322:20) in function 'cnn' completely with a factor of 7 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_7' (cnn.cpp:324:20) in function 'cnn' completely with a factor of 7 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_8' (cnn.cpp:326:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_9' (cnn.cpp:328:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 11 on dimension 2. Cyclic partitioning with factor 11 on dimension 3. (cnn.cpp:389:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 7 on dimension 2. Cyclic partitioning with factor 7 on dimension 3. (cnn.cpp:390:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:391:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 74.38 seconds. CPU system time: 0.86 seconds. Elapsed time: 79.38 seconds; current allocated memory: 301.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 301.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 314.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 314.75 seconds; current allocated memory: 333.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 47.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 47.43 seconds; current allocated memory: 410.207 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:293:49)...1225 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 304.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 304.87 seconds; current allocated memory: 533.238 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_319_4'(cnn.cpp:319:27) and 'VITIS_LOOP_320_5'(cnn.cpp:320:31) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_317_3'(cnn.cpp:317:25) and 'VITIS_LOOP_319_4'(cnn.cpp:319:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_308_2'(cnn.cpp:308:23) and 'VITIS_LOOP_317_3'(cnn.cpp:317:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_319_4' (cnn.cpp:319:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2088.26 seconds. CPU system time: 1.69 seconds. Elapsed time: 2094.14 seconds; current allocated memory: 429.562 MB.
INFO: [Common 17-344] 'source' was cancelled
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.312 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.42 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.02 seconds; current allocated memory: 296.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,119 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,711 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,730 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,505 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,320 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,312 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,910 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,912 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,078 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,715 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,719 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,713 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,713 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,713 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,733 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,824 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:324:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_326_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:326:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_328_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:328:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_6' (cnn.cpp:322:20) in function 'cnn' completely with a factor of 4 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_7' (cnn.cpp:324:20) in function 'cnn' completely with a factor of 8 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_8' (cnn.cpp:326:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_9' (cnn.cpp:328:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 8 on dimension 2. Cyclic partitioning with factor 12 on dimension 3. (cnn.cpp:389:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 4 on dimension 2. Cyclic partitioning with factor 8 on dimension 3. (cnn.cpp:390:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:391:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.26 seconds. CPU system time: 0.68 seconds. Elapsed time: 8.73 seconds; current allocated memory: 300.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 300.191 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.3 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 305.141 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 314.051 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:293:49)...800 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.9 seconds; current allocated memory: 350.543 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_319_4'(cnn.cpp:319:27) and 'VITIS_LOOP_320_5'(cnn.cpp:320:31) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_317_3'(cnn.cpp:317:25) and 'VITIS_LOOP_319_4'(cnn.cpp:319:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_308_2'(cnn.cpp:308:23) and 'VITIS_LOOP_317_3'(cnn.cpp:317:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_319_4' (cnn.cpp:319:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.23 seconds; current allocated memory: 443.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 449.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 449.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 452.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 452.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 452.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 452.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln77) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [108]  (0.387 ns)
	'load' operation 6 bit ('indvar_load', cnn.cpp:59) on local variable 'indvar' [112]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln59', cnn.cpp:59) [124]  (0.706 ns)
	'select' operation 8 bit ('select_ln58', cnn.cpp:58) [125]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln59', cnn.cpp:59) [133]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 460.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 460.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 460.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 460.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 52, loop 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 52.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 52.13 seconds; current allocated memory: 549.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.12 seconds; current allocated memory: 549.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 549.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 549.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 549.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 549.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 549.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 549.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 549.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 549.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 549.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 549.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 549.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 549.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 549.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 549.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' is 122779 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_10_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.68 seconds; current allocated memory: 626.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.51 seconds. CPU system time: 0.15 seconds. Elapsed time: 4.72 seconds; current allocated memory: 691.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 706.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 712.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 719.320 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 735.090 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.17 seconds; current allocated memory: 774.863 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 90.08 seconds. CPU system time: 1.93 seconds. Elapsed time: 92.9 seconds; current allocated memory: 480.551 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.27 seconds. CPU system time: 0.67 seconds. Elapsed time: 20.67 seconds; current allocated memory: 11.254 MB.
INFO: [HLS 200-1510] Running: close_project 
