{
  "design": {
    "design_info": {
      "boundary_crc": "0x988C918E5DF03C3B",
      "device": "xcu55c-fsvh2892-2L-e",
      "gen_directory": "../../../../project.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "blinker": {
        "clock_buffer": "",
        "blinky": ""
      },
      "channel_0": {
        "smartconnect": "",
        "axil_slave": "",
        "pcie_bridge_0": {
          "pcie_bridge_0": "",
          "clock_buffer": ""
        }
      },
      "channel_1": {
        "smartconnect": "",
        "axil_slave": "",
        "pcie_bridge_1": {
          "pcie_bridge_1": "",
          "clock_buffer": ""
        }
      }
    },
    "interface_ports": {
      "SYSCLK2": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "PCIE_REFCLK0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "pcie_mgt_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "PCIE_REFCLK1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "QSFP28_0_ACTIVITY_LED": {
        "direction": "O"
      },
      "HBM_CATTRIP_LS": {
        "direction": "O"
      },
      "PCIE_PERST_LS_65": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "blinker": {
        "interface_ports": {
          "SYSCLK2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "HBM_CATTRIP_LS": {
            "direction": "O"
          },
          "QSFP28_0_ACTIVITY_LED": {
            "direction": "O"
          }
        },
        "components": {
          "clock_buffer": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "top_level_util_ds_buf_1_0",
            "xci_path": "ip/top_level_util_ds_buf_1_0/top_level_util_ds_buf_1_0.xci",
            "inst_hier_path": "blinker/clock_buffer"
          },
          "blinky": {
            "vlnv": "xilinx.com:module_ref:blinky:1.0",
            "xci_name": "top_level_blinky_0_0",
            "xci_path": "ip/top_level_blinky_0_0/top_level_blinky_0_0.xci",
            "inst_hier_path": "blinker/blinky",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "blinky",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_util_ds_buf_1_0_IBUF_OUT",
                    "value_src": "default_prop"
                  }
                }
              },
              "cattrip": {
                "direction": "O"
              },
              "led": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "SYSCLK2_1": {
            "interface_ports": [
              "SYSCLK2",
              "clock_buffer/CLK_IN_D"
            ]
          }
        },
        "nets": {
          "blinky_cattrip": {
            "ports": [
              "blinky/cattrip",
              "HBM_CATTRIP_LS"
            ]
          },
          "blinky_led": {
            "ports": [
              "blinky/led",
              "QSFP28_0_ACTIVITY_LED"
            ]
          },
          "util_ds_buf_1_IBUF_OUT": {
            "ports": [
              "clock_buffer/IBUF_OUT",
              "blinky/clk"
            ]
          }
        }
      },
      "channel_0": {
        "interface_ports": {
          "pcie_mgt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "PCIE_REFCLK": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "PCIE_PERST_L": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "smartconnect": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "top_level_smartconnect_0_0",
            "xci_path": "ip/top_level_smartconnect_0_0/top_level_smartconnect_0_0.xci",
            "inst_hier_path": "channel_0/smartconnect",
            "parameters": {
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "axil_slave": {
            "vlnv": "xilinx.com:module_ref:axil_slave:1.0",
            "xci_name": "top_level_axil_slave_0_0",
            "xci_path": "ip/top_level_axil_slave_0_0/top_level_axil_slave_0_0.xci",
            "inst_hier_path": "channel_0/axil_slave",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axil_slave",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "pcie_bridge_0": {
            "interface_ports": {
              "pcie_mgt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
                "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
              },
              "PCIE_REFCLK": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "M_AXI_B": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "PCIE_PERST_LS_65": {
                "type": "rst",
                "direction": "I"
              },
              "axi_aclk": {
                "direction": "O"
              },
              "axi_aresetn": {
                "direction": "O"
              }
            },
            "components": {
              "pcie_bridge_0": {
                "vlnv": "xilinx.com:ip:xdma:4.1",
                "xci_name": "top_level_xdma_0_0",
                "xci_path": "ip/top_level_xdma_0_0/top_level_xdma_0_0.xci",
                "inst_hier_path": "channel_0/pcie_bridge_0/pcie_bridge_0",
                "parameters": {
                  "PF0_DEVICE_ID_mqdma": {
                    "value": "9048"
                  },
                  "PF0_SRIOV_VF_DEVICE_ID": {
                    "value": "A048"
                  },
                  "PF2_DEVICE_ID_mqdma": {
                    "value": "9248"
                  },
                  "PF3_DEVICE_ID_mqdma": {
                    "value": "9348"
                  },
                  "axi_addr_width": {
                    "value": "64"
                  },
                  "axi_data_width": {
                    "value": "512_bit"
                  },
                  "axisten_freq": {
                    "value": "250"
                  },
                  "bridge_burst": {
                    "value": "true"
                  },
                  "en_axi_slave_if": {
                    "value": "false"
                  },
                  "en_gt_selection": {
                    "value": "false"
                  },
                  "functional_mode": {
                    "value": "AXI_Bridge"
                  },
                  "mode_selection": {
                    "value": "Advanced"
                  },
                  "pcie_blk_locn": {
                    "value": "PCIE4C_X1Y0"
                  },
                  "pf0_bar0_scale": {
                    "value": "Megabytes"
                  },
                  "pf0_bar0_size": {
                    "value": "1"
                  },
                  "pf0_device_id": {
                    "value": "903F"
                  },
                  "pf0_msi_enabled": {
                    "value": "false"
                  },
                  "pl_link_cap_max_link_speed": {
                    "value": "16.0_GT/s"
                  },
                  "pl_link_cap_max_link_width": {
                    "value": "X8"
                  }
                },
                "interface_ports": {
                  "M_AXI_B": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "M_AXI_B",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "parameters": {
                      "master_id": {
                        "value": "1"
                      }
                    }
                  },
                  "S_AXI_LITE": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "memory_map_ref": "S_AXI_LITE"
                  }
                },
                "addressing": {
                  "memory_maps": {
                    "S_AXI_LITE": {
                      "address_blocks": {
                        "CTL0": {
                          "base_address": "0",
                          "range": "512M",
                          "width": "29",
                          "usage": "memory",
                          "offset_base_param": "baseaddr",
                          "offset_high_param": "highaddr"
                        }
                      }
                    }
                  },
                  "address_spaces": {
                    "M_AXI_B": {
                      "range": "16E",
                      "width": "64"
                    }
                  }
                }
              },
              "clock_buffer": {
                "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
                "xci_name": "top_level_util_ds_buf_0_0",
                "xci_path": "ip/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0.xci",
                "inst_hier_path": "channel_0/pcie_bridge_0/clock_buffer",
                "parameters": {
                  "C_BUF_TYPE": {
                    "value": "IBUFDSGTE"
                  }
                }
              }
            },
            "interface_nets": {
              "CLK_IN_D_0_1": {
                "interface_ports": [
                  "PCIE_REFCLK",
                  "clock_buffer/CLK_IN_D"
                ]
              },
              "xdma_0_M_AXI_B": {
                "interface_ports": [
                  "M_AXI_B",
                  "pcie_bridge_0/M_AXI_B"
                ]
              },
              "xdma_0_pcie_mgt": {
                "interface_ports": [
                  "pcie_mgt",
                  "pcie_bridge_0/pcie_mgt"
                ]
              }
            },
            "nets": {
              "sys_rst_n_0_1": {
                "ports": [
                  "PCIE_PERST_LS_65",
                  "pcie_bridge_0/sys_rst_n"
                ]
              },
              "util_ds_buf_0_IBUF_DS_ODIV2": {
                "ports": [
                  "clock_buffer/IBUF_DS_ODIV2",
                  "pcie_bridge_0/sys_clk"
                ]
              },
              "util_ds_buf_0_IBUF_OUT": {
                "ports": [
                  "clock_buffer/IBUF_OUT",
                  "pcie_bridge_0/sys_clk_gt"
                ]
              },
              "xdma_0_axi_aclk": {
                "ports": [
                  "pcie_bridge_0/axi_aclk",
                  "axi_aclk"
                ]
              },
              "xdma_0_axi_aresetn": {
                "ports": [
                  "pcie_bridge_0/axi_aresetn",
                  "axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "PCIE_REFCLK",
              "pcie_bridge_0/PCIE_REFCLK"
            ]
          },
          "pcie_bridge_0_M_AXI_B": {
            "interface_ports": [
              "pcie_bridge_0/M_AXI_B",
              "smartconnect/S00_AXI"
            ]
          },
          "smartconnect_M00_AXI": {
            "interface_ports": [
              "axil_slave/S_AXI",
              "smartconnect/M00_AXI"
            ]
          },
          "xdma_0_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt",
              "pcie_bridge_0/pcie_mgt"
            ]
          }
        },
        "nets": {
          "pcie_bridge_0_axi_aclk": {
            "ports": [
              "pcie_bridge_0/axi_aclk",
              "smartconnect/aclk",
              "axil_slave/clk"
            ]
          },
          "pcie_bridge_0_axi_aresetn": {
            "ports": [
              "pcie_bridge_0/axi_aresetn",
              "smartconnect/aresetn",
              "axil_slave/resetn"
            ]
          },
          "sys_rst_n_0_1": {
            "ports": [
              "PCIE_PERST_L",
              "pcie_bridge_0/PCIE_PERST_LS_65"
            ]
          }
        }
      },
      "channel_1": {
        "interface_ports": {
          "pcie_mgt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "PCIE_REFCLK": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "PCIE_PERST_L": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "smartconnect": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "top_level_smartconnect_1",
            "xci_path": "ip/top_level_smartconnect_1/top_level_smartconnect_1.xci",
            "inst_hier_path": "channel_1/smartconnect",
            "parameters": {
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "axil_slave": {
            "vlnv": "xilinx.com:module_ref:axil_slave:1.0",
            "xci_name": "top_level_axil_slave_1",
            "xci_path": "ip/top_level_axil_slave_1/top_level_axil_slave_1.xci",
            "inst_hier_path": "channel_1/axil_slave",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axil_slave",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_1_axi_aclk",
                    "value_src": "default_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_1_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "pcie_bridge_1": {
            "interface_ports": {
              "pcie_mgt": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
                "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
              },
              "PCIE_REFCLK": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "M_AXI_B": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "PCIE_PERST_LS_65": {
                "type": "rst",
                "direction": "I"
              },
              "axi_aclk": {
                "direction": "O"
              },
              "axi_aresetn": {
                "direction": "O"
              }
            },
            "components": {
              "pcie_bridge_1": {
                "vlnv": "xilinx.com:ip:xdma:4.1",
                "xci_name": "top_level_xdma_0_1",
                "xci_path": "ip/top_level_xdma_0_1/top_level_xdma_0_1.xci",
                "inst_hier_path": "channel_1/pcie_bridge_1/pcie_bridge_1",
                "parameters": {
                  "PCIE_BOARD_INTERFACE": {
                    "value": "Custom"
                  },
                  "PF0_DEVICE_ID_mqdma": {
                    "value": "9048"
                  },
                  "PF0_SRIOV_VF_DEVICE_ID": {
                    "value": "A048"
                  },
                  "PF2_DEVICE_ID_mqdma": {
                    "value": "9248"
                  },
                  "PF3_DEVICE_ID_mqdma": {
                    "value": "9348"
                  },
                  "SYS_RST_N_BOARD_INTERFACE": {
                    "value": "Custom"
                  },
                  "axi_addr_width": {
                    "value": "64"
                  },
                  "axi_data_width": {
                    "value": "512_bit"
                  },
                  "axisten_freq": {
                    "value": "250"
                  },
                  "bridge_burst": {
                    "value": "true"
                  },
                  "en_axi_slave_if": {
                    "value": "false"
                  },
                  "en_gt_selection": {
                    "value": "true"
                  },
                  "functional_mode": {
                    "value": "AXI_Bridge"
                  },
                  "mode_selection": {
                    "value": "Advanced"
                  },
                  "pcie_blk_locn": {
                    "value": "PCIE4C_X1Y1"
                  },
                  "pf0_bar0_scale": {
                    "value": "Megabytes"
                  },
                  "pf0_bar0_size": {
                    "value": "1"
                  },
                  "pf0_device_id": {
                    "value": "9040"
                  },
                  "pf0_msi_enabled": {
                    "value": "false"
                  },
                  "pl_link_cap_max_link_speed": {
                    "value": "16.0_GT/s"
                  },
                  "pl_link_cap_max_link_width": {
                    "value": "X8"
                  },
                  "select_quad": {
                    "value": "GTY_Quad_225"
                  }
                },
                "interface_ports": {
                  "M_AXI_B": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "M_AXI_B",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "parameters": {
                      "master_id": {
                        "value": "1"
                      }
                    }
                  },
                  "S_AXI_LITE": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "memory_map_ref": "S_AXI_LITE"
                  }
                },
                "addressing": {
                  "memory_maps": {
                    "S_AXI_LITE": {
                      "address_blocks": {
                        "CTL0": {
                          "base_address": "0",
                          "range": "512M",
                          "width": "29",
                          "usage": "memory",
                          "offset_base_param": "baseaddr",
                          "offset_high_param": "highaddr"
                        }
                      }
                    }
                  },
                  "address_spaces": {
                    "M_AXI_B": {
                      "range": "16E",
                      "width": "64"
                    }
                  }
                }
              },
              "clock_buffer": {
                "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
                "xci_name": "top_level_util_ds_buf_0_1",
                "xci_path": "ip/top_level_util_ds_buf_0_1/top_level_util_ds_buf_0_1.xci",
                "inst_hier_path": "channel_1/pcie_bridge_1/clock_buffer",
                "parameters": {
                  "C_BUF_TYPE": {
                    "value": "IBUFDSGTE"
                  }
                }
              }
            },
            "interface_nets": {
              "CLK_IN_D_0_1": {
                "interface_ports": [
                  "PCIE_REFCLK",
                  "clock_buffer/CLK_IN_D"
                ]
              },
              "xdma_0_M_AXI_B": {
                "interface_ports": [
                  "M_AXI_B",
                  "pcie_bridge_1/M_AXI_B"
                ]
              },
              "xdma_0_pcie_mgt": {
                "interface_ports": [
                  "pcie_mgt",
                  "pcie_bridge_1/pcie_mgt"
                ]
              }
            },
            "nets": {
              "sys_rst_n_0_1": {
                "ports": [
                  "PCIE_PERST_LS_65",
                  "pcie_bridge_1/sys_rst_n"
                ]
              },
              "util_ds_buf_0_IBUF_DS_ODIV2": {
                "ports": [
                  "clock_buffer/IBUF_DS_ODIV2",
                  "pcie_bridge_1/sys_clk"
                ]
              },
              "util_ds_buf_0_IBUF_OUT": {
                "ports": [
                  "clock_buffer/IBUF_OUT",
                  "pcie_bridge_1/sys_clk_gt"
                ]
              },
              "xdma_0_axi_aclk": {
                "ports": [
                  "pcie_bridge_1/axi_aclk",
                  "axi_aclk"
                ]
              },
              "xdma_0_axi_aresetn": {
                "ports": [
                  "pcie_bridge_1/axi_aresetn",
                  "axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "PCIE_REFCLK",
              "pcie_bridge_1/PCIE_REFCLK"
            ]
          },
          "pcie_bridge_0_M_AXI_B": {
            "interface_ports": [
              "pcie_bridge_1/M_AXI_B",
              "smartconnect/S00_AXI"
            ]
          },
          "smartconnect_M00_AXI": {
            "interface_ports": [
              "axil_slave/S_AXI",
              "smartconnect/M00_AXI"
            ]
          },
          "xdma_0_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt",
              "pcie_bridge_1/pcie_mgt"
            ]
          }
        },
        "nets": {
          "pcie_bridge_0_axi_aclk": {
            "ports": [
              "pcie_bridge_1/axi_aclk",
              "smartconnect/aclk",
              "axil_slave/clk"
            ]
          },
          "pcie_bridge_0_axi_aresetn": {
            "ports": [
              "pcie_bridge_1/axi_aresetn",
              "smartconnect/aresetn",
              "axil_slave/resetn"
            ]
          },
          "sys_rst_n_0_1": {
            "ports": [
              "PCIE_PERST_L",
              "pcie_bridge_1/PCIE_PERST_LS_65"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "PCIE_REFCLK0",
          "channel_0/PCIE_REFCLK"
        ]
      },
      "PCIE_REFCLK_0_1": {
        "interface_ports": [
          "PCIE_REFCLK1",
          "channel_1/PCIE_REFCLK"
        ]
      },
      "SYSCLK2_1": {
        "interface_ports": [
          "SYSCLK2",
          "blinker/SYSCLK2"
        ]
      },
      "channel_1_pcie_mgt_0": {
        "interface_ports": [
          "pcie_mgt_1",
          "channel_1/pcie_mgt"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt_0",
          "channel_0/pcie_mgt"
        ]
      }
    },
    "nets": {
      "blinky_cattrip": {
        "ports": [
          "blinker/HBM_CATTRIP_LS",
          "HBM_CATTRIP_LS"
        ]
      },
      "blinky_led": {
        "ports": [
          "blinker/QSFP28_0_ACTIVITY_LED",
          "QSFP28_0_ACTIVITY_LED"
        ]
      },
      "sys_rst_n_0_1": {
        "ports": [
          "PCIE_PERST_LS_65",
          "channel_0/PCIE_PERST_L",
          "channel_1/PCIE_PERST_L"
        ]
      }
    },
    "addressing": {
      "/channel_0/pcie_bridge_0/pcie_bridge_0": {
        "address_spaces": {
          "M_AXI_B": {
            "segments": {
              "SEG_axil_slave_reg0": {
                "address_block": "/channel_0/axil_slave/S_AXI/reg0",
                "offset": "0x0000000000001000",
                "range": "256"
              }
            }
          }
        }
      },
      "/channel_1/pcie_bridge_1/pcie_bridge_1": {
        "address_spaces": {
          "M_AXI_B": {
            "segments": {
              "SEG_axil_slave_reg0": {
                "address_block": "/channel_1/axil_slave/S_AXI/reg0",
                "offset": "0x0000000000001000",
                "range": "256"
              }
            }
          }
        }
      }
    }
  }
}