--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml I2Disp.twx I2Disp.ncd -o I2Disp.twr I2Disp.pcf -ucf
I2Disp.ucf

Design file:              I2Disp.ncd
Physical constraint file: I2Disp.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4148 paths analyzed, 413 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.494ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_10/rst (SLICE_X74Y32.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/sw_temp_8 (FF)
  Destination:          XLXI_10/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.547 - 0.707)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/sw_temp_8 to XLXI_10/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y46.BQ     Tcko                  0.223   XLXI_10/sw_temp<9>
                                                       XLXI_10/sw_temp_8
    SLICE_X100Y43.C1     net (fanout=1)        0.672   XLXI_10/sw_temp<8>
    SLICE_X100Y43.COUT   Topcyc                0.238   XLXI_10/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       XLXI_10/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<2>
                                                       XLXI_10/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y44.CIN    net (fanout=1)        0.000   XLXI_10/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y44.BMUX   Tcinb                 0.156   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X92Y24.C2      net (fanout=41)       1.006   XLXI_10/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X92Y24.C       Tilo                  0.043   N3
                                                       XLXI_10/_n0082_inv1_cepot
    SLICE_X74Y32.CE      net (fanout=1)        0.783   XLXI_10/_n0082_inv1_cepot
    SLICE_X74Y32.CLK     Tceck                 0.178   XLXI_10/rst
                                                       XLXI_10/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (0.838ns logic, 2.461ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/sw_temp_9 (FF)
  Destination:          XLXI_10/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.251ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.547 - 0.707)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/sw_temp_9 to XLXI_10/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y46.DQ     Tcko                  0.223   XLXI_10/sw_temp<9>
                                                       XLXI_10/sw_temp_9
    SLICE_X100Y43.D2     net (fanout=1)        0.626   XLXI_10/sw_temp<9>
    SLICE_X100Y43.COUT   Topcyd                0.236   XLXI_10/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       XLXI_10/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<3>
                                                       XLXI_10/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y44.CIN    net (fanout=1)        0.000   XLXI_10/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y44.BMUX   Tcinb                 0.156   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X92Y24.C2      net (fanout=41)       1.006   XLXI_10/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X92Y24.C       Tilo                  0.043   N3
                                                       XLXI_10/_n0082_inv1_cepot
    SLICE_X74Y32.CE      net (fanout=1)        0.783   XLXI_10/_n0082_inv1_cepot
    SLICE_X74Y32.CLK     Tceck                 0.178   XLXI_10/rst
                                                       XLXI_10/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (0.836ns logic, 2.415ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/sw_temp_1 (FF)
  Destination:          XLXI_10/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.276ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.547 - 0.655)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/sw_temp_1 to XLXI_10/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y48.DQ     Tcko                  0.223   XLXI_10/sw_temp<1>
                                                       XLXI_10/sw_temp_1
    SLICE_X100Y43.A1     net (fanout=1)        0.585   XLXI_10/sw_temp<1>
    SLICE_X100Y43.COUT   Topcya                0.302   XLXI_10/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       XLXI_10/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<0>
                                                       XLXI_10/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y44.CIN    net (fanout=1)        0.000   XLXI_10/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y44.BMUX   Tcinb                 0.156   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X92Y24.C2      net (fanout=41)       1.006   XLXI_10/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X92Y24.C       Tilo                  0.043   N3
                                                       XLXI_10/_n0082_inv1_cepot
    SLICE_X74Y32.CE      net (fanout=1)        0.783   XLXI_10/_n0082_inv1_cepot
    SLICE_X74Y32.CLK     Tceck                 0.178   XLXI_10/rst
                                                       XLXI_10/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.902ns logic, 2.374ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/counter_13 (SLICE_X90Y37.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/btn_temp_1 (FF)
  Destination:          XLXI_10/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.909ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.604 - 0.636)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/btn_temp_1 to XLXI_10/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y23.BQ      Tcko                  0.259   XLXI_10/btn_temp<3>
                                                       XLXI_10/btn_temp_1
    SLICE_X92Y24.A2      net (fanout=2)        0.444   XLXI_10/btn_temp<1>
    SLICE_X92Y24.A       Tilo                  0.043   N3
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_SW0_1
    SLICE_X100Y44.C2     net (fanout=1)        0.971   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_SW0
    SLICE_X100Y44.CMUX   Topcc                 0.277   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_lut
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X90Y37.SR      net (fanout=4)        0.634   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
    SLICE_X90Y37.CLK     Tsrck                 0.281   XLXI_10/counter<15>
                                                       XLXI_10/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      2.909ns (0.860ns logic, 2.049ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/btn_temp_4 (FF)
  Destination:          XLXI_10/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.742ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.604 - 0.644)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/btn_temp_4 to XLXI_10/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y18.AQ      Tcko                  0.223   XLXI_10/btn_temp<4>
                                                       XLXI_10/btn_temp_4
    SLICE_X100Y44.C1     net (fanout=55)       1.327   XLXI_10/btn_temp<4>
    SLICE_X100Y44.CMUX   Topcc                 0.277   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_lut
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X90Y37.SR      net (fanout=4)        0.634   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
    SLICE_X90Y37.CLK     Tsrck                 0.281   XLXI_10/counter<15>
                                                       XLXI_10/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      2.742ns (0.781ns logic, 1.961ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/btn_temp_0 (FF)
  Destination:          XLXI_10/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.714ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.604 - 0.636)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/btn_temp_0 to XLXI_10/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y23.AQ      Tcko                  0.259   XLXI_10/btn_temp<3>
                                                       XLXI_10/btn_temp_0
    SLICE_X92Y24.A5      net (fanout=2)        0.249   XLXI_10/btn_temp<0>
    SLICE_X92Y24.A       Tilo                  0.043   N3
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_SW0_1
    SLICE_X100Y44.C2     net (fanout=1)        0.971   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_SW0
    SLICE_X100Y44.CMUX   Topcc                 0.277   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_lut
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X90Y37.SR      net (fanout=4)        0.634   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
    SLICE_X90Y37.CLK     Tsrck                 0.281   XLXI_10/counter<15>
                                                       XLXI_10/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      2.714ns (0.860ns logic, 1.854ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/counter_14 (SLICE_X90Y37.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/btn_temp_1 (FF)
  Destination:          XLXI_10/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.909ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.604 - 0.636)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/btn_temp_1 to XLXI_10/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y23.BQ      Tcko                  0.259   XLXI_10/btn_temp<3>
                                                       XLXI_10/btn_temp_1
    SLICE_X92Y24.A2      net (fanout=2)        0.444   XLXI_10/btn_temp<1>
    SLICE_X92Y24.A       Tilo                  0.043   N3
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_SW0_1
    SLICE_X100Y44.C2     net (fanout=1)        0.971   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_SW0
    SLICE_X100Y44.CMUX   Topcc                 0.277   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_lut
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X90Y37.SR      net (fanout=4)        0.634   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
    SLICE_X90Y37.CLK     Tsrck                 0.281   XLXI_10/counter<15>
                                                       XLXI_10/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      2.909ns (0.860ns logic, 2.049ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/btn_temp_4 (FF)
  Destination:          XLXI_10/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.742ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.604 - 0.644)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/btn_temp_4 to XLXI_10/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y18.AQ      Tcko                  0.223   XLXI_10/btn_temp<4>
                                                       XLXI_10/btn_temp_4
    SLICE_X100Y44.C1     net (fanout=55)       1.327   XLXI_10/btn_temp<4>
    SLICE_X100Y44.CMUX   Topcc                 0.277   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_lut
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X90Y37.SR      net (fanout=4)        0.634   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
    SLICE_X90Y37.CLK     Tsrck                 0.281   XLXI_10/counter<15>
                                                       XLXI_10/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      2.742ns (0.781ns logic, 1.961ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/btn_temp_0 (FF)
  Destination:          XLXI_10/counter_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.714ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.604 - 0.636)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_10/btn_temp_0 to XLXI_10/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y23.AQ      Tcko                  0.259   XLXI_10/btn_temp<3>
                                                       XLXI_10/btn_temp_0
    SLICE_X92Y24.A5      net (fanout=2)        0.249   XLXI_10/btn_temp<0>
    SLICE_X92Y24.A       Tilo                  0.043   N3
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_SW0_1
    SLICE_X100Y44.C2     net (fanout=1)        0.971   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_SW0
    SLICE_X100Y44.CMUX   Topcc                 0.277   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_lut
                                                       XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X90Y37.SR      net (fanout=4)        0.634   XLXI_10/btn_temp[4]_sw_temp[15]_OR_20_o
    SLICE_X90Y37.CLK     Tsrck                 0.281   XLXI_10/counter<15>
                                                       XLXI_10/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      2.714ns (0.860ns logic, 1.854ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_13/clkdiv_4 (SLICE_X56Y50.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_13/clkdiv_3 (FF)
  Destination:          XLXI_13/clkdiv_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (0.673 - 0.534)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_13/clkdiv_3 to XLXI_13/clkdiv_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y49.DQ      Tcko                  0.100   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv_3
    SLICE_X56Y49.D3      net (fanout=1)        0.131   XLXI_13/clkdiv<3>
    SLICE_X56Y49.COUT    Topcyd                0.112   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv<3>_rt
                                                       XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CIN     net (fanout=1)        0.001   XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CLK     Tckcin      (-Th)     0.030   XLXI_13/clkdiv<7>
                                                       XLXI_13/Mcount_clkdiv_cy<7>
                                                       XLXI_13/clkdiv_4
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.182ns logic, 0.132ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_13/clkdiv_0 (FF)
  Destination:          XLXI_13/clkdiv_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (0.673 - 0.534)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_13/clkdiv_0 to XLXI_13/clkdiv_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y49.AQ      Tcko                  0.100   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv_0
    SLICE_X56Y49.A3      net (fanout=2)        0.143   XLXI_13/clkdiv<0>
    SLICE_X56Y49.COUT    Topcya                0.142   XLXI_13/clkdiv<3>
                                                       XLXI_13/Mcount_clkdiv_lut<0>_INV_0
                                                       XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CIN     net (fanout=1)        0.001   XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CLK     Tckcin      (-Th)     0.030   XLXI_13/clkdiv<7>
                                                       XLXI_13/Mcount_clkdiv_cy<7>
                                                       XLXI_13/clkdiv_4
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.212ns logic, 0.144ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_13/clkdiv_2 (FF)
  Destination:          XLXI_13/clkdiv_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (0.673 - 0.534)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_13/clkdiv_2 to XLXI_13/clkdiv_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y49.CQ      Tcko                  0.100   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv_2
    SLICE_X56Y49.C2      net (fanout=1)        0.185   XLXI_13/clkdiv<2>
    SLICE_X56Y49.COUT    Topcyc                0.113   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv<2>_rt
                                                       XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CIN     net (fanout=1)        0.001   XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CLK     Tckcin      (-Th)     0.030   XLXI_13/clkdiv<7>
                                                       XLXI_13/Mcount_clkdiv_cy<7>
                                                       XLXI_13/clkdiv_4
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.183ns logic, 0.186ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_13/clkdiv_6 (SLICE_X56Y50.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_13/clkdiv_3 (FF)
  Destination:          XLXI_13/clkdiv_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (0.673 - 0.534)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_13/clkdiv_3 to XLXI_13/clkdiv_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y49.DQ      Tcko                  0.100   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv_3
    SLICE_X56Y49.D3      net (fanout=1)        0.131   XLXI_13/clkdiv<3>
    SLICE_X56Y49.COUT    Topcyd                0.112   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv<3>_rt
                                                       XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CIN     net (fanout=1)        0.001   XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CLK     Tckcin      (-Th)     0.019   XLXI_13/clkdiv<7>
                                                       XLXI_13/Mcount_clkdiv_cy<7>
                                                       XLXI_13/clkdiv_6
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.193ns logic, 0.132ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_13/clkdiv_0 (FF)
  Destination:          XLXI_13/clkdiv_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (0.673 - 0.534)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_13/clkdiv_0 to XLXI_13/clkdiv_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y49.AQ      Tcko                  0.100   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv_0
    SLICE_X56Y49.A3      net (fanout=2)        0.143   XLXI_13/clkdiv<0>
    SLICE_X56Y49.COUT    Topcya                0.142   XLXI_13/clkdiv<3>
                                                       XLXI_13/Mcount_clkdiv_lut<0>_INV_0
                                                       XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CIN     net (fanout=1)        0.001   XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CLK     Tckcin      (-Th)     0.019   XLXI_13/clkdiv<7>
                                                       XLXI_13/Mcount_clkdiv_cy<7>
                                                       XLXI_13/clkdiv_6
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.223ns logic, 0.144ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_13/clkdiv_2 (FF)
  Destination:          XLXI_13/clkdiv_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.380ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (0.673 - 0.534)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_13/clkdiv_2 to XLXI_13/clkdiv_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y49.CQ      Tcko                  0.100   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv_2
    SLICE_X56Y49.C2      net (fanout=1)        0.185   XLXI_13/clkdiv<2>
    SLICE_X56Y49.COUT    Topcyc                0.113   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv<2>_rt
                                                       XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CIN     net (fanout=1)        0.001   XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CLK     Tckcin      (-Th)     0.019   XLXI_13/clkdiv<7>
                                                       XLXI_13/Mcount_clkdiv_cy<7>
                                                       XLXI_13/clkdiv_6
    -------------------------------------------------  ---------------------------
    Total                                      0.380ns (0.194ns logic, 0.186ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_13/clkdiv_5 (SLICE_X56Y50.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_13/clkdiv_3 (FF)
  Destination:          XLXI_13/clkdiv_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (0.673 - 0.534)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_13/clkdiv_3 to XLXI_13/clkdiv_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y49.DQ      Tcko                  0.100   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv_3
    SLICE_X56Y49.D3      net (fanout=1)        0.131   XLXI_13/clkdiv<3>
    SLICE_X56Y49.COUT    Topcyd                0.112   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv<3>_rt
                                                       XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CIN     net (fanout=1)        0.001   XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CLK     Tckcin      (-Th)     0.011   XLXI_13/clkdiv<7>
                                                       XLXI_13/Mcount_clkdiv_cy<7>
                                                       XLXI_13/clkdiv_5
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.201ns logic, 0.132ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_13/clkdiv_0 (FF)
  Destination:          XLXI_13/clkdiv_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (0.673 - 0.534)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_13/clkdiv_0 to XLXI_13/clkdiv_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y49.AQ      Tcko                  0.100   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv_0
    SLICE_X56Y49.A3      net (fanout=2)        0.143   XLXI_13/clkdiv<0>
    SLICE_X56Y49.COUT    Topcya                0.142   XLXI_13/clkdiv<3>
                                                       XLXI_13/Mcount_clkdiv_lut<0>_INV_0
                                                       XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CIN     net (fanout=1)        0.001   XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CLK     Tckcin      (-Th)     0.011   XLXI_13/clkdiv<7>
                                                       XLXI_13/Mcount_clkdiv_cy<7>
                                                       XLXI_13/clkdiv_5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.231ns logic, 0.144ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_13/clkdiv_2 (FF)
  Destination:          XLXI_13/clkdiv_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (0.673 - 0.534)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_13/clkdiv_2 to XLXI_13/clkdiv_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y49.CQ      Tcko                  0.100   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv_2
    SLICE_X56Y49.C2      net (fanout=1)        0.185   XLXI_13/clkdiv<2>
    SLICE_X56Y49.COUT    Topcyc                0.113   XLXI_13/clkdiv<3>
                                                       XLXI_13/clkdiv<2>_rt
                                                       XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CIN     net (fanout=1)        0.001   XLXI_13/Mcount_clkdiv_cy<3>
    SLICE_X56Y50.CLK     Tckcin      (-Th)     0.011   XLXI_13/clkdiv<7>
                                                       XLXI_13/Mcount_clkdiv_cy<7>
                                                       XLXI_13/clkdiv_5
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.202ns logic, 0.186ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_13/clkdiv<3>/SR
  Logical resource: XLXI_13/clkdiv_0/SR
  Location pin: SLICE_X56Y49.SR
  Clock network: XLXI_10/rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_13/clkdiv<3>/SR
  Logical resource: XLXI_13/clkdiv_1/SR
  Location pin: SLICE_X56Y49.SR
  Clock network: XLXI_10/rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.494|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4148 paths, 0 nets, and 665 connections

Design statistics:
   Minimum period:   3.494ns{1}   (Maximum frequency: 286.205MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 17 15:11:12 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 458 MB



