
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic.v
# synth_design -part xc7z020clg484-3 -top output_logic -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top output_logic -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 158598 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 26.895 ; free physical = 229050 ; free virtual = 294888
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic.v:30]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic.v:30]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[15]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[14]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[13]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[12]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[11]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 228905 ; free virtual = 294743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 228894 ; free virtual = 294733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 80.656 ; free physical = 228893 ; free virtual = 294731
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 88.660 ; free physical = 228857 ; free virtual = 294697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module output_logic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[15]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[14]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[13]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[12]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[11]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[10]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1727.074 ; gain = 253.438 ; free physical = 228332 ; free virtual = 294174
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1727.074 ; gain = 253.438 ; free physical = 228315 ; free virtual = 294157
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1727.074 ; gain = 253.438 ; free physical = 228319 ; free virtual = 294161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1727.074 ; gain = 253.438 ; free physical = 228331 ; free virtual = 294173
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1727.074 ; gain = 253.438 ; free physical = 228331 ; free virtual = 294173
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1727.074 ; gain = 253.438 ; free physical = 228331 ; free virtual = 294173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1727.074 ; gain = 253.438 ; free physical = 228331 ; free virtual = 294173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1727.074 ; gain = 253.438 ; free physical = 228336 ; free virtual = 294178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1727.074 ; gain = 253.438 ; free physical = 228336 ; free virtual = 294178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     5|
|3     |LUT2   |    37|
|4     |LUT3   |     2|
|5     |LUT4   |     8|
|6     |LUT5   |     6|
|7     |LUT6   |   277|
|8     |FDRE   |   300|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   659|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1727.074 ; gain = 253.438 ; free physical = 228336 ; free virtual = 294178
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1727.074 ; gain = 253.438 ; free physical = 228338 ; free virtual = 294179
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1727.074 ; gain = 253.438 ; free physical = 228354 ; free virtual = 294196
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.230 ; gain = 0.000 ; free physical = 228016 ; free virtual = 293859
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1849.230 ; gain = 375.691 ; free physical = 228065 ; free virtual = 293908
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2411.887 ; gain = 562.656 ; free physical = 227542 ; free virtual = 293388
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name.
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.887 ; gain = 0.000 ; free physical = 227610 ; free virtual = 293456
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.898 ; gain = 0.000 ; free physical = 227595 ; free virtual = 293442
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227487 ; free virtual = 293334

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1b985e607

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227487 ; free virtual = 293334

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b985e607

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227436 ; free virtual = 293284
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b985e607

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227435 ; free virtual = 293283
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16f8b1801

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227435 ; free virtual = 293283
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16f8b1801

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227435 ; free virtual = 293283
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12aec67a4

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227434 ; free virtual = 293282
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12aec67a4

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227434 ; free virtual = 293282
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227434 ; free virtual = 293282
Ending Logic Optimization Task | Checksum: 12aec67a4

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227434 ; free virtual = 293282

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12aec67a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227433 ; free virtual = 293281

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12aec67a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227433 ; free virtual = 293281

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227433 ; free virtual = 293281
Ending Netlist Obfuscation Task | Checksum: 12aec67a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227433 ; free virtual = 293281
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2515.961 ; gain = 0.000 ; free physical = 227433 ; free virtual = 293281
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 12aec67a4
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module output_logic ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2531.953 ; gain = 0.000 ; free physical = 227372 ; free virtual = 293220
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2531.953 ; gain = 0.000 ; free physical = 227361 ; free virtual = 293209
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2534.941 ; gain = 2.988 ; free physical = 227348 ; free virtual = 293196
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2733.133 ; gain = 201.180 ; free physical = 227352 ; free virtual = 293200
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2733.133 ; gain = 201.180 ; free physical = 227352 ; free virtual = 293200

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227367 ; free virtual = 293215


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design output_logic ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 300
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 12aec67a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227365 ; free virtual = 293213
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 12aec67a4
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2733.133 ; gain = 217.172 ; free physical = 227366 ; free virtual = 293214
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 38466208 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12aec67a4

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227406 ; free virtual = 293254
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 12aec67a4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227406 ; free virtual = 293254
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 12aec67a4

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227399 ; free virtual = 293247
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 12aec67a4

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227398 ; free virtual = 293246
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12aec67a4

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227397 ; free virtual = 293245

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227397 ; free virtual = 293245
Ending Netlist Obfuscation Task | Checksum: 12aec67a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227397 ; free virtual = 293245
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227225 ; free virtual = 293074
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: aff0dc24

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227225 ; free virtual = 293074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227225 ; free virtual = 293074

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c0a2dd30

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227217 ; free virtual = 293067

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11caeead2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227217 ; free virtual = 293067

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11caeead2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227217 ; free virtual = 293067
Phase 1 Placer Initialization | Checksum: 11caeead2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227216 ; free virtual = 293066

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11caeead2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227216 ; free virtual = 293066
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: fec59c60

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227160 ; free virtual = 293009

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fec59c60

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227160 ; free virtual = 293010

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 126b22a14

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227159 ; free virtual = 293009

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e835084e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227159 ; free virtual = 293008

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e835084e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227159 ; free virtual = 293008

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23ddf044e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227151 ; free virtual = 293000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2373cc94a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227150 ; free virtual = 293000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2373cc94a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227150 ; free virtual = 293000
Phase 3 Detail Placement | Checksum: 2373cc94a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227150 ; free virtual = 293000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2373cc94a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227151 ; free virtual = 293001

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2373cc94a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227151 ; free virtual = 293001

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2373cc94a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227151 ; free virtual = 293001

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227151 ; free virtual = 293001
Phase 4.4 Final Placement Cleanup | Checksum: 2268ac83e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227151 ; free virtual = 293001
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2268ac83e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227151 ; free virtual = 293001
Ending Placer Task | Checksum: 184942423

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227166 ; free virtual = 293016
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227166 ; free virtual = 293016
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227183 ; free virtual = 293033

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c25992c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227117 ; free virtual = 292967
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1c25992c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227103 ; free virtual = 292954

Phase 3 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Placement Based Optimization | Checksum: 1c25992c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227103 ; free virtual = 292953

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227102 ; free virtual = 292952
Phase 4 Rewire | Checksum: 1c25992c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227102 ; free virtual = 292952

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 1c25992c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227101 ; free virtual = 292951

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1c25992c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227100 ; free virtual = 292950

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1c25992c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227100 ; free virtual = 292950

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1c25992c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227098 ; free virtual = 292949

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1c25992c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227099 ; free virtual = 292949

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: 1c25992c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227099 ; free virtual = 292949

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1c25992c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227098 ; free virtual = 292948

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1c25992c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227097 ; free virtual = 292948
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227097 ; free virtual = 292947
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227097 ; free virtual = 292947
Ending Physical Synthesis Task | Checksum: 1c25992c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227097 ; free virtual = 292947
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227097 ; free virtual = 292947
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227072 ; free virtual = 292922
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 227062 ; free virtual = 292914
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d4a347ff ConstDB: 0 ShapeSum: 6b32ece4 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "eltwise_mode" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "eltwise_mode". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC20[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC20[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC21[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC21[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC22[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC22[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC31[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC31[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC32[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC32[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC33[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC33[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC20[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC20[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC21[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC21[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC22[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC22[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC20[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC20[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC21[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC21[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC22[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC22[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "done_mat_mul" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "done_mat_mul". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_stride_c[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_stride_c[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_stride_c[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_stride_c[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_stride_c[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_stride_c[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_stride_c[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_stride_c[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_stride_c[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_stride_c[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_stride_c[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_stride_c[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_stride_c[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_stride_c[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_stride_c[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_stride_c[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_stride_c[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_stride_c[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_stride_c[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_stride_c[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC31[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC31[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC32[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC32[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC33[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC33[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC31[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC31[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC32[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC32[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC33[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC33[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC20[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC20[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC21[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC21[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC22[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC22[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address_mat_c[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address_mat_c[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC31[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC31[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC32[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC32[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC33[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC33[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "final_mat_mul_size[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "final_mat_mul_size[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "final_mat_mul_size[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "final_mat_mul_size[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "final_mat_mul_size[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "final_mat_mul_size[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "final_mat_mul_size[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "final_mat_mul_size[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "final_mat_mul_size[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "final_mat_mul_size[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "final_mat_mul_size[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "final_mat_mul_size[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "final_mat_mul_size[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "final_mat_mul_size[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "final_mat_mul_size[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "final_mat_mul_size[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC20[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC20[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC21[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC21[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC22[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC22[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC20[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC20[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC21[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC21[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC22[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC22[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC20[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC20[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC21[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC21[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC22[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC22[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC20[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC20[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC21[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC21[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC22[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC22[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC23[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC23[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC31[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC31[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC32[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC32[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC33[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC33[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC30[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC30[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC31[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC31[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC32[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC32[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "matrixC33[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "matrixC33[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "c_data_in[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "c_data_in[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 328d26ad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226499 ; free virtual = 292368
Post Restoration Checksum: NetGraph: 128fc224 NumContArr: 1ffd6489 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 328d26ad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226463 ; free virtual = 292333

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 328d26ad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226445 ; free virtual = 292316

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 328d26ad

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226445 ; free virtual = 292316
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: eb4e2a4a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226433 ; free virtual = 292313
Phase 2 Router Initialization | Checksum: eb4e2a4a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226432 ; free virtual = 292311

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a7b9b985

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226422 ; free virtual = 292307

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 16434b971

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226439 ; free virtual = 292297
Phase 4 Rip-up And Reroute | Checksum: 16434b971

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226439 ; free virtual = 292297

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16434b971

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226439 ; free virtual = 292297

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16434b971

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226438 ; free virtual = 292296
Phase 5 Delay and Skew Optimization | Checksum: 16434b971

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226438 ; free virtual = 292296

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16434b971

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226435 ; free virtual = 292296
Phase 6.1 Hold Fix Iter | Checksum: 16434b971

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226435 ; free virtual = 292296
Phase 6 Post Hold Fix | Checksum: 16434b971

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226434 ; free virtual = 292295

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0254737 %
  Global Horizontal Routing Utilization  = 0.0313556 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16434b971

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226433 ; free virtual = 292295

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16434b971

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226431 ; free virtual = 292294

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1130c0ece

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226429 ; free virtual = 292292

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1130c0ece

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226429 ; free virtual = 292293
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226462 ; free virtual = 292326

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226461 ; free virtual = 292326
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226462 ; free virtual = 292326
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226455 ; free virtual = 292325
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.133 ; gain = 0.000 ; free physical = 226446 ; free virtual = 292322
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 227452 ; free virtual = 293251
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 01:05:38 2022...
