Loading plugins phase: Elapsed time ==> 0s.898ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\CY8CKIT59_Ardudino-Speeduino.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0015: information: One or more rows of flash have been configured to be protected; however, debugging has been enabled in the System DWR Editor. This means that while write restrictions are honored flash rows can still be read via SWD or JTAG. To prevent any ability to read the flash rows, disable debugging in the System DWR Editor.
 * C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\CY8CKIT59_Ardudino-Speeduino.cydwr (Enable Device Protection)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.479ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.190ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CY8CKIT59_Ardudino-Speeduino.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\CY8CKIT59_Ardudino-Speeduino.cyprj -dcpsoc3 CY8CKIT59_Ardudino-Speeduino.v -verilog
======================================================================

======================================================================
Compiling:  CY8CKIT59_Ardudino-Speeduino.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\CY8CKIT59_Ardudino-Speeduino.cyprj -dcpsoc3 CY8CKIT59_Ardudino-Speeduino.v -verilog
======================================================================

======================================================================
Compiling:  CY8CKIT59_Ardudino-Speeduino.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\CY8CKIT59_Ardudino-Speeduino.cyprj -dcpsoc3 -verilog CY8CKIT59_Ardudino-Speeduino.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jan 23 21:39:01 2018


======================================================================
Compiling:  CY8CKIT59_Ardudino-Speeduino.v
Program  :   vpp
Options  :    -yv2 -q10 CY8CKIT59_Ardudino-Speeduino.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jan 23 21:39:02 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CY8CKIT59_Ardudino-Speeduino.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CY8CKIT59_Ardudino-Speeduino.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\CY8CKIT59_Ardudino-Speeduino.cyprj -dcpsoc3 -verilog CY8CKIT59_Ardudino-Speeduino.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jan 23 21:39:02 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\codegentemp\CY8CKIT59_Ardudino-Speeduino.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\codegentemp\CY8CKIT59_Ardudino-Speeduino.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  CY8CKIT59_Ardudino-Speeduino.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\CY8CKIT59_Ardudino-Speeduino.cyprj -dcpsoc3 -verilog CY8CKIT59_Ardudino-Speeduino.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jan 23 21:39:05 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\codegentemp\CY8CKIT59_Ardudino-Speeduino.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\codegentemp\CY8CKIT59_Ardudino-Speeduino.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C:udb_clk\
	Net_7603
	\I2C:Net_973\
	Net_7604
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_7609
	\I2C:Net_975\
	Net_7607
	Net_7608
	Net_4766
	Net_4764
	\Millis_Counter:Net_49\
	\Millis_Counter:Net_82\
	\Millis_Counter:Net_95\
	\Millis_Counter:Net_91\
	\Millis_Counter:Net_102\
	\Millis_Counter:CounterUDB:ctrl_cmod_2\
	\Millis_Counter:CounterUDB:ctrl_cmod_1\
	\Millis_Counter:CounterUDB:ctrl_cmod_0\
	Net_4765
	Net_4757
	Net_4755
	\Micros_Counter:Net_49\
	\Micros_Counter:Net_82\
	\Micros_Counter:Net_95\
	\Micros_Counter:Net_91\
	\Micros_Counter:Net_102\
	\Micros_Counter:CounterUDB:ctrl_cmod_2\
	\Micros_Counter:CounterUDB:ctrl_cmod_1\
	\Micros_Counter:CounterUDB:ctrl_cmod_0\
	Net_4756
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	Net_7410
	\Counter_1ms:Net_89\
	\Counter_1ms:Net_95\
	\Counter_1ms:Net_102\
	Net_4829
	\IgnitionTimer_1:PWMUDB:km_run\
	\IgnitionTimer_1:PWMUDB:ctrl_cmpmode2_2\
	\IgnitionTimer_1:PWMUDB:ctrl_cmpmode2_1\
	\IgnitionTimer_1:PWMUDB:ctrl_cmpmode2_0\
	\IgnitionTimer_1:PWMUDB:ctrl_cmpmode1_2\
	\IgnitionTimer_1:PWMUDB:ctrl_cmpmode1_1\
	\IgnitionTimer_1:PWMUDB:ctrl_cmpmode1_0\
	\IgnitionTimer_1:PWMUDB:capt_rising\
	\IgnitionTimer_1:PWMUDB:capt_falling\
	\IgnitionTimer_1:PWMUDB:trig_fall\
	\IgnitionTimer_1:PWMUDB:sc_kill\
	\IgnitionTimer_1:PWMUDB:min_kill\
	\IgnitionTimer_1:PWMUDB:km_tc\
	\IgnitionTimer_1:PWMUDB:db_tc\
	\IgnitionTimer_1:PWMUDB:dith_sel\
	\IgnitionTimer_1:PWMUDB:compare2\
	Net_11116
	Net_11117
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_31\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_30\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_29\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_28\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_27\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_26\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_25\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_24\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_23\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_22\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_21\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_20\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_19\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_18\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_17\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_16\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_15\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_14\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_13\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_12\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_11\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_10\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_9\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_8\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_7\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_6\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_5\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_4\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_3\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_2\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_1\
	\IgnitionTimer_1:PWMUDB:MODULE_1:b_0\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_11118
	\IgnitionTimer_1:Net_113\
	\IgnitionTimer_1:Net_107\
	\IgnitionTimer_1:Net_114\
	\InjectionTimerPortControlReg_1:control_bus_7\
	\InjectionTimerPortControlReg_1:control_bus_6\
	\InjectionTimerPortControlReg_1:control_bus_5\
	\InjectionTimerPortControlReg_1:control_bus_4\
	\InjectionTimerPortControlReg_1:control_bus_3\
	\InjectionTimerPortControlReg_1:control_bus_2\
	\InjectionTimer_1:PWMUDB:km_run\
	\InjectionTimer_1:PWMUDB:ctrl_cmpmode2_2\
	\InjectionTimer_1:PWMUDB:ctrl_cmpmode2_1\
	\InjectionTimer_1:PWMUDB:ctrl_cmpmode2_0\
	\InjectionTimer_1:PWMUDB:ctrl_cmpmode1_2\
	\InjectionTimer_1:PWMUDB:ctrl_cmpmode1_1\
	\InjectionTimer_1:PWMUDB:ctrl_cmpmode1_0\
	\InjectionTimer_1:PWMUDB:capt_rising\
	\InjectionTimer_1:PWMUDB:capt_falling\
	\InjectionTimer_1:PWMUDB:trig_fall\
	\InjectionTimer_1:PWMUDB:sc_kill\
	\InjectionTimer_1:PWMUDB:min_kill\
	\InjectionTimer_1:PWMUDB:km_tc\
	\InjectionTimer_1:PWMUDB:db_tc\
	\InjectionTimer_1:PWMUDB:dith_sel\
	\InjectionTimer_1:PWMUDB:compare2\
	Net_11126
	Net_11127
	\InjectionTimer_1:PWMUDB:MODULE_2:b_31\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_30\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_29\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_28\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_27\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_26\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_25\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_24\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_23\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_22\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_21\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_20\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_19\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_18\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_17\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_16\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_15\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_14\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_13\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_12\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_11\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_10\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_9\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_8\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_7\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_6\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_5\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_4\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_3\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_2\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_1\
	\InjectionTimer_1:PWMUDB:MODULE_2:b_0\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_31\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_30\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_29\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_28\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_27\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_26\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_25\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_24\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_31\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_30\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_29\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_28\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_27\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_26\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_25\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_24\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_23\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_22\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_21\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_20\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_19\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_18\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_17\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_16\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_15\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_14\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_13\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_12\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_11\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_10\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_9\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_8\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_7\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_6\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_5\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_4\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_3\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_2\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_1\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:b_0\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_31\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_30\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_29\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_28\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_27\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_26\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_25\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_24\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_23\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_22\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_21\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_20\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_19\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_18\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_17\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_16\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_15\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_14\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_13\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_12\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_11\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_10\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_9\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_8\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_7\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_6\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_5\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_4\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_3\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_2\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_11128
	\InjectionTimer_1:Net_113\
	\InjectionTimer_1:Net_107\
	\InjectionTimer_1:Net_114\
	\IgnitionPortControlReg:control_bus_7\
	\IgnitionPortControlReg:control_bus_6\
	\IgnitionPortControlReg:control_bus_5\
	\IgnitionPortControlReg:control_bus_4\
	\IgnitionPortControlReg:control_bus_3\
	\IgnitionPortControlReg:control_bus_2\
	\CAN:Net_31\
	\CAN:Net_30\
	Net_10388
	Net_10389
	Net_10390
	Net_10391
	Net_10392
	Net_10393
	Net_10394
	Net_10379
	Net_10380
	Net_10381
	Net_10382
	Net_10383
	Net_10384
	Net_10385
	\InjectionTimer_2:PWMUDB:km_run\
	\InjectionTimer_2:PWMUDB:ctrl_cmpmode2_2\
	\InjectionTimer_2:PWMUDB:ctrl_cmpmode2_1\
	\InjectionTimer_2:PWMUDB:ctrl_cmpmode2_0\
	\InjectionTimer_2:PWMUDB:ctrl_cmpmode1_2\
	\InjectionTimer_2:PWMUDB:ctrl_cmpmode1_1\
	\InjectionTimer_2:PWMUDB:ctrl_cmpmode1_0\
	\InjectionTimer_2:PWMUDB:capt_rising\
	\InjectionTimer_2:PWMUDB:capt_falling\
	\InjectionTimer_2:PWMUDB:trig_fall\
	\InjectionTimer_2:PWMUDB:sc_kill\
	\InjectionTimer_2:PWMUDB:min_kill\
	\InjectionTimer_2:PWMUDB:km_tc\
	\InjectionTimer_2:PWMUDB:db_tc\
	\InjectionTimer_2:PWMUDB:dith_sel\
	\InjectionTimer_2:PWMUDB:compare2\
	Net_13295
	Net_13296
	\InjectionTimer_2:PWMUDB:MODULE_3:b_31\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_30\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_29\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_28\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_27\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_26\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_25\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_24\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_23\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_22\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_21\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_20\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_19\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_18\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_17\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_16\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_15\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_14\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_13\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_12\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_11\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_10\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_9\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_8\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_7\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_6\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_5\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_4\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_3\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_2\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_1\
	\InjectionTimer_2:PWMUDB:MODULE_3:b_0\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_31\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_30\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_29\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_28\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_27\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_26\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_25\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_24\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_31\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_30\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_29\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_28\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_27\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_26\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_25\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_24\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_23\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_22\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_21\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_20\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_19\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_18\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_17\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_16\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_15\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_14\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_13\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_12\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_11\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_10\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_9\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_8\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_7\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_6\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_5\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_4\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_3\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_2\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_1\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:b_0\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_31\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_30\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_29\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_28\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_27\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_26\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_25\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_24\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_23\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_22\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_21\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_20\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_19\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_18\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_17\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_16\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_15\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_14\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_13\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_12\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_11\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_10\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_9\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_8\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_7\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_6\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_5\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_4\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_3\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_2\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_13297
	\InjectionTimer_2:Net_113\
	\InjectionTimer_2:Net_107\
	\InjectionTimer_2:Net_114\
	\InjectionTimerPortControlReg_2:control_bus_7\
	\InjectionTimerPortControlReg_2:control_bus_6\
	\InjectionTimerPortControlReg_2:control_bus_5\
	\InjectionTimerPortControlReg_2:control_bus_4\
	\InjectionTimerPortControlReg_2:control_bus_3\
	\InjectionTimerPortControlReg_2:control_bus_2\
	Net_11206
	Net_11207
	Net_11208
	Net_11210
	Net_11211
	Net_11212
	Net_11213
	Net_13312
	Net_11829
	Net_11830
	Net_11832
	Net_11833
	Net_11834
	Net_11835

    Synthesized names
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_2\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_31\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_30\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_29\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_28\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_27\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_26\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_25\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_24\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_23\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_22\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_21\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_20\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_19\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_18\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_17\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_16\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_15\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_14\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_13\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_12\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_11\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_10\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_9\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_8\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_7\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_6\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_5\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_4\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_3\
	\InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 494 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC:vp_ctl_2\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_1\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_3\ to \ADC:vp_ctl_0\
Aliasing \ADC:vp_ctl_1\ to \ADC:vp_ctl_0\
Aliasing \ADC:vp_ctl_3\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_0\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_2\ to \ADC:vp_ctl_0\
Aliasing \ADC:soc\ to \ADC:vp_ctl_0\
Aliasing zero to \ADC:vp_ctl_0\
Aliasing one to \ADC:tmpOE__Bypass_net_0\
Aliasing \ADC:Net_381\ to \ADC:vp_ctl_0\
Aliasing \I2C:Net_969\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \I2C:Net_968\ to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__DB_net_5 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__DB_net_4 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__DB_net_3 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__DB_net_2 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__DB_net_1 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__DB_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing \Millis_Counter:Net_89\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \Millis_Counter:CounterUDB:ctrl_capmode_1\ to \ADC:vp_ctl_0\
Aliasing \Millis_Counter:CounterUDB:ctrl_capmode_0\ to \ADC:vp_ctl_0\
Aliasing \Millis_Counter:CounterUDB:capt_rising\ to \ADC:vp_ctl_0\
Aliasing \Millis_Counter:CounterUDB:reset\ to \ADC:vp_ctl_0\
Aliasing \Millis_Counter:CounterUDB:tc_i\ to \Millis_Counter:CounterUDB:reload_tc\
Aliasing \Micros_Counter:Net_89\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \Micros_Counter:CounterUDB:ctrl_capmode_1\ to \ADC:vp_ctl_0\
Aliasing \Micros_Counter:CounterUDB:ctrl_capmode_0\ to \ADC:vp_ctl_0\
Aliasing \Micros_Counter:CounterUDB:capt_rising\ to \ADC:vp_ctl_0\
Aliasing \Micros_Counter:CounterUDB:reset\ to \ADC:vp_ctl_0\
Aliasing \Micros_Counter:CounterUDB:tc_i\ to \Micros_Counter:CounterUDB:reload_tc\
Aliasing \USBUART:tmpOE__Dm_net_0\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P3_net_7 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P3_net_6 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P3_net_5 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P3_net_4 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P3_net_3 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P3_net_2 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P3_net_1 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P3_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P12_net_5 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P12_net_4 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P12_net_3 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P12_net_2 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P12_net_1 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P12_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing \Counter_1ms:Net_82\ to \ADC:vp_ctl_0\
Aliasing \Counter_1ms:Net_91\ to \ADC:vp_ctl_0\
Aliasing tmpOE__P0_net_7 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P0_net_6 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P0_net_5 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P0_net_4 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P0_net_3 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P0_net_2 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P0_net_1 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P0_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P2_net_7 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P2_net_6 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P2_net_5 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P2_net_4 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P2_net_3 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P2_net_2 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P2_net_1 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__P2_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing \BootloaderResetTimer:Net_260\ to \ADC:vp_ctl_0\
Aliasing Net_3288 to \ADC:vp_ctl_0\
Aliasing \BootloaderResetTimer:Net_102\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \IgnitionTimer_1:PWMUDB:hwCapture\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:runmode_enable\\S\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:trig_disable\\R\ to \IgnitionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \IgnitionTimer_1:PWMUDB:trig_disable\\S\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:ltch_kill_reg\\R\ to \IgnitionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \IgnitionTimer_1:PWMUDB:ltch_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:min_kill_reg\\R\ to \IgnitionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \IgnitionTimer_1:PWMUDB:min_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:final_kill\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \IgnitionTimer_1:PWMUDB:dith_count_1\\R\ to \IgnitionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \IgnitionTimer_1:PWMUDB:dith_count_1\\S\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:dith_count_0\\R\ to \IgnitionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \IgnitionTimer_1:PWMUDB:dith_count_0\\S\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:status_6\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:status_4\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:cmp2\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:cmp1_status_reg\\R\ to \IgnitionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \IgnitionTimer_1:PWMUDB:cmp1_status_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:cmp2_status_reg\\R\ to \IgnitionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \IgnitionTimer_1:PWMUDB:cmp2_status_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:final_kill_reg\\R\ to \IgnitionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \IgnitionTimer_1:PWMUDB:final_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:cs_addr_0\ to \IgnitionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \IgnitionTimer_1:PWMUDB:pwm1_i\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:pwm2_i\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_23\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_22\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_21\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_20\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_19\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_18\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_17\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_16\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_15\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_14\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_13\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_12\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_11\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_10\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_9\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_8\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_7\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_6\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_5\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_4\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_3\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_2\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \InjectionTimerPortControlReg_1:clk\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimerPortControlReg_1:rst\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:hwCapture\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:runmode_enable\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:trig_disable\\R\ to \InjectionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_1:PWMUDB:trig_disable\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:ltch_kill_reg\\R\ to \InjectionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_1:PWMUDB:ltch_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:min_kill_reg\\R\ to \InjectionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_1:PWMUDB:min_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:final_kill\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \InjectionTimer_1:PWMUDB:dith_count_1\\R\ to \InjectionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_1:PWMUDB:dith_count_1\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:dith_count_0\\R\ to \InjectionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_1:PWMUDB:dith_count_0\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:status_6\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:status_4\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:cmp2\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:cmp1_status_reg\\R\ to \InjectionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_1:PWMUDB:cmp1_status_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:cmp2_status_reg\\R\ to \InjectionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_1:PWMUDB:cmp2_status_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:final_kill_reg\\R\ to \InjectionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_1:PWMUDB:final_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:cs_addr_0\ to \InjectionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_1:PWMUDB:pwm1_i\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:pwm2_i\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_23\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_22\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_21\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_20\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_19\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_18\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_17\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_16\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_15\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_14\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_13\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_12\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_11\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_10\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_9\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_8\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_7\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_6\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_5\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_4\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_3\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_2\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \IgnitionPortControlReg:clk\ to \ADC:vp_ctl_0\
Aliasing \IgnitionPortControlReg:rst\ to \ADC:vp_ctl_0\
Aliasing tmpOE__CAN_RX_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing tmpOE__CAN_TX_net_0 to \ADC:tmpOE__Bypass_net_0\
Aliasing \CrankTriggerDummyTimer:Net_260\ to \ADC:vp_ctl_0\
Aliasing \CrankTriggerDummyTimer:Net_102\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \InjectionTimerControlReg_1:rst\ to \InjectionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \IgnitionTimerControlReg:rst\ to \IgnitionTimer_1:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_2:PWMUDB:hwCapture\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:runmode_enable\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:trig_disable\\R\ to \InjectionTimer_2:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_2:PWMUDB:trig_disable\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:ltch_kill_reg\\R\ to \InjectionTimer_2:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_2:PWMUDB:ltch_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:min_kill_reg\\R\ to \InjectionTimer_2:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_2:PWMUDB:min_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:final_kill\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \InjectionTimer_2:PWMUDB:dith_count_1\\R\ to \InjectionTimer_2:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_2:PWMUDB:dith_count_1\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:dith_count_0\\R\ to \InjectionTimer_2:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_2:PWMUDB:dith_count_0\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:status_6\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:status_4\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:cmp2\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:cmp1_status_reg\\R\ to \InjectionTimer_2:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_2:PWMUDB:cmp1_status_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:cmp2_status_reg\\R\ to \InjectionTimer_2:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_2:PWMUDB:cmp2_status_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:final_kill_reg\\R\ to \InjectionTimer_2:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_2:PWMUDB:final_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:cs_addr_0\ to \InjectionTimer_2:PWMUDB:runmode_enable\\R\
Aliasing \InjectionTimer_2:PWMUDB:pwm1_i\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:pwm2_i\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_23\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_22\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_21\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_20\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_19\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_18\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_17\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_16\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_15\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_14\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_13\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_12\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_11\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_10\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_9\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_8\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_7\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_6\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_5\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_4\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_3\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_2\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \InjectionTimerPortControlReg_2:clk\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimerPortControlReg_2:rst\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimerControlReg_2:rst\ to \InjectionTimer_2:PWMUDB:runmode_enable\\R\
Aliasing \CrankTriggerDummyTimerReg:rst\ to \ADC:vp_ctl_0\
Aliasing \Millis_Counter:CounterUDB:prevCapture\\D\ to \ADC:vp_ctl_0\
Aliasing \Millis_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Millis_Counter:CounterUDB:prevCompare\\D\
Aliasing \Micros_Counter:CounterUDB:prevCapture\\D\ to \ADC:vp_ctl_0\
Aliasing \Micros_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Micros_Counter:CounterUDB:prevCompare\\D\
Aliasing \IgnitionTimer_1:PWMUDB:min_kill_reg\\D\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \IgnitionTimer_1:PWMUDB:prevCapture\\D\ to \ADC:vp_ctl_0\
Aliasing \IgnitionTimer_1:PWMUDB:ltch_kill_reg\\D\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \IgnitionTimer_1:PWMUDB:prevCompare1\\D\ to \IgnitionTimer_1:PWMUDB:pwm_temp\
Aliasing \IgnitionTimer_1:PWMUDB:tc_i_reg\\D\ to \IgnitionTimer_1:PWMUDB:status_2\
Aliasing \InjectionTimer_1:PWMUDB:min_kill_reg\\D\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \InjectionTimer_1:PWMUDB:prevCapture\\D\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_1:PWMUDB:ltch_kill_reg\\D\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \InjectionTimer_1:PWMUDB:prevCompare1\\D\ to \InjectionTimer_1:PWMUDB:pwm_temp\
Aliasing \InjectionTimer_1:PWMUDB:tc_i_reg\\D\ to \InjectionTimer_1:PWMUDB:status_2\
Aliasing \InjectionTimer_2:PWMUDB:min_kill_reg\\D\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \InjectionTimer_2:PWMUDB:prevCapture\\D\ to \ADC:vp_ctl_0\
Aliasing \InjectionTimer_2:PWMUDB:ltch_kill_reg\\D\ to \ADC:tmpOE__Bypass_net_0\
Aliasing \InjectionTimer_2:PWMUDB:prevCompare1\\D\ to \InjectionTimer_2:PWMUDB:pwm_temp\
Aliasing \InjectionTimer_2:PWMUDB:tc_i_reg\\D\ to \InjectionTimer_2:PWMUDB:status_2\
Removing Lhs of wire \ADC:vp_ctl_2\[6] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_1\[7] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_3\[8] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vp_ctl_1\[9] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vp_ctl_3\[10] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_0\[11] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_2\[12] = \ADC:vp_ctl_0\[5]
Removing Rhs of wire \ADC:Net_188\[15] = \ADC:Net_221\[16]
Removing Lhs of wire \ADC:soc\[22] = \ADC:vp_ctl_0\[5]
Removing Rhs of wire zero[23] = \ADC:vp_ctl_0\[5]
Removing Rhs of wire one[45] = \ADC:tmpOE__Bypass_net_0\[41]
Removing Lhs of wire \ADC:Net_381\[57] = zero[23]
Removing Rhs of wire \I2C:sda_x_wire\[67] = \I2C:Net_643_1\[68]
Removing Rhs of wire \I2C:Net_697\[70] = \I2C:Net_643_2\[76]
Removing Rhs of wire \I2C:Net_1109_0\[73] = \I2C:scl_yfb\[87]
Removing Rhs of wire \I2C:Net_1109_1\[74] = \I2C:sda_yfb\[88]
Removing Lhs of wire \I2C:scl_x_wire\[77] = \I2C:Net_643_0\[75]
Removing Lhs of wire \I2C:Net_969\[78] = one[45]
Removing Lhs of wire \I2C:Net_968\[79] = one[45]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[90] = one[45]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[93] = one[45]
Removing Lhs of wire tmpOE__DB_net_5[103] = one[45]
Removing Lhs of wire tmpOE__DB_net_4[104] = one[45]
Removing Lhs of wire tmpOE__DB_net_3[105] = one[45]
Removing Lhs of wire tmpOE__DB_net_2[106] = one[45]
Removing Lhs of wire tmpOE__DB_net_1[107] = one[45]
Removing Lhs of wire tmpOE__DB_net_0[108] = one[45]
Removing Lhs of wire \Millis_Counter:Net_89\[136] = one[45]
Removing Lhs of wire \Millis_Counter:CounterUDB:ctrl_capmode_1\[145] = zero[23]
Removing Lhs of wire \Millis_Counter:CounterUDB:ctrl_capmode_0\[146] = zero[23]
Removing Lhs of wire \Millis_Counter:CounterUDB:ctrl_enable\[158] = \Millis_Counter:CounterUDB:control_7\[150]
Removing Lhs of wire \Millis_Counter:CounterUDB:capt_rising\[160] = zero[23]
Removing Lhs of wire \Millis_Counter:CounterUDB:capt_falling\[161] = \Millis_Counter:CounterUDB:prevCapture\[159]
Removing Rhs of wire \Millis_Counter:CounterUDB:reload\[164] = \Millis_Counter:CounterUDB:reload_tc\[165]
Removing Lhs of wire \Millis_Counter:CounterUDB:final_enable\[166] = \Millis_Counter:CounterUDB:control_7\[150]
Removing Lhs of wire \Millis_Counter:CounterUDB:counter_enable\[167] = \Millis_Counter:CounterUDB:control_7\[150]
Removing Rhs of wire \Millis_Counter:CounterUDB:status_0\[168] = \Millis_Counter:CounterUDB:cmp_out_status\[169]
Removing Rhs of wire \Millis_Counter:CounterUDB:status_1\[170] = \Millis_Counter:CounterUDB:per_zero\[171]
Removing Rhs of wire \Millis_Counter:CounterUDB:status_2\[172] = \Millis_Counter:CounterUDB:overflow_status\[173]
Removing Rhs of wire \Millis_Counter:CounterUDB:status_3\[174] = \Millis_Counter:CounterUDB:underflow_status\[175]
Removing Lhs of wire \Millis_Counter:CounterUDB:status_4\[176] = \Millis_Counter:CounterUDB:hwCapture\[163]
Removing Rhs of wire \Millis_Counter:CounterUDB:status_5\[177] = \Millis_Counter:CounterUDB:fifo_full\[178]
Removing Rhs of wire \Millis_Counter:CounterUDB:status_6\[179] = \Millis_Counter:CounterUDB:fifo_nempty\[180]
Removing Lhs of wire \Millis_Counter:CounterUDB:reset\[182] = zero[23]
Removing Lhs of wire \Millis_Counter:CounterUDB:dp_dir\[184] = one[45]
Removing Lhs of wire \Millis_Counter:CounterUDB:tc_i\[189] = \Millis_Counter:CounterUDB:reload\[164]
Removing Rhs of wire \Millis_Counter:CounterUDB:cmp_out_i\[191] = \Millis_Counter:CounterUDB:cmp_less\[192]
Removing Lhs of wire \Millis_Counter:CounterUDB:cs_addr_2\[198] = one[45]
Removing Lhs of wire \Millis_Counter:CounterUDB:cs_addr_1\[199] = \Millis_Counter:CounterUDB:count_enable\[197]
Removing Lhs of wire \Millis_Counter:CounterUDB:cs_addr_0\[200] = \Millis_Counter:CounterUDB:reload\[164]
Removing Lhs of wire \Micros_Counter:Net_89\[378] = one[45]
Removing Lhs of wire \Micros_Counter:CounterUDB:ctrl_capmode_1\[387] = zero[23]
Removing Lhs of wire \Micros_Counter:CounterUDB:ctrl_capmode_0\[388] = zero[23]
Removing Lhs of wire \Micros_Counter:CounterUDB:ctrl_enable\[400] = \Micros_Counter:CounterUDB:control_7\[392]
Removing Lhs of wire \Micros_Counter:CounterUDB:capt_rising\[402] = zero[23]
Removing Lhs of wire \Micros_Counter:CounterUDB:capt_falling\[403] = \Micros_Counter:CounterUDB:prevCapture\[401]
Removing Rhs of wire \Micros_Counter:CounterUDB:reload\[406] = \Micros_Counter:CounterUDB:reload_tc\[407]
Removing Lhs of wire \Micros_Counter:CounterUDB:final_enable\[408] = \Micros_Counter:CounterUDB:control_7\[392]
Removing Lhs of wire \Micros_Counter:CounterUDB:counter_enable\[409] = \Micros_Counter:CounterUDB:control_7\[392]
Removing Rhs of wire \Micros_Counter:CounterUDB:status_0\[410] = \Micros_Counter:CounterUDB:cmp_out_status\[411]
Removing Rhs of wire \Micros_Counter:CounterUDB:status_1\[412] = \Micros_Counter:CounterUDB:per_zero\[413]
Removing Rhs of wire \Micros_Counter:CounterUDB:status_2\[414] = \Micros_Counter:CounterUDB:overflow_status\[415]
Removing Rhs of wire \Micros_Counter:CounterUDB:status_3\[416] = \Micros_Counter:CounterUDB:underflow_status\[417]
Removing Lhs of wire \Micros_Counter:CounterUDB:status_4\[418] = \Micros_Counter:CounterUDB:hwCapture\[405]
Removing Rhs of wire \Micros_Counter:CounterUDB:status_5\[419] = \Micros_Counter:CounterUDB:fifo_full\[420]
Removing Rhs of wire \Micros_Counter:CounterUDB:status_6\[421] = \Micros_Counter:CounterUDB:fifo_nempty\[422]
Removing Lhs of wire \Micros_Counter:CounterUDB:reset\[424] = zero[23]
Removing Lhs of wire \Micros_Counter:CounterUDB:dp_dir\[426] = one[45]
Removing Lhs of wire \Micros_Counter:CounterUDB:tc_i\[431] = \Micros_Counter:CounterUDB:reload\[406]
Removing Rhs of wire \Micros_Counter:CounterUDB:cmp_out_i\[433] = \Micros_Counter:CounterUDB:cmp_equal\[434]
Removing Lhs of wire \Micros_Counter:CounterUDB:cs_addr_2\[440] = one[45]
Removing Lhs of wire \Micros_Counter:CounterUDB:cs_addr_1\[441] = \Micros_Counter:CounterUDB:count_enable\[439]
Removing Lhs of wire \Micros_Counter:CounterUDB:cs_addr_0\[442] = \Micros_Counter:CounterUDB:reload\[406]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[618] = one[45]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[625] = one[45]
Removing Lhs of wire tmpOE__P3_net_7[679] = one[45]
Removing Lhs of wire tmpOE__P3_net_6[680] = one[45]
Removing Lhs of wire tmpOE__P3_net_5[681] = one[45]
Removing Lhs of wire tmpOE__P3_net_4[682] = one[45]
Removing Lhs of wire tmpOE__P3_net_3[683] = one[45]
Removing Lhs of wire tmpOE__P3_net_2[684] = one[45]
Removing Lhs of wire tmpOE__P3_net_1[685] = one[45]
Removing Lhs of wire tmpOE__P3_net_0[686] = one[45]
Removing Lhs of wire tmpOE__P12_net_5[710] = one[45]
Removing Lhs of wire tmpOE__P12_net_4[711] = one[45]
Removing Lhs of wire tmpOE__P12_net_3[712] = one[45]
Removing Lhs of wire tmpOE__P12_net_2[713] = one[45]
Removing Lhs of wire tmpOE__P12_net_1[714] = one[45]
Removing Lhs of wire tmpOE__P12_net_0[715] = one[45]
Removing Lhs of wire \Counter_1ms:Net_82\[729] = zero[23]
Removing Lhs of wire \Counter_1ms:Net_91\[730] = zero[23]
Removing Rhs of wire Net_7407[735] = \Counter_1ms:Net_48\[731]
Removing Lhs of wire tmpOE__P0_net_7[741] = one[45]
Removing Lhs of wire tmpOE__P0_net_6[742] = one[45]
Removing Lhs of wire tmpOE__P0_net_5[743] = one[45]
Removing Lhs of wire tmpOE__P0_net_4[744] = one[45]
Removing Lhs of wire tmpOE__P0_net_3[745] = one[45]
Removing Lhs of wire tmpOE__P0_net_2[746] = one[45]
Removing Lhs of wire tmpOE__P0_net_1[747] = one[45]
Removing Lhs of wire tmpOE__P0_net_0[748] = one[45]
Removing Lhs of wire tmpOE__P2_net_7[768] = one[45]
Removing Lhs of wire tmpOE__P2_net_6[769] = one[45]
Removing Lhs of wire tmpOE__P2_net_5[770] = one[45]
Removing Lhs of wire tmpOE__P2_net_4[771] = one[45]
Removing Lhs of wire tmpOE__P2_net_3[772] = one[45]
Removing Lhs of wire tmpOE__P2_net_2[773] = one[45]
Removing Lhs of wire tmpOE__P2_net_1[774] = one[45]
Removing Lhs of wire tmpOE__P2_net_0[775] = one[45]
Removing Rhs of wire P2_7[776] = \Ignition_demux:tmp__Ignition_demux_3_reg\[1205]
Removing Rhs of wire P2_6[777] = \Ignition_demux:tmp__Ignition_demux_2_reg\[1204]
Removing Rhs of wire P2_5[778] = \Ignition_demux:tmp__Ignition_demux_1_reg\[1203]
Removing Rhs of wire P2_4[779] = \Ignition_demux:tmp__Ignition_demux_0_reg\[1200]
Removing Rhs of wire Net_3478[801] = \BootloaderResetTimer:Net_51\[806]
Removing Lhs of wire \BootloaderResetTimer:Net_260\[803] = zero[23]
Removing Lhs of wire \BootloaderResetTimer:Net_266\[804] = one[45]
Removing Lhs of wire Net_3288[805] = zero[23]
Removing Lhs of wire \BootloaderResetTimer:Net_102\[810] = one[45]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:ctrl_enable\[827] = \IgnitionTimer_1:PWMUDB:control_7\[819]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:hwCapture\[837] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:hwEnable\[838] = \IgnitionTimer_1:PWMUDB:control_7\[819]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:trig_out\[843] = \IgnitionTimer_1:PWMUDB:trig_rise\[841]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:runmode_enable\\R\[847] = Net_10602[848]
Removing Rhs of wire Net_10602[848] = \IgnitionTimer_1:Net_101\[989]
Removing Rhs of wire Net_10602[848] = \IgnitionTimer_1:PWMUDB:tc_i_reg\[988]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:runmode_enable\\S\[849] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:trig_disable\\R\[850] = Net_10602[848]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:trig_disable\\S\[851] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:final_enable\[852] = \IgnitionTimer_1:PWMUDB:runmode_enable\[844]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:ltch_kill_reg\\R\[855] = Net_10602[848]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:ltch_kill_reg\\S\[856] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:min_kill_reg\\R\[857] = Net_10602[848]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:min_kill_reg\\S\[858] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:final_kill\[861] = one[45]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_1\[865] = \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_1\[1152]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:add_vi_vv_MODGEN_1_0\[867] = \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_0\[1153]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:dith_count_1\\R\[868] = Net_10602[848]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:dith_count_1\\S\[869] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:dith_count_0\\R\[870] = Net_10602[848]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:dith_count_0\\S\[871] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:status_6\[874] = zero[23]
Removing Rhs of wire \IgnitionTimer_1:PWMUDB:status_5\[875] = \IgnitionTimer_1:PWMUDB:final_kill_reg\[889]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:status_4\[876] = zero[23]
Removing Rhs of wire \IgnitionTimer_1:PWMUDB:status_3\[877] = \IgnitionTimer_1:PWMUDB:fifo_full\[896]
Removing Rhs of wire \IgnitionTimer_1:PWMUDB:status_1\[879] = \IgnitionTimer_1:PWMUDB:cmp2_status_reg\[888]
Removing Rhs of wire \IgnitionTimer_1:PWMUDB:status_0\[880] = \IgnitionTimer_1:PWMUDB:cmp1_status_reg\[887]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:cmp2_status\[885] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:cmp2\[886] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:cmp1_status_reg\\R\[890] = Net_10602[848]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:cmp1_status_reg\\S\[891] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:cmp2_status_reg\\R\[892] = Net_10602[848]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:cmp2_status_reg\\S\[893] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:final_kill_reg\\R\[894] = Net_10602[848]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:final_kill_reg\\S\[895] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:cs_addr_2\[897] = \IgnitionTimer_1:PWMUDB:tc_i\[845]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:cs_addr_1\[898] = \IgnitionTimer_1:PWMUDB:runmode_enable\[844]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:cs_addr_0\[899] = Net_10602[848]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:compare1\[980] = \IgnitionTimer_1:PWMUDB:cmp1_less\[951]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:pwm1_i\[985] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:pwm2_i\[987] = zero[23]
Removing Rhs of wire \IgnitionTimer_1:Net_96\[990] = \IgnitionTimer_1:PWMUDB:pwm_i_reg\[982]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:pwm_temp\[993] = \IgnitionTimer_1:PWMUDB:cmp1\[883]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_23\[1034] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_22\[1035] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_21\[1036] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_20\[1037] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_19\[1038] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_18\[1039] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_17\[1040] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_16\[1041] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_15\[1042] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_14\[1043] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_13\[1044] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_12\[1045] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_11\[1046] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_10\[1047] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_9\[1048] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_8\[1049] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_7\[1050] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_6\[1051] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_5\[1052] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_4\[1053] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_3\[1054] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_2\[1055] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_1\[1056] = \IgnitionTimer_1:PWMUDB:MODIN1_1\[1057]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODIN1_1\[1057] = \IgnitionTimer_1:PWMUDB:dith_count_1\[864]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:a_0\[1058] = \IgnitionTimer_1:PWMUDB:MODIN1_0\[1059]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODIN1_0\[1059] = \IgnitionTimer_1:PWMUDB:dith_count_0\[866]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1191] = one[45]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1192] = one[45]
Removing Rhs of wire Net_7515[1193] = \IgnitionTimer_1:Net_96\[990]
Removing Rhs of wire Net_10047_1[1201] = \IgnitionPortControlReg:control_out_1\[1631]
Removing Rhs of wire Net_10047_1[1201] = \IgnitionPortControlReg:control_1\[1640]
Removing Rhs of wire Net_10047_0[1202] = \IgnitionPortControlReg:control_out_0\[1632]
Removing Rhs of wire Net_10047_0[1202] = \IgnitionPortControlReg:control_0\[1641]
Removing Lhs of wire \InjectionTimerPortControlReg_1:clk\[1206] = zero[23]
Removing Lhs of wire \InjectionTimerPortControlReg_1:rst\[1207] = zero[23]
Removing Rhs of wire Net_10048_1[1220] = \InjectionTimerPortControlReg_1:control_out_1\[1221]
Removing Rhs of wire Net_10048_1[1220] = \InjectionTimerPortControlReg_1:control_1\[1231]
Removing Rhs of wire Net_10048_0[1222] = \InjectionTimerPortControlReg_1:control_out_0\[1223]
Removing Rhs of wire Net_10048_0[1222] = \InjectionTimerPortControlReg_1:control_0\[1232]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:ctrl_enable\[1246] = \InjectionTimer_1:PWMUDB:control_7\[1238]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:hwCapture\[1256] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:hwEnable\[1257] = \InjectionTimer_1:PWMUDB:control_7\[1238]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:trig_out\[1262] = \InjectionTimer_1:PWMUDB:trig_rise\[1260]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:runmode_enable\\R\[1266] = Net_11136[1267]
Removing Rhs of wire Net_11136[1267] = \InjectionTimer_1:Net_101\[1408]
Removing Rhs of wire Net_11136[1267] = \InjectionTimer_1:PWMUDB:tc_i_reg\[1407]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:runmode_enable\\S\[1268] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:trig_disable\\R\[1269] = Net_11136[1267]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:trig_disable\\S\[1270] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:final_enable\[1271] = \InjectionTimer_1:PWMUDB:runmode_enable\[1263]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:ltch_kill_reg\\R\[1274] = Net_11136[1267]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:ltch_kill_reg\\S\[1275] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:min_kill_reg\\R\[1276] = Net_11136[1267]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:min_kill_reg\\S\[1277] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:final_kill\[1280] = one[45]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_1\[1284] = \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_1\[1571]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:add_vi_vv_MODGEN_2_0\[1286] = \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_0\[1572]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:dith_count_1\\R\[1287] = Net_11136[1267]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:dith_count_1\\S\[1288] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:dith_count_0\\R\[1289] = Net_11136[1267]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:dith_count_0\\S\[1290] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:status_6\[1293] = zero[23]
Removing Rhs of wire \InjectionTimer_1:PWMUDB:status_5\[1294] = \InjectionTimer_1:PWMUDB:final_kill_reg\[1308]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:status_4\[1295] = zero[23]
Removing Rhs of wire \InjectionTimer_1:PWMUDB:status_3\[1296] = \InjectionTimer_1:PWMUDB:fifo_full\[1315]
Removing Rhs of wire \InjectionTimer_1:PWMUDB:status_1\[1298] = \InjectionTimer_1:PWMUDB:cmp2_status_reg\[1307]
Removing Rhs of wire \InjectionTimer_1:PWMUDB:status_0\[1299] = \InjectionTimer_1:PWMUDB:cmp1_status_reg\[1306]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:cmp2_status\[1304] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:cmp2\[1305] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:cmp1_status_reg\\R\[1309] = Net_11136[1267]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:cmp1_status_reg\\S\[1310] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:cmp2_status_reg\\R\[1311] = Net_11136[1267]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:cmp2_status_reg\\S\[1312] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:final_kill_reg\\R\[1313] = Net_11136[1267]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:final_kill_reg\\S\[1314] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:cs_addr_2\[1316] = \InjectionTimer_1:PWMUDB:tc_i\[1264]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:cs_addr_1\[1317] = \InjectionTimer_1:PWMUDB:runmode_enable\[1263]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:cs_addr_0\[1318] = Net_11136[1267]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:compare1\[1399] = \InjectionTimer_1:PWMUDB:cmp1_less\[1370]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:pwm1_i\[1404] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:pwm2_i\[1406] = zero[23]
Removing Rhs of wire \InjectionTimer_1:Net_96\[1409] = \InjectionTimer_1:PWMUDB:pwm_i_reg\[1401]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:pwm_temp\[1412] = \InjectionTimer_1:PWMUDB:cmp1\[1302]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_23\[1453] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_22\[1454] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_21\[1455] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_20\[1456] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_19\[1457] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_18\[1458] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_17\[1459] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_16\[1460] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_15\[1461] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_14\[1462] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_13\[1463] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_12\[1464] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_11\[1465] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_10\[1466] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_9\[1467] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_8\[1468] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_7\[1469] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_6\[1470] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_5\[1471] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_4\[1472] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_3\[1473] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_2\[1474] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_1\[1475] = \InjectionTimer_1:PWMUDB:MODIN2_1\[1476]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODIN2_1\[1476] = \InjectionTimer_1:PWMUDB:dith_count_1\[1283]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:a_0\[1477] = \InjectionTimer_1:PWMUDB:MODIN2_0\[1478]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODIN2_0\[1478] = \InjectionTimer_1:PWMUDB:dith_count_0\[1285]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1610] = one[45]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1611] = one[45]
Removing Rhs of wire Net_7509[1612] = \InjectionTimer_1:Net_96\[1409]
Removing Lhs of wire \IgnitionPortControlReg:clk\[1617] = zero[23]
Removing Lhs of wire \IgnitionPortControlReg:rst\[1618] = zero[23]
Removing Rhs of wire Net_11174[1646] = \Injection_demux:tmp__Injection_demux_0_reg\[1642]
Removing Rhs of wire Net_11170[1647] = \Injection_demux:tmp__Injection_demux_1_reg\[1643]
Removing Rhs of wire Net_11167[1648] = \Injection_demux:tmp__Injection_demux_2_reg\[1644]
Removing Rhs of wire Net_11164[1649] = \Injection_demux:tmp__Injection_demux_3_reg\[1645]
Removing Lhs of wire tmpOE__CAN_RX_net_0[1651] = one[45]
Removing Lhs of wire tmpOE__CAN_TX_net_0[1657] = one[45]
Removing Rhs of wire Net_13563[1672] = \CrankTriggerDummyTimer:Net_57\[1684]
Removing Rhs of wire Net_13575[1673] = \PulseConvert_1:out_pulse\[1674]
Removing Lhs of wire \CrankTriggerDummyTimer:Net_260\[1679] = zero[23]
Removing Lhs of wire \CrankTriggerDummyTimer:Net_266\[1680] = one[45]
Removing Rhs of wire Net_13545[1681] = \CrankTriggerDummyTimerReg:control_out_0\[2194]
Removing Rhs of wire Net_13545[1681] = \CrankTriggerDummyTimerReg:control_0\[2217]
Removing Rhs of wire Net_13547[1685] = \CrankTriggerDummyTimer:Net_51\[1682]
Removing Lhs of wire \CrankTriggerDummyTimer:Net_102\[1686] = one[45]
Removing Lhs of wire \InjectionTimerControlReg_1:clk\[1687] = Net_10395[1199]
Removing Lhs of wire \InjectionTimerControlReg_1:rst\[1688] = Net_11136[1267]
Removing Rhs of wire Net_10042[1689] = \InjectionTimerControlReg_1:control_out_0\[1690]
Removing Rhs of wire Net_10042[1689] = \InjectionTimerControlReg_1:control_0\[1713]
Removing Lhs of wire \IgnitionTimerControlReg:clk\[1714] = Net_10386[1715]
Removing Lhs of wire \IgnitionTimerControlReg:rst\[1716] = Net_10602[848]
Removing Rhs of wire Net_10045[1717] = \IgnitionTimerControlReg:control_out_0\[1718]
Removing Rhs of wire Net_10045[1717] = \IgnitionTimerControlReg:control_0\[1741]
Removing Rhs of wire Net_11163[1744] = \Injection_demux_1:tmp__Injection_demux_1_3_reg\[2137]
Removing Rhs of wire Net_11166[1745] = \Injection_demux_1:tmp__Injection_demux_1_2_reg\[2136]
Removing Rhs of wire Net_11169[1746] = \Injection_demux_1:tmp__Injection_demux_1_1_reg\[2135]
Removing Rhs of wire Net_11173[1747] = \Injection_demux_1:tmp__Injection_demux_1_0_reg\[2132]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:ctrl_enable\[1761] = \InjectionTimer_2:PWMUDB:control_7\[1753]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:hwCapture\[1771] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:hwEnable\[1772] = \InjectionTimer_2:PWMUDB:control_7\[1753]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:trig_out\[1777] = \InjectionTimer_2:PWMUDB:trig_rise\[1775]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:runmode_enable\\R\[1781] = Net_11179[1782]
Removing Rhs of wire Net_11179[1782] = \InjectionTimer_2:Net_101\[1923]
Removing Rhs of wire Net_11179[1782] = \InjectionTimer_2:PWMUDB:tc_i_reg\[1922]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:runmode_enable\\S\[1783] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:trig_disable\\R\[1784] = Net_11179[1782]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:trig_disable\\S\[1785] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:final_enable\[1786] = \InjectionTimer_2:PWMUDB:runmode_enable\[1778]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:ltch_kill_reg\\R\[1789] = Net_11179[1782]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:ltch_kill_reg\\S\[1790] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:min_kill_reg\\R\[1791] = Net_11179[1782]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:min_kill_reg\\S\[1792] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:final_kill\[1795] = one[45]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_1\[1799] = \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_1\[2086]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:add_vi_vv_MODGEN_3_0\[1801] = \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_0\[2087]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:dith_count_1\\R\[1802] = Net_11179[1782]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:dith_count_1\\S\[1803] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:dith_count_0\\R\[1804] = Net_11179[1782]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:dith_count_0\\S\[1805] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:status_6\[1808] = zero[23]
Removing Rhs of wire \InjectionTimer_2:PWMUDB:status_5\[1809] = \InjectionTimer_2:PWMUDB:final_kill_reg\[1823]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:status_4\[1810] = zero[23]
Removing Rhs of wire \InjectionTimer_2:PWMUDB:status_3\[1811] = \InjectionTimer_2:PWMUDB:fifo_full\[1830]
Removing Rhs of wire \InjectionTimer_2:PWMUDB:status_1\[1813] = \InjectionTimer_2:PWMUDB:cmp2_status_reg\[1822]
Removing Rhs of wire \InjectionTimer_2:PWMUDB:status_0\[1814] = \InjectionTimer_2:PWMUDB:cmp1_status_reg\[1821]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:cmp2_status\[1819] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:cmp2\[1820] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:cmp1_status_reg\\R\[1824] = Net_11179[1782]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:cmp1_status_reg\\S\[1825] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:cmp2_status_reg\\R\[1826] = Net_11179[1782]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:cmp2_status_reg\\S\[1827] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:final_kill_reg\\R\[1828] = Net_11179[1782]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:final_kill_reg\\S\[1829] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:cs_addr_2\[1831] = \InjectionTimer_2:PWMUDB:tc_i\[1779]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:cs_addr_1\[1832] = \InjectionTimer_2:PWMUDB:runmode_enable\[1778]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:cs_addr_0\[1833] = Net_11179[1782]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:compare1\[1914] = \InjectionTimer_2:PWMUDB:cmp1_less\[1885]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:pwm1_i\[1919] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:pwm2_i\[1921] = zero[23]
Removing Rhs of wire \InjectionTimer_2:Net_96\[1924] = \InjectionTimer_2:PWMUDB:pwm_i_reg\[1916]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:pwm_temp\[1927] = \InjectionTimer_2:PWMUDB:cmp1\[1817]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_23\[1968] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_22\[1969] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_21\[1970] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_20\[1971] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_19\[1972] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_18\[1973] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_17\[1974] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_16\[1975] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_15\[1976] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_14\[1977] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_13\[1978] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_12\[1979] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_11\[1980] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_10\[1981] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_9\[1982] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_8\[1983] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_7\[1984] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_6\[1985] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_5\[1986] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_4\[1987] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_3\[1988] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_2\[1989] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_1\[1990] = \InjectionTimer_2:PWMUDB:MODIN3_1\[1991]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODIN3_1\[1991] = \InjectionTimer_2:PWMUDB:dith_count_1\[1798]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:a_0\[1992] = \InjectionTimer_2:PWMUDB:MODIN3_0\[1993]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODIN3_0\[1993] = \InjectionTimer_2:PWMUDB:dith_count_0\[1800]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[2125] = one[45]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[2126] = one[45]
Removing Rhs of wire Net_11188[2127] = \InjectionTimer_2:Net_96\[1924]
Removing Rhs of wire Net_11195_1[2133] = \InjectionTimerPortControlReg_2:control_out_1\[2152]
Removing Rhs of wire Net_11195_1[2133] = \InjectionTimerPortControlReg_2:control_1\[2161]
Removing Rhs of wire Net_11195_0[2134] = \InjectionTimerPortControlReg_2:control_out_0\[2153]
Removing Rhs of wire Net_11195_0[2134] = \InjectionTimerPortControlReg_2:control_0\[2162]
Removing Lhs of wire \InjectionTimerPortControlReg_2:clk\[2138] = zero[23]
Removing Lhs of wire \InjectionTimerPortControlReg_2:rst\[2139] = zero[23]
Removing Lhs of wire \InjectionTimerControlReg_2:clk\[2163] = Net_11214[2164]
Removing Lhs of wire \InjectionTimerControlReg_2:rst\[2165] = Net_11179[1782]
Removing Rhs of wire Net_11209[2166] = \InjectionTimerControlReg_2:control_out_0\[2167]
Removing Rhs of wire Net_11209[2166] = \InjectionTimerControlReg_2:control_0\[2190]
Removing Lhs of wire \CrankTriggerDummyTimerReg:clk\[2192] = Net_13573[1678]
Removing Lhs of wire \CrankTriggerDummyTimerReg:rst\[2193] = zero[23]
Removing Lhs of wire \Millis_Counter:CounterUDB:prevCapture\\D\[2219] = zero[23]
Removing Lhs of wire \Millis_Counter:CounterUDB:overflow_reg_i\\D\[2220] = \Millis_Counter:CounterUDB:overflow\[183]
Removing Lhs of wire \Millis_Counter:CounterUDB:underflow_reg_i\\D\[2221] = \Millis_Counter:CounterUDB:underflow\[186]
Removing Lhs of wire \Millis_Counter:CounterUDB:tc_reg_i\\D\[2222] = \Millis_Counter:CounterUDB:reload\[164]
Removing Lhs of wire \Millis_Counter:CounterUDB:prevCompare\\D\[2223] = \Millis_Counter:CounterUDB:cmp_out_i\[191]
Removing Lhs of wire \Millis_Counter:CounterUDB:cmp_out_reg_i\\D\[2224] = \Millis_Counter:CounterUDB:cmp_out_i\[191]
Removing Lhs of wire \Millis_Counter:CounterUDB:count_stored_i\\D\[2225] = Net_1767[125]
Removing Lhs of wire \Micros_Counter:CounterUDB:prevCapture\\D\[2226] = zero[23]
Removing Lhs of wire \Micros_Counter:CounterUDB:overflow_reg_i\\D\[2227] = \Micros_Counter:CounterUDB:overflow\[425]
Removing Lhs of wire \Micros_Counter:CounterUDB:underflow_reg_i\\D\[2228] = \Micros_Counter:CounterUDB:underflow\[428]
Removing Lhs of wire \Micros_Counter:CounterUDB:tc_reg_i\\D\[2229] = \Micros_Counter:CounterUDB:reload\[406]
Removing Lhs of wire \Micros_Counter:CounterUDB:prevCompare\\D\[2230] = \Micros_Counter:CounterUDB:cmp_out_i\[433]
Removing Lhs of wire \Micros_Counter:CounterUDB:cmp_out_reg_i\\D\[2231] = \Micros_Counter:CounterUDB:cmp_out_i\[433]
Removing Lhs of wire \Micros_Counter:CounterUDB:count_stored_i\\D\[2232] = Net_1766[129]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:min_kill_reg\\D\[2233] = one[45]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:prevCapture\\D\[2234] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:trig_last\\D\[2235] = Net_5006[840]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:ltch_kill_reg\\D\[2239] = one[45]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:prevCompare1\\D\[2242] = \IgnitionTimer_1:PWMUDB:cmp1\[883]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:cmp1_status_reg\\D\[2243] = \IgnitionTimer_1:PWMUDB:cmp1_status\[884]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:cmp2_status_reg\\D\[2244] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:pwm_i_reg\\D\[2246] = \IgnitionTimer_1:PWMUDB:pwm_i\[983]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:pwm1_i_reg\\D\[2247] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:pwm2_i_reg\\D\[2248] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:tc_i_reg\\D\[2249] = \IgnitionTimer_1:PWMUDB:status_2\[878]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:min_kill_reg\\D\[2250] = one[45]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:prevCapture\\D\[2251] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:trig_last\\D\[2252] = Net_4973[1259]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:ltch_kill_reg\\D\[2256] = one[45]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:prevCompare1\\D\[2259] = \InjectionTimer_1:PWMUDB:cmp1\[1302]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:cmp1_status_reg\\D\[2260] = \InjectionTimer_1:PWMUDB:cmp1_status\[1303]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:cmp2_status_reg\\D\[2261] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:pwm_i_reg\\D\[2263] = \InjectionTimer_1:PWMUDB:pwm_i\[1402]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:pwm1_i_reg\\D\[2264] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:pwm2_i_reg\\D\[2265] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:tc_i_reg\\D\[2266] = \InjectionTimer_1:PWMUDB:status_2\[1297]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:min_kill_reg\\D\[2270] = one[45]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:prevCapture\\D\[2271] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:trig_last\\D\[2272] = Net_11530[1774]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:ltch_kill_reg\\D\[2276] = one[45]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:prevCompare1\\D\[2279] = \InjectionTimer_2:PWMUDB:cmp1\[1817]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:cmp1_status_reg\\D\[2280] = \InjectionTimer_2:PWMUDB:cmp1_status\[1818]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:cmp2_status_reg\\D\[2281] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:pwm_i_reg\\D\[2283] = \InjectionTimer_2:PWMUDB:pwm_i\[1917]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:pwm1_i_reg\\D\[2284] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:pwm2_i_reg\\D\[2285] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:tc_i_reg\\D\[2286] = \InjectionTimer_2:PWMUDB:status_2\[1812]

------------------------------------------------------
Aliased 0 equations, 433 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\Millis_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Millis_Counter:CounterUDB:capt_either_edge\ <= (\Millis_Counter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Millis_Counter:CounterUDB:overflow\' (cost = 0):
\Millis_Counter:CounterUDB:overflow\ <= (\Millis_Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Millis_Counter:CounterUDB:underflow\' (cost = 0):
\Millis_Counter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Micros_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Micros_Counter:CounterUDB:capt_either_edge\ <= (\Micros_Counter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Micros_Counter:CounterUDB:overflow\' (cost = 0):
\Micros_Counter:CounterUDB:overflow\ <= (\Micros_Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Micros_Counter:CounterUDB:underflow\' (cost = 0):
\Micros_Counter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_11164' (cost = 1):
Net_11164 <= ((Net_10048_1 and Net_10048_0 and Net_7509));

Note:  Expanding virtual equation for 'Net_11163' (cost = 1):
Net_11163 <= ((Net_11188 and Net_11195_1 and Net_11195_0));

Note:  Expanding virtual equation for 'Net_11167' (cost = 1):
Net_11167 <= ((not Net_10048_0 and Net_10048_1 and Net_7509));

Note:  Expanding virtual equation for 'Net_11166' (cost = 1):
Net_11166 <= ((not Net_11195_0 and Net_11188 and Net_11195_1));

Note:  Expanding virtual equation for 'Net_11170' (cost = 1):
Net_11170 <= ((not Net_10048_1 and Net_10048_0 and Net_7509));

Note:  Expanding virtual equation for 'Net_11169' (cost = 1):
Net_11169 <= ((not Net_11195_1 and Net_11188 and Net_11195_0));

Note:  Expanding virtual equation for 'Net_11174' (cost = 1):
Net_11174 <= ((not Net_10048_1 and not Net_10048_0 and Net_7509));

Note:  Expanding virtual equation for 'Net_11173' (cost = 1):
Net_11173 <= ((not Net_11195_1 and not Net_11195_0 and Net_11188));

Note:  Expanding virtual equation for 'Net_10397' (cost = 6):
Net_10397 <= (Net_13547
	OR Net_13575);

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:cmp1\' (cost = 0):
\IgnitionTimer_1:PWMUDB:cmp1\ <= (\IgnitionTimer_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\IgnitionTimer_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \IgnitionTimer_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\IgnitionTimer_1:PWMUDB:dith_count_1\ and \IgnitionTimer_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_4973' (cost = 2):
Net_4973 <= ((Net_13547 and Net_10042)
	OR (Net_13575 and Net_10042));

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:trig_rise\' (cost = 2):
\InjectionTimer_1:PWMUDB:trig_rise\ <= ((not \InjectionTimer_1:PWMUDB:trig_last\ and Net_13547 and Net_10042)
	OR (not \InjectionTimer_1:PWMUDB:trig_last\ and Net_13575 and Net_10042));

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:cmp1\' (cost = 0):
\InjectionTimer_1:PWMUDB:cmp1\ <= (\InjectionTimer_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\InjectionTimer_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \InjectionTimer_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\InjectionTimer_1:PWMUDB:dith_count_1\ and \InjectionTimer_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_11530' (cost = 2):
Net_11530 <= ((Net_13547 and Net_11209)
	OR (Net_13575 and Net_11209));

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:trig_rise\' (cost = 2):
\InjectionTimer_2:PWMUDB:trig_rise\ <= ((not \InjectionTimer_2:PWMUDB:trig_last\ and Net_13547 and Net_11209)
	OR (not \InjectionTimer_2:PWMUDB:trig_last\ and Net_13575 and Net_11209));

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:cmp1\' (cost = 0):
\InjectionTimer_2:PWMUDB:cmp1\ <= (\InjectionTimer_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\InjectionTimer_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \InjectionTimer_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\InjectionTimer_2:PWMUDB:dith_count_1\ and \InjectionTimer_2:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_5006' (cost = 2):
Net_5006 <= ((Net_13547 and Net_10045)
	OR (Net_13575 and Net_10045));

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:trig_rise\' (cost = 2):
\IgnitionTimer_1:PWMUDB:trig_rise\ <= ((not \IgnitionTimer_1:PWMUDB:trig_last\ and Net_13547 and Net_10045)
	OR (not \IgnitionTimer_1:PWMUDB:trig_last\ and Net_13575 and Net_10045));

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \IgnitionTimer_1:PWMUDB:dith_count_0\ and \IgnitionTimer_1:PWMUDB:dith_count_1\)
	OR (not \IgnitionTimer_1:PWMUDB:dith_count_1\ and \IgnitionTimer_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \InjectionTimer_1:PWMUDB:dith_count_0\ and \InjectionTimer_1:PWMUDB:dith_count_1\)
	OR (not \InjectionTimer_1:PWMUDB:dith_count_1\ and \InjectionTimer_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \InjectionTimer_2:PWMUDB:dith_count_0\ and \InjectionTimer_2:PWMUDB:dith_count_1\)
	OR (not \InjectionTimer_2:PWMUDB:dith_count_1\ and \InjectionTimer_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 95 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Millis_Counter:CounterUDB:hwCapture\ to zero
Aliasing \Millis_Counter:CounterUDB:status_3\ to zero
Aliasing \Millis_Counter:CounterUDB:underflow\ to zero
Aliasing \Micros_Counter:CounterUDB:hwCapture\ to zero
Aliasing \Micros_Counter:CounterUDB:status_3\ to zero
Aliasing \Micros_Counter:CounterUDB:underflow\ to zero
Aliasing \IgnitionTimer_1:PWMUDB:final_capture\ to zero
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \InjectionTimer_1:PWMUDB:final_capture\ to zero
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \InjectionTimer_2:PWMUDB:final_capture\ to zero
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \IgnitionTimer_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \InjectionTimer_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \InjectionTimer_2:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \ADC:Net_188\[15] = \ADC:Net_376\[14]
Removing Lhs of wire \Millis_Counter:CounterUDB:hwCapture\[163] = zero[23]
Removing Rhs of wire \Millis_Counter:CounterUDB:reload\[164] = \Millis_Counter:CounterUDB:per_equal\[185]
Removing Lhs of wire \Millis_Counter:CounterUDB:status_3\[174] = zero[23]
Removing Lhs of wire \Millis_Counter:CounterUDB:underflow\[186] = zero[23]
Removing Lhs of wire \Micros_Counter:CounterUDB:hwCapture\[405] = zero[23]
Removing Rhs of wire \Micros_Counter:CounterUDB:reload\[406] = \Micros_Counter:CounterUDB:per_equal\[427]
Removing Lhs of wire \Micros_Counter:CounterUDB:status_3\[416] = zero[23]
Removing Lhs of wire \Micros_Counter:CounterUDB:underflow\[428] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:final_capture\[901] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[1162] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[1172] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[1182] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:final_capture\[1320] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1581] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1591] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1601] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:final_capture\[1835] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[2096] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[2106] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[2116] = zero[23]
Removing Lhs of wire \IgnitionTimer_1:PWMUDB:final_kill_reg\\D\[2245] = zero[23]
Removing Lhs of wire \InjectionTimer_1:PWMUDB:final_kill_reg\\D\[2262] = zero[23]
Removing Lhs of wire \InjectionTimer_2:PWMUDB:final_kill_reg\\D\[2282] = zero[23]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\CY8CKIT59_Ardudino-Speeduino.cyprj -dcpsoc3 CY8CKIT59_Ardudino-Speeduino.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.305ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Tuesday, 23 January 2018 21:39:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\CY8CKIT59_Ardudino-Speeduino.cyprj -d CY8C5888LTI-LP097 CY8CKIT59_Ardudino-Speeduino.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \IgnitionTimer_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \InjectionTimer_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \InjectionTimer_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Millis_Counter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Millis_Counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Micros_Counter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Micros_Counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \IgnitionTimer_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \IgnitionTimer_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \IgnitionTimer_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \IgnitionTimer_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \IgnitionTimer_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \InjectionTimer_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \InjectionTimer_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \InjectionTimer_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \InjectionTimer_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \InjectionTimer_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \InjectionTimer_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \InjectionTimer_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \InjectionTimer_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \InjectionTimer_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \InjectionTimer_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_10 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through
Assigning clock CAN_Clock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_6 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_7 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_376\
    Digital Clock 1: Automatic-assigning  clock 'Clock_4'. Fanout=5, Signal=CLK_1M
    Digital Clock 2: Automatic-assigning  clock 'Clock_9'. Fanout=2, Signal=Net_13573
    Digital Clock 3: Automatic-assigning  clock 'CLK_PC1'. Fanout=3, Signal=Net_13595
    Digital Clock 4: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_3286
    Digital Clock 5: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_1774
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Millis_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Millis_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Micros_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Micros_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \IgnitionTimer_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \InjectionTimer_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \InjectionTimer_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \ADC:Bypass(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_210\ ,
            pad => \ADC:Bypass(0)_PAD\ );

    Pin : Name = DB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DB(0)__PA ,
            pad => DB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DB(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DB(1)__PA ,
            pad => DB(1)_PAD );
        Properties:
        {
        }

    Pin : Name = DB(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DB(2)__PA ,
            pad => DB(2)_PAD );
        Properties:
        {
        }

    Pin : Name = DB(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DB(3)__PA ,
            pad => DB(3)_PAD );
        Properties:
        {
        }

    Pin : Name = DB(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DB(4)__PA ,
            pad => DB(4)_PAD );
        Properties:
        {
        }

    Pin : Name = DB(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DB(5)__PA ,
            pad => DB(5)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = P3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3(0)__PA ,
            pad => P3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3(1)__PA ,
            pad => P3(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P3(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3(2)__PA ,
            pad => P3(2)_PAD );
        Properties:
        {
        }

    Pin : Name = P3(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3(3)__PA ,
            pad => P3(3)_PAD );
        Properties:
        {
        }

    Pin : Name = P3(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3(4)__PA ,
            input => P3_4 ,
            pad => P3(4)_PAD );
        Properties:
        {
        }

    Pin : Name = P3(5)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3(5)__PA ,
            input => P3_5 ,
            pad => P3(5)_PAD );
        Properties:
        {
        }

    Pin : Name = P3(6)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3(6)__PA ,
            input => P3_6 ,
            pad => P3(6)_PAD );
        Properties:
        {
        }

    Pin : Name = P3(7)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3(7)__PA ,
            input => P3_7 ,
            pad => P3(7)_PAD );
        Properties:
        {
        }

    Pin : Name = P12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P12(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            input => \I2C:Net_643_0\ ,
            pad => P12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P12(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P12(1)__PA ,
            fb => \I2C:Net_1109_1\ ,
            input => \I2C:sda_x_wire\ ,
            pad => P12(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P12(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P12(2)__PA ,
            pad => P12(2)_PAD );
        Properties:
        {
        }

    Pin : Name = P12(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P12(3)__PA ,
            pad => P12(3)_PAD );
        Properties:
        {
        }

    Pin : Name = P12(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P12(4)__PA ,
            pad => P12(4)_PAD );
        Properties:
        {
        }

    Pin : Name = P12(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P12(5)__PA ,
            pad => P12(5)_PAD );
        Properties:
        {
        }

    Pin : Name = P0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0(0)__PA ,
            analog_term => Net_9997 ,
            pad => P0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P0(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0(1)__PA ,
            analog_term => Net_4446 ,
            pad => P0(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P0(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0(2)__PA ,
            analog_term => Net_9999 ,
            pad => P0(2)_PAD );
        Properties:
        {
        }

    Pin : Name = P0(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0(3)__PA ,
            analog_term => Net_4448 ,
            pad => P0(3)_PAD );
        Properties:
        {
        }

    Pin : Name = P0(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0(4)__PA ,
            analog_term => Net_4449 ,
            pad => P0(4)_PAD );
        Properties:
        {
        }

    Pin : Name = P0(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0(5)__PA ,
            analog_term => Net_4452 ,
            pad => P0(5)_PAD );
        Properties:
        {
        }

    Pin : Name = P0(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0(6)__PA ,
            analog_term => Net_4451 ,
            pad => P0(6)_PAD );
        Properties:
        {
        }

    Pin : Name = P0(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0(7)__PA ,
            analog_term => Net_4450 ,
            pad => P0(7)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(0)__PA ,
            fb => P2_0 ,
            pad => P2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(1)
        Attributes:
            Alias: UserLed
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(1)__PA ,
            pad => P2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(2)
        Attributes:
            Alias: UserButton
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(2)__PA ,
            pad => P2(2)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(3)__PA ,
            pad => P2(3)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(4)__PA ,
            input => P2_4 ,
            pad => P2(4)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(5)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(5)__PA ,
            input => P2_5 ,
            pad => P2(5)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(6)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(6)__PA ,
            input => P2_6 ,
            pad => P2(6)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(7)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(7)__PA ,
            input => P2_7 ,
            pad => P2(7)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_RX(0)__PA ,
            fb => Net_7583 ,
            pad => CAN_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_TX(0)__PA ,
            input => Net_7581 ,
            pad => CAN_TX(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Millis_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis_Counter:CounterUDB:cmp_out_i\ * 
              !\Millis_Counter:CounterUDB:prevCompare\
        );
        Output = \Millis_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Millis_Counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis_Counter:CounterUDB:reload\ * 
              !\Millis_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Millis_Counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Millis_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1767 * \Millis_Counter:CounterUDB:control_7\ * 
              !\Millis_Counter:CounterUDB:count_stored_i\
        );
        Output = \Millis_Counter:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=\Micros_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Micros_Counter:CounterUDB:cmp_out_i\ * 
              !\Micros_Counter:CounterUDB:prevCompare\
        );
        Output = \Micros_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Micros_Counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Micros_Counter:CounterUDB:reload\ * 
              !\Micros_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Micros_Counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Micros_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1766 * \Micros_Counter:CounterUDB:control_7\ * 
              !\Micros_Counter:CounterUDB:count_stored_i\
        );
        Output = \Micros_Counter:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=\IgnitionTimer_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              \IgnitionTimer_1:PWMUDB:tc_i\
        );
        Output = \IgnitionTimer_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=P2_4, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7515 * !Net_10047_1 * !Net_10047_0
        );
        Output = P2_4 (fanout=1)

    MacroCell: Name=P2_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7515 * !Net_10047_1 * Net_10047_0
        );
        Output = P2_5 (fanout=1)

    MacroCell: Name=P2_6, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7515 * Net_10047_1 * !Net_10047_0
        );
        Output = P2_6 (fanout=1)

    MacroCell: Name=P2_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7515 * Net_10047_1 * Net_10047_0
        );
        Output = P2_7 (fanout=1)

    MacroCell: Name=\InjectionTimer_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_1:PWMUDB:runmode_enable\ * 
              \InjectionTimer_1:PWMUDB:tc_i\
        );
        Output = \InjectionTimer_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=P3_7, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_10048_1 * Net_10048_0 * Net_7509
            + Net_11188 * Net_11195_1 * Net_11195_0
        );
        Output = P3_7 (fanout=1)

    MacroCell: Name=P3_6, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_10048_1 * !Net_10048_0 * Net_7509
            + Net_11188 * Net_11195_1 * !Net_11195_0
        );
        Output = P3_6 (fanout=1)

    MacroCell: Name=P3_5, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10048_1 * Net_10048_0 * Net_7509
            + Net_11188 * !Net_11195_1 * Net_11195_0
        );
        Output = P3_5 (fanout=1)

    MacroCell: Name=P3_4, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10048_1 * !Net_10048_0 * Net_7509
            + Net_11188 * !Net_11195_1 * !Net_11195_0
        );
        Output = P3_4 (fanout=1)

    MacroCell: Name=\InjectionTimer_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_2:PWMUDB:runmode_enable\ * 
              \InjectionTimer_2:PWMUDB:tc_i\
        );
        Output = \InjectionTimer_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=10)

    MacroCell: Name=\Millis_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis_Counter:CounterUDB:reload\
        );
        Output = \Millis_Counter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Millis_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Millis_Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Millis_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1767
        );
        Output = \Millis_Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Micros_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Micros_Counter:CounterUDB:reload\
        );
        Output = \Micros_Counter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Micros_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Micros_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Micros_Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Micros_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1766
        );
        Output = \Micros_Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\IgnitionTimer_1:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13575 * Net_10045
            + Net_13547 * Net_10045
        );
        Output = \IgnitionTimer_1:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\IgnitionTimer_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_10602)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \IgnitionTimer_1:PWMUDB:control_7\ * 
              !\IgnitionTimer_1:PWMUDB:trig_last\ * 
              !\IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              !\IgnitionTimer_1:PWMUDB:trig_disable\ * Net_13575 * Net_10045
            + \IgnitionTimer_1:PWMUDB:control_7\ * 
              !\IgnitionTimer_1:PWMUDB:trig_last\ * 
              !\IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              !\IgnitionTimer_1:PWMUDB:trig_disable\ * Net_13547 * Net_10045
            + \IgnitionTimer_1:PWMUDB:control_7\ * 
              \IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              !\IgnitionTimer_1:PWMUDB:tc_i\
        );
        Output = \IgnitionTimer_1:PWMUDB:runmode_enable\ (fanout=7)

    MacroCell: Name=\IgnitionTimer_1:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_10602)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IgnitionTimer_1:PWMUDB:control_7\ * 
              \IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              \IgnitionTimer_1:PWMUDB:tc_i\ * 
              !\IgnitionTimer_1:PWMUDB:trig_disable\
        );
        Output = \IgnitionTimer_1:PWMUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\IgnitionTimer_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IgnitionTimer_1:PWMUDB:cmp1_less\
        );
        Output = \IgnitionTimer_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\IgnitionTimer_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_10602)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IgnitionTimer_1:PWMUDB:prevCompare1\ * 
              \IgnitionTimer_1:PWMUDB:cmp1_less\
        );
        Output = \IgnitionTimer_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_7515, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              \IgnitionTimer_1:PWMUDB:cmp1_less\
        );
        Output = Net_7515 (fanout=4)

    MacroCell: Name=Net_10602, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              \IgnitionTimer_1:PWMUDB:tc_i\
        );
        Output = Net_10602 (fanout=7)

    MacroCell: Name=\InjectionTimer_1:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13575 * Net_10042
            + Net_13547 * Net_10042
        );
        Output = \InjectionTimer_1:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\InjectionTimer_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_11136)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \InjectionTimer_1:PWMUDB:control_7\ * 
              !\InjectionTimer_1:PWMUDB:trig_last\ * 
              !\InjectionTimer_1:PWMUDB:runmode_enable\ * 
              !\InjectionTimer_1:PWMUDB:trig_disable\ * Net_13575 * Net_10042
            + \InjectionTimer_1:PWMUDB:control_7\ * 
              !\InjectionTimer_1:PWMUDB:trig_last\ * 
              !\InjectionTimer_1:PWMUDB:runmode_enable\ * 
              !\InjectionTimer_1:PWMUDB:trig_disable\ * Net_13547 * Net_10042
            + \InjectionTimer_1:PWMUDB:control_7\ * 
              \InjectionTimer_1:PWMUDB:runmode_enable\ * 
              !\InjectionTimer_1:PWMUDB:tc_i\
        );
        Output = \InjectionTimer_1:PWMUDB:runmode_enable\ (fanout=7)

    MacroCell: Name=\InjectionTimer_1:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_11136)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_1:PWMUDB:control_7\ * 
              \InjectionTimer_1:PWMUDB:runmode_enable\ * 
              \InjectionTimer_1:PWMUDB:tc_i\ * 
              !\InjectionTimer_1:PWMUDB:trig_disable\
        );
        Output = \InjectionTimer_1:PWMUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\InjectionTimer_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_1:PWMUDB:cmp1_less\
        );
        Output = \InjectionTimer_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\InjectionTimer_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_11136)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\InjectionTimer_1:PWMUDB:prevCompare1\ * 
              \InjectionTimer_1:PWMUDB:cmp1_less\
        );
        Output = \InjectionTimer_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_7509, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_1:PWMUDB:runmode_enable\ * 
              \InjectionTimer_1:PWMUDB:cmp1_less\
        );
        Output = Net_7509 (fanout=4)

    MacroCell: Name=Net_11136, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_1:PWMUDB:runmode_enable\ * 
              \InjectionTimer_1:PWMUDB:tc_i\
        );
        Output = Net_11136 (fanout=7)

    MacroCell: Name=Net_13575, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_13595) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P2_0 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_13575 (fanout=7)

    MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_13595) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P2_0
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)

    MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_13595) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P2_0
            + !Net_13575 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)

    MacroCell: Name=\InjectionTimer_2:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13575 * Net_11209
            + Net_13547 * Net_11209
        );
        Output = \InjectionTimer_2:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\InjectionTimer_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_11179)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_13575 * \InjectionTimer_2:PWMUDB:control_7\ * 
              !\InjectionTimer_2:PWMUDB:trig_last\ * 
              !\InjectionTimer_2:PWMUDB:runmode_enable\ * 
              !\InjectionTimer_2:PWMUDB:trig_disable\ * Net_11209
            + Net_13547 * \InjectionTimer_2:PWMUDB:control_7\ * 
              !\InjectionTimer_2:PWMUDB:trig_last\ * 
              !\InjectionTimer_2:PWMUDB:runmode_enable\ * 
              !\InjectionTimer_2:PWMUDB:trig_disable\ * Net_11209
            + \InjectionTimer_2:PWMUDB:control_7\ * 
              \InjectionTimer_2:PWMUDB:runmode_enable\ * 
              !\InjectionTimer_2:PWMUDB:tc_i\
        );
        Output = \InjectionTimer_2:PWMUDB:runmode_enable\ (fanout=7)

    MacroCell: Name=\InjectionTimer_2:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_11179)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_2:PWMUDB:control_7\ * 
              \InjectionTimer_2:PWMUDB:runmode_enable\ * 
              \InjectionTimer_2:PWMUDB:tc_i\ * 
              !\InjectionTimer_2:PWMUDB:trig_disable\
        );
        Output = \InjectionTimer_2:PWMUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\InjectionTimer_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_2:PWMUDB:cmp1_less\
        );
        Output = \InjectionTimer_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\InjectionTimer_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_11179)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\InjectionTimer_2:PWMUDB:prevCompare1\ * 
              \InjectionTimer_2:PWMUDB:cmp1_less\
        );
        Output = \InjectionTimer_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_11188, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_2:PWMUDB:runmode_enable\ * 
              \InjectionTimer_2:PWMUDB:cmp1_less\
        );
        Output = Net_11188 (fanout=4)

    MacroCell: Name=Net_11179, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_2:PWMUDB:runmode_enable\ * 
              \InjectionTimer_2:PWMUDB:tc_i\
        );
        Output = Net_11179 (fanout=7)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Millis_Counter:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Millis_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Millis_Counter:CounterUDB:reload\ ,
            chain_out => \Millis_Counter:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Millis_Counter:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Millis_Counter:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Millis_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Millis_Counter:CounterUDB:reload\ ,
            chain_in => \Millis_Counter:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Millis_Counter:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Millis_Counter:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Millis_Counter:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Millis_Counter:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Millis_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Millis_Counter:CounterUDB:reload\ ,
            chain_in => \Millis_Counter:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Millis_Counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Millis_Counter:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Millis_Counter:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Millis_Counter:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Millis_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Millis_Counter:CounterUDB:reload\ ,
            ce0_comb => \Millis_Counter:CounterUDB:reload\ ,
            z0_comb => \Millis_Counter:CounterUDB:status_1\ ,
            cl1_comb => \Millis_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Millis_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Millis_Counter:CounterUDB:status_5\ ,
            chain_in => \Millis_Counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Millis_Counter:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Micros_Counter:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Micros_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Micros_Counter:CounterUDB:reload\ ,
            chain_out => \Micros_Counter:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Micros_Counter:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Micros_Counter:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Micros_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Micros_Counter:CounterUDB:reload\ ,
            chain_in => \Micros_Counter:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Micros_Counter:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Micros_Counter:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Micros_Counter:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Micros_Counter:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Micros_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Micros_Counter:CounterUDB:reload\ ,
            chain_in => \Micros_Counter:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Micros_Counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Micros_Counter:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Micros_Counter:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Micros_Counter:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Micros_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Micros_Counter:CounterUDB:reload\ ,
            ce0_comb => \Micros_Counter:CounterUDB:reload\ ,
            z0_comb => \Micros_Counter:CounterUDB:status_1\ ,
            ce1_comb => \Micros_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Micros_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Micros_Counter:CounterUDB:status_5\ ,
            chain_in => \Micros_Counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Micros_Counter:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => CLK_1M ,
            cs_addr_2 => \IgnitionTimer_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \IgnitionTimer_1:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_10602 ,
            chain_out => \IgnitionTimer_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => CLK_1M ,
            cs_addr_2 => \IgnitionTimer_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \IgnitionTimer_1:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_10602 ,
            cl0_comb => \IgnitionTimer_1:PWMUDB:cmp1_less\ ,
            z0_comb => \IgnitionTimer_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \IgnitionTimer_1:PWMUDB:status_3\ ,
            chain_in => \IgnitionTimer_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => CLK_1M ,
            cs_addr_2 => \InjectionTimer_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \InjectionTimer_1:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_11136 ,
            chain_out => \InjectionTimer_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => CLK_1M ,
            cs_addr_2 => \InjectionTimer_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \InjectionTimer_1:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_11136 ,
            cl0_comb => \InjectionTimer_1:PWMUDB:cmp1_less\ ,
            z0_comb => \InjectionTimer_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \InjectionTimer_1:PWMUDB:status_3\ ,
            chain_in => \InjectionTimer_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => CLK_1M ,
            cs_addr_2 => \InjectionTimer_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \InjectionTimer_2:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_11179 ,
            chain_out => \InjectionTimer_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => CLK_1M ,
            cs_addr_2 => \InjectionTimer_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \InjectionTimer_2:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_11179 ,
            cl0_comb => \InjectionTimer_2:PWMUDB:cmp1_less\ ,
            z0_comb => \InjectionTimer_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \InjectionTimer_2:PWMUDB:status_3\ ,
            chain_in => \InjectionTimer_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Millis_Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Millis_Counter:CounterUDB:status_6\ ,
            status_5 => \Millis_Counter:CounterUDB:status_5\ ,
            status_2 => \Millis_Counter:CounterUDB:status_2\ ,
            status_1 => \Millis_Counter:CounterUDB:status_1\ ,
            status_0 => \Millis_Counter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Micros_Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Micros_Counter:CounterUDB:status_6\ ,
            status_5 => \Micros_Counter:CounterUDB:status_5\ ,
            status_2 => \Micros_Counter:CounterUDB:status_2\ ,
            status_1 => \Micros_Counter:CounterUDB:status_1\ ,
            status_0 => \Micros_Counter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\IgnitionTimer_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_10602 ,
            clock => CLK_1M ,
            status_3 => \IgnitionTimer_1:PWMUDB:status_3\ ,
            status_2 => \IgnitionTimer_1:PWMUDB:status_2\ ,
            status_0 => \IgnitionTimer_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\InjectionTimer_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_11136 ,
            clock => CLK_1M ,
            status_3 => \InjectionTimer_1:PWMUDB:status_3\ ,
            status_2 => \InjectionTimer_1:PWMUDB:status_2\ ,
            status_0 => \InjectionTimer_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\InjectionTimer_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_11179 ,
            clock => CLK_1M ,
            status_3 => \InjectionTimer_2:PWMUDB:status_3\ ,
            status_2 => \InjectionTimer_2:PWMUDB:status_2\ ,
            status_0 => \InjectionTimer_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync_2:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_1774_local ,
            out => Net_1767 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => CLK_1M_local ,
            out => Net_1766 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Millis_Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Millis_Counter:CounterUDB:control_7\ ,
            control_6 => \Millis_Counter:CounterUDB:control_6\ ,
            control_5 => \Millis_Counter:CounterUDB:control_5\ ,
            control_4 => \Millis_Counter:CounterUDB:control_4\ ,
            control_3 => \Millis_Counter:CounterUDB:control_3\ ,
            control_2 => \Millis_Counter:CounterUDB:control_2\ ,
            control_1 => \Millis_Counter:CounterUDB:control_1\ ,
            control_0 => \Millis_Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Micros_Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Micros_Counter:CounterUDB:control_7\ ,
            control_6 => \Micros_Counter:CounterUDB:control_6\ ,
            control_5 => \Micros_Counter:CounterUDB:control_5\ ,
            control_4 => \Micros_Counter:CounterUDB:control_4\ ,
            control_3 => \Micros_Counter:CounterUDB:control_3\ ,
            control_2 => \Micros_Counter:CounterUDB:control_2\ ,
            control_1 => \Micros_Counter:CounterUDB:control_1\ ,
            control_0 => \Micros_Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\IgnitionTimer_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => CLK_1M ,
            control_7 => \IgnitionTimer_1:PWMUDB:control_7\ ,
            control_6 => \IgnitionTimer_1:PWMUDB:control_6\ ,
            control_5 => \IgnitionTimer_1:PWMUDB:control_5\ ,
            control_4 => \IgnitionTimer_1:PWMUDB:control_4\ ,
            control_3 => \IgnitionTimer_1:PWMUDB:control_3\ ,
            control_2 => \IgnitionTimer_1:PWMUDB:control_2\ ,
            control_1 => \IgnitionTimer_1:PWMUDB:control_1\ ,
            control_0 => \IgnitionTimer_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\InjectionTimerPortControlReg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \InjectionTimerPortControlReg_1:control_7\ ,
            control_6 => \InjectionTimerPortControlReg_1:control_6\ ,
            control_5 => \InjectionTimerPortControlReg_1:control_5\ ,
            control_4 => \InjectionTimerPortControlReg_1:control_4\ ,
            control_3 => \InjectionTimerPortControlReg_1:control_3\ ,
            control_2 => \InjectionTimerPortControlReg_1:control_2\ ,
            control_1 => Net_10048_1 ,
            control_0 => Net_10048_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\InjectionTimer_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => CLK_1M ,
            control_7 => \InjectionTimer_1:PWMUDB:control_7\ ,
            control_6 => \InjectionTimer_1:PWMUDB:control_6\ ,
            control_5 => \InjectionTimer_1:PWMUDB:control_5\ ,
            control_4 => \InjectionTimer_1:PWMUDB:control_4\ ,
            control_3 => \InjectionTimer_1:PWMUDB:control_3\ ,
            control_2 => \InjectionTimer_1:PWMUDB:control_2\ ,
            control_1 => \InjectionTimer_1:PWMUDB:control_1\ ,
            control_0 => \InjectionTimer_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\IgnitionPortControlReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \IgnitionPortControlReg:control_7\ ,
            control_6 => \IgnitionPortControlReg:control_6\ ,
            control_5 => \IgnitionPortControlReg:control_5\ ,
            control_4 => \IgnitionPortControlReg:control_4\ ,
            control_3 => \IgnitionPortControlReg:control_3\ ,
            control_2 => \IgnitionPortControlReg:control_2\ ,
            control_1 => Net_10047_1 ,
            control_0 => Net_10047_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\InjectionTimerControlReg_1:Sync:ctrl_reg\
        PORT MAP (
            reset => Net_11136 ,
            clock => ClockBlock_BUS_CLK ,
            control_7 => \InjectionTimerControlReg_1:control_7\ ,
            control_6 => \InjectionTimerControlReg_1:control_6\ ,
            control_5 => \InjectionTimerControlReg_1:control_5\ ,
            control_4 => \InjectionTimerControlReg_1:control_4\ ,
            control_3 => \InjectionTimerControlReg_1:control_3\ ,
            control_2 => \InjectionTimerControlReg_1:control_2\ ,
            control_1 => \InjectionTimerControlReg_1:control_1\ ,
            control_0 => Net_10042 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\IgnitionTimerControlReg:Sync:ctrl_reg\
        PORT MAP (
            reset => Net_10602 ,
            clock => ClockBlock_BUS_CLK ,
            control_7 => \IgnitionTimerControlReg:control_7\ ,
            control_6 => \IgnitionTimerControlReg:control_6\ ,
            control_5 => \IgnitionTimerControlReg:control_5\ ,
            control_4 => \IgnitionTimerControlReg:control_4\ ,
            control_3 => \IgnitionTimerControlReg:control_3\ ,
            control_2 => \IgnitionTimerControlReg:control_2\ ,
            control_1 => \IgnitionTimerControlReg:control_1\ ,
            control_0 => Net_10045 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\InjectionTimer_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => CLK_1M ,
            control_7 => \InjectionTimer_2:PWMUDB:control_7\ ,
            control_6 => \InjectionTimer_2:PWMUDB:control_6\ ,
            control_5 => \InjectionTimer_2:PWMUDB:control_5\ ,
            control_4 => \InjectionTimer_2:PWMUDB:control_4\ ,
            control_3 => \InjectionTimer_2:PWMUDB:control_3\ ,
            control_2 => \InjectionTimer_2:PWMUDB:control_2\ ,
            control_1 => \InjectionTimer_2:PWMUDB:control_1\ ,
            control_0 => \InjectionTimer_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\InjectionTimerPortControlReg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \InjectionTimerPortControlReg_2:control_7\ ,
            control_6 => \InjectionTimerPortControlReg_2:control_6\ ,
            control_5 => \InjectionTimerPortControlReg_2:control_5\ ,
            control_4 => \InjectionTimerPortControlReg_2:control_4\ ,
            control_3 => \InjectionTimerPortControlReg_2:control_3\ ,
            control_2 => \InjectionTimerPortControlReg_2:control_2\ ,
            control_1 => Net_11195_1 ,
            control_0 => Net_11195_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\InjectionTimerControlReg_2:Sync:ctrl_reg\
        PORT MAP (
            reset => Net_11179 ,
            clock => ClockBlock_BUS_CLK ,
            control_7 => \InjectionTimerControlReg_2:control_7\ ,
            control_6 => \InjectionTimerControlReg_2:control_6\ ,
            control_5 => \InjectionTimerControlReg_2:control_5\ ,
            control_4 => \InjectionTimerControlReg_2:control_4\ ,
            control_3 => \InjectionTimerControlReg_2:control_3\ ,
            control_2 => \InjectionTimerControlReg_2:control_2\ ,
            control_1 => \InjectionTimerControlReg_2:control_1\ ,
            control_0 => Net_11209 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\CrankTriggerDummyTimerReg:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_13573 ,
            control_7 => \CrankTriggerDummyTimerReg:control_7\ ,
            control_6 => \CrankTriggerDummyTimerReg:control_6\ ,
            control_5 => \CrankTriggerDummyTimerReg:control_5\ ,
            control_4 => \CrankTriggerDummyTimerReg:control_4\ ,
            control_3 => \CrankTriggerDummyTimerReg:control_3\ ,
            control_2 => \CrankTriggerDummyTimerReg:control_2\ ,
            control_1 => \CrankTriggerDummyTimerReg:control_1\ ,
            control_0 => Net_13545 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_11 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_4178 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =HW_INT
        PORT MAP (
            interrupt => Net_2908 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =BootloaderResetInterrupt
        PORT MAP (
            interrupt => Net_3478 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Counter_1ms_isr
        PORT MAP (
            interrupt => Net_7407 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_7576 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =CrankTriggerDummyTimer_isr
        PORT MAP (
            interrupt => Net_13563 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   15 :   17 :   32 : 46.88 %
IO                            :   43 :    5 :   48 : 89.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   49 :  143 :  192 : 25.52 %
  Unique P-terms              :   58 :  326 :  384 : 15.10 %
  Total P-terms               :   63 :      :      :        
  Datapath Cells              :   14 :   10 :   24 : 58.33 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    5 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :   12 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.175ms
Tech Mapping phase: Elapsed time ==> 0s.318ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : CAN_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : CAN_TX(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : DB(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : DB(1) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : DB(2) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : DB(3) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : DB(4) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : DB(5) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P0(1) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : P0(2) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : P0(3) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : P0(4) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : P0(5) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : P0(6) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P0(7) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : P12(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : P12(1) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : P12(2) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : P12(3) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : P12(4) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : P12(5) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : P2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : P2(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : P2(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : P2(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : P2(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : P2(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : P2(6) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : P2(7) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : P3(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : P3(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : P3(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : P3(3) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : P3(4) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : P3(5) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : P3(6) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : P3(7) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : CAN_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : CAN_TX(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : DB(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : DB(1) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : DB(2) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : DB(3) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : DB(4) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : DB(5) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P0(1) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : P0(2) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : P0(3) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : P0(4) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : P0(5) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : P0(6) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P0(7) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : P12(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : P12(1) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : P12(2) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : P12(3) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : P12(4) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : P12(5) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : P2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : P2(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : P2(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : P2(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : P2(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : P2(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : P2(6) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : P2(7) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : P3(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : P3(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : P3(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : P3(3) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : P3(4) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : P3(5) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : P3(6) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : P3(7) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
USB[0]@[FFB(USB,0)] : \USBUART:USB\

Analog Placement phase: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_8 {
    sar_1_vplus
  }
  Net: Net_9997 {
    p0_0
  }
  Net: Net_4446 {
    p0_1
  }
  Net: Net_9999 {
    p15_5
  }
  Net: Net_4448 {
    p0_3
  }
  Net: Net_4449 {
    p0_4
  }
  Net: Net_4452 {
    p0_5
  }
  Net: Net_4451 {
    p0_6
  }
  Net: Net_4450 {
    p0_7
  }
  Net: \ADC:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: AmuxNet::ADC_Mux {
    sar_1_vplus
    agr1_x_sar_1_vplus
    agr1
    agl1_x_agr1
    agl1
    agl1_x_p15_5
    agr7_x_sar_1_vplus
    agr7
    agl7_x_agr7
    agl7
    agl7_x_p0_3
    agr4_x_sar_1_vplus
    agr4
    agl4_x_agr4
    agl4
    agl4_x_p0_0
    agr5_x_sar_1_vplus
    agr5
    agl5_x_agr5
    agl5
    agl5_x_p0_1
    agl1_x_vidac_0_iout
    vidac_0_iout
    p0_6_x_vidac_0_iout
    agl4_x_p0_4
    agl5_x_p0_5
    agl7_x_p0_7
    p15_5
    p0_3
    p0_0
    p0_1
    p0_6
    p0_4
    p0_5
    p0_7
  }
}
Map of item to net {
  sar_1_vrefhi                                     -> \ADC:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC:Net_126\
  sar_1_vminus                                     -> \ADC:Net_126\
  p0_2                                             -> \ADC:Net_210\
  p0_2_exvref                                      -> \ADC:Net_210\
  common_sar_vref_vdda/2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_1_vref                                       -> \ADC:Net_235\
  sar_1_vplus                                      -> Net_8
  p0_0                                             -> Net_9997
  p0_1                                             -> Net_4446
  p15_5                                            -> Net_9999
  p0_3                                             -> Net_4448
  p0_4                                             -> Net_4449
  p0_5                                             -> Net_4452
  p0_6                                             -> Net_4451
  p0_7                                             -> Net_4450
  agr1_x_sar_1_vplus                               -> AmuxNet::ADC_Mux
  agr1                                             -> AmuxNet::ADC_Mux
  agl1_x_agr1                                      -> AmuxNet::ADC_Mux
  agl1                                             -> AmuxNet::ADC_Mux
  agl1_x_p15_5                                     -> AmuxNet::ADC_Mux
  agr7_x_sar_1_vplus                               -> AmuxNet::ADC_Mux
  agr7                                             -> AmuxNet::ADC_Mux
  agl7_x_agr7                                      -> AmuxNet::ADC_Mux
  agl7                                             -> AmuxNet::ADC_Mux
  agl7_x_p0_3                                      -> AmuxNet::ADC_Mux
  agr4_x_sar_1_vplus                               -> AmuxNet::ADC_Mux
  agr4                                             -> AmuxNet::ADC_Mux
  agl4_x_agr4                                      -> AmuxNet::ADC_Mux
  agl4                                             -> AmuxNet::ADC_Mux
  agl4_x_p0_0                                      -> AmuxNet::ADC_Mux
  agr5_x_sar_1_vplus                               -> AmuxNet::ADC_Mux
  agr5                                             -> AmuxNet::ADC_Mux
  agl5_x_agr5                                      -> AmuxNet::ADC_Mux
  agl5                                             -> AmuxNet::ADC_Mux
  agl5_x_p0_1                                      -> AmuxNet::ADC_Mux
  agl1_x_vidac_0_iout                              -> AmuxNet::ADC_Mux
  vidac_0_iout                                     -> AmuxNet::ADC_Mux
  p0_6_x_vidac_0_iout                              -> AmuxNet::ADC_Mux
  agl4_x_p0_4                                      -> AmuxNet::ADC_Mux
  agl5_x_p0_5                                      -> AmuxNet::ADC_Mux
  agl7_x_p0_7                                      -> AmuxNet::ADC_Mux
}
Mux Info {
  Mux: ADC_Mux {
     Mouth: Net_8
     Guts:  AmuxNet::ADC_Mux
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_9997
      Outer: agl4_x_p0_0
      Inner: agr4_x_sar_1_vplus
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_4446
      Outer: agl5_x_p0_1
      Inner: agr5_x_sar_1_vplus
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_agr5
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_9999
      Outer: agl1_x_p15_5
      Inner: agr1_x_sar_1_vplus
      Path {
        p15_5
        agl1_x_p15_5
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 3 {
      Net:   Net_4448
      Outer: agl7_x_p0_3
      Inner: agr7_x_sar_1_vplus
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_agr7
        agr7
        agr7_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 4 {
      Net:   Net_4449
      Outer: agl4_x_p0_4
      Inner: agr4_x_sar_1_vplus
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_agr4
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 5 {
      Net:   Net_4452
      Outer: agl5_x_p0_5
      Inner: agr5_x_sar_1_vplus
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_agr5
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 6 {
      Net:   Net_4451
      Outer: p0_6_x_vidac_0_iout
      Inner: agr1_x_sar_1_vplus
      Path {
        p0_6
        p0_6_x_vidac_0_iout
        vidac_0_iout
        agl1_x_vidac_0_iout
        agl1
        agl1_x_agr1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 7 {
      Net:   Net_4450
      Outer: agl7_x_p0_7
      Inner: agr7_x_sar_1_vplus
      Path {
        p0_7
        agl7_x_p0_7
        agl7
        agl7_x_agr7
        agr7
        agr7_x_sar_1_vplus
        sar_1_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.447ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   27 :   21 :   48 :  56.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.44
                   Pterms :            2.30
               Macrocells :            1.81
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.340ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         17 :       5.47 :       2.88
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=P3_7, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_10048_1 * Net_10048_0 * Net_7509
            + Net_11188 * Net_11195_1 * Net_11195_0
        );
        Output = P3_7 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Micros_Counter:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Micros_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Micros_Counter:CounterUDB:reload\ ,
        chain_in => \Micros_Counter:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Micros_Counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Micros_Counter:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Micros_Counter:CounterUDB:sC32:counterdp:u3\

controlcell: Name =\InjectionTimerPortControlReg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \InjectionTimerPortControlReg_2:control_7\ ,
        control_6 => \InjectionTimerPortControlReg_2:control_6\ ,
        control_5 => \InjectionTimerPortControlReg_2:control_5\ ,
        control_4 => \InjectionTimerPortControlReg_2:control_4\ ,
        control_3 => \InjectionTimerPortControlReg_2:control_3\ ,
        control_2 => \InjectionTimerPortControlReg_2:control_2\ ,
        control_1 => Net_11195_1 ,
        control_0 => Net_11195_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\InjectionTimer_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_2:PWMUDB:cmp1_less\
        );
        Output = \InjectionTimer_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_11188, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_2:PWMUDB:runmode_enable\ * 
              \InjectionTimer_2:PWMUDB:cmp1_less\
        );
        Output = Net_11188 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Micros_Counter:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Micros_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Micros_Counter:CounterUDB:reload\ ,
        chain_in => \Micros_Counter:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Micros_Counter:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Micros_Counter:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Micros_Counter:CounterUDB:sC32:counterdp:u2\

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => CLK_1M_local ,
        out => Net_1766 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\InjectionTimer_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_11179)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\InjectionTimer_2:PWMUDB:prevCompare1\ * 
              \InjectionTimer_2:PWMUDB:cmp1_less\
        );
        Output = \InjectionTimer_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_11136, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_1:PWMUDB:runmode_enable\ * 
              \InjectionTimer_1:PWMUDB:tc_i\
        );
        Output = Net_11136 (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\InjectionTimer_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_2:PWMUDB:runmode_enable\ * 
              \InjectionTimer_2:PWMUDB:tc_i\
        );
        Output = \InjectionTimer_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => CLK_1M ,
        cs_addr_2 => \InjectionTimer_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \InjectionTimer_2:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_11179 ,
        cl0_comb => \InjectionTimer_2:PWMUDB:cmp1_less\ ,
        z0_comb => \InjectionTimer_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \InjectionTimer_2:PWMUDB:status_3\ ,
        chain_in => \InjectionTimer_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\InjectionTimer_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_11179 ,
        clock => CLK_1M ,
        status_3 => \InjectionTimer_2:PWMUDB:status_3\ ,
        status_2 => \InjectionTimer_2:PWMUDB:status_2\ ,
        status_0 => \InjectionTimer_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_10602, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              \IgnitionTimer_1:PWMUDB:tc_i\
        );
        Output = Net_10602 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\IgnitionTimer_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              \IgnitionTimer_1:PWMUDB:tc_i\
        );
        Output = \IgnitionTimer_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\IgnitionTimer_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_10602)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\IgnitionTimer_1:PWMUDB:prevCompare1\ * 
              \IgnitionTimer_1:PWMUDB:cmp1_less\
        );
        Output = \IgnitionTimer_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => CLK_1M ,
        cs_addr_2 => \IgnitionTimer_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \IgnitionTimer_1:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_10602 ,
        chain_out => \IgnitionTimer_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\IgnitionTimer_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_10602 ,
        clock => CLK_1M ,
        status_3 => \IgnitionTimer_1:PWMUDB:status_3\ ,
        status_2 => \IgnitionTimer_1:PWMUDB:status_2\ ,
        status_0 => \IgnitionTimer_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\IgnitionTimer_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => CLK_1M ,
        control_7 => \IgnitionTimer_1:PWMUDB:control_7\ ,
        control_6 => \IgnitionTimer_1:PWMUDB:control_6\ ,
        control_5 => \IgnitionTimer_1:PWMUDB:control_5\ ,
        control_4 => \IgnitionTimer_1:PWMUDB:control_4\ ,
        control_3 => \IgnitionTimer_1:PWMUDB:control_3\ ,
        control_2 => \IgnitionTimer_1:PWMUDB:control_2\ ,
        control_1 => \IgnitionTimer_1:PWMUDB:control_1\ ,
        control_0 => \IgnitionTimer_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=P2_7, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7515 * Net_10047_1 * Net_10047_0
        );
        Output = P2_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\InjectionTimer_2:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_11179)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_2:PWMUDB:control_7\ * 
              \InjectionTimer_2:PWMUDB:runmode_enable\ * 
              \InjectionTimer_2:PWMUDB:tc_i\ * 
              !\InjectionTimer_2:PWMUDB:trig_disable\
        );
        Output = \InjectionTimer_2:PWMUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_7515, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              \IgnitionTimer_1:PWMUDB:cmp1_less\
        );
        Output = Net_7515 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=P2_5, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7515 * !Net_10047_1 * Net_10047_0
        );
        Output = P2_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_11179, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_2:PWMUDB:runmode_enable\ * 
              \InjectionTimer_2:PWMUDB:tc_i\
        );
        Output = Net_11179 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=P2_4, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7515 * !Net_10047_1 * !Net_10047_0
        );
        Output = P2_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=P2_6, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7515 * Net_10047_1 * !Net_10047_0
        );
        Output = P2_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => CLK_1M ,
        cs_addr_2 => \InjectionTimer_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \InjectionTimer_1:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_11136 ,
        chain_out => \InjectionTimer_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\IgnitionPortControlReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \IgnitionPortControlReg:control_7\ ,
        control_6 => \IgnitionPortControlReg:control_6\ ,
        control_5 => \IgnitionPortControlReg:control_5\ ,
        control_4 => \IgnitionPortControlReg:control_4\ ,
        control_3 => \IgnitionPortControlReg:control_3\ ,
        control_2 => \IgnitionPortControlReg:control_2\ ,
        control_1 => Net_10047_1 ,
        control_0 => Net_10047_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=P3_4, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10048_1 * !Net_10048_0 * Net_7509
            + Net_11188 * !Net_11195_1 * !Net_11195_0
        );
        Output = P3_4 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=P3_6, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_10048_1 * !Net_10048_0 * Net_7509
            + Net_11188 * Net_11195_1 * !Net_11195_0
        );
        Output = P3_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Micros_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Micros_Counter:CounterUDB:cmp_out_i\ * 
              !\Micros_Counter:CounterUDB:prevCompare\
        );
        Output = \Micros_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Micros_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Micros_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Micros_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Micros_Counter:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Micros_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Micros_Counter:CounterUDB:reload\ ,
        ce0_comb => \Micros_Counter:CounterUDB:reload\ ,
        z0_comb => \Micros_Counter:CounterUDB:status_1\ ,
        ce1_comb => \Micros_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Micros_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Micros_Counter:CounterUDB:status_5\ ,
        chain_in => \Micros_Counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Micros_Counter:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\InjectionTimer_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => CLK_1M ,
        control_7 => \InjectionTimer_1:PWMUDB:control_7\ ,
        control_6 => \InjectionTimer_1:PWMUDB:control_6\ ,
        control_5 => \InjectionTimer_1:PWMUDB:control_5\ ,
        control_4 => \InjectionTimer_1:PWMUDB:control_4\ ,
        control_3 => \InjectionTimer_1:PWMUDB:control_3\ ,
        control_2 => \InjectionTimer_1:PWMUDB:control_2\ ,
        control_1 => \InjectionTimer_1:PWMUDB:control_1\ ,
        control_0 => \InjectionTimer_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Micros_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1766 * \Micros_Counter:CounterUDB:control_7\ * 
              !\Micros_Counter:CounterUDB:count_stored_i\
        );
        Output = \Micros_Counter:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Micros_Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1766
        );
        Output = \Micros_Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Micros_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Micros_Counter:CounterUDB:reload\
        );
        Output = \Micros_Counter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Micros_Counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Micros_Counter:CounterUDB:reload\ * 
              !\Micros_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Micros_Counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=P3_5, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10048_1 * Net_10048_0 * Net_7509
            + Net_11188 * !Net_11195_1 * Net_11195_0
        );
        Output = P3_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_7509, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_1:PWMUDB:runmode_enable\ * 
              \InjectionTimer_1:PWMUDB:cmp1_less\
        );
        Output = Net_7509 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Micros_Counter:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Micros_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Micros_Counter:CounterUDB:reload\ ,
        chain_out => \Micros_Counter:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Micros_Counter:CounterUDB:sC32:counterdp:u1\

statusicell: Name =\Micros_Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Micros_Counter:CounterUDB:status_6\ ,
        status_5 => \Micros_Counter:CounterUDB:status_5\ ,
        status_2 => \Micros_Counter:CounterUDB:status_2\ ,
        status_1 => \Micros_Counter:CounterUDB:status_1\ ,
        status_0 => \Micros_Counter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Micros_Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Micros_Counter:CounterUDB:control_7\ ,
        control_6 => \Micros_Counter:CounterUDB:control_6\ ,
        control_5 => \Micros_Counter:CounterUDB:control_5\ ,
        control_4 => \Micros_Counter:CounterUDB:control_4\ ,
        control_3 => \Micros_Counter:CounterUDB:control_3\ ,
        control_2 => \Micros_Counter:CounterUDB:control_2\ ,
        control_1 => \Micros_Counter:CounterUDB:control_1\ ,
        control_0 => \Micros_Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\InjectionTimer_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_11136)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \InjectionTimer_1:PWMUDB:control_7\ * 
              !\InjectionTimer_1:PWMUDB:trig_last\ * 
              !\InjectionTimer_1:PWMUDB:runmode_enable\ * 
              !\InjectionTimer_1:PWMUDB:trig_disable\ * Net_13575 * Net_10042
            + \InjectionTimer_1:PWMUDB:control_7\ * 
              !\InjectionTimer_1:PWMUDB:trig_last\ * 
              !\InjectionTimer_1:PWMUDB:runmode_enable\ * 
              !\InjectionTimer_1:PWMUDB:trig_disable\ * Net_13547 * Net_10042
            + \InjectionTimer_1:PWMUDB:control_7\ * 
              \InjectionTimer_1:PWMUDB:runmode_enable\ * 
              !\InjectionTimer_1:PWMUDB:tc_i\
        );
        Output = \InjectionTimer_1:PWMUDB:runmode_enable\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\InjectionTimer_1:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13575 * Net_10042
            + Net_13547 * Net_10042
        );
        Output = \InjectionTimer_1:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\InjectionTimer_1:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_11136)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_1:PWMUDB:control_7\ * 
              \InjectionTimer_1:PWMUDB:runmode_enable\ * 
              \InjectionTimer_1:PWMUDB:tc_i\ * 
              !\InjectionTimer_1:PWMUDB:trig_disable\
        );
        Output = \InjectionTimer_1:PWMUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => CLK_1M ,
        cs_addr_2 => \InjectionTimer_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \InjectionTimer_2:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_11179 ,
        chain_out => \InjectionTimer_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\InjectionTimerControlReg_1:Sync:ctrl_reg\
    PORT MAP (
        reset => Net_11136 ,
        clock => ClockBlock_BUS_CLK ,
        control_7 => \InjectionTimerControlReg_1:control_7\ ,
        control_6 => \InjectionTimerControlReg_1:control_6\ ,
        control_5 => \InjectionTimerControlReg_1:control_5\ ,
        control_4 => \InjectionTimerControlReg_1:control_4\ ,
        control_3 => \InjectionTimerControlReg_1:control_3\ ,
        control_2 => \InjectionTimerControlReg_1:control_2\ ,
        control_1 => \InjectionTimerControlReg_1:control_1\ ,
        control_0 => Net_10042 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\IgnitionTimer_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IgnitionTimer_1:PWMUDB:cmp1_less\
        );
        Output = \IgnitionTimer_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\IgnitionTimer_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_10602)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \IgnitionTimer_1:PWMUDB:control_7\ * 
              !\IgnitionTimer_1:PWMUDB:trig_last\ * 
              !\IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              !\IgnitionTimer_1:PWMUDB:trig_disable\ * Net_13575 * Net_10045
            + \IgnitionTimer_1:PWMUDB:control_7\ * 
              !\IgnitionTimer_1:PWMUDB:trig_last\ * 
              !\IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              !\IgnitionTimer_1:PWMUDB:trig_disable\ * Net_13547 * Net_10045
            + \IgnitionTimer_1:PWMUDB:control_7\ * 
              \IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              !\IgnitionTimer_1:PWMUDB:tc_i\
        );
        Output = \IgnitionTimer_1:PWMUDB:runmode_enable\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\IgnitionTimer_1:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13575 * Net_10045
            + Net_13547 * Net_10045
        );
        Output = \IgnitionTimer_1:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\IgnitionTimer_1:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_10602)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \IgnitionTimer_1:PWMUDB:control_7\ * 
              \IgnitionTimer_1:PWMUDB:runmode_enable\ * 
              \IgnitionTimer_1:PWMUDB:tc_i\ * 
              !\IgnitionTimer_1:PWMUDB:trig_disable\
        );
        Output = \IgnitionTimer_1:PWMUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => CLK_1M ,
        cs_addr_2 => \IgnitionTimer_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \IgnitionTimer_1:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_10602 ,
        cl0_comb => \IgnitionTimer_1:PWMUDB:cmp1_less\ ,
        z0_comb => \IgnitionTimer_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \IgnitionTimer_1:PWMUDB:status_3\ ,
        chain_in => \IgnitionTimer_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\IgnitionTimerControlReg:Sync:ctrl_reg\
    PORT MAP (
        reset => Net_10602 ,
        clock => ClockBlock_BUS_CLK ,
        control_7 => \IgnitionTimerControlReg:control_7\ ,
        control_6 => \IgnitionTimerControlReg:control_6\ ,
        control_5 => \IgnitionTimerControlReg:control_5\ ,
        control_4 => \IgnitionTimerControlReg:control_4\ ,
        control_3 => \IgnitionTimerControlReg:control_3\ ,
        control_2 => \IgnitionTimerControlReg:control_2\ ,
        control_1 => \IgnitionTimerControlReg:control_1\ ,
        control_0 => Net_10045 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\InjectionTimer_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_11179)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_13575 * \InjectionTimer_2:PWMUDB:control_7\ * 
              !\InjectionTimer_2:PWMUDB:trig_last\ * 
              !\InjectionTimer_2:PWMUDB:runmode_enable\ * 
              !\InjectionTimer_2:PWMUDB:trig_disable\ * Net_11209
            + Net_13547 * \InjectionTimer_2:PWMUDB:control_7\ * 
              !\InjectionTimer_2:PWMUDB:trig_last\ * 
              !\InjectionTimer_2:PWMUDB:runmode_enable\ * 
              !\InjectionTimer_2:PWMUDB:trig_disable\ * Net_11209
            + \InjectionTimer_2:PWMUDB:control_7\ * 
              \InjectionTimer_2:PWMUDB:runmode_enable\ * 
              !\InjectionTimer_2:PWMUDB:tc_i\
        );
        Output = \InjectionTimer_2:PWMUDB:runmode_enable\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\InjectionTimer_2:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13575 * Net_11209
            + Net_13547 * Net_11209
        );
        Output = \InjectionTimer_2:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_13595) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P2_0
            + !Net_13575 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_13595) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P2_0
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\InjectionTimerControlReg_2:Sync:ctrl_reg\
    PORT MAP (
        reset => Net_11179 ,
        clock => ClockBlock_BUS_CLK ,
        control_7 => \InjectionTimerControlReg_2:control_7\ ,
        control_6 => \InjectionTimerControlReg_2:control_6\ ,
        control_5 => \InjectionTimerControlReg_2:control_5\ ,
        control_4 => \InjectionTimerControlReg_2:control_4\ ,
        control_3 => \InjectionTimerControlReg_2:control_3\ ,
        control_2 => \InjectionTimerControlReg_2:control_2\ ,
        control_1 => \InjectionTimerControlReg_2:control_1\ ,
        control_0 => Net_11209 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\InjectionTimer_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_1:PWMUDB:runmode_enable\ * 
              \InjectionTimer_1:PWMUDB:tc_i\
        );
        Output = \InjectionTimer_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\InjectionTimer_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \InjectionTimer_1:PWMUDB:cmp1_less\
        );
        Output = \InjectionTimer_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\InjectionTimer_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_1M) => Global
            Reset  = (Net_11136)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\InjectionTimer_1:PWMUDB:prevCompare1\ * 
              \InjectionTimer_1:PWMUDB:cmp1_less\
        );
        Output = \InjectionTimer_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_13575, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_13595) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              P2_0 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_13575 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => CLK_1M ,
        cs_addr_2 => \InjectionTimer_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \InjectionTimer_1:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_11136 ,
        cl0_comb => \InjectionTimer_1:PWMUDB:cmp1_less\ ,
        z0_comb => \InjectionTimer_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \InjectionTimer_1:PWMUDB:status_3\ ,
        chain_in => \InjectionTimer_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\InjectionTimer_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_11136 ,
        clock => CLK_1M ,
        status_3 => \InjectionTimer_1:PWMUDB:status_3\ ,
        status_2 => \InjectionTimer_1:PWMUDB:status_2\ ,
        status_0 => \InjectionTimer_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
datapathcell: Name =\Millis_Counter:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Millis_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Millis_Counter:CounterUDB:reload\ ,
        chain_out => \Millis_Counter:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Millis_Counter:CounterUDB:sC32:counterdp:u1\

statusicell: Name =\Millis_Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Millis_Counter:CounterUDB:status_6\ ,
        status_5 => \Millis_Counter:CounterUDB:status_5\ ,
        status_2 => \Millis_Counter:CounterUDB:status_2\ ,
        status_1 => \Millis_Counter:CounterUDB:status_1\ ,
        status_0 => \Millis_Counter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\InjectionTimerPortControlReg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \InjectionTimerPortControlReg_1:control_7\ ,
        control_6 => \InjectionTimerPortControlReg_1:control_6\ ,
        control_5 => \InjectionTimerPortControlReg_1:control_5\ ,
        control_4 => \InjectionTimerPortControlReg_1:control_4\ ,
        control_3 => \InjectionTimerPortControlReg_1:control_3\ ,
        control_2 => \InjectionTimerPortControlReg_1:control_2\ ,
        control_1 => Net_10048_1 ,
        control_0 => Net_10048_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Millis_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis_Counter:CounterUDB:cmp_out_i\ * 
              !\Millis_Counter:CounterUDB:prevCompare\
        );
        Output = \Millis_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Millis_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Millis_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Millis_Counter:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Millis_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Millis_Counter:CounterUDB:reload\ ,
        ce0_comb => \Millis_Counter:CounterUDB:reload\ ,
        z0_comb => \Millis_Counter:CounterUDB:status_1\ ,
        cl1_comb => \Millis_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Millis_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Millis_Counter:CounterUDB:status_5\ ,
        chain_in => \Millis_Counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Millis_Counter:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\InjectionTimer_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => CLK_1M ,
        control_7 => \InjectionTimer_2:PWMUDB:control_7\ ,
        control_6 => \InjectionTimer_2:PWMUDB:control_6\ ,
        control_5 => \InjectionTimer_2:PWMUDB:control_5\ ,
        control_4 => \InjectionTimer_2:PWMUDB:control_4\ ,
        control_3 => \InjectionTimer_2:PWMUDB:control_3\ ,
        control_2 => \InjectionTimer_2:PWMUDB:control_2\ ,
        control_1 => \InjectionTimer_2:PWMUDB:control_1\ ,
        control_0 => \InjectionTimer_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Millis_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1767 * \Millis_Counter:CounterUDB:control_7\ * 
              !\Millis_Counter:CounterUDB:count_stored_i\
        );
        Output = \Millis_Counter:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Millis_Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1767
        );
        Output = \Millis_Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Millis_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis_Counter:CounterUDB:reload\
        );
        Output = \Millis_Counter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Millis_Counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis_Counter:CounterUDB:reload\ * 
              !\Millis_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Millis_Counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Millis_Counter:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Millis_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Millis_Counter:CounterUDB:reload\ ,
        chain_in => \Millis_Counter:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Millis_Counter:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Millis_Counter:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Millis_Counter:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\Millis_Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Millis_Counter:CounterUDB:control_7\ ,
        control_6 => \Millis_Counter:CounterUDB:control_6\ ,
        control_5 => \Millis_Counter:CounterUDB:control_5\ ,
        control_4 => \Millis_Counter:CounterUDB:control_4\ ,
        control_3 => \Millis_Counter:CounterUDB:control_3\ ,
        control_2 => \Millis_Counter:CounterUDB:control_2\ ,
        control_1 => \Millis_Counter:CounterUDB:control_1\ ,
        control_0 => \Millis_Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_2:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_1774_local ,
        out => Net_1767 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\Millis_Counter:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Millis_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Millis_Counter:CounterUDB:reload\ ,
        chain_in => \Millis_Counter:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Millis_Counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Millis_Counter:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Millis_Counter:CounterUDB:sC32:counterdp:u3\

controlcell: Name =\CrankTriggerDummyTimerReg:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_13573 ,
        control_7 => \CrankTriggerDummyTimerReg:control_7\ ,
        control_6 => \CrankTriggerDummyTimerReg:control_6\ ,
        control_5 => \CrankTriggerDummyTimerReg:control_5\ ,
        control_4 => \CrankTriggerDummyTimerReg:control_4\ ,
        control_3 => \CrankTriggerDummyTimerReg:control_3\ ,
        control_2 => \CrankTriggerDummyTimerReg:control_2\ ,
        control_1 => \CrankTriggerDummyTimerReg:control_1\ ,
        control_0 => Net_13545 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =BootloaderResetInterrupt
        PORT MAP (
            interrupt => Net_3478 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Counter_1ms_isr
        PORT MAP (
            interrupt => Net_7407 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_11 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =HW_INT
        PORT MAP (
            interrupt => Net_2908 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_7576 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =CrankTriggerDummyTimer_isr
        PORT MAP (
            interrupt => Net_13563 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_4178 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0(0)__PA ,
        analog_term => Net_9997 ,
        pad => P0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P0(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0(1)__PA ,
        analog_term => Net_4446 ,
        pad => P0(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_210\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P0(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0(3)__PA ,
        analog_term => Net_4448 ,
        pad => P0(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P0(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0(4)__PA ,
        analog_term => Net_4449 ,
        pad => P0(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P0(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0(5)__PA ,
        analog_term => Net_4452 ,
        pad => P0(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P0(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0(6)__PA ,
        analog_term => Net_4451 ,
        pad => P0(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P0(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0(7)__PA ,
        analog_term => Net_4450 ,
        pad => P0(7)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = DB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DB(0)__PA ,
        pad => DB(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DB(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DB(1)__PA ,
        pad => DB(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DB(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DB(2)__PA ,
        pad => DB(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DB(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DB(3)__PA ,
        pad => DB(3)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DB(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DB(4)__PA ,
        pad => DB(4)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DB(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DB(5)__PA ,
        pad => DB(5)_PAD );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =P2
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_2908 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "001110010001110110110110"
            ibuf_enabled = "11111111"
            id = "c29ca281-ba38-4f0d-bbbd-0d147e21df43"
            init_dr_st = "00100000"
            input_buffer_sel = "0000000000000000"
            input_clk_en = 0
            input_sync = "11111111"
            input_sync_mode = "00000000"
            intr_mode = "0100000100000000"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ",,,,,,,"
            layout_mode = "CONTIGUOUS"
            oe_conn = "00000000"
            oe_reset = 0
            oe_sync = "00000000"
            output_clk_en = 0
            output_clock_mode = "00000000"
            output_conn = "00001111"
            output_mode = "00000000"
            output_reset = 0
            output_sync = "00000000"
            ovt_hyst_trim = "00000000"
            ovt_needed = "00000000"
            ovt_slew_control = "0000000000000000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ",UserLed,UserButton,,,,,"
            pin_mode = "IOIIBBBB"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "11111111"
            sio_ibuf = "00000000"
            sio_info = "0000000000000000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "00000000"
            spanning = 0
            sw_only = 0
            use_annotation = "00000000"
            vtrip = "0010000000000000"
            width = 8
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = P2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(0)__PA ,
        fb => P2_0 ,
        pad => P2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P2(1)
    Attributes:
        Alias: UserLed
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(1)__PA ,
        pad => P2(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P2(2)
    Attributes:
        Alias: UserButton
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(2)__PA ,
        pad => P2(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P2(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(3)__PA ,
        pad => P2(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P2(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(4)__PA ,
        input => P2_4 ,
        pad => P2(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P2(5)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(5)__PA ,
        input => P2_5 ,
        pad => P2(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P2(6)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(6)__PA ,
        input => P2_6 ,
        pad => P2(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P2(7)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(7)__PA ,
        input => P2_7 ,
        pad => P2(7)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = P3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3(0)__PA ,
        pad => P3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P3(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3(1)__PA ,
        pad => P3(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P3(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3(2)__PA ,
        pad => P3(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P3(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3(3)__PA ,
        pad => P3(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P3(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3(4)__PA ,
        input => P3_4 ,
        pad => P3(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P3(5)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3(5)__PA ,
        input => P3_5 ,
        pad => P3(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P3(6)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3(6)__PA ,
        input => P3_6 ,
        pad => P3(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P3(7)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3(7)__PA ,
        input => P3_7 ,
        pad => P3(7)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = P12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P12(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        input => \I2C:Net_643_0\ ,
        pad => P12(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P12(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P12(1)__PA ,
        fb => \I2C:Net_1109_1\ ,
        input => \I2C:sda_x_wire\ ,
        pad => P12(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P12(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P12(2)__PA ,
        pad => P12(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P12(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P12(3)__PA ,
        pad => P12(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P12(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P12(4)__PA ,
        pad => P12(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P12(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P12(5)__PA ,
        pad => P12(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CAN_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_RX(0)__PA ,
        fb => Net_7583 ,
        pad => CAN_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CAN_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_TX(0)__PA ,
        input => Net_7581 ,
        pad => CAN_TX(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=5]: 
Pin : Name = P0(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0(2)__PA ,
        analog_term => Net_9999 ,
        pad => P0(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_7583 ,
            can_tx => Net_7581 ,
            can_tx_en => Net_7575 ,
            interrupt => Net_7576 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_376\ ,
            dclk_0 => \ADC:Net_376_local\ ,
            dclk_glb_1 => CLK_1M ,
            dclk_1 => CLK_1M_local ,
            dclk_glb_2 => Net_13573 ,
            dclk_2 => Net_13573_local ,
            dclk_glb_3 => Net_13595 ,
            dclk_3 => Net_13595_local ,
            dclk_glb_4 => Net_3286 ,
            dclk_4 => Net_3286_local ,
            dclk_glb_5 => Net_1774 ,
            dclk_5 => Net_1774_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\BootloaderResetTimer:TimerHW\
        PORT MAP (
            clock => Net_3286 ,
            enable => __ONE__ ,
            tc => Net_3478 ,
            cmp => \BootloaderResetTimer:Net_261\ ,
            irq => \BootloaderResetTimer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Counter_1ms:CounterHW\
        PORT MAP (
            clock => CLK_1M ,
            enable => __ZERO__ ,
            tc => Net_7407 ,
            cmp => \Counter_1ms:Net_47\ ,
            irq => \Counter_1ms:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\CrankTriggerDummyTimer:TimerHW\
        PORT MAP (
            clock => Net_13573 ,
            enable => __ONE__ ,
            timer_reset => Net_13545 ,
            tc => Net_13547 ,
            cmp => \CrankTriggerDummyTimer:Net_261\ ,
            irq => Net_13563 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_4178 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_8 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_210\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clk_udb => \ADC:Net_376_local\ ,
            irq => \ADC:Net_252\ ,
            next => Net_14 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_11 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =ADC_Mux
        PORT MAP (
            muxin_7 => Net_4450 ,
            muxin_6 => Net_4451 ,
            muxin_5 => Net_4452 ,
            muxin_4 => Net_4449 ,
            muxin_3 => Net_4448 ,
            muxin_2 => Net_9999 ,
            muxin_1 => Net_4446 ,
            muxin_0 => Net_9997 ,
            vout => Net_8 );
        Properties:
        {
            api_type = 0
            connect_mode = 2
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000000"
            muxin_width = 8
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |           P0(0) | Analog(Net_9997)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           P0(1) | Analog(Net_4446)
     |   2 |       |      NONE |      HI_Z_ANALOG | \ADC:Bypass(0)\ | Analog(\ADC:Net_210\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |           P0(3) | Analog(Net_4448)
     |   4 |     * |      NONE |      HI_Z_ANALOG |           P0(4) | Analog(Net_4449)
     |   5 |     * |      NONE |      HI_Z_ANALOG |           P0(5) | Analog(Net_4452)
     |   6 |     * |      NONE |      HI_Z_ANALOG |           P0(6) | Analog(Net_4451)
     |   7 |     * |      NONE |      HI_Z_ANALOG |           P0(7) | Analog(Net_4450)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |           DB(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |           DB(1) | 
     |   4 |     * |      NONE |         CMOS_OUT |           DB(2) | 
     |   5 |     * |      NONE |         CMOS_OUT |           DB(3) | 
     |   6 |     * |      NONE |         CMOS_OUT |           DB(4) | 
     |   7 |     * |      NONE |         CMOS_OUT |           DB(5) | 
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   2 |   0 |     * |    RISING |     HI_Z_DIGITAL |           P2(0) | FB(P2_0)
     |   1 |     * |      NONE |         CMOS_OUT |           P2(1) | 
     |   2 |     * |      NONE |      RES_PULL_UP |           P2(2) | 
     |   3 |     * |    RISING |     HI_Z_DIGITAL |           P2(3) | 
     |   4 |     * |      NONE |         CMOS_OUT |           P2(4) | In(P2_4)
     |   5 |     * |      NONE |         CMOS_OUT |           P2(5) | In(P2_5)
     |   6 |     * |      NONE |         CMOS_OUT |           P2(6) | In(P2_6)
     |   7 |     * |      NONE |         CMOS_OUT |           P2(7) | In(P2_7)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |           P3(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |           P3(1) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |           P3(2) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |           P3(3) | 
     |   4 |     * |      NONE |         CMOS_OUT |           P3(4) | In(P3_4)
     |   5 |     * |      NONE |         CMOS_OUT |           P3(5) | In(P3_5)
     |   6 |     * |      NONE |         CMOS_OUT |           P3(6) | In(P3_6)
     |   7 |     * |      NONE |         CMOS_OUT |           P3(7) | In(P3_7)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          P12(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |          P12(1) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |          P12(2) | 
     |   3 |     * |      NONE |         CMOS_OUT |          P12(3) | 
     |   4 |     * |      NONE |         CMOS_OUT |          P12(4) | 
     |   5 |     * |      NONE |         CMOS_OUT |          P12(5) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       CAN_RX(0) | FB(Net_7583)
     |   7 |     * |      NONE |         CMOS_OUT |       CAN_TX(0) | In(Net_7581)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
  15 |   5 |     * |      NONE |      HI_Z_ANALOG |           P0(2) | Analog(Net_9999)
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.007ms
Digital Placement phase: Elapsed time ==> 4s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.132ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.212ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: CY8CKIT59_Ardudino-Speeduino_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_9(fixed-function)" to "Clock_4". See the timing report for details. (File=C:\Users\Bruger\OneDrive\Skrivebord\CODE\PSOC5\CY8CKIT-59-Arduino\CY8CKIT59_Ardudino-Speeduino.cydsn\CY8CKIT59_Ardudino-Speeduino_timing.html)
Timing report is in CY8CKIT59_Ardudino-Speeduino_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.506ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.437ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.501ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.504ms
API generation phase: Elapsed time ==> 8s.259ms
Dependency generation phase: Elapsed time ==> 0s.127ms
Cleanup phase: Elapsed time ==> 0s.003ms
