// Seed: 1562618127
module module_0;
  always begin : LABEL_0
    begin : LABEL_0
      @(id_1 or id_1) id_2 = id_1 - -1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  id_4(
      .id_0(),
      .id_1(1'b0),
      .id_2(1),
      .id_3(-1'b0),
      .id_4(),
      .id_5(id_3),
      .id_6(1),
      .id_7(id_1[-1]),
      .id_8(id_3),
      .id_9(-1)
  );
  module_0 modCall_1 ();
endmodule
