Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Thu Feb  5 03:25:18 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   115 |
|    Minimum number of control sets                        |   115 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   115 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    28 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    58 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           18133 |         1923 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             350 |           82 |
| Yes          | No                    | No                     |             710 |          110 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3029 |          710 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                           Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                                             | ap_rst_n                                                                                                                                                 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/push                                                                                    |                                                                                                                                                          |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/pop                                                                               | ap_rst_n                                                                                                                                                 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/push                                                                                                       |                                                                                                                                                          |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/pop                                                                                                             | ap_rst_n                                                                                                                                                 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/push                                                                                   |                                                                                                                                                          |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ier10_out                                                                                                               | ap_rst_n                                                                                                                                                 |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/raddr[1]_i_1__4_n_0                                                                                        | ap_rst_n                                                                                                                                                 |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[2]_i_1__4_n_0                                                                                      | ap_rst_n                                                                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/ap_CS_fsm_reg[22][0]                                                                            | ap_rst_n                                                                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr[2]_i_1__7_n_0                                                                                      | ap_rst_n                                                                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/num_data_cnt[2]_i_1__4_n_0                                                                                 | ap_rst_n                                                                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/raddr[2]_i_1_n_0                                                                                            | ap_rst_n                                                                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/raddr[3]_i_1__5_n_0                                                                          | ap_rst_n                                                                                                                                                 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1_n_0                                                                                          | ap_rst_n                                                                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.local_BURST_WVALID_reg_0[0]                                                                         |                                                                                                                                                          |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/dout_vld_reg                                                                  | ap_rst_n                                                                                                                                                 |                3 |              4 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1_n_0                                                                                     | ap_rst_n                                                                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/pop                                                                           | ap_rst_n                                                                                                                                                 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1_n_0                                                                              | ap_rst_n                                                                                                                                                 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                 | ap_rst_n                                                                                                                                                 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/push_0                                                                        |                                                                                                                                                          |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | ap_rst_n                                                                                                                                                 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_544/flow_control_loop_pipe_sequential_init_U/j_fu_228                                            |                                                                                                                                                          |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4_n_0                                                            | ap_rst_n                                                                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/load_p1                                                                                          |                                                                                                                                                          |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                                                                                                       |                                                                                                                                                          |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/E[0]                                                                          | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/full_n_reg[0]                                                                 | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628/mul_24s_17s_41_5_1_U194/ap_block_pp0_stage0_subdone                          | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt                                                                                   | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr                                                                                        | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1_n_0                                                                            | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1_n_0                                                                       | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/mOutPtr[4]_i_1__5_n_0                                                                        | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[4]_i_1__5_n_0                                                                   | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                                                                            | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/raddr[4]_i_1__0_n_0                                                                                       | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt[4]_i_1__4_n_0                                                     | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__4_n_0                                                          | ap_rst_n                                                                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/num_data_cnt[5]_i_1_n_0                                                                                   | ap_rst_n                                                                                                                                                 |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/mOutPtr[5]_i_1_n_0                                                                                        | ap_rst_n                                                                                                                                                 |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/full_n_reg                                                                                      | ap_rst_n                                                                                                                                                 |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/pop                                                                                                        | ap_rst_n                                                                                                                                                 |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                            | ap_rst_n                                                                                                                                                 |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]                                                                                               | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/ap_rst_n_0[0]                                                                            |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628/E[0]                                                                         | ap_rst_n                                                                                                                                                 |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628/flow_control_loop_pipe_sequential_init_U/indvar_flatten8_fu_212              | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter6_reg |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                           | ap_rst_n                                                                                                                                                 |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[8]_i_1_n_0                                                                                    | ap_rst_n                                                                                                                                                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                         | ap_rst_n                                                                                                                                                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                         | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__0_n_0                                                   |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                          | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_0                                                       |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/idx_fu_2580                                         |                                                                                                                                                          |                3 |             12 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628/mul_24s_17s_41_5_1_U194/ap_block_pp0_stage0_subdone                          |                                                                                                                                                          |                7 |             15 |         2.14 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_417/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_136               |                                                                                                                                                          |                3 |             15 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628/flow_control_loop_pipe_sequential_init_U/indvar_flatten8_fu_212              |                                                                                                                                                          |                5 |             22 |         4.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628/p_0_0_0679_fu_200                                                            | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628/flow_control_loop_pipe_sequential_init_U/full_n_reg                  |                5 |             23 |         4.60 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]      |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]      |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]      |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]      |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]      |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U18/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]      |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U17/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]      |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U12/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0]      |                3 |             23 |         7.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628/mul_24s_17s_41_5_1_U194/ap_block_pp0_stage0_subdone                          | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628/select_ln89_1_reg_1203                                               |                4 |             24 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_enable_reg_pp0_iter1                                                                      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/SS[0]                                       |                6 |             24 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg_1[0]                                                                                          |                                                                                                                                                          |                3 |             25 |         8.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628/push                                                                         |                                                                                                                                                          |                4 |             28 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]                                                                                             | ap_rst_n                                                                                                                                                 |                6 |             28 |         4.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_1                                                                                         | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_0                                                                                 |                5 |             28 |         5.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_DRAM[31]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                 |               20 |             32 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                                                       |                                                                                                                                                          |               26 |             32 |         1.23 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_DRAM[63]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                 |               20 |             32 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM[31]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                 |               19 |             32 |         1.68 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM[63]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                 |               19 |             32 |         1.68 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                         |                                                                                                                                                          |                5 |             33 |         6.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                         |                                                                                                                                                          |                5 |             33 |         6.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_417/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_417_denom_row_ce0 | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_417/flow_control_loop_pipe_sequential_init_U/SR[0]                       |               14 |             39 |         2.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628/empty_29_fu_196                                                              | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_628/flow_control_loop_pipe_sequential_init_U/SR[0]                       |               21 |             41 |         1.95 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/state_reg[0]_1[0]                                                               | ap_rst_n                                                                                                                                                 |               16 |             53 |         3.31 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                                                             | ap_rst_n                                                                                                                                                 |               17 |             53 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/push                                                                |                                                                                                                                                          |                4 |             62 |        15.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/pop                                                                                              | ap_rst_n                                                                                                                                                 |               13 |             62 |         4.77 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                              | ap_rst_n                                                                                                                                                 |               18 |             63 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                                                                             | ap_rst_n                                                                                                                                                 |               18 |             63 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/push_0                                                                                          |                                                                                                                                                          |                5 |             63 |        12.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[1]                                                                                 |                                                                                                                                                          |                5 |             63 |        12.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                        | ap_rst_n                                                                                                                                                 |               18 |             64 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                                                          |                                                                                                                                                          |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/next_wreq                                                                                                  | ap_rst_n                                                                                                                                                 |               21 |             64 |         3.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/tmp_valid_reg_0[0]                                                                                                   |                                                                                                                                                          |               18 |             64 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/load_p1                                                                         |                                                                                                                                                          |               18 |             64 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/tmp_valid_reg_0[0]                                                                                                    |                                                                                                                                                          |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                            |                                                                                                                                                          |               10 |             66 |         6.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/state_reg[0]_0[0]                                                                                |                                                                                                                                                          |               10 |             66 |         6.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/E[0]                                                                                   | ap_rst_n                                                                                                                                                 |               10 |             71 |         7.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                                                                    | ap_rst_n                                                                                                                                                 |                9 |             71 |         7.89 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                          | ap_rst_n                                                                                                                                                 |               18 |             77 |         4.28 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                         | ap_rst_n                                                                                                                                                 |               17 |             77 |         4.53 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/state_reg[0]_2[0]                                                                | ap_rst_n                                                                                                                                                 |               27 |            103 |         3.81 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/E[0]                                                                            | ap_rst_n                                                                                                                                                 |               29 |            103 |         3.55 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                                                            |                                                                                                                                                          |               38 |            124 |         3.26 |
|  ap_clk      |                                                                                                                                                                  | ap_rst_n                                                                                                                                                 |               58 |            166 |         2.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_9                              | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                      |              101 |            192 |         1.90 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_8                              | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                      |               97 |            192 |         1.98 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_15                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_7                      |              105 |            192 |         1.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_14                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_6                      |              101 |            192 |         1.90 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_13                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_5                      |              108 |            192 |         1.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_12                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_4                      |              104 |            192 |         1.85 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_11                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_3                      |              101 |            192 |         1.90 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_10                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_2                      |              103 |            192 |         1.86 |
|  ap_clk      |                                                                                                                                                                  |                                                                                                                                                          |             1963 |          18669 |         9.51 |
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


