-- generated by newgenasym Tue Jul 27 20:06:02 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ams1117 is
    port (    
	\gnd/adj\: INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	VIN:       INOUT  STD_LOGIC;    
	VOUT:      INOUT  STD_LOGIC);
end ams1117;
