
Game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005020  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  080051e0  080051e0  000061e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005298  08005298  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005298  08005298  00006298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080052a0  080052a0  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052a0  080052a0  000062a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080052a4  080052a4  000062a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080052a8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ea0  2000005c  08005304  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004efc  08005304  00007efc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010820  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002368  00000000  00000000  000178ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d50  00000000  00000000  00019c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a3c  00000000  00000000  0001a968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029a47  00000000  00000000  0001b3a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fe0e  00000000  00000000  00044deb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010205a  00000000  00000000  00054bf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00156c53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bc8  00000000  00000000  00156c98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0015a860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000005c 	.word	0x2000005c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080051c8 	.word	0x080051c8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000060 	.word	0x20000060
 80001fc:	080051c8 	.word	0x080051c8

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <ClapDetector_Init>:
static int32_t clapBuf[CLAP_BUF_SIZE];
static volatile uint8_t clapDetected = 0;
static uint32_t lastClapTime = 0;

// -------- Initialization --------
void ClapDetector_Init(void) {
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
    clapDetected = 0;
 80005e0:	4b05      	ldr	r3, [pc, #20]	@ (80005f8 <ClapDetector_Init+0x1c>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	701a      	strb	r2, [r3, #0]
    lastClapTime = 0;
 80005e6:	4b05      	ldr	r3, [pc, #20]	@ (80005fc <ClapDetector_Init+0x20>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	601a      	str	r2, [r3, #0]
}
 80005ec:	bf00      	nop
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	20004b78 	.word	0x20004b78
 80005fc:	20004b7c 	.word	0x20004b7c

08000600 <ClapDetector_Start>:

// -------- Start Continuous Recording --------
void ClapDetector_Start(void) {
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
	HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, clapBuf, CLAP_BUF_SIZE);
 8000604:	f44f 5296 	mov.w	r2, #4800	@ 0x12c0
 8000608:	4902      	ldr	r1, [pc, #8]	@ (8000614 <ClapDetector_Start+0x14>)
 800060a:	4803      	ldr	r0, [pc, #12]	@ (8000618 <ClapDetector_Start+0x18>)
 800060c:	f000 fffa 	bl	8001604 <HAL_DFSDM_FilterRegularStart_DMA>
}
 8000610:	bf00      	nop
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20000078 	.word	0x20000078
 8000618:	20004b80 	.word	0x20004b80

0800061c <HAL_DFSDM_FilterRegConvHalfCpltCallback>:

// ---------- Callback: Half buffer filled ----------
void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
    ClapDetector_ProcessSamples(clapBuf, CLAP_BUF_SIZE / 2);
 8000624:	f44f 6116 	mov.w	r1, #2400	@ 0x960
 8000628:	4803      	ldr	r0, [pc, #12]	@ (8000638 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1c>)
 800062a:	f000 f82b 	bl	8000684 <ClapDetector_ProcessSamples>
}
 800062e:	bf00      	nop
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	20000078 	.word	0x20000078

0800063c <HAL_DFSDM_FilterRegConvCpltCallback>:

// ---------- Callback: Full buffer filled ----------
void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
    ClapDetector_ProcessSamples(&clapBuf[CLAP_BUF_SIZE / 2], CLAP_BUF_SIZE / 2);
 8000644:	f44f 6116 	mov.w	r1, #2400	@ 0x960
 8000648:	4803      	ldr	r0, [pc, #12]	@ (8000658 <HAL_DFSDM_FilterRegConvCpltCallback+0x1c>)
 800064a:	f000 f81b 	bl	8000684 <ClapDetector_ProcessSamples>
}
 800064e:	bf00      	nop
 8000650:	3708      	adds	r7, #8
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	200025f8 	.word	0x200025f8

0800065c <ClapDetector_WasClapDetected>:

// ---------- Main loop polling function ----------
uint8_t ClapDetector_WasClapDetected(void) {
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
    if (clapDetected) {
 8000660:	4b07      	ldr	r3, [pc, #28]	@ (8000680 <ClapDetector_WasClapDetected+0x24>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	b2db      	uxtb	r3, r3
 8000666:	2b00      	cmp	r3, #0
 8000668:	d004      	beq.n	8000674 <ClapDetector_WasClapDetected+0x18>
        clapDetected = 0;  // reset flag
 800066a:	4b05      	ldr	r3, [pc, #20]	@ (8000680 <ClapDetector_WasClapDetected+0x24>)
 800066c:	2200      	movs	r2, #0
 800066e:	701a      	strb	r2, [r3, #0]
        return 1;
 8000670:	2301      	movs	r3, #1
 8000672:	e000      	b.n	8000676 <ClapDetector_WasClapDetected+0x1a>
    }
    return 0;
 8000674:	2300      	movs	r3, #0
}
 8000676:	4618      	mov	r0, r3
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	20004b78 	.word	0x20004b78

08000684 <ClapDetector_ProcessSamples>:

// -------- Process samples and detect claps --------
void ClapDetector_ProcessSamples(int32_t *samples, uint32_t len) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b086      	sub	sp, #24
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	6039      	str	r1, [r7, #0]
    int32_t maxAmp = 0;
 800068e:	2300      	movs	r3, #0
 8000690:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; i++) {
 8000692:	2300      	movs	r3, #0
 8000694:	613b      	str	r3, [r7, #16]
 8000696:	e014      	b.n	80006c2 <ClapDetector_ProcessSamples+0x3e>
        int32_t val = samples[i];
 8000698:	693b      	ldr	r3, [r7, #16]
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	687a      	ldr	r2, [r7, #4]
 800069e:	4413      	add	r3, r2
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	60fb      	str	r3, [r7, #12]
        if (val < 0) val = -val;
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	da02      	bge.n	80006b0 <ClapDetector_ProcessSamples+0x2c>
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	425b      	negs	r3, r3
 80006ae:	60fb      	str	r3, [r7, #12]
        if (val > maxAmp) maxAmp = val;
 80006b0:	68fa      	ldr	r2, [r7, #12]
 80006b2:	697b      	ldr	r3, [r7, #20]
 80006b4:	429a      	cmp	r2, r3
 80006b6:	dd01      	ble.n	80006bc <ClapDetector_ProcessSamples+0x38>
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; i++) {
 80006bc:	693b      	ldr	r3, [r7, #16]
 80006be:	3301      	adds	r3, #1
 80006c0:	613b      	str	r3, [r7, #16]
 80006c2:	693a      	ldr	r2, [r7, #16]
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	429a      	cmp	r2, r3
 80006c8:	d3e6      	bcc.n	8000698 <ClapDetector_ProcessSamples+0x14>
    }

    if (maxAmp > CLAP_THRESHOLD) {
 80006ca:	697b      	ldr	r3, [r7, #20]
 80006cc:	4a0b      	ldr	r2, [pc, #44]	@ (80006fc <ClapDetector_ProcessSamples+0x78>)
 80006ce:	4293      	cmp	r3, r2
 80006d0:	dd0f      	ble.n	80006f2 <ClapDetector_ProcessSamples+0x6e>
        uint32_t now = HAL_GetTick();
 80006d2:	f000 fc75 	bl	8000fc0 <HAL_GetTick>
 80006d6:	60b8      	str	r0, [r7, #8]
        if (now - lastClapTime > CLAP_DEBOUNCE_MS) {
 80006d8:	4b09      	ldr	r3, [pc, #36]	@ (8000700 <ClapDetector_ProcessSamples+0x7c>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	68ba      	ldr	r2, [r7, #8]
 80006de:	1ad3      	subs	r3, r2, r3
 80006e0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80006e4:	d905      	bls.n	80006f2 <ClapDetector_ProcessSamples+0x6e>
            clapDetected = 1;
 80006e6:	4b07      	ldr	r3, [pc, #28]	@ (8000704 <ClapDetector_ProcessSamples+0x80>)
 80006e8:	2201      	movs	r2, #1
 80006ea:	701a      	strb	r2, [r3, #0]
            lastClapTime = now;
 80006ec:	4a04      	ldr	r2, [pc, #16]	@ (8000700 <ClapDetector_ProcessSamples+0x7c>)
 80006ee:	68bb      	ldr	r3, [r7, #8]
 80006f0:	6013      	str	r3, [r2, #0]
        }
    }
}
 80006f2:	bf00      	nop
 80006f4:	3718      	adds	r7, #24
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	0016e360 	.word	0x0016e360
 8000700:	20004b7c 	.word	0x20004b7c
 8000704:	20004b78 	.word	0x20004b78

08000708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800070c:	f000 fbef 	bl	8000eee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000710:	f000 f832 	bl	8000778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000714:	f000 f95c 	bl	80009d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000718:	f000 f930 	bl	800097c <MX_DMA_Init>
  MX_DFSDM1_Init();
 800071c:	f000 f87e 	bl	800081c <MX_DFSDM1_Init>
  MX_USART1_UART_Init();
 8000720:	f000 f8e0 	bl	80008e4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  // Initialize and start the continuous clap detector
  ClapDetector_Init();
 8000724:	f7ff ff5a 	bl	80005dc <ClapDetector_Init>
  ClapDetector_Start();
 8000728:	f7ff ff6a 	bl	8000600 <ClapDetector_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	//terminal uart to test what gets detected as a clap
	if (ClapDetector_WasClapDetected()) {
 800072c:	f7ff ff96 	bl	800065c <ClapDetector_WasClapDetected>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d013      	beq.n	800075e <main+0x56>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);   // Blink LED
 8000736:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800073a:	480b      	ldr	r0, [pc, #44]	@ (8000768 <main+0x60>)
 800073c:	f001 fcda 	bl	80020f4 <HAL_GPIO_TogglePin>
	    sprintf((char*)txbuffer, "Clap detected!\r\n");
 8000740:	490a      	ldr	r1, [pc, #40]	@ (800076c <main+0x64>)
 8000742:	480b      	ldr	r0, [pc, #44]	@ (8000770 <main+0x68>)
 8000744:	f004 f8a0 	bl	8004888 <siprintf>
	    HAL_UART_Transmit(&huart1, txbuffer, strlen((char*)txbuffer), HAL_MAX_DELAY);
 8000748:	4809      	ldr	r0, [pc, #36]	@ (8000770 <main+0x68>)
 800074a:	f7ff fd59 	bl	8000200 <strlen>
 800074e:	4603      	mov	r3, r0
 8000750:	b29a      	uxth	r2, r3
 8000752:	f04f 33ff 	mov.w	r3, #4294967295
 8000756:	4906      	ldr	r1, [pc, #24]	@ (8000770 <main+0x68>)
 8000758:	4806      	ldr	r0, [pc, #24]	@ (8000774 <main+0x6c>)
 800075a:	f003 f9e9 	bl	8003b30 <HAL_UART_Transmit>
	}

	HAL_Delay(50);
 800075e:	2032      	movs	r0, #50	@ 0x32
 8000760:	f000 fc3a 	bl	8000fd8 <HAL_Delay>
	if (ClapDetector_WasClapDetected()) {
 8000764:	e7e2      	b.n	800072c <main+0x24>
 8000766:	bf00      	nop
 8000768:	48000400 	.word	0x48000400
 800076c:	080051e0 	.word	0x080051e0
 8000770:	20004d00 	.word	0x20004d00
 8000774:	20004c6c 	.word	0x20004c6c

08000778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b096      	sub	sp, #88	@ 0x58
 800077c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077e:	f107 0314 	add.w	r3, r7, #20
 8000782:	2244      	movs	r2, #68	@ 0x44
 8000784:	2100      	movs	r1, #0
 8000786:	4618      	mov	r0, r3
 8000788:	f004 f8a0 	bl	80048cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800078c:	463b      	mov	r3, r7
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
 8000798:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800079a:	2000      	movs	r0, #0
 800079c:	f001 fce4 	bl	8002168 <HAL_PWREx_ControlVoltageScaling>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <SystemClock_Config+0x32>
  {
    Error_Handler();
 80007a6:	f000 f953 	bl	8000a50 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80007aa:	2310      	movs	r3, #16
 80007ac:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007ae:	2301      	movs	r3, #1
 80007b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007b6:	2360      	movs	r3, #96	@ 0x60
 80007b8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ba:	2302      	movs	r3, #2
 80007bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80007be:	2301      	movs	r3, #1
 80007c0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007c2:	2301      	movs	r3, #1
 80007c4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80007c6:	233c      	movs	r3, #60	@ 0x3c
 80007c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007ca:	2302      	movs	r3, #2
 80007cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007ce:	2302      	movs	r3, #2
 80007d0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007d2:	2302      	movs	r3, #2
 80007d4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d6:	f107 0314 	add.w	r3, r7, #20
 80007da:	4618      	mov	r0, r3
 80007dc:	f001 fd68 	bl	80022b0 <HAL_RCC_OscConfig>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <SystemClock_Config+0x72>
  {
    Error_Handler();
 80007e6:	f000 f933 	bl	8000a50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ea:	230f      	movs	r3, #15
 80007ec:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ee:	2303      	movs	r3, #3
 80007f0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007f6:	2300      	movs	r3, #0
 80007f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007fa:	2300      	movs	r3, #0
 80007fc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007fe:	463b      	mov	r3, r7
 8000800:	2105      	movs	r1, #5
 8000802:	4618      	mov	r0, r3
 8000804:	f002 f96e 	bl	8002ae4 <HAL_RCC_ClockConfig>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800080e:	f000 f91f 	bl	8000a50 <Error_Handler>
  }
}
 8000812:	bf00      	nop
 8000814:	3758      	adds	r7, #88	@ 0x58
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
	...

0800081c <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8000820:	4b2b      	ldr	r3, [pc, #172]	@ (80008d0 <MX_DFSDM1_Init+0xb4>)
 8000822:	4a2c      	ldr	r2, [pc, #176]	@ (80008d4 <MX_DFSDM1_Init+0xb8>)
 8000824:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8000826:	4b2a      	ldr	r3, [pc, #168]	@ (80008d0 <MX_DFSDM1_Init+0xb4>)
 8000828:	2200      	movs	r2, #0
 800082a:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 800082c:	4b28      	ldr	r3, [pc, #160]	@ (80008d0 <MX_DFSDM1_Init+0xb4>)
 800082e:	2201      	movs	r2, #1
 8000830:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8000832:	4b27      	ldr	r3, [pc, #156]	@ (80008d0 <MX_DFSDM1_Init+0xb4>)
 8000834:	2201      	movs	r2, #1
 8000836:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_FASTSINC_ORDER;
 8000838:	4b25      	ldr	r3, [pc, #148]	@ (80008d0 <MX_DFSDM1_Init+0xb4>)
 800083a:	2200      	movs	r2, #0
 800083c:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 100;
 800083e:	4b24      	ldr	r3, [pc, #144]	@ (80008d0 <MX_DFSDM1_Init+0xb4>)
 8000840:	2264      	movs	r2, #100	@ 0x64
 8000842:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8000844:	4b22      	ldr	r3, [pc, #136]	@ (80008d0 <MX_DFSDM1_Init+0xb4>)
 8000846:	2201      	movs	r2, #1
 8000848:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 800084a:	4821      	ldr	r0, [pc, #132]	@ (80008d0 <MX_DFSDM1_Init+0xb4>)
 800084c:	f000 fdba 	bl	80013c4 <HAL_DFSDM_FilterInit>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_DFSDM1_Init+0x3e>
  {
    Error_Handler();
 8000856:	f000 f8fb 	bl	8000a50 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 800085a:	4b1f      	ldr	r3, [pc, #124]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 800085c:	4a1f      	ldr	r2, [pc, #124]	@ (80008dc <MX_DFSDM1_Init+0xc0>)
 800085e:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8000860:	4b1d      	ldr	r3, [pc, #116]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 8000862:	2201      	movs	r2, #1
 8000864:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000866:	4b1c      	ldr	r3, [pc, #112]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 8000868:	2200      	movs	r2, #0
 800086a:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 48;
 800086c:	4b1a      	ldr	r3, [pc, #104]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 800086e:	2230      	movs	r2, #48	@ 0x30
 8000870:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000872:	4b19      	ldr	r3, [pc, #100]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 8000874:	2200      	movs	r2, #0
 8000876:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000878:	4b17      	ldr	r3, [pc, #92]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 800087a:	2200      	movs	r2, #0
 800087c:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 800087e:	4b16      	ldr	r3, [pc, #88]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 8000880:	2200      	movs	r2, #0
 8000882:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000884:	4b14      	ldr	r3, [pc, #80]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 8000886:	2200      	movs	r2, #0
 8000888:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800088a:	4b13      	ldr	r3, [pc, #76]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 800088c:	2204      	movs	r2, #4
 800088e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000890:	4b11      	ldr	r3, [pc, #68]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 8000892:	2200      	movs	r2, #0
 8000894:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000896:	4b10      	ldr	r3, [pc, #64]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 8000898:	2201      	movs	r2, #1
 800089a:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 800089c:	4b0e      	ldr	r3, [pc, #56]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 800089e:	2200      	movs	r2, #0
 80008a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 80008a2:	4b0d      	ldr	r3, [pc, #52]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80008a8:	480b      	ldr	r0, [pc, #44]	@ (80008d8 <MX_DFSDM1_Init+0xbc>)
 80008aa:	f000 fccb 	bl	8001244 <HAL_DFSDM_ChannelInit>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <MX_DFSDM1_Init+0x9c>
  {
    Error_Handler();
 80008b4:	f000 f8cc 	bl	8000a50 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 80008b8:	2201      	movs	r2, #1
 80008ba:	4909      	ldr	r1, [pc, #36]	@ (80008e0 <MX_DFSDM1_Init+0xc4>)
 80008bc:	4804      	ldr	r0, [pc, #16]	@ (80008d0 <MX_DFSDM1_Init+0xb4>)
 80008be:	f000 fe5b 	bl	8001578 <HAL_DFSDM_FilterConfigRegChannel>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_DFSDM1_Init+0xb0>
  {
    Error_Handler();
 80008c8:	f000 f8c2 	bl	8000a50 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80008cc:	bf00      	nop
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	20004b80 	.word	0x20004b80
 80008d4:	40016100 	.word	0x40016100
 80008d8:	20004bd4 	.word	0x20004bd4
 80008dc:	40016040 	.word	0x40016040
 80008e0:	00020004 	.word	0x00020004

080008e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008e8:	4b22      	ldr	r3, [pc, #136]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008ea:	4a23      	ldr	r2, [pc, #140]	@ (8000978 <MX_USART1_UART_Init+0x94>)
 80008ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008ee:	4b21      	ldr	r3, [pc, #132]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008f6:	4b1f      	ldr	r3, [pc, #124]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008fc:	4b1d      	ldr	r3, [pc, #116]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008fe:	2200      	movs	r2, #0
 8000900:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000902:	4b1c      	ldr	r3, [pc, #112]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000904:	2200      	movs	r2, #0
 8000906:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000908:	4b1a      	ldr	r3, [pc, #104]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800090a:	220c      	movs	r2, #12
 800090c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800090e:	4b19      	ldr	r3, [pc, #100]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000910:	2200      	movs	r2, #0
 8000912:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000914:	4b17      	ldr	r3, [pc, #92]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000916:	2200      	movs	r2, #0
 8000918:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800091a:	4b16      	ldr	r3, [pc, #88]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800091c:	2200      	movs	r2, #0
 800091e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000920:	4b14      	ldr	r3, [pc, #80]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000922:	2200      	movs	r2, #0
 8000924:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000926:	4b13      	ldr	r3, [pc, #76]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000928:	2200      	movs	r2, #0
 800092a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800092c:	4811      	ldr	r0, [pc, #68]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800092e:	f003 f8af 	bl	8003a90 <HAL_UART_Init>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000938:	f000 f88a 	bl	8000a50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800093c:	2100      	movs	r1, #0
 800093e:	480d      	ldr	r0, [pc, #52]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000940:	f003 fed8 	bl	80046f4 <HAL_UARTEx_SetTxFifoThreshold>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800094a:	f000 f881 	bl	8000a50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800094e:	2100      	movs	r1, #0
 8000950:	4808      	ldr	r0, [pc, #32]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000952:	f003 ff0d 	bl	8004770 <HAL_UARTEx_SetRxFifoThreshold>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800095c:	f000 f878 	bl	8000a50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000960:	4804      	ldr	r0, [pc, #16]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000962:	f003 fe8e 	bl	8004682 <HAL_UARTEx_DisableFifoMode>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800096c:	f000 f870 	bl	8000a50 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000970:	bf00      	nop
 8000972:	bd80      	pop	{r7, pc}
 8000974:	20004c6c 	.word	0x20004c6c
 8000978:	40013800 	.word	0x40013800

0800097c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000982:	4b12      	ldr	r3, [pc, #72]	@ (80009cc <MX_DMA_Init+0x50>)
 8000984:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000986:	4a11      	ldr	r2, [pc, #68]	@ (80009cc <MX_DMA_Init+0x50>)
 8000988:	f043 0304 	orr.w	r3, r3, #4
 800098c:	6493      	str	r3, [r2, #72]	@ 0x48
 800098e:	4b0f      	ldr	r3, [pc, #60]	@ (80009cc <MX_DMA_Init+0x50>)
 8000990:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000992:	f003 0304 	and.w	r3, r3, #4
 8000996:	607b      	str	r3, [r7, #4]
 8000998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800099a:	4b0c      	ldr	r3, [pc, #48]	@ (80009cc <MX_DMA_Init+0x50>)
 800099c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800099e:	4a0b      	ldr	r2, [pc, #44]	@ (80009cc <MX_DMA_Init+0x50>)
 80009a0:	f043 0301 	orr.w	r3, r3, #1
 80009a4:	6493      	str	r3, [r2, #72]	@ 0x48
 80009a6:	4b09      	ldr	r3, [pc, #36]	@ (80009cc <MX_DMA_Init+0x50>)
 80009a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009aa:	f003 0301 	and.w	r3, r3, #1
 80009ae:	603b      	str	r3, [r7, #0]
 80009b0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80009b2:	2200      	movs	r2, #0
 80009b4:	2100      	movs	r1, #0
 80009b6:	200b      	movs	r0, #11
 80009b8:	f000 fc0d 	bl	80011d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80009bc:	200b      	movs	r0, #11
 80009be:	f000 fc26 	bl	800120e <HAL_NVIC_EnableIRQ>

}
 80009c2:	bf00      	nop
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40021000 	.word	0x40021000

080009d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b088      	sub	sp, #32
 80009d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d6:	f107 030c 	add.w	r3, r7, #12
 80009da:	2200      	movs	r2, #0
 80009dc:	601a      	str	r2, [r3, #0]
 80009de:	605a      	str	r2, [r3, #4]
 80009e0:	609a      	str	r2, [r3, #8]
 80009e2:	60da      	str	r2, [r3, #12]
 80009e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009e6:	4b18      	ldr	r3, [pc, #96]	@ (8000a48 <MX_GPIO_Init+0x78>)
 80009e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ea:	4a17      	ldr	r2, [pc, #92]	@ (8000a48 <MX_GPIO_Init+0x78>)
 80009ec:	f043 0310 	orr.w	r3, r3, #16
 80009f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009f2:	4b15      	ldr	r3, [pc, #84]	@ (8000a48 <MX_GPIO_Init+0x78>)
 80009f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f6:	f003 0310 	and.w	r3, r3, #16
 80009fa:	60bb      	str	r3, [r7, #8]
 80009fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fe:	4b12      	ldr	r3, [pc, #72]	@ (8000a48 <MX_GPIO_Init+0x78>)
 8000a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a02:	4a11      	ldr	r2, [pc, #68]	@ (8000a48 <MX_GPIO_Init+0x78>)
 8000a04:	f043 0302 	orr.w	r3, r3, #2
 8000a08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a48 <MX_GPIO_Init+0x78>)
 8000a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a0e:	f003 0302 	and.w	r3, r3, #2
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000a16:	2200      	movs	r2, #0
 8000a18:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a1c:	480b      	ldr	r0, [pc, #44]	@ (8000a4c <MX_GPIO_Init+0x7c>)
 8000a1e:	f001 fb51 	bl	80020c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000a22:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	2300      	movs	r3, #0
 8000a32:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000a34:	f107 030c 	add.w	r3, r7, #12
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4804      	ldr	r0, [pc, #16]	@ (8000a4c <MX_GPIO_Init+0x7c>)
 8000a3c:	f001 f9b0 	bl	8001da0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a40:	bf00      	nop
 8000a42:	3720      	adds	r7, #32
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	48000400 	.word	0x48000400

08000a50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a54:	b672      	cpsid	i
}
 8000a56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a58:	bf00      	nop
 8000a5a:	e7fd      	b.n	8000a58 <Error_Handler+0x8>

08000a5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a62:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa0 <HAL_MspInit+0x44>)
 8000a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a66:	4a0e      	ldr	r2, [pc, #56]	@ (8000aa0 <HAL_MspInit+0x44>)
 8000a68:	f043 0301 	orr.w	r3, r3, #1
 8000a6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa0 <HAL_MspInit+0x44>)
 8000a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7a:	4b09      	ldr	r3, [pc, #36]	@ (8000aa0 <HAL_MspInit+0x44>)
 8000a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a7e:	4a08      	ldr	r2, [pc, #32]	@ (8000aa0 <HAL_MspInit+0x44>)
 8000a80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a84:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a86:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <HAL_MspInit+0x44>)
 8000a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a8e:	603b      	str	r3, [r7, #0]
 8000a90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a92:	bf00      	nop
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	40021000 	.word	0x40021000

08000aa4 <HAL_DFSDM_FilterMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_filter: DFSDM_Filter handle pointer
  * @retval None
  */
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b0ae      	sub	sp, #184	@ 0xb8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aac:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]
 8000aba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000abc:	f107 0310 	add.w	r3, r7, #16
 8000ac0:	2294      	movs	r2, #148	@ 0x94
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f003 ff01 	bl	80048cc <memset>
  if(DFSDM1_Init == 0)
 8000aca:	4b45      	ldr	r3, [pc, #276]	@ (8000be0 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d14b      	bne.n	8000b6a <HAL_DFSDM_FilterMspInit+0xc6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000ad2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ad6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ade:	f107 0310 	add.w	r3, r7, #16
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f002 fabc 	bl	8003060 <HAL_RCCEx_PeriphCLKConfig>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8000aee:	f7ff ffaf 	bl	8000a50 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000af2:	4b3c      	ldr	r3, [pc, #240]	@ (8000be4 <HAL_DFSDM_FilterMspInit+0x140>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	3301      	adds	r3, #1
 8000af8:	4a3a      	ldr	r2, [pc, #232]	@ (8000be4 <HAL_DFSDM_FilterMspInit+0x140>)
 8000afa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000afc:	4b39      	ldr	r3, [pc, #228]	@ (8000be4 <HAL_DFSDM_FilterMspInit+0x140>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d10b      	bne.n	8000b1c <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000b04:	4b38      	ldr	r3, [pc, #224]	@ (8000be8 <HAL_DFSDM_FilterMspInit+0x144>)
 8000b06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b08:	4a37      	ldr	r2, [pc, #220]	@ (8000be8 <HAL_DFSDM_FilterMspInit+0x144>)
 8000b0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000b0e:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b10:	4b35      	ldr	r3, [pc, #212]	@ (8000be8 <HAL_DFSDM_FilterMspInit+0x144>)
 8000b12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000b18:	60fb      	str	r3, [r7, #12]
 8000b1a:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b1c:	4b32      	ldr	r3, [pc, #200]	@ (8000be8 <HAL_DFSDM_FilterMspInit+0x144>)
 8000b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b20:	4a31      	ldr	r2, [pc, #196]	@ (8000be8 <HAL_DFSDM_FilterMspInit+0x144>)
 8000b22:	f043 0310 	orr.w	r3, r3, #16
 8000b26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b28:	4b2f      	ldr	r3, [pc, #188]	@ (8000be8 <HAL_DFSDM_FilterMspInit+0x144>)
 8000b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2c:	f003 0310 	and.w	r3, r3, #16
 8000b30:	60bb      	str	r3, [r7, #8]
 8000b32:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000b34:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000b38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	2300      	movs	r3, #0
 8000b44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000b4e:	2306      	movs	r3, #6
 8000b50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b54:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4824      	ldr	r0, [pc, #144]	@ (8000bec <HAL_DFSDM_FilterMspInit+0x148>)
 8000b5c:	f001 f920 	bl	8001da0 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8000b60:	4b1f      	ldr	r3, [pc, #124]	@ (8000be0 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	3301      	adds	r3, #1
 8000b66:	4a1e      	ldr	r2, [pc, #120]	@ (8000be0 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000b68:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4a20      	ldr	r2, [pc, #128]	@ (8000bf0 <HAL_DFSDM_FilterMspInit+0x14c>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d130      	bne.n	8000bd6 <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel1;
 8000b74:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b76:	4a20      	ldr	r2, [pc, #128]	@ (8000bf8 <HAL_DFSDM_FilterMspInit+0x154>)
 8000b78:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 8000b7a:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b7c:	2256      	movs	r2, #86	@ 0x56
 8000b7e:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b80:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b86:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8000b8c:	4b19      	ldr	r3, [pc, #100]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b8e:	2280      	movs	r2, #128	@ 0x80
 8000b90:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000b92:	4b18      	ldr	r3, [pc, #96]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b98:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000b9a:	4b16      	ldr	r3, [pc, #88]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ba0:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8000ba2:	4b14      	ldr	r3, [pc, #80]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000ba4:	2220      	movs	r2, #32
 8000ba6:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8000ba8:	4b12      	ldr	r3, [pc, #72]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8000bae:	4811      	ldr	r0, [pc, #68]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000bb0:	f000 fe84 	bl	80018bc <HAL_DMA_Init>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 8000bba:	f7ff ff49 	bl	8000a50 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4a0c      	ldr	r2, [pc, #48]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000bc2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bc4:	4a0b      	ldr	r2, [pc, #44]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	4a09      	ldr	r2, [pc, #36]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000bce:	629a      	str	r2, [r3, #40]	@ 0x28
 8000bd0:	4a08      	ldr	r2, [pc, #32]	@ (8000bf4 <HAL_DFSDM_FilterMspInit+0x150>)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6293      	str	r3, [r2, #40]	@ 0x28
  }

}
 8000bd6:	bf00      	nop
 8000bd8:	37b8      	adds	r7, #184	@ 0xb8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	20004d84 	.word	0x20004d84
 8000be4:	20004d80 	.word	0x20004d80
 8000be8:	40021000 	.word	0x40021000
 8000bec:	48001000 	.word	0x48001000
 8000bf0:	40016100 	.word	0x40016100
 8000bf4:	20004c0c 	.word	0x20004c0c
 8000bf8:	40020008 	.word	0x40020008

08000bfc <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b0ae      	sub	sp, #184	@ 0xb8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c04:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]
 8000c0c:	605a      	str	r2, [r3, #4]
 8000c0e:	609a      	str	r2, [r3, #8]
 8000c10:	60da      	str	r2, [r3, #12]
 8000c12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c14:	f107 0310 	add.w	r3, r7, #16
 8000c18:	2294      	movs	r2, #148	@ 0x94
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f003 fe55 	bl	80048cc <memset>
  if(DFSDM1_Init == 0)
 8000c22:	4b2a      	ldr	r3, [pc, #168]	@ (8000ccc <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d14b      	bne.n	8000cc2 <HAL_DFSDM_ChannelMspInit+0xc6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000c2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c2e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000c30:	2300      	movs	r3, #0
 8000c32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c36:	f107 0310 	add.w	r3, r7, #16
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f002 fa10 	bl	8003060 <HAL_RCCEx_PeriphCLKConfig>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8000c46:	f7ff ff03 	bl	8000a50 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000c4a:	4b21      	ldr	r3, [pc, #132]	@ (8000cd0 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	4a1f      	ldr	r2, [pc, #124]	@ (8000cd0 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000c52:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000c54:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd0 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d10b      	bne.n	8000c74 <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd4 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c60:	4a1c      	ldr	r2, [pc, #112]	@ (8000cd4 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000c66:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c68:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd4 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c74:	4b17      	ldr	r3, [pc, #92]	@ (8000cd4 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c78:	4a16      	ldr	r2, [pc, #88]	@ (8000cd4 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c7a:	f043 0310 	orr.w	r3, r3, #16
 8000c7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c80:	4b14      	ldr	r3, [pc, #80]	@ (8000cd4 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c84:	f003 0310 	and.w	r3, r3, #16
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000c8c:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000c90:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c94:	2302      	movs	r3, #2
 8000c96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000ca6:	2306      	movs	r3, #6
 8000ca8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cac:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4809      	ldr	r0, [pc, #36]	@ (8000cd8 <HAL_DFSDM_ChannelMspInit+0xdc>)
 8000cb4:	f001 f874 	bl	8001da0 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8000cb8:	4b04      	ldr	r3, [pc, #16]	@ (8000ccc <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	4a03      	ldr	r2, [pc, #12]	@ (8000ccc <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000cc0:	6013      	str	r3, [r2, #0]
  }

}
 8000cc2:	bf00      	nop
 8000cc4:	37b8      	adds	r7, #184	@ 0xb8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20004d84 	.word	0x20004d84
 8000cd0:	20004d80 	.word	0x20004d80
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	48001000 	.word	0x48001000

08000cdc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b0ae      	sub	sp, #184	@ 0xb8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]
 8000cec:	605a      	str	r2, [r3, #4]
 8000cee:	609a      	str	r2, [r3, #8]
 8000cf0:	60da      	str	r2, [r3, #12]
 8000cf2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cf4:	f107 0310 	add.w	r3, r7, #16
 8000cf8:	2294      	movs	r2, #148	@ 0x94
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f003 fde5 	bl	80048cc <memset>
  if(huart->Instance==USART1)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a21      	ldr	r2, [pc, #132]	@ (8000d8c <HAL_UART_MspInit+0xb0>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d13a      	bne.n	8000d82 <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000d10:	2300      	movs	r3, #0
 8000d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d14:	f107 0310 	add.w	r3, r7, #16
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f002 f9a1 	bl	8003060 <HAL_RCCEx_PeriphCLKConfig>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000d24:	f7ff fe94 	bl	8000a50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d28:	4b19      	ldr	r3, [pc, #100]	@ (8000d90 <HAL_UART_MspInit+0xb4>)
 8000d2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d2c:	4a18      	ldr	r2, [pc, #96]	@ (8000d90 <HAL_UART_MspInit+0xb4>)
 8000d2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d32:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d34:	4b16      	ldr	r3, [pc, #88]	@ (8000d90 <HAL_UART_MspInit+0xb4>)
 8000d36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d3c:	60fb      	str	r3, [r7, #12]
 8000d3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d40:	4b13      	ldr	r3, [pc, #76]	@ (8000d90 <HAL_UART_MspInit+0xb4>)
 8000d42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d44:	4a12      	ldr	r2, [pc, #72]	@ (8000d90 <HAL_UART_MspInit+0xb4>)
 8000d46:	f043 0302 	orr.w	r3, r3, #2
 8000d4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d4c:	4b10      	ldr	r3, [pc, #64]	@ (8000d90 <HAL_UART_MspInit+0xb4>)
 8000d4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d50:	f003 0302 	and.w	r3, r3, #2
 8000d54:	60bb      	str	r3, [r7, #8]
 8000d56:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d58:	23c0      	movs	r3, #192	@ 0xc0
 8000d5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5e:	2302      	movs	r3, #2
 8000d60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d64:	2300      	movs	r3, #0
 8000d66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d70:	2307      	movs	r3, #7
 8000d72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d76:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4805      	ldr	r0, [pc, #20]	@ (8000d94 <HAL_UART_MspInit+0xb8>)
 8000d7e:	f001 f80f 	bl	8001da0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000d82:	bf00      	nop
 8000d84:	37b8      	adds	r7, #184	@ 0xb8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40013800 	.word	0x40013800
 8000d90:	40021000 	.word	0x40021000
 8000d94:	48000400 	.word	0x48000400

08000d98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d9c:	bf00      	nop
 8000d9e:	e7fd      	b.n	8000d9c <NMI_Handler+0x4>

08000da0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000da4:	bf00      	nop
 8000da6:	e7fd      	b.n	8000da4 <HardFault_Handler+0x4>

08000da8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dac:	bf00      	nop
 8000dae:	e7fd      	b.n	8000dac <MemManage_Handler+0x4>

08000db0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000db4:	bf00      	nop
 8000db6:	e7fd      	b.n	8000db4 <BusFault_Handler+0x4>

08000db8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dbc:	bf00      	nop
 8000dbe:	e7fd      	b.n	8000dbc <UsageFault_Handler+0x4>

08000dc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dc4:	bf00      	nop
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr

08000dce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dce:	b480      	push	{r7}
 8000dd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr

08000ddc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr

08000dea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dee:	f000 f8d3 	bl	8000f98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
	...

08000df8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8000dfc:	4802      	ldr	r0, [pc, #8]	@ (8000e08 <DMA1_Channel1_IRQHandler+0x10>)
 8000dfe:	f000 fe80 	bl	8001b02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000e02:	bf00      	nop
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	20004c0c 	.word	0x20004c0c

08000e0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e14:	4a14      	ldr	r2, [pc, #80]	@ (8000e68 <_sbrk+0x5c>)
 8000e16:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <_sbrk+0x60>)
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e20:	4b13      	ldr	r3, [pc, #76]	@ (8000e70 <_sbrk+0x64>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d102      	bne.n	8000e2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e28:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <_sbrk+0x64>)
 8000e2a:	4a12      	ldr	r2, [pc, #72]	@ (8000e74 <_sbrk+0x68>)
 8000e2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e2e:	4b10      	ldr	r3, [pc, #64]	@ (8000e70 <_sbrk+0x64>)
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4413      	add	r3, r2
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d207      	bcs.n	8000e4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e3c:	f003 fd4e 	bl	80048dc <__errno>
 8000e40:	4603      	mov	r3, r0
 8000e42:	220c      	movs	r2, #12
 8000e44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e46:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4a:	e009      	b.n	8000e60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e4c:	4b08      	ldr	r3, [pc, #32]	@ (8000e70 <_sbrk+0x64>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e52:	4b07      	ldr	r3, [pc, #28]	@ (8000e70 <_sbrk+0x64>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4413      	add	r3, r2
 8000e5a:	4a05      	ldr	r2, [pc, #20]	@ (8000e70 <_sbrk+0x64>)
 8000e5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e5e:	68fb      	ldr	r3, [r7, #12]
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3718      	adds	r7, #24
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	200a0000 	.word	0x200a0000
 8000e6c:	00000400 	.word	0x00000400
 8000e70:	20004d88 	.word	0x20004d88
 8000e74:	20004f00 	.word	0x20004f00

08000e78 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e7c:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <SystemInit+0x20>)
 8000e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e82:	4a05      	ldr	r2, [pc, #20]	@ (8000e98 <SystemInit+0x20>)
 8000e84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000e8c:	bf00      	nop
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	e000ed00 	.word	0xe000ed00

08000e9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ed4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ea0:	f7ff ffea 	bl	8000e78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ea4:	480c      	ldr	r0, [pc, #48]	@ (8000ed8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ea6:	490d      	ldr	r1, [pc, #52]	@ (8000edc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ea8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee0 <LoopForever+0xe>)
  movs r3, #0
 8000eaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000eac:	e002      	b.n	8000eb4 <LoopCopyDataInit>

08000eae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eb2:	3304      	adds	r3, #4

08000eb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000eb8:	d3f9      	bcc.n	8000eae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eba:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ebc:	4c0a      	ldr	r4, [pc, #40]	@ (8000ee8 <LoopForever+0x16>)
  movs r3, #0
 8000ebe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ec0:	e001      	b.n	8000ec6 <LoopFillZerobss>

08000ec2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ec2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ec4:	3204      	adds	r2, #4

08000ec6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ec6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ec8:	d3fb      	bcc.n	8000ec2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eca:	f003 fd0d 	bl	80048e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ece:	f7ff fc1b 	bl	8000708 <main>

08000ed2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ed2:	e7fe      	b.n	8000ed2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000ed4:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000ed8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000edc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ee0:	080052a8 	.word	0x080052a8
  ldr r2, =_sbss
 8000ee4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000ee8:	20004efc 	.word	0x20004efc

08000eec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000eec:	e7fe      	b.n	8000eec <ADC1_IRQHandler>

08000eee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b082      	sub	sp, #8
 8000ef2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ef8:	2003      	movs	r0, #3
 8000efa:	f000 f961 	bl	80011c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000efe:	2000      	movs	r0, #0
 8000f00:	f000 f80e 	bl	8000f20 <HAL_InitTick>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d002      	beq.n	8000f10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	71fb      	strb	r3, [r7, #7]
 8000f0e:	e001      	b.n	8000f14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f10:	f7ff fda4 	bl	8000a5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f14:	79fb      	ldrb	r3, [r7, #7]
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
	...

08000f20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000f2c:	4b17      	ldr	r3, [pc, #92]	@ (8000f8c <HAL_InitTick+0x6c>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d023      	beq.n	8000f7c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000f34:	4b16      	ldr	r3, [pc, #88]	@ (8000f90 <HAL_InitTick+0x70>)
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	4b14      	ldr	r3, [pc, #80]	@ (8000f8c <HAL_InitTick+0x6c>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f000 f96d 	bl	800122a <HAL_SYSTICK_Config>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d10f      	bne.n	8000f76 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2b0f      	cmp	r3, #15
 8000f5a:	d809      	bhi.n	8000f70 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	6879      	ldr	r1, [r7, #4]
 8000f60:	f04f 30ff 	mov.w	r0, #4294967295
 8000f64:	f000 f937 	bl	80011d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f68:	4a0a      	ldr	r2, [pc, #40]	@ (8000f94 <HAL_InitTick+0x74>)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6013      	str	r3, [r2, #0]
 8000f6e:	e007      	b.n	8000f80 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000f70:	2301      	movs	r3, #1
 8000f72:	73fb      	strb	r3, [r7, #15]
 8000f74:	e004      	b.n	8000f80 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	73fb      	strb	r3, [r7, #15]
 8000f7a:	e001      	b.n	8000f80 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000008 	.word	0x20000008
 8000f90:	20000000 	.word	0x20000000
 8000f94:	20000004 	.word	0x20000004

08000f98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f9c:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <HAL_IncTick+0x20>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <HAL_IncTick+0x24>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	4a04      	ldr	r2, [pc, #16]	@ (8000fbc <HAL_IncTick+0x24>)
 8000faa:	6013      	str	r3, [r2, #0]
}
 8000fac:	bf00      	nop
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	20000008 	.word	0x20000008
 8000fbc:	20004d8c 	.word	0x20004d8c

08000fc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc4:	4b03      	ldr	r3, [pc, #12]	@ (8000fd4 <HAL_GetTick+0x14>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	20004d8c 	.word	0x20004d8c

08000fd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fe0:	f7ff ffee 	bl	8000fc0 <HAL_GetTick>
 8000fe4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ff0:	d005      	beq.n	8000ffe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800101c <HAL_Delay+0x44>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ffe:	bf00      	nop
 8001000:	f7ff ffde 	bl	8000fc0 <HAL_GetTick>
 8001004:	4602      	mov	r2, r0
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	68fa      	ldr	r2, [r7, #12]
 800100c:	429a      	cmp	r2, r3
 800100e:	d8f7      	bhi.n	8001000 <HAL_Delay+0x28>
  {
  }
}
 8001010:	bf00      	nop
 8001012:	bf00      	nop
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000008 	.word	0x20000008

08001020 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f003 0307 	and.w	r3, r3, #7
 800102e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001030:	4b0c      	ldr	r3, [pc, #48]	@ (8001064 <__NVIC_SetPriorityGrouping+0x44>)
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001036:	68ba      	ldr	r2, [r7, #8]
 8001038:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800103c:	4013      	ands	r3, r2
 800103e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001048:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800104c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001050:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001052:	4a04      	ldr	r2, [pc, #16]	@ (8001064 <__NVIC_SetPriorityGrouping+0x44>)
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	60d3      	str	r3, [r2, #12]
}
 8001058:	bf00      	nop
 800105a:	3714      	adds	r7, #20
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	e000ed00 	.word	0xe000ed00

08001068 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800106c:	4b04      	ldr	r3, [pc, #16]	@ (8001080 <__NVIC_GetPriorityGrouping+0x18>)
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	0a1b      	lsrs	r3, r3, #8
 8001072:	f003 0307 	and.w	r3, r3, #7
}
 8001076:	4618      	mov	r0, r3
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	e000ed00 	.word	0xe000ed00

08001084 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800108e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001092:	2b00      	cmp	r3, #0
 8001094:	db0b      	blt.n	80010ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	f003 021f 	and.w	r2, r3, #31
 800109c:	4907      	ldr	r1, [pc, #28]	@ (80010bc <__NVIC_EnableIRQ+0x38>)
 800109e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a2:	095b      	lsrs	r3, r3, #5
 80010a4:	2001      	movs	r0, #1
 80010a6:	fa00 f202 	lsl.w	r2, r0, r2
 80010aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010ae:	bf00      	nop
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	e000e100 	.word	0xe000e100

080010c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	6039      	str	r1, [r7, #0]
 80010ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	db0a      	blt.n	80010ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	490c      	ldr	r1, [pc, #48]	@ (800110c <__NVIC_SetPriority+0x4c>)
 80010da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010de:	0112      	lsls	r2, r2, #4
 80010e0:	b2d2      	uxtb	r2, r2
 80010e2:	440b      	add	r3, r1
 80010e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010e8:	e00a      	b.n	8001100 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	b2da      	uxtb	r2, r3
 80010ee:	4908      	ldr	r1, [pc, #32]	@ (8001110 <__NVIC_SetPriority+0x50>)
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	f003 030f 	and.w	r3, r3, #15
 80010f6:	3b04      	subs	r3, #4
 80010f8:	0112      	lsls	r2, r2, #4
 80010fa:	b2d2      	uxtb	r2, r2
 80010fc:	440b      	add	r3, r1
 80010fe:	761a      	strb	r2, [r3, #24]
}
 8001100:	bf00      	nop
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	e000e100 	.word	0xe000e100
 8001110:	e000ed00 	.word	0xe000ed00

08001114 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001114:	b480      	push	{r7}
 8001116:	b089      	sub	sp, #36	@ 0x24
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	f003 0307 	and.w	r3, r3, #7
 8001126:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	f1c3 0307 	rsb	r3, r3, #7
 800112e:	2b04      	cmp	r3, #4
 8001130:	bf28      	it	cs
 8001132:	2304      	movcs	r3, #4
 8001134:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	3304      	adds	r3, #4
 800113a:	2b06      	cmp	r3, #6
 800113c:	d902      	bls.n	8001144 <NVIC_EncodePriority+0x30>
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	3b03      	subs	r3, #3
 8001142:	e000      	b.n	8001146 <NVIC_EncodePriority+0x32>
 8001144:	2300      	movs	r3, #0
 8001146:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001148:	f04f 32ff 	mov.w	r2, #4294967295
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	fa02 f303 	lsl.w	r3, r2, r3
 8001152:	43da      	mvns	r2, r3
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	401a      	ands	r2, r3
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800115c:	f04f 31ff 	mov.w	r1, #4294967295
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	fa01 f303 	lsl.w	r3, r1, r3
 8001166:	43d9      	mvns	r1, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800116c:	4313      	orrs	r3, r2
         );
}
 800116e:	4618      	mov	r0, r3
 8001170:	3724      	adds	r7, #36	@ 0x24
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
	...

0800117c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	3b01      	subs	r3, #1
 8001188:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800118c:	d301      	bcc.n	8001192 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800118e:	2301      	movs	r3, #1
 8001190:	e00f      	b.n	80011b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001192:	4a0a      	ldr	r2, [pc, #40]	@ (80011bc <SysTick_Config+0x40>)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	3b01      	subs	r3, #1
 8001198:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800119a:	210f      	movs	r1, #15
 800119c:	f04f 30ff 	mov.w	r0, #4294967295
 80011a0:	f7ff ff8e 	bl	80010c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011a4:	4b05      	ldr	r3, [pc, #20]	@ (80011bc <SysTick_Config+0x40>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011aa:	4b04      	ldr	r3, [pc, #16]	@ (80011bc <SysTick_Config+0x40>)
 80011ac:	2207      	movs	r2, #7
 80011ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	e000e010 	.word	0xe000e010

080011c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff ff29 	bl	8001020 <__NVIC_SetPriorityGrouping>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b086      	sub	sp, #24
 80011da:	af00      	add	r7, sp, #0
 80011dc:	4603      	mov	r3, r0
 80011de:	60b9      	str	r1, [r7, #8]
 80011e0:	607a      	str	r2, [r7, #4]
 80011e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011e8:	f7ff ff3e 	bl	8001068 <__NVIC_GetPriorityGrouping>
 80011ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	68b9      	ldr	r1, [r7, #8]
 80011f2:	6978      	ldr	r0, [r7, #20]
 80011f4:	f7ff ff8e 	bl	8001114 <NVIC_EncodePriority>
 80011f8:	4602      	mov	r2, r0
 80011fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011fe:	4611      	mov	r1, r2
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff ff5d 	bl	80010c0 <__NVIC_SetPriority>
}
 8001206:	bf00      	nop
 8001208:	3718      	adds	r7, #24
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	4603      	mov	r3, r0
 8001216:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ff31 	bl	8001084 <__NVIC_EnableIRQ>
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff ffa2 	bl	800117c <SysTick_Config>
 8001238:	4603      	mov	r3, r0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
	...

08001244 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d101      	bne.n	8001256 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e0ac      	b.n	80013b0 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4618      	mov	r0, r3
 800125c:	f000 fa8c 	bl	8001778 <DFSDM_GetChannelFromInstance>
 8001260:	4603      	mov	r3, r0
 8001262:	4a55      	ldr	r2, [pc, #340]	@ (80013b8 <HAL_DFSDM_ChannelInit+0x174>)
 8001264:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e09f      	b.n	80013b0 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7ff fcc3 	bl	8000bfc <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001276:	4b51      	ldr	r3, [pc, #324]	@ (80013bc <HAL_DFSDM_ChannelInit+0x178>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	3301      	adds	r3, #1
 800127c:	4a4f      	ldr	r2, [pc, #316]	@ (80013bc <HAL_DFSDM_ChannelInit+0x178>)
 800127e:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001280:	4b4e      	ldr	r3, [pc, #312]	@ (80013bc <HAL_DFSDM_ChannelInit+0x178>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d125      	bne.n	80012d4 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001288:	4b4d      	ldr	r3, [pc, #308]	@ (80013c0 <HAL_DFSDM_ChannelInit+0x17c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a4c      	ldr	r2, [pc, #304]	@ (80013c0 <HAL_DFSDM_ChannelInit+0x17c>)
 800128e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001292:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001294:	4b4a      	ldr	r3, [pc, #296]	@ (80013c0 <HAL_DFSDM_ChannelInit+0x17c>)
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	4948      	ldr	r1, [pc, #288]	@ (80013c0 <HAL_DFSDM_ChannelInit+0x17c>)
 800129e:	4313      	orrs	r3, r2
 80012a0:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80012a2:	4b47      	ldr	r3, [pc, #284]	@ (80013c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a46      	ldr	r2, [pc, #280]	@ (80013c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80012a8:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80012ac:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	791b      	ldrb	r3, [r3, #4]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d108      	bne.n	80012c8 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80012b6:	4b42      	ldr	r3, [pc, #264]	@ (80013c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	3b01      	subs	r3, #1
 80012c0:	041b      	lsls	r3, r3, #16
 80012c2:	493f      	ldr	r1, [pc, #252]	@ (80013c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80012c4:	4313      	orrs	r3, r2
 80012c6:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80012c8:	4b3d      	ldr	r3, [pc, #244]	@ (80013c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a3c      	ldr	r2, [pc, #240]	@ (80013c0 <HAL_DFSDM_ChannelInit+0x17c>)
 80012ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80012d2:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 80012e2:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	6819      	ldr	r1, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80012f2:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80012f8:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	430a      	orrs	r2, r1
 8001300:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f022 020f 	bic.w	r2, r2, #15
 8001310:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	6819      	ldr	r1, [r3, #0]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001320:	431a      	orrs	r2, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	430a      	orrs	r2, r1
 8001328:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	689a      	ldr	r2, [r3, #8]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8001338:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	6899      	ldr	r1, [r3, #8]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001348:	3b01      	subs	r3, #1
 800134a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800134c:	431a      	orrs	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	430a      	orrs	r2, r1
 8001354:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	685a      	ldr	r2, [r3, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f002 0207 	and.w	r2, r2, #7
 8001364:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	6859      	ldr	r1, [r3, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001370:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001378:	431a      	orrs	r2, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	430a      	orrs	r2, r1
 8001380:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001390:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2201      	movs	r2, #1
 8001396:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 f9ea 	bl	8001778 <DFSDM_GetChannelFromInstance>
 80013a4:	4602      	mov	r2, r0
 80013a6:	4904      	ldr	r1, [pc, #16]	@ (80013b8 <HAL_DFSDM_ChannelInit+0x174>)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80013ae:	2300      	movs	r3, #0
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20004d94 	.word	0x20004d94
 80013bc:	20004d90 	.word	0x20004d90
 80013c0:	40016000 	.word	0x40016000

080013c4 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d101      	bne.n	80013d6 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e0ca      	b.n	800156c <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a66      	ldr	r2, [pc, #408]	@ (8001574 <HAL_DFSDM_FilterInit+0x1b0>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d109      	bne.n	80013f4 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d003      	beq.n	80013f0 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d101      	bne.n	80013f4 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 80013f0:	2301      	movs	r3, #1
 80013f2:	e0bb      	b.n	800156c <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2200      	movs	r2, #0
 80013f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2201      	movs	r2, #1
 80013fe:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2201      	movs	r2, #1
 8001404:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f7ff fb49 	bl	8000aa4 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8001420:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	7a1b      	ldrb	r3, [r3, #8]
 8001426:	2b01      	cmp	r3, #1
 8001428:	d108      	bne.n	800143c <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	e007      	b.n	800144c <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 800144a:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	7a5b      	ldrb	r3, [r3, #9]
 8001450:	2b01      	cmp	r3, #1
 8001452:	d108      	bne.n	8001466 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	e007      	b.n	8001476 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8001474:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	6812      	ldr	r2, [r2, #0]
 8001480:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8001484:	f023 0308 	bic.w	r3, r3, #8
 8001488:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	2b02      	cmp	r3, #2
 8001490:	d108      	bne.n	80014a4 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	6819      	ldr	r1, [r3, #0]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	695a      	ldr	r2, [r3, #20]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	430a      	orrs	r2, r1
 80014a2:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	7c1b      	ldrb	r3, [r3, #16]
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d108      	bne.n	80014be <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f042 0210 	orr.w	r2, r2, #16
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	e007      	b.n	80014ce <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f022 0210 	bic.w	r2, r2, #16
 80014cc:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	7c5b      	ldrb	r3, [r3, #17]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d108      	bne.n	80014e8 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f042 0220 	orr.w	r2, r2, #32
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	e007      	b.n	80014f8 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f022 0220 	bic.w	r2, r2, #32
 80014f6:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	695b      	ldr	r3, [r3, #20]
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	6812      	ldr	r2, [r2, #0]
 8001502:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 8001506:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 800150a:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	6959      	ldr	r1, [r3, #20]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a1b      	ldr	r3, [r3, #32]
 800151a:	3b01      	subs	r3, #1
 800151c:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800151e:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001524:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8001526:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	430a      	orrs	r2, r1
 800152e:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685a      	ldr	r2, [r3, #4]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68da      	ldr	r2, [r3, #12]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	699a      	ldr	r2, [r3, #24]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	7c1a      	ldrb	r2, [r3, #16]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f042 0201 	orr.w	r2, r2, #1
 8001560:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2201      	movs	r2, #1
 8001566:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 800156a:	2300      	movs	r3, #0
}
 800156c:	4618      	mov	r0, r3
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40016100 	.word	0x40016100

08001578 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8001578:	b480      	push	{r7}
 800157a:	b087      	sub	sp, #28
 800157c:	af00      	add	r7, sp, #0
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	60b9      	str	r1, [r7, #8]
 8001582:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001584:	2300      	movs	r3, #0
 8001586:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800158e:	2b00      	cmp	r3, #0
 8001590:	d02e      	beq.n	80015f0 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001598:	2bff      	cmp	r3, #255	@ 0xff
 800159a:	d029      	beq.n	80015f0 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	6812      	ldr	r2, [r2, #0]
 80015a6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80015aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015ae:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d10d      	bne.n	80015d2 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	021b      	lsls	r3, r3, #8
 80015c0:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80015c4:	431a      	orrs	r2, r3
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	e00a      	b.n	80015e8 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	6819      	ldr	r1, [r3, #0]
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	021b      	lsls	r3, r3, #8
 80015dc:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	430a      	orrs	r2, r1
 80015e6:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80015ee:	e001      	b.n	80015f4 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 80015f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	371c      	adds	r7, #28
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
	...

08001604 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af00      	add	r7, sp, #0
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001610:	2300      	movs	r3, #0
 8001612:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d002      	beq.n	8001620 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d102      	bne.n	8001626 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	75fb      	strb	r3, [r7, #23]
 8001624:	e064      	b.n	80016f0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001630:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001634:	d002      	beq.n	800163c <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	75fb      	strb	r3, [r7, #23]
 800163a:	e059      	b.n	80016f0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001640:	2b00      	cmp	r3, #0
 8001642:	d10e      	bne.n	8001662 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001648:	2b00      	cmp	r3, #0
 800164a:	d10a      	bne.n	8001662 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001650:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001652:	2b00      	cmp	r3, #0
 8001654:	d105      	bne.n	8001662 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d002      	beq.n	8001662 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	75fb      	strb	r3, [r7, #23]
 8001660:	e046      	b.n	80016f0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001666:	2b00      	cmp	r3, #0
 8001668:	d10b      	bne.n	8001682 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800166e:	2b00      	cmp	r3, #0
 8001670:	d107      	bne.n	8001682 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001676:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001678:	2b20      	cmp	r3, #32
 800167a:	d102      	bne.n	8001682 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 800167c:	2301      	movs	r3, #1
 800167e:	75fb      	strb	r3, [r7, #23]
 8001680:	e036      	b.n	80016f0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001688:	2b01      	cmp	r3, #1
 800168a:	d004      	beq.n	8001696 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8001692:	2b03      	cmp	r3, #3
 8001694:	d12a      	bne.n	80016ec <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800169a:	4a18      	ldr	r2, [pc, #96]	@ (80016fc <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 800169c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016a2:	4a17      	ldr	r2, [pc, #92]	@ (8001700 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80016a4:	635a      	str	r2, [r3, #52]	@ 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016aa:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80016ac:	2b20      	cmp	r3, #32
 80016ae:	d101      	bne.n	80016b4 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 80016b0:	4a14      	ldr	r2, [pc, #80]	@ (8001704 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 80016b2:	e000      	b.n	80016b6 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 80016b4:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016ba:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	331c      	adds	r3, #28
 80016c6:	4619      	mov	r1, r3
 80016c8:	68ba      	ldr	r2, [r7, #8]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	f000 f99e 	bl	8001a0c <HAL_DMA_Start_IT>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d006      	beq.n	80016e4 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	22ff      	movs	r2, #255	@ 0xff
 80016da:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      status = HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80016e2:	e005      	b.n	80016f0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 80016e4:	68f8      	ldr	r0, [r7, #12]
 80016e6:	f000 f893 	bl	8001810 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80016ea:	e001      	b.n	80016f0 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 80016f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	08001739 	.word	0x08001739
 8001700:	08001755 	.word	0x08001755
 8001704:	0800171d 	.word	0x0800171d

08001708 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001728:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 800172a:	68f8      	ldr	r0, [r7, #12]
 800172c:	f7fe ff76 	bl	800061c <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8001730:	bf00      	nop
 8001732:	3710      	adds	r7, #16
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}

08001738 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001744:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8001746:	68f8      	ldr	r0, [r7, #12]
 8001748:	f7fe ff78 	bl	800063c <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 800174c:	bf00      	nop
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001760:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2203      	movs	r2, #3
 8001766:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8001768:	68f8      	ldr	r0, [r7, #12]
 800176a:	f7ff ffcd 	bl	8001708 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 800176e:	bf00      	nop
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	4a1c      	ldr	r2, [pc, #112]	@ (80017f4 <DFSDM_GetChannelFromInstance+0x7c>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d102      	bne.n	800178e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001788:	2300      	movs	r3, #0
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	e02b      	b.n	80017e6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a19      	ldr	r2, [pc, #100]	@ (80017f8 <DFSDM_GetChannelFromInstance+0x80>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d102      	bne.n	800179c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8001796:	2301      	movs	r3, #1
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	e024      	b.n	80017e6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4a17      	ldr	r2, [pc, #92]	@ (80017fc <DFSDM_GetChannelFromInstance+0x84>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d102      	bne.n	80017aa <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80017a4:	2302      	movs	r3, #2
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	e01d      	b.n	80017e6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a14      	ldr	r2, [pc, #80]	@ (8001800 <DFSDM_GetChannelFromInstance+0x88>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d102      	bne.n	80017b8 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80017b2:	2304      	movs	r3, #4
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	e016      	b.n	80017e6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a12      	ldr	r2, [pc, #72]	@ (8001804 <DFSDM_GetChannelFromInstance+0x8c>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d102      	bne.n	80017c6 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80017c0:	2305      	movs	r3, #5
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	e00f      	b.n	80017e6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a0f      	ldr	r2, [pc, #60]	@ (8001808 <DFSDM_GetChannelFromInstance+0x90>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d102      	bne.n	80017d4 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80017ce:	2306      	movs	r3, #6
 80017d0:	60fb      	str	r3, [r7, #12]
 80017d2:	e008      	b.n	80017e6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4a0d      	ldr	r2, [pc, #52]	@ (800180c <DFSDM_GetChannelFromInstance+0x94>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d102      	bne.n	80017e2 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80017dc:	2307      	movs	r3, #7
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	e001      	b.n	80017e6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80017e2:	2303      	movs	r3, #3
 80017e4:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80017e6:	68fb      	ldr	r3, [r7, #12]
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3714      	adds	r7, #20
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr
 80017f4:	40016000 	.word	0x40016000
 80017f8:	40016020 	.word	0x40016020
 80017fc:	40016040 	.word	0x40016040
 8001800:	40016080 	.word	0x40016080
 8001804:	400160a0 	.word	0x400160a0
 8001808:	400160c0 	.word	0x400160c0
 800180c:	400160e0 	.word	0x400160e0

08001810 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800181c:	2b00      	cmp	r3, #0
 800181e:	d108      	bne.n	8001832 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	e033      	b.n	800189a <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f022 0201 	bic.w	r2, r2, #1
 8001840:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8001850:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f042 0201 	orr.w	r2, r2, #1
 8001860:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001868:	2b03      	cmp	r3, #3
 800186a:	d116      	bne.n	800189a <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001870:	2b00      	cmp	r3, #0
 8001872:	d107      	bne.n	8001884 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f042 0202 	orr.w	r2, r2, #2
 8001882:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 800188a:	2b01      	cmp	r3, #1
 800188c:	d102      	bne.n	8001894 <DFSDM_RegConvStart+0x84>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001892:	e000      	b.n	8001896 <DFSDM_RegConvStart+0x86>
 8001894:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	6493      	str	r3, [r2, #72]	@ 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d101      	bne.n	80018a8 <DFSDM_RegConvStart+0x98>
 80018a4:	2202      	movs	r2, #2
 80018a6:	e000      	b.n	80018aa <DFSDM_RegConvStart+0x9a>
 80018a8:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 80018b0:	bf00      	nop
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d101      	bne.n	80018ce <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e08d      	b.n	80019ea <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	461a      	mov	r2, r3
 80018d4:	4b47      	ldr	r3, [pc, #284]	@ (80019f4 <HAL_DMA_Init+0x138>)
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d80f      	bhi.n	80018fa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	461a      	mov	r2, r3
 80018e0:	4b45      	ldr	r3, [pc, #276]	@ (80019f8 <HAL_DMA_Init+0x13c>)
 80018e2:	4413      	add	r3, r2
 80018e4:	4a45      	ldr	r2, [pc, #276]	@ (80019fc <HAL_DMA_Init+0x140>)
 80018e6:	fba2 2303 	umull	r2, r3, r2, r3
 80018ea:	091b      	lsrs	r3, r3, #4
 80018ec:	009a      	lsls	r2, r3, #2
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a42      	ldr	r2, [pc, #264]	@ (8001a00 <HAL_DMA_Init+0x144>)
 80018f6:	641a      	str	r2, [r3, #64]	@ 0x40
 80018f8:	e00e      	b.n	8001918 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	461a      	mov	r2, r3
 8001900:	4b40      	ldr	r3, [pc, #256]	@ (8001a04 <HAL_DMA_Init+0x148>)
 8001902:	4413      	add	r3, r2
 8001904:	4a3d      	ldr	r2, [pc, #244]	@ (80019fc <HAL_DMA_Init+0x140>)
 8001906:	fba2 2303 	umull	r2, r3, r2, r3
 800190a:	091b      	lsrs	r3, r3, #4
 800190c:	009a      	lsls	r2, r3, #2
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a3c      	ldr	r2, [pc, #240]	@ (8001a08 <HAL_DMA_Init+0x14c>)
 8001916:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2202      	movs	r2, #2
 800191c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800192e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001932:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800193c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	691b      	ldr	r3, [r3, #16]
 8001942:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001948:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001954:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6a1b      	ldr	r3, [r3, #32]
 800195a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800195c:	68fa      	ldr	r2, [r7, #12]
 800195e:	4313      	orrs	r3, r2
 8001960:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f000 f9b6 	bl	8001cdc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001978:	d102      	bne.n	8001980 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685a      	ldr	r2, [r3, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001988:	b2d2      	uxtb	r2, r2
 800198a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001994:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d010      	beq.n	80019c0 <HAL_DMA_Init+0x104>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	2b04      	cmp	r3, #4
 80019a4:	d80c      	bhi.n	80019c0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f000 f9d6 	bl	8001d58 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	e008      	b.n	80019d2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2200      	movs	r2, #0
 80019d0:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2200      	movs	r2, #0
 80019d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2201      	movs	r2, #1
 80019dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	40020407 	.word	0x40020407
 80019f8:	bffdfff8 	.word	0xbffdfff8
 80019fc:	cccccccd 	.word	0xcccccccd
 8001a00:	40020000 	.word	0x40020000
 8001a04:	bffdfbf8 	.word	0xbffdfbf8
 8001a08:	40020400 	.word	0x40020400

08001a0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
 8001a18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d101      	bne.n	8001a2c <HAL_DMA_Start_IT+0x20>
 8001a28:	2302      	movs	r3, #2
 8001a2a:	e066      	b.n	8001afa <HAL_DMA_Start_IT+0xee>
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d155      	bne.n	8001aec <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2202      	movs	r2, #2
 8001a44:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f022 0201 	bic.w	r2, r2, #1
 8001a5c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	687a      	ldr	r2, [r7, #4]
 8001a62:	68b9      	ldr	r1, [r7, #8]
 8001a64:	68f8      	ldr	r0, [r7, #12]
 8001a66:	f000 f8fb 	bl	8001c60 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d008      	beq.n	8001a84 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f042 020e 	orr.w	r2, r2, #14
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	e00f      	b.n	8001aa4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f022 0204 	bic.w	r2, r2, #4
 8001a92:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f042 020a 	orr.w	r2, r2, #10
 8001aa2:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d007      	beq.n	8001ac2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001abc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ac0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d007      	beq.n	8001ada <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ad4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ad8:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f042 0201 	orr.w	r2, r2, #1
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	e005      	b.n	8001af8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	2200      	movs	r2, #0
 8001af0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001af4:	2302      	movs	r3, #2
 8001af6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001af8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b084      	sub	sp, #16
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b1e:	f003 031c 	and.w	r3, r3, #28
 8001b22:	2204      	movs	r2, #4
 8001b24:	409a      	lsls	r2, r3
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d026      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x7a>
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	f003 0304 	and.w	r3, r3, #4
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d021      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0320 	and.w	r3, r3, #32
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d107      	bne.n	8001b56 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f022 0204 	bic.w	r2, r2, #4
 8001b54:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5a:	f003 021c 	and.w	r2, r3, #28
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b62:	2104      	movs	r1, #4
 8001b64:	fa01 f202 	lsl.w	r2, r1, r2
 8001b68:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d071      	beq.n	8001c56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001b7a:	e06c      	b.n	8001c56 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b80:	f003 031c 	and.w	r3, r3, #28
 8001b84:	2202      	movs	r2, #2
 8001b86:	409a      	lsls	r2, r3
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d02e      	beq.n	8001bee <HAL_DMA_IRQHandler+0xec>
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d029      	beq.n	8001bee <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0320 	and.w	r3, r3, #32
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d10b      	bne.n	8001bc0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f022 020a 	bic.w	r2, r2, #10
 8001bb6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc4:	f003 021c 	and.w	r2, r3, #28
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bcc:	2102      	movs	r1, #2
 8001bce:	fa01 f202 	lsl.w	r2, r1, r2
 8001bd2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d038      	beq.n	8001c56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001bec:	e033      	b.n	8001c56 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf2:	f003 031c 	and.w	r3, r3, #28
 8001bf6:	2208      	movs	r2, #8
 8001bf8:	409a      	lsls	r2, r3
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d02a      	beq.n	8001c58 <HAL_DMA_IRQHandler+0x156>
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	f003 0308 	and.w	r3, r3, #8
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d025      	beq.n	8001c58 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f022 020e 	bic.w	r2, r2, #14
 8001c1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c20:	f003 021c 	and.w	r2, r3, #28
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c28:	2101      	movs	r1, #1
 8001c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c2e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2201      	movs	r2, #1
 8001c3a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d004      	beq.n	8001c58 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001c56:	bf00      	nop
 8001c58:	bf00      	nop
}
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
 8001c6c:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c76:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d004      	beq.n	8001c8a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c84:	68fa      	ldr	r2, [r7, #12]
 8001c86:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001c88:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8e:	f003 021c 	and.w	r2, r3, #28
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	2101      	movs	r1, #1
 8001c98:	fa01 f202 	lsl.w	r2, r1, r2
 8001c9c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	683a      	ldr	r2, [r7, #0]
 8001ca4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	2b10      	cmp	r3, #16
 8001cac:	d108      	bne.n	8001cc0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	68ba      	ldr	r2, [r7, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001cbe:	e007      	b.n	8001cd0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	68ba      	ldr	r2, [r7, #8]
 8001cc6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	60da      	str	r2, [r3, #12]
}
 8001cd0:	bf00      	nop
 8001cd2:	3714      	adds	r7, #20
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	461a      	mov	r2, r3
 8001cea:	4b17      	ldr	r3, [pc, #92]	@ (8001d48 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d80a      	bhi.n	8001d06 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf4:	089b      	lsrs	r3, r3, #2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001cfc:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d04:	e007      	b.n	8001d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0a:	089b      	lsrs	r3, r3, #2
 8001d0c:	009a      	lsls	r2, r3, #2
 8001d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d4c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001d10:	4413      	add	r3, r2
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	3b08      	subs	r3, #8
 8001d1e:	4a0c      	ldr	r2, [pc, #48]	@ (8001d50 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001d20:	fba2 2303 	umull	r2, r3, r2, r3
 8001d24:	091b      	lsrs	r3, r3, #4
 8001d26:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d54 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001d2c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f003 031f 	and.w	r3, r3, #31
 8001d34:	2201      	movs	r2, #1
 8001d36:	409a      	lsls	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001d3c:	bf00      	nop
 8001d3e:	3714      	adds	r7, #20
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	40020407 	.word	0x40020407
 8001d4c:	4002081c 	.word	0x4002081c
 8001d50:	cccccccd 	.word	0xcccccccd
 8001d54:	40020880 	.word	0x40020880

08001d58 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001d68:	68fa      	ldr	r2, [r7, #12]
 8001d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001d6c:	4413      	add	r3, r2
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	461a      	mov	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a08      	ldr	r2, [pc, #32]	@ (8001d9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001d7a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	f003 0303 	and.w	r3, r3, #3
 8001d84:	2201      	movs	r2, #1
 8001d86:	409a      	lsls	r2, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001d8c:	bf00      	nop
 8001d8e:	3714      	adds	r7, #20
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr
 8001d98:	1000823f 	.word	0x1000823f
 8001d9c:	40020940 	.word	0x40020940

08001da0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b087      	sub	sp, #28
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dae:	e166      	b.n	800207e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	2101      	movs	r1, #1
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	fa01 f303 	lsl.w	r3, r1, r3
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	f000 8158 	beq.w	8002078 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d005      	beq.n	8001de0 <HAL_GPIO_Init+0x40>
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f003 0303 	and.w	r3, r3, #3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d130      	bne.n	8001e42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	2203      	movs	r2, #3
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	43db      	mvns	r3, r3
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4013      	ands	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	68da      	ldr	r2, [r3, #12]
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e16:	2201      	movs	r2, #1
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	4013      	ands	r3, r2
 8001e24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	091b      	lsrs	r3, r3, #4
 8001e2c:	f003 0201 	and.w	r2, r3, #1
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	693a      	ldr	r2, [r7, #16]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f003 0303 	and.w	r3, r3, #3
 8001e4a:	2b03      	cmp	r3, #3
 8001e4c:	d017      	beq.n	8001e7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	2203      	movs	r2, #3
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	43db      	mvns	r3, r3
 8001e60:	693a      	ldr	r2, [r7, #16]
 8001e62:	4013      	ands	r3, r2
 8001e64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	689a      	ldr	r2, [r3, #8]
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	005b      	lsls	r3, r3, #1
 8001e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e72:	693a      	ldr	r2, [r7, #16]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f003 0303 	and.w	r3, r3, #3
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d123      	bne.n	8001ed2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	08da      	lsrs	r2, r3, #3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	3208      	adds	r2, #8
 8001e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	f003 0307 	and.w	r3, r3, #7
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	220f      	movs	r2, #15
 8001ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea6:	43db      	mvns	r3, r3
 8001ea8:	693a      	ldr	r2, [r7, #16]
 8001eaa:	4013      	ands	r3, r2
 8001eac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	691a      	ldr	r2, [r3, #16]
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	f003 0307 	and.w	r3, r3, #7
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	08da      	lsrs	r2, r3, #3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	3208      	adds	r2, #8
 8001ecc:	6939      	ldr	r1, [r7, #16]
 8001ece:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	005b      	lsls	r3, r3, #1
 8001edc:	2203      	movs	r2, #3
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f003 0203 	and.w	r2, r3, #3
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	f000 80b2 	beq.w	8002078 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f14:	4b61      	ldr	r3, [pc, #388]	@ (800209c <HAL_GPIO_Init+0x2fc>)
 8001f16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f18:	4a60      	ldr	r2, [pc, #384]	@ (800209c <HAL_GPIO_Init+0x2fc>)
 8001f1a:	f043 0301 	orr.w	r3, r3, #1
 8001f1e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f20:	4b5e      	ldr	r3, [pc, #376]	@ (800209c <HAL_GPIO_Init+0x2fc>)
 8001f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f24:	f003 0301 	and.w	r3, r3, #1
 8001f28:	60bb      	str	r3, [r7, #8]
 8001f2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f2c:	4a5c      	ldr	r2, [pc, #368]	@ (80020a0 <HAL_GPIO_Init+0x300>)
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	089b      	lsrs	r3, r3, #2
 8001f32:	3302      	adds	r3, #2
 8001f34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f003 0303 	and.w	r3, r3, #3
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	220f      	movs	r2, #15
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001f56:	d02b      	beq.n	8001fb0 <HAL_GPIO_Init+0x210>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a52      	ldr	r2, [pc, #328]	@ (80020a4 <HAL_GPIO_Init+0x304>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d025      	beq.n	8001fac <HAL_GPIO_Init+0x20c>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a51      	ldr	r2, [pc, #324]	@ (80020a8 <HAL_GPIO_Init+0x308>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d01f      	beq.n	8001fa8 <HAL_GPIO_Init+0x208>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a50      	ldr	r2, [pc, #320]	@ (80020ac <HAL_GPIO_Init+0x30c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d019      	beq.n	8001fa4 <HAL_GPIO_Init+0x204>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4a4f      	ldr	r2, [pc, #316]	@ (80020b0 <HAL_GPIO_Init+0x310>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d013      	beq.n	8001fa0 <HAL_GPIO_Init+0x200>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a4e      	ldr	r2, [pc, #312]	@ (80020b4 <HAL_GPIO_Init+0x314>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d00d      	beq.n	8001f9c <HAL_GPIO_Init+0x1fc>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a4d      	ldr	r2, [pc, #308]	@ (80020b8 <HAL_GPIO_Init+0x318>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d007      	beq.n	8001f98 <HAL_GPIO_Init+0x1f8>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	4a4c      	ldr	r2, [pc, #304]	@ (80020bc <HAL_GPIO_Init+0x31c>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d101      	bne.n	8001f94 <HAL_GPIO_Init+0x1f4>
 8001f90:	2307      	movs	r3, #7
 8001f92:	e00e      	b.n	8001fb2 <HAL_GPIO_Init+0x212>
 8001f94:	2308      	movs	r3, #8
 8001f96:	e00c      	b.n	8001fb2 <HAL_GPIO_Init+0x212>
 8001f98:	2306      	movs	r3, #6
 8001f9a:	e00a      	b.n	8001fb2 <HAL_GPIO_Init+0x212>
 8001f9c:	2305      	movs	r3, #5
 8001f9e:	e008      	b.n	8001fb2 <HAL_GPIO_Init+0x212>
 8001fa0:	2304      	movs	r3, #4
 8001fa2:	e006      	b.n	8001fb2 <HAL_GPIO_Init+0x212>
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e004      	b.n	8001fb2 <HAL_GPIO_Init+0x212>
 8001fa8:	2302      	movs	r3, #2
 8001faa:	e002      	b.n	8001fb2 <HAL_GPIO_Init+0x212>
 8001fac:	2301      	movs	r3, #1
 8001fae:	e000      	b.n	8001fb2 <HAL_GPIO_Init+0x212>
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	f002 0203 	and.w	r2, r2, #3
 8001fb8:	0092      	lsls	r2, r2, #2
 8001fba:	4093      	lsls	r3, r2
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fc2:	4937      	ldr	r1, [pc, #220]	@ (80020a0 <HAL_GPIO_Init+0x300>)
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	089b      	lsrs	r3, r3, #2
 8001fc8:	3302      	adds	r3, #2
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001fd0:	4b3b      	ldr	r3, [pc, #236]	@ (80020c0 <HAL_GPIO_Init+0x320>)
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d003      	beq.n	8001ff4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ff4:	4a32      	ldr	r2, [pc, #200]	@ (80020c0 <HAL_GPIO_Init+0x320>)
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ffa:	4b31      	ldr	r3, [pc, #196]	@ (80020c0 <HAL_GPIO_Init+0x320>)
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	43db      	mvns	r3, r3
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	4013      	ands	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	4313      	orrs	r3, r2
 800201c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800201e:	4a28      	ldr	r2, [pc, #160]	@ (80020c0 <HAL_GPIO_Init+0x320>)
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002024:	4b26      	ldr	r3, [pc, #152]	@ (80020c0 <HAL_GPIO_Init+0x320>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	43db      	mvns	r3, r3
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	4013      	ands	r3, r2
 8002032:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d003      	beq.n	8002048 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	4313      	orrs	r3, r2
 8002046:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002048:	4a1d      	ldr	r2, [pc, #116]	@ (80020c0 <HAL_GPIO_Init+0x320>)
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800204e:	4b1c      	ldr	r3, [pc, #112]	@ (80020c0 <HAL_GPIO_Init+0x320>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	43db      	mvns	r3, r3
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	4013      	ands	r3, r2
 800205c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	4313      	orrs	r3, r2
 8002070:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002072:	4a13      	ldr	r2, [pc, #76]	@ (80020c0 <HAL_GPIO_Init+0x320>)
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	3301      	adds	r3, #1
 800207c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	fa22 f303 	lsr.w	r3, r2, r3
 8002088:	2b00      	cmp	r3, #0
 800208a:	f47f ae91 	bne.w	8001db0 <HAL_GPIO_Init+0x10>
  }
}
 800208e:	bf00      	nop
 8002090:	bf00      	nop
 8002092:	371c      	adds	r7, #28
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr
 800209c:	40021000 	.word	0x40021000
 80020a0:	40010000 	.word	0x40010000
 80020a4:	48000400 	.word	0x48000400
 80020a8:	48000800 	.word	0x48000800
 80020ac:	48000c00 	.word	0x48000c00
 80020b0:	48001000 	.word	0x48001000
 80020b4:	48001400 	.word	0x48001400
 80020b8:	48001800 	.word	0x48001800
 80020bc:	48001c00 	.word	0x48001c00
 80020c0:	40010400 	.word	0x40010400

080020c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	460b      	mov	r3, r1
 80020ce:	807b      	strh	r3, [r7, #2]
 80020d0:	4613      	mov	r3, r2
 80020d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020d4:	787b      	ldrb	r3, [r7, #1]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020da:	887a      	ldrh	r2, [r7, #2]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020e0:	e002      	b.n	80020e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020e2:	887a      	ldrh	r2, [r7, #2]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	460b      	mov	r3, r1
 80020fe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	695b      	ldr	r3, [r3, #20]
 8002104:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002106:	887a      	ldrh	r2, [r7, #2]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4013      	ands	r3, r2
 800210c:	041a      	lsls	r2, r3, #16
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	43d9      	mvns	r1, r3
 8002112:	887b      	ldrh	r3, [r7, #2]
 8002114:	400b      	ands	r3, r1
 8002116:	431a      	orrs	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	619a      	str	r2, [r3, #24]
}
 800211c:	bf00      	nop
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800212c:	4b0d      	ldr	r3, [pc, #52]	@ (8002164 <HAL_PWREx_GetVoltageRange+0x3c>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002134:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002138:	d102      	bne.n	8002140 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800213a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800213e:	e00b      	b.n	8002158 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002140:	4b08      	ldr	r3, [pc, #32]	@ (8002164 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002142:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800214a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800214e:	d102      	bne.n	8002156 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002150:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002154:	e000      	b.n	8002158 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002156:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002158:	4618      	mov	r0, r3
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	40007000 	.word	0x40007000

08002168 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002168:	b480      	push	{r7}
 800216a:	b085      	sub	sp, #20
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d141      	bne.n	80021fa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002176:	4b4b      	ldr	r3, [pc, #300]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800217e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002182:	d131      	bne.n	80021e8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002184:	4b47      	ldr	r3, [pc, #284]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002186:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800218a:	4a46      	ldr	r2, [pc, #280]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800218c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002190:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002194:	4b43      	ldr	r3, [pc, #268]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800219c:	4a41      	ldr	r2, [pc, #260]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800219e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80021a4:	4b40      	ldr	r3, [pc, #256]	@ (80022a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2232      	movs	r2, #50	@ 0x32
 80021aa:	fb02 f303 	mul.w	r3, r2, r3
 80021ae:	4a3f      	ldr	r2, [pc, #252]	@ (80022ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 80021b0:	fba2 2303 	umull	r2, r3, r2, r3
 80021b4:	0c9b      	lsrs	r3, r3, #18
 80021b6:	3301      	adds	r3, #1
 80021b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021ba:	e002      	b.n	80021c2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	3b01      	subs	r3, #1
 80021c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021c2:	4b38      	ldr	r3, [pc, #224]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021c4:	695b      	ldr	r3, [r3, #20]
 80021c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021ce:	d102      	bne.n	80021d6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f2      	bne.n	80021bc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021d6:	4b33      	ldr	r3, [pc, #204]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021e2:	d158      	bne.n	8002296 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e057      	b.n	8002298 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021e8:	4b2e      	ldr	r3, [pc, #184]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021ee:	4a2d      	ldr	r2, [pc, #180]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80021f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80021f8:	e04d      	b.n	8002296 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002200:	d141      	bne.n	8002286 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002202:	4b28      	ldr	r3, [pc, #160]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800220a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800220e:	d131      	bne.n	8002274 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002210:	4b24      	ldr	r3, [pc, #144]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002212:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002216:	4a23      	ldr	r2, [pc, #140]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002218:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800221c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002220:	4b20      	ldr	r3, [pc, #128]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002228:	4a1e      	ldr	r2, [pc, #120]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800222a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800222e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002230:	4b1d      	ldr	r3, [pc, #116]	@ (80022a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2232      	movs	r2, #50	@ 0x32
 8002236:	fb02 f303 	mul.w	r3, r2, r3
 800223a:	4a1c      	ldr	r2, [pc, #112]	@ (80022ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 800223c:	fba2 2303 	umull	r2, r3, r2, r3
 8002240:	0c9b      	lsrs	r3, r3, #18
 8002242:	3301      	adds	r3, #1
 8002244:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002246:	e002      	b.n	800224e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	3b01      	subs	r3, #1
 800224c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800224e:	4b15      	ldr	r3, [pc, #84]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002250:	695b      	ldr	r3, [r3, #20]
 8002252:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002256:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800225a:	d102      	bne.n	8002262 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1f2      	bne.n	8002248 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002262:	4b10      	ldr	r3, [pc, #64]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002264:	695b      	ldr	r3, [r3, #20]
 8002266:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800226a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800226e:	d112      	bne.n	8002296 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e011      	b.n	8002298 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002274:	4b0b      	ldr	r3, [pc, #44]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002276:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800227a:	4a0a      	ldr	r2, [pc, #40]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800227c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002280:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002284:	e007      	b.n	8002296 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002286:	4b07      	ldr	r3, [pc, #28]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800228e:	4a05      	ldr	r2, [pc, #20]	@ (80022a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002290:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002294:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3714      	adds	r7, #20
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	40007000 	.word	0x40007000
 80022a8:	20000000 	.word	0x20000000
 80022ac:	431bde83 	.word	0x431bde83

080022b0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b088      	sub	sp, #32
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d102      	bne.n	80022c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	f000 bc08 	b.w	8002ad4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022c4:	4b96      	ldr	r3, [pc, #600]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f003 030c 	and.w	r3, r3, #12
 80022cc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022ce:	4b94      	ldr	r3, [pc, #592]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	f003 0303 	and.w	r3, r3, #3
 80022d6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0310 	and.w	r3, r3, #16
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	f000 80e4 	beq.w	80024ae <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d007      	beq.n	80022fc <HAL_RCC_OscConfig+0x4c>
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	2b0c      	cmp	r3, #12
 80022f0:	f040 808b 	bne.w	800240a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	f040 8087 	bne.w	800240a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022fc:	4b88      	ldr	r3, [pc, #544]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0302 	and.w	r3, r3, #2
 8002304:	2b00      	cmp	r3, #0
 8002306:	d005      	beq.n	8002314 <HAL_RCC_OscConfig+0x64>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d101      	bne.n	8002314 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e3df      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a1a      	ldr	r2, [r3, #32]
 8002318:	4b81      	ldr	r3, [pc, #516]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0308 	and.w	r3, r3, #8
 8002320:	2b00      	cmp	r3, #0
 8002322:	d004      	beq.n	800232e <HAL_RCC_OscConfig+0x7e>
 8002324:	4b7e      	ldr	r3, [pc, #504]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800232c:	e005      	b.n	800233a <HAL_RCC_OscConfig+0x8a>
 800232e:	4b7c      	ldr	r3, [pc, #496]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002330:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002334:	091b      	lsrs	r3, r3, #4
 8002336:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800233a:	4293      	cmp	r3, r2
 800233c:	d223      	bcs.n	8002386 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	4618      	mov	r0, r3
 8002344:	f000 fdcc 	bl	8002ee0 <RCC_SetFlashLatencyFromMSIRange>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e3c0      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002352:	4b73      	ldr	r3, [pc, #460]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a72      	ldr	r2, [pc, #456]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002358:	f043 0308 	orr.w	r3, r3, #8
 800235c:	6013      	str	r3, [r2, #0]
 800235e:	4b70      	ldr	r3, [pc, #448]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6a1b      	ldr	r3, [r3, #32]
 800236a:	496d      	ldr	r1, [pc, #436]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 800236c:	4313      	orrs	r3, r2
 800236e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002370:	4b6b      	ldr	r3, [pc, #428]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	69db      	ldr	r3, [r3, #28]
 800237c:	021b      	lsls	r3, r3, #8
 800237e:	4968      	ldr	r1, [pc, #416]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002380:	4313      	orrs	r3, r2
 8002382:	604b      	str	r3, [r1, #4]
 8002384:	e025      	b.n	80023d2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002386:	4b66      	ldr	r3, [pc, #408]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a65      	ldr	r2, [pc, #404]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 800238c:	f043 0308 	orr.w	r3, r3, #8
 8002390:	6013      	str	r3, [r2, #0]
 8002392:	4b63      	ldr	r3, [pc, #396]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a1b      	ldr	r3, [r3, #32]
 800239e:	4960      	ldr	r1, [pc, #384]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 80023a0:	4313      	orrs	r3, r2
 80023a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023a4:	4b5e      	ldr	r3, [pc, #376]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	69db      	ldr	r3, [r3, #28]
 80023b0:	021b      	lsls	r3, r3, #8
 80023b2:	495b      	ldr	r1, [pc, #364]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 80023b4:	4313      	orrs	r3, r2
 80023b6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d109      	bne.n	80023d2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a1b      	ldr	r3, [r3, #32]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f000 fd8c 	bl	8002ee0 <RCC_SetFlashLatencyFromMSIRange>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e380      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023d2:	f000 fcc1 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 80023d6:	4602      	mov	r2, r0
 80023d8:	4b51      	ldr	r3, [pc, #324]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	091b      	lsrs	r3, r3, #4
 80023de:	f003 030f 	and.w	r3, r3, #15
 80023e2:	4950      	ldr	r1, [pc, #320]	@ (8002524 <HAL_RCC_OscConfig+0x274>)
 80023e4:	5ccb      	ldrb	r3, [r1, r3]
 80023e6:	f003 031f 	and.w	r3, r3, #31
 80023ea:	fa22 f303 	lsr.w	r3, r2, r3
 80023ee:	4a4e      	ldr	r2, [pc, #312]	@ (8002528 <HAL_RCC_OscConfig+0x278>)
 80023f0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80023f2:	4b4e      	ldr	r3, [pc, #312]	@ (800252c <HAL_RCC_OscConfig+0x27c>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7fe fd92 	bl	8000f20 <HAL_InitTick>
 80023fc:	4603      	mov	r3, r0
 80023fe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002400:	7bfb      	ldrb	r3, [r7, #15]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d052      	beq.n	80024ac <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002406:	7bfb      	ldrb	r3, [r7, #15]
 8002408:	e364      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	699b      	ldr	r3, [r3, #24]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d032      	beq.n	8002478 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002412:	4b43      	ldr	r3, [pc, #268]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a42      	ldr	r2, [pc, #264]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002418:	f043 0301 	orr.w	r3, r3, #1
 800241c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800241e:	f7fe fdcf 	bl	8000fc0 <HAL_GetTick>
 8002422:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002424:	e008      	b.n	8002438 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002426:	f7fe fdcb 	bl	8000fc0 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	2b02      	cmp	r3, #2
 8002432:	d901      	bls.n	8002438 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002434:	2303      	movs	r3, #3
 8002436:	e34d      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002438:	4b39      	ldr	r3, [pc, #228]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0302 	and.w	r3, r3, #2
 8002440:	2b00      	cmp	r3, #0
 8002442:	d0f0      	beq.n	8002426 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002444:	4b36      	ldr	r3, [pc, #216]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a35      	ldr	r2, [pc, #212]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 800244a:	f043 0308 	orr.w	r3, r3, #8
 800244e:	6013      	str	r3, [r2, #0]
 8002450:	4b33      	ldr	r3, [pc, #204]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a1b      	ldr	r3, [r3, #32]
 800245c:	4930      	ldr	r1, [pc, #192]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 800245e:	4313      	orrs	r3, r2
 8002460:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002462:	4b2f      	ldr	r3, [pc, #188]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	021b      	lsls	r3, r3, #8
 8002470:	492b      	ldr	r1, [pc, #172]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002472:	4313      	orrs	r3, r2
 8002474:	604b      	str	r3, [r1, #4]
 8002476:	e01a      	b.n	80024ae <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002478:	4b29      	ldr	r3, [pc, #164]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a28      	ldr	r2, [pc, #160]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 800247e:	f023 0301 	bic.w	r3, r3, #1
 8002482:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002484:	f7fe fd9c 	bl	8000fc0 <HAL_GetTick>
 8002488:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800248a:	e008      	b.n	800249e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800248c:	f7fe fd98 	bl	8000fc0 <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	2b02      	cmp	r3, #2
 8002498:	d901      	bls.n	800249e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e31a      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800249e:	4b20      	ldr	r3, [pc, #128]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1f0      	bne.n	800248c <HAL_RCC_OscConfig+0x1dc>
 80024aa:	e000      	b.n	80024ae <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d073      	beq.n	80025a2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	2b08      	cmp	r3, #8
 80024be:	d005      	beq.n	80024cc <HAL_RCC_OscConfig+0x21c>
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	2b0c      	cmp	r3, #12
 80024c4:	d10e      	bne.n	80024e4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	2b03      	cmp	r3, #3
 80024ca:	d10b      	bne.n	80024e4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024cc:	4b14      	ldr	r3, [pc, #80]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d063      	beq.n	80025a0 <HAL_RCC_OscConfig+0x2f0>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d15f      	bne.n	80025a0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e2f7      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024ec:	d106      	bne.n	80024fc <HAL_RCC_OscConfig+0x24c>
 80024ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a0b      	ldr	r2, [pc, #44]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 80024f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	e025      	b.n	8002548 <HAL_RCC_OscConfig+0x298>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002504:	d114      	bne.n	8002530 <HAL_RCC_OscConfig+0x280>
 8002506:	4b06      	ldr	r3, [pc, #24]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a05      	ldr	r2, [pc, #20]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 800250c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002510:	6013      	str	r3, [r2, #0]
 8002512:	4b03      	ldr	r3, [pc, #12]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a02      	ldr	r2, [pc, #8]	@ (8002520 <HAL_RCC_OscConfig+0x270>)
 8002518:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800251c:	6013      	str	r3, [r2, #0]
 800251e:	e013      	b.n	8002548 <HAL_RCC_OscConfig+0x298>
 8002520:	40021000 	.word	0x40021000
 8002524:	080051f4 	.word	0x080051f4
 8002528:	20000000 	.word	0x20000000
 800252c:	20000004 	.word	0x20000004
 8002530:	4ba0      	ldr	r3, [pc, #640]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a9f      	ldr	r2, [pc, #636]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002536:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800253a:	6013      	str	r3, [r2, #0]
 800253c:	4b9d      	ldr	r3, [pc, #628]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a9c      	ldr	r2, [pc, #624]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002542:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002546:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d013      	beq.n	8002578 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002550:	f7fe fd36 	bl	8000fc0 <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002558:	f7fe fd32 	bl	8000fc0 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b64      	cmp	r3, #100	@ 0x64
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e2b4      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800256a:	4b92      	ldr	r3, [pc, #584]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d0f0      	beq.n	8002558 <HAL_RCC_OscConfig+0x2a8>
 8002576:	e014      	b.n	80025a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002578:	f7fe fd22 	bl	8000fc0 <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002580:	f7fe fd1e 	bl	8000fc0 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b64      	cmp	r3, #100	@ 0x64
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e2a0      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002592:	4b88      	ldr	r3, [pc, #544]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1f0      	bne.n	8002580 <HAL_RCC_OscConfig+0x2d0>
 800259e:	e000      	b.n	80025a2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d060      	beq.n	8002670 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	2b04      	cmp	r3, #4
 80025b2:	d005      	beq.n	80025c0 <HAL_RCC_OscConfig+0x310>
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	2b0c      	cmp	r3, #12
 80025b8:	d119      	bne.n	80025ee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d116      	bne.n	80025ee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025c0:	4b7c      	ldr	r3, [pc, #496]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d005      	beq.n	80025d8 <HAL_RCC_OscConfig+0x328>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e27d      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d8:	4b76      	ldr	r3, [pc, #472]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	061b      	lsls	r3, r3, #24
 80025e6:	4973      	ldr	r1, [pc, #460]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 80025e8:	4313      	orrs	r3, r2
 80025ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025ec:	e040      	b.n	8002670 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d023      	beq.n	800263e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025f6:	4b6f      	ldr	r3, [pc, #444]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a6e      	ldr	r2, [pc, #440]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 80025fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002600:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002602:	f7fe fcdd 	bl	8000fc0 <HAL_GetTick>
 8002606:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002608:	e008      	b.n	800261c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800260a:	f7fe fcd9 	bl	8000fc0 <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	2b02      	cmp	r3, #2
 8002616:	d901      	bls.n	800261c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002618:	2303      	movs	r3, #3
 800261a:	e25b      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800261c:	4b65      	ldr	r3, [pc, #404]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002624:	2b00      	cmp	r3, #0
 8002626:	d0f0      	beq.n	800260a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002628:	4b62      	ldr	r3, [pc, #392]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	691b      	ldr	r3, [r3, #16]
 8002634:	061b      	lsls	r3, r3, #24
 8002636:	495f      	ldr	r1, [pc, #380]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002638:	4313      	orrs	r3, r2
 800263a:	604b      	str	r3, [r1, #4]
 800263c:	e018      	b.n	8002670 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800263e:	4b5d      	ldr	r3, [pc, #372]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a5c      	ldr	r2, [pc, #368]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002644:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002648:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800264a:	f7fe fcb9 	bl	8000fc0 <HAL_GetTick>
 800264e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002650:	e008      	b.n	8002664 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002652:	f7fe fcb5 	bl	8000fc0 <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b02      	cmp	r3, #2
 800265e:	d901      	bls.n	8002664 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e237      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002664:	4b53      	ldr	r3, [pc, #332]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800266c:	2b00      	cmp	r3, #0
 800266e:	d1f0      	bne.n	8002652 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 0308 	and.w	r3, r3, #8
 8002678:	2b00      	cmp	r3, #0
 800267a:	d03c      	beq.n	80026f6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	695b      	ldr	r3, [r3, #20]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d01c      	beq.n	80026be <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002684:	4b4b      	ldr	r3, [pc, #300]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002686:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800268a:	4a4a      	ldr	r2, [pc, #296]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002694:	f7fe fc94 	bl	8000fc0 <HAL_GetTick>
 8002698:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800269a:	e008      	b.n	80026ae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800269c:	f7fe fc90 	bl	8000fc0 <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e212      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026ae:	4b41      	ldr	r3, [pc, #260]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 80026b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026b4:	f003 0302 	and.w	r3, r3, #2
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d0ef      	beq.n	800269c <HAL_RCC_OscConfig+0x3ec>
 80026bc:	e01b      	b.n	80026f6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026be:	4b3d      	ldr	r3, [pc, #244]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 80026c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026c4:	4a3b      	ldr	r2, [pc, #236]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 80026c6:	f023 0301 	bic.w	r3, r3, #1
 80026ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ce:	f7fe fc77 	bl	8000fc0 <HAL_GetTick>
 80026d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026d4:	e008      	b.n	80026e8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026d6:	f7fe fc73 	bl	8000fc0 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e1f5      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026e8:	4b32      	ldr	r3, [pc, #200]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 80026ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1ef      	bne.n	80026d6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0304 	and.w	r3, r3, #4
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f000 80a6 	beq.w	8002850 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002704:	2300      	movs	r3, #0
 8002706:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002708:	4b2a      	ldr	r3, [pc, #168]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 800270a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800270c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d10d      	bne.n	8002730 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002714:	4b27      	ldr	r3, [pc, #156]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002718:	4a26      	ldr	r2, [pc, #152]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 800271a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800271e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002720:	4b24      	ldr	r3, [pc, #144]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002724:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002728:	60bb      	str	r3, [r7, #8]
 800272a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800272c:	2301      	movs	r3, #1
 800272e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002730:	4b21      	ldr	r3, [pc, #132]	@ (80027b8 <HAL_RCC_OscConfig+0x508>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002738:	2b00      	cmp	r3, #0
 800273a:	d118      	bne.n	800276e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800273c:	4b1e      	ldr	r3, [pc, #120]	@ (80027b8 <HAL_RCC_OscConfig+0x508>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a1d      	ldr	r2, [pc, #116]	@ (80027b8 <HAL_RCC_OscConfig+0x508>)
 8002742:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002746:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002748:	f7fe fc3a 	bl	8000fc0 <HAL_GetTick>
 800274c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800274e:	e008      	b.n	8002762 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002750:	f7fe fc36 	bl	8000fc0 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	2b02      	cmp	r3, #2
 800275c:	d901      	bls.n	8002762 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e1b8      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002762:	4b15      	ldr	r3, [pc, #84]	@ (80027b8 <HAL_RCC_OscConfig+0x508>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800276a:	2b00      	cmp	r3, #0
 800276c:	d0f0      	beq.n	8002750 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	2b01      	cmp	r3, #1
 8002774:	d108      	bne.n	8002788 <HAL_RCC_OscConfig+0x4d8>
 8002776:	4b0f      	ldr	r3, [pc, #60]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800277c:	4a0d      	ldr	r2, [pc, #52]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 800277e:	f043 0301 	orr.w	r3, r3, #1
 8002782:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002786:	e029      	b.n	80027dc <HAL_RCC_OscConfig+0x52c>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	2b05      	cmp	r3, #5
 800278e:	d115      	bne.n	80027bc <HAL_RCC_OscConfig+0x50c>
 8002790:	4b08      	ldr	r3, [pc, #32]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002796:	4a07      	ldr	r2, [pc, #28]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 8002798:	f043 0304 	orr.w	r3, r3, #4
 800279c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027a0:	4b04      	ldr	r3, [pc, #16]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 80027a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027a6:	4a03      	ldr	r2, [pc, #12]	@ (80027b4 <HAL_RCC_OscConfig+0x504>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027b0:	e014      	b.n	80027dc <HAL_RCC_OscConfig+0x52c>
 80027b2:	bf00      	nop
 80027b4:	40021000 	.word	0x40021000
 80027b8:	40007000 	.word	0x40007000
 80027bc:	4b9d      	ldr	r3, [pc, #628]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80027be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027c2:	4a9c      	ldr	r2, [pc, #624]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80027c4:	f023 0301 	bic.w	r3, r3, #1
 80027c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027cc:	4b99      	ldr	r3, [pc, #612]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80027ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027d2:	4a98      	ldr	r2, [pc, #608]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80027d4:	f023 0304 	bic.w	r3, r3, #4
 80027d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d016      	beq.n	8002812 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e4:	f7fe fbec 	bl	8000fc0 <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027ea:	e00a      	b.n	8002802 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ec:	f7fe fbe8 	bl	8000fc0 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e168      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002802:	4b8c      	ldr	r3, [pc, #560]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 8002804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002808:	f003 0302 	and.w	r3, r3, #2
 800280c:	2b00      	cmp	r3, #0
 800280e:	d0ed      	beq.n	80027ec <HAL_RCC_OscConfig+0x53c>
 8002810:	e015      	b.n	800283e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002812:	f7fe fbd5 	bl	8000fc0 <HAL_GetTick>
 8002816:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002818:	e00a      	b.n	8002830 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800281a:	f7fe fbd1 	bl	8000fc0 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002828:	4293      	cmp	r3, r2
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e151      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002830:	4b80      	ldr	r3, [pc, #512]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 8002832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d1ed      	bne.n	800281a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800283e:	7ffb      	ldrb	r3, [r7, #31]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d105      	bne.n	8002850 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002844:	4b7b      	ldr	r3, [pc, #492]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 8002846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002848:	4a7a      	ldr	r2, [pc, #488]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 800284a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800284e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0320 	and.w	r3, r3, #32
 8002858:	2b00      	cmp	r3, #0
 800285a:	d03c      	beq.n	80028d6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002860:	2b00      	cmp	r3, #0
 8002862:	d01c      	beq.n	800289e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002864:	4b73      	ldr	r3, [pc, #460]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 8002866:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800286a:	4a72      	ldr	r2, [pc, #456]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 800286c:	f043 0301 	orr.w	r3, r3, #1
 8002870:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002874:	f7fe fba4 	bl	8000fc0 <HAL_GetTick>
 8002878:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800287a:	e008      	b.n	800288e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800287c:	f7fe fba0 	bl	8000fc0 <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b02      	cmp	r3, #2
 8002888:	d901      	bls.n	800288e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e122      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800288e:	4b69      	ldr	r3, [pc, #420]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 8002890:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002894:	f003 0302 	and.w	r3, r3, #2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0ef      	beq.n	800287c <HAL_RCC_OscConfig+0x5cc>
 800289c:	e01b      	b.n	80028d6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800289e:	4b65      	ldr	r3, [pc, #404]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80028a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028a4:	4a63      	ldr	r2, [pc, #396]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80028a6:	f023 0301 	bic.w	r3, r3, #1
 80028aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ae:	f7fe fb87 	bl	8000fc0 <HAL_GetTick>
 80028b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028b4:	e008      	b.n	80028c8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028b6:	f7fe fb83 	bl	8000fc0 <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d901      	bls.n	80028c8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e105      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028c8:	4b5a      	ldr	r3, [pc, #360]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80028ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1ef      	bne.n	80028b6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f000 80f9 	beq.w	8002ad2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	f040 80cf 	bne.w	8002a88 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80028ea:	4b52      	ldr	r3, [pc, #328]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	f003 0203 	and.w	r2, r3, #3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d12c      	bne.n	8002958 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002908:	3b01      	subs	r3, #1
 800290a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800290c:	429a      	cmp	r2, r3
 800290e:	d123      	bne.n	8002958 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800291a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800291c:	429a      	cmp	r2, r3
 800291e:	d11b      	bne.n	8002958 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800292a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800292c:	429a      	cmp	r2, r3
 800292e:	d113      	bne.n	8002958 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800293a:	085b      	lsrs	r3, r3, #1
 800293c:	3b01      	subs	r3, #1
 800293e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002940:	429a      	cmp	r2, r3
 8002942:	d109      	bne.n	8002958 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294e:	085b      	lsrs	r3, r3, #1
 8002950:	3b01      	subs	r3, #1
 8002952:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002954:	429a      	cmp	r2, r3
 8002956:	d071      	beq.n	8002a3c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	2b0c      	cmp	r3, #12
 800295c:	d068      	beq.n	8002a30 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800295e:	4b35      	ldr	r3, [pc, #212]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d105      	bne.n	8002976 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800296a:	4b32      	ldr	r3, [pc, #200]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e0ac      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800297a:	4b2e      	ldr	r3, [pc, #184]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a2d      	ldr	r2, [pc, #180]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 8002980:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002984:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002986:	f7fe fb1b 	bl	8000fc0 <HAL_GetTick>
 800298a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800298c:	e008      	b.n	80029a0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800298e:	f7fe fb17 	bl	8000fc0 <HAL_GetTick>
 8002992:	4602      	mov	r2, r0
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	2b02      	cmp	r3, #2
 800299a:	d901      	bls.n	80029a0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e099      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029a0:	4b24      	ldr	r3, [pc, #144]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d1f0      	bne.n	800298e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029ac:	4b21      	ldr	r3, [pc, #132]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80029ae:	68da      	ldr	r2, [r3, #12]
 80029b0:	4b21      	ldr	r3, [pc, #132]	@ (8002a38 <HAL_RCC_OscConfig+0x788>)
 80029b2:	4013      	ands	r3, r2
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80029bc:	3a01      	subs	r2, #1
 80029be:	0112      	lsls	r2, r2, #4
 80029c0:	4311      	orrs	r1, r2
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80029c6:	0212      	lsls	r2, r2, #8
 80029c8:	4311      	orrs	r1, r2
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029ce:	0852      	lsrs	r2, r2, #1
 80029d0:	3a01      	subs	r2, #1
 80029d2:	0552      	lsls	r2, r2, #21
 80029d4:	4311      	orrs	r1, r2
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80029da:	0852      	lsrs	r2, r2, #1
 80029dc:	3a01      	subs	r2, #1
 80029de:	0652      	lsls	r2, r2, #25
 80029e0:	4311      	orrs	r1, r2
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80029e6:	06d2      	lsls	r2, r2, #27
 80029e8:	430a      	orrs	r2, r1
 80029ea:	4912      	ldr	r1, [pc, #72]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80029f0:	4b10      	ldr	r3, [pc, #64]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a0f      	ldr	r2, [pc, #60]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80029f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	4a0c      	ldr	r2, [pc, #48]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 8002a02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a06:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a08:	f7fe fada 	bl	8000fc0 <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a10:	f7fe fad6 	bl	8000fc0 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e058      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a22:	4b04      	ldr	r3, [pc, #16]	@ (8002a34 <HAL_RCC_OscConfig+0x784>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0f0      	beq.n	8002a10 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a2e:	e050      	b.n	8002ad2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e04f      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
 8002a34:	40021000 	.word	0x40021000
 8002a38:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a3c:	4b27      	ldr	r3, [pc, #156]	@ (8002adc <HAL_RCC_OscConfig+0x82c>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d144      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a48:	4b24      	ldr	r3, [pc, #144]	@ (8002adc <HAL_RCC_OscConfig+0x82c>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a23      	ldr	r2, [pc, #140]	@ (8002adc <HAL_RCC_OscConfig+0x82c>)
 8002a4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a52:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a54:	4b21      	ldr	r3, [pc, #132]	@ (8002adc <HAL_RCC_OscConfig+0x82c>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	4a20      	ldr	r2, [pc, #128]	@ (8002adc <HAL_RCC_OscConfig+0x82c>)
 8002a5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a5e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a60:	f7fe faae 	bl	8000fc0 <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a68:	f7fe faaa 	bl	8000fc0 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e02c      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a7a:	4b18      	ldr	r3, [pc, #96]	@ (8002adc <HAL_RCC_OscConfig+0x82c>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0f0      	beq.n	8002a68 <HAL_RCC_OscConfig+0x7b8>
 8002a86:	e024      	b.n	8002ad2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	2b0c      	cmp	r3, #12
 8002a8c:	d01f      	beq.n	8002ace <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a8e:	4b13      	ldr	r3, [pc, #76]	@ (8002adc <HAL_RCC_OscConfig+0x82c>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a12      	ldr	r2, [pc, #72]	@ (8002adc <HAL_RCC_OscConfig+0x82c>)
 8002a94:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a9a:	f7fe fa91 	bl	8000fc0 <HAL_GetTick>
 8002a9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aa0:	e008      	b.n	8002ab4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aa2:	f7fe fa8d 	bl	8000fc0 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e00f      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ab4:	4b09      	ldr	r3, [pc, #36]	@ (8002adc <HAL_RCC_OscConfig+0x82c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1f0      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ac0:	4b06      	ldr	r3, [pc, #24]	@ (8002adc <HAL_RCC_OscConfig+0x82c>)
 8002ac2:	68da      	ldr	r2, [r3, #12]
 8002ac4:	4905      	ldr	r1, [pc, #20]	@ (8002adc <HAL_RCC_OscConfig+0x82c>)
 8002ac6:	4b06      	ldr	r3, [pc, #24]	@ (8002ae0 <HAL_RCC_OscConfig+0x830>)
 8002ac8:	4013      	ands	r3, r2
 8002aca:	60cb      	str	r3, [r1, #12]
 8002acc:	e001      	b.n	8002ad2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e000      	b.n	8002ad4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3720      	adds	r7, #32
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	feeefffc 	.word	0xfeeefffc

08002ae4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002aee:	2300      	movs	r3, #0
 8002af0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d101      	bne.n	8002afc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e11d      	b.n	8002d38 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002afc:	4b90      	ldr	r3, [pc, #576]	@ (8002d40 <HAL_RCC_ClockConfig+0x25c>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 030f 	and.w	r3, r3, #15
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d910      	bls.n	8002b2c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b0a:	4b8d      	ldr	r3, [pc, #564]	@ (8002d40 <HAL_RCC_ClockConfig+0x25c>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f023 020f 	bic.w	r2, r3, #15
 8002b12:	498b      	ldr	r1, [pc, #556]	@ (8002d40 <HAL_RCC_ClockConfig+0x25c>)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b1a:	4b89      	ldr	r3, [pc, #548]	@ (8002d40 <HAL_RCC_ClockConfig+0x25c>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	683a      	ldr	r2, [r7, #0]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d001      	beq.n	8002b2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e105      	b.n	8002d38 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d010      	beq.n	8002b5a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689a      	ldr	r2, [r3, #8]
 8002b3c:	4b81      	ldr	r3, [pc, #516]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d908      	bls.n	8002b5a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b48:	4b7e      	ldr	r3, [pc, #504]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	497b      	ldr	r1, [pc, #492]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002b56:	4313      	orrs	r3, r2
 8002b58:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0301 	and.w	r3, r3, #1
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d079      	beq.n	8002c5a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	2b03      	cmp	r3, #3
 8002b6c:	d11e      	bne.n	8002bac <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b6e:	4b75      	ldr	r3, [pc, #468]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e0dc      	b.n	8002d38 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002b7e:	f000 fa09 	bl	8002f94 <RCC_GetSysClockFreqFromPLLSource>
 8002b82:	4603      	mov	r3, r0
 8002b84:	4a70      	ldr	r2, [pc, #448]	@ (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d946      	bls.n	8002c18 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002b8a:	4b6e      	ldr	r3, [pc, #440]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d140      	bne.n	8002c18 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002b96:	4b6b      	ldr	r3, [pc, #428]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b9e:	4a69      	ldr	r2, [pc, #420]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002ba0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ba4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002ba6:	2380      	movs	r3, #128	@ 0x80
 8002ba8:	617b      	str	r3, [r7, #20]
 8002baa:	e035      	b.n	8002c18 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d107      	bne.n	8002bc4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bb4:	4b63      	ldr	r3, [pc, #396]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d115      	bne.n	8002bec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e0b9      	b.n	8002d38 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d107      	bne.n	8002bdc <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002bcc:	4b5d      	ldr	r3, [pc, #372]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0302 	and.w	r3, r3, #2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d109      	bne.n	8002bec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e0ad      	b.n	8002d38 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bdc:	4b59      	ldr	r3, [pc, #356]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d101      	bne.n	8002bec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e0a5      	b.n	8002d38 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002bec:	f000 f8b4 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	4a55      	ldr	r2, [pc, #340]	@ (8002d48 <HAL_RCC_ClockConfig+0x264>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d90f      	bls.n	8002c18 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002bf8:	4b52      	ldr	r3, [pc, #328]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d109      	bne.n	8002c18 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c04:	4b4f      	ldr	r3, [pc, #316]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c0c:	4a4d      	ldr	r2, [pc, #308]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002c0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c12:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002c14:	2380      	movs	r3, #128	@ 0x80
 8002c16:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c18:	4b4a      	ldr	r3, [pc, #296]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f023 0203 	bic.w	r2, r3, #3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	4947      	ldr	r1, [pc, #284]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c2a:	f7fe f9c9 	bl	8000fc0 <HAL_GetTick>
 8002c2e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c30:	e00a      	b.n	8002c48 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c32:	f7fe f9c5 	bl	8000fc0 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d901      	bls.n	8002c48 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	e077      	b.n	8002d38 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c48:	4b3e      	ldr	r3, [pc, #248]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f003 020c 	and.w	r2, r3, #12
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d1eb      	bne.n	8002c32 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	2b80      	cmp	r3, #128	@ 0x80
 8002c5e:	d105      	bne.n	8002c6c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002c60:	4b38      	ldr	r3, [pc, #224]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	4a37      	ldr	r2, [pc, #220]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002c66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c6a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0302 	and.w	r3, r3, #2
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d010      	beq.n	8002c9a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689a      	ldr	r2, [r3, #8]
 8002c7c:	4b31      	ldr	r3, [pc, #196]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d208      	bcs.n	8002c9a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c88:	4b2e      	ldr	r3, [pc, #184]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	492b      	ldr	r1, [pc, #172]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c9a:	4b29      	ldr	r3, [pc, #164]	@ (8002d40 <HAL_RCC_ClockConfig+0x25c>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 030f 	and.w	r3, r3, #15
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d210      	bcs.n	8002cca <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ca8:	4b25      	ldr	r3, [pc, #148]	@ (8002d40 <HAL_RCC_ClockConfig+0x25c>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f023 020f 	bic.w	r2, r3, #15
 8002cb0:	4923      	ldr	r1, [pc, #140]	@ (8002d40 <HAL_RCC_ClockConfig+0x25c>)
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cb8:	4b21      	ldr	r3, [pc, #132]	@ (8002d40 <HAL_RCC_ClockConfig+0x25c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 030f 	and.w	r3, r3, #15
 8002cc0:	683a      	ldr	r2, [r7, #0]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d001      	beq.n	8002cca <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e036      	b.n	8002d38 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0304 	and.w	r3, r3, #4
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d008      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	4918      	ldr	r1, [pc, #96]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0308 	and.w	r3, r3, #8
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d009      	beq.n	8002d08 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cf4:	4b13      	ldr	r3, [pc, #76]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	00db      	lsls	r3, r3, #3
 8002d02:	4910      	ldr	r1, [pc, #64]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d08:	f000 f826 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d44 <HAL_RCC_ClockConfig+0x260>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	091b      	lsrs	r3, r3, #4
 8002d14:	f003 030f 	and.w	r3, r3, #15
 8002d18:	490c      	ldr	r1, [pc, #48]	@ (8002d4c <HAL_RCC_ClockConfig+0x268>)
 8002d1a:	5ccb      	ldrb	r3, [r1, r3]
 8002d1c:	f003 031f 	and.w	r3, r3, #31
 8002d20:	fa22 f303 	lsr.w	r3, r2, r3
 8002d24:	4a0a      	ldr	r2, [pc, #40]	@ (8002d50 <HAL_RCC_ClockConfig+0x26c>)
 8002d26:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002d28:	4b0a      	ldr	r3, [pc, #40]	@ (8002d54 <HAL_RCC_ClockConfig+0x270>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7fe f8f7 	bl	8000f20 <HAL_InitTick>
 8002d32:	4603      	mov	r3, r0
 8002d34:	73fb      	strb	r3, [r7, #15]

  return status;
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3718      	adds	r7, #24
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40022000 	.word	0x40022000
 8002d44:	40021000 	.word	0x40021000
 8002d48:	04c4b400 	.word	0x04c4b400
 8002d4c:	080051f4 	.word	0x080051f4
 8002d50:	20000000 	.word	0x20000000
 8002d54:	20000004 	.word	0x20000004

08002d58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b089      	sub	sp, #36	@ 0x24
 8002d5c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	61fb      	str	r3, [r7, #28]
 8002d62:	2300      	movs	r3, #0
 8002d64:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d66:	4b3e      	ldr	r3, [pc, #248]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f003 030c 	and.w	r3, r3, #12
 8002d6e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d70:	4b3b      	ldr	r3, [pc, #236]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	f003 0303 	and.w	r3, r3, #3
 8002d78:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d005      	beq.n	8002d8c <HAL_RCC_GetSysClockFreq+0x34>
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	2b0c      	cmp	r3, #12
 8002d84:	d121      	bne.n	8002dca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d11e      	bne.n	8002dca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d8c:	4b34      	ldr	r3, [pc, #208]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0308 	and.w	r3, r3, #8
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d107      	bne.n	8002da8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d98:	4b31      	ldr	r3, [pc, #196]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d9e:	0a1b      	lsrs	r3, r3, #8
 8002da0:	f003 030f 	and.w	r3, r3, #15
 8002da4:	61fb      	str	r3, [r7, #28]
 8002da6:	e005      	b.n	8002db4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002da8:	4b2d      	ldr	r3, [pc, #180]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	091b      	lsrs	r3, r3, #4
 8002dae:	f003 030f 	and.w	r3, r3, #15
 8002db2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002db4:	4a2b      	ldr	r2, [pc, #172]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dbc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d10d      	bne.n	8002de0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002dc8:	e00a      	b.n	8002de0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	2b04      	cmp	r3, #4
 8002dce:	d102      	bne.n	8002dd6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002dd0:	4b25      	ldr	r3, [pc, #148]	@ (8002e68 <HAL_RCC_GetSysClockFreq+0x110>)
 8002dd2:	61bb      	str	r3, [r7, #24]
 8002dd4:	e004      	b.n	8002de0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	2b08      	cmp	r3, #8
 8002dda:	d101      	bne.n	8002de0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ddc:	4b23      	ldr	r3, [pc, #140]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0x114>)
 8002dde:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	2b0c      	cmp	r3, #12
 8002de4:	d134      	bne.n	8002e50 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002de6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	f003 0303 	and.w	r3, r3, #3
 8002dee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d003      	beq.n	8002dfe <HAL_RCC_GetSysClockFreq+0xa6>
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b03      	cmp	r3, #3
 8002dfa:	d003      	beq.n	8002e04 <HAL_RCC_GetSysClockFreq+0xac>
 8002dfc:	e005      	b.n	8002e0a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8002e68 <HAL_RCC_GetSysClockFreq+0x110>)
 8002e00:	617b      	str	r3, [r7, #20]
      break;
 8002e02:	e005      	b.n	8002e10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002e04:	4b19      	ldr	r3, [pc, #100]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0x114>)
 8002e06:	617b      	str	r3, [r7, #20]
      break;
 8002e08:	e002      	b.n	8002e10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	617b      	str	r3, [r7, #20]
      break;
 8002e0e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e10:	4b13      	ldr	r3, [pc, #76]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	091b      	lsrs	r3, r3, #4
 8002e16:	f003 030f 	and.w	r3, r3, #15
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002e1e:	4b10      	ldr	r3, [pc, #64]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	0a1b      	lsrs	r3, r3, #8
 8002e24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e28:	697a      	ldr	r2, [r7, #20]
 8002e2a:	fb03 f202 	mul.w	r2, r3, r2
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e34:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e36:	4b0a      	ldr	r3, [pc, #40]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	0e5b      	lsrs	r3, r3, #25
 8002e3c:	f003 0303 	and.w	r3, r3, #3
 8002e40:	3301      	adds	r3, #1
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002e46:	697a      	ldr	r2, [r7, #20]
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e4e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002e50:	69bb      	ldr	r3, [r7, #24]
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3724      	adds	r7, #36	@ 0x24
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	40021000 	.word	0x40021000
 8002e64:	0800520c 	.word	0x0800520c
 8002e68:	00f42400 	.word	0x00f42400
 8002e6c:	007a1200 	.word	0x007a1200

08002e70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e74:	4b03      	ldr	r3, [pc, #12]	@ (8002e84 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e76:	681b      	ldr	r3, [r3, #0]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	20000000 	.word	0x20000000

08002e88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002e8c:	f7ff fff0 	bl	8002e70 <HAL_RCC_GetHCLKFreq>
 8002e90:	4602      	mov	r2, r0
 8002e92:	4b06      	ldr	r3, [pc, #24]	@ (8002eac <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	0a1b      	lsrs	r3, r3, #8
 8002e98:	f003 0307 	and.w	r3, r3, #7
 8002e9c:	4904      	ldr	r1, [pc, #16]	@ (8002eb0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e9e:	5ccb      	ldrb	r3, [r1, r3]
 8002ea0:	f003 031f 	and.w	r3, r3, #31
 8002ea4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	08005204 	.word	0x08005204

08002eb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002eb8:	f7ff ffda 	bl	8002e70 <HAL_RCC_GetHCLKFreq>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	4b06      	ldr	r3, [pc, #24]	@ (8002ed8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	0adb      	lsrs	r3, r3, #11
 8002ec4:	f003 0307 	and.w	r3, r3, #7
 8002ec8:	4904      	ldr	r1, [pc, #16]	@ (8002edc <HAL_RCC_GetPCLK2Freq+0x28>)
 8002eca:	5ccb      	ldrb	r3, [r1, r3]
 8002ecc:	f003 031f 	and.w	r3, r3, #31
 8002ed0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	40021000 	.word	0x40021000
 8002edc:	08005204 	.word	0x08005204

08002ee0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ee8:	2300      	movs	r3, #0
 8002eea:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002eec:	4b27      	ldr	r3, [pc, #156]	@ (8002f8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d003      	beq.n	8002f00 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ef8:	f7ff f916 	bl	8002128 <HAL_PWREx_GetVoltageRange>
 8002efc:	6178      	str	r0, [r7, #20]
 8002efe:	e014      	b.n	8002f2a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f00:	4b22      	ldr	r3, [pc, #136]	@ (8002f8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f04:	4a21      	ldr	r2, [pc, #132]	@ (8002f8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002f06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8002f8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f14:	60fb      	str	r3, [r7, #12]
 8002f16:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002f18:	f7ff f906 	bl	8002128 <HAL_PWREx_GetVoltageRange>
 8002f1c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002f8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f22:	4a1a      	ldr	r2, [pc, #104]	@ (8002f8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002f24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f28:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f30:	d10b      	bne.n	8002f4a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2b80      	cmp	r3, #128	@ 0x80
 8002f36:	d913      	bls.n	8002f60 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2ba0      	cmp	r3, #160	@ 0xa0
 8002f3c:	d902      	bls.n	8002f44 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f3e:	2302      	movs	r3, #2
 8002f40:	613b      	str	r3, [r7, #16]
 8002f42:	e00d      	b.n	8002f60 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f44:	2301      	movs	r3, #1
 8002f46:	613b      	str	r3, [r7, #16]
 8002f48:	e00a      	b.n	8002f60 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f4e:	d902      	bls.n	8002f56 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002f50:	2302      	movs	r3, #2
 8002f52:	613b      	str	r3, [r7, #16]
 8002f54:	e004      	b.n	8002f60 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2b70      	cmp	r3, #112	@ 0x70
 8002f5a:	d101      	bne.n	8002f60 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002f60:	4b0b      	ldr	r3, [pc, #44]	@ (8002f90 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f023 020f 	bic.w	r2, r3, #15
 8002f68:	4909      	ldr	r1, [pc, #36]	@ (8002f90 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002f70:	4b07      	ldr	r3, [pc, #28]	@ (8002f90 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 030f 	and.w	r3, r3, #15
 8002f78:	693a      	ldr	r2, [r7, #16]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d001      	beq.n	8002f82 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e000      	b.n	8002f84 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002f82:	2300      	movs	r3, #0
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3718      	adds	r7, #24
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	40022000 	.word	0x40022000

08002f94 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b087      	sub	sp, #28
 8002f98:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f9a:	4b2d      	ldr	r3, [pc, #180]	@ (8003050 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	f003 0303 	and.w	r3, r3, #3
 8002fa2:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2b03      	cmp	r3, #3
 8002fa8:	d00b      	beq.n	8002fc2 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2b03      	cmp	r3, #3
 8002fae:	d825      	bhi.n	8002ffc <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d008      	beq.n	8002fc8 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d11f      	bne.n	8002ffc <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002fbc:	4b25      	ldr	r3, [pc, #148]	@ (8003054 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002fbe:	613b      	str	r3, [r7, #16]
    break;
 8002fc0:	e01f      	b.n	8003002 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002fc2:	4b25      	ldr	r3, [pc, #148]	@ (8003058 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002fc4:	613b      	str	r3, [r7, #16]
    break;
 8002fc6:	e01c      	b.n	8003002 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002fc8:	4b21      	ldr	r3, [pc, #132]	@ (8003050 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0308 	and.w	r3, r3, #8
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d107      	bne.n	8002fe4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002fd4:	4b1e      	ldr	r3, [pc, #120]	@ (8003050 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002fd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fda:	0a1b      	lsrs	r3, r3, #8
 8002fdc:	f003 030f 	and.w	r3, r3, #15
 8002fe0:	617b      	str	r3, [r7, #20]
 8002fe2:	e005      	b.n	8002ff0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8003050 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	091b      	lsrs	r3, r3, #4
 8002fea:	f003 030f 	and.w	r3, r3, #15
 8002fee:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002ff0:	4a1a      	ldr	r2, [pc, #104]	@ (800305c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ff8:	613b      	str	r3, [r7, #16]
    break;
 8002ffa:	e002      	b.n	8003002 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	613b      	str	r3, [r7, #16]
    break;
 8003000:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003002:	4b13      	ldr	r3, [pc, #76]	@ (8003050 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	091b      	lsrs	r3, r3, #4
 8003008:	f003 030f 	and.w	r3, r3, #15
 800300c:	3301      	adds	r3, #1
 800300e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003010:	4b0f      	ldr	r3, [pc, #60]	@ (8003050 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	0a1b      	lsrs	r3, r3, #8
 8003016:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	fb03 f202 	mul.w	r2, r3, r2
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	fbb2 f3f3 	udiv	r3, r2, r3
 8003026:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003028:	4b09      	ldr	r3, [pc, #36]	@ (8003050 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	0e5b      	lsrs	r3, r3, #25
 800302e:	f003 0303 	and.w	r3, r3, #3
 8003032:	3301      	adds	r3, #1
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003040:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003042:	683b      	ldr	r3, [r7, #0]
}
 8003044:	4618      	mov	r0, r3
 8003046:	371c      	adds	r7, #28
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr
 8003050:	40021000 	.word	0x40021000
 8003054:	00f42400 	.word	0x00f42400
 8003058:	007a1200 	.word	0x007a1200
 800305c:	0800520c 	.word	0x0800520c

08003060 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b086      	sub	sp, #24
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003068:	2300      	movs	r3, #0
 800306a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800306c:	2300      	movs	r3, #0
 800306e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003078:	2b00      	cmp	r3, #0
 800307a:	d040      	beq.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003080:	2b80      	cmp	r3, #128	@ 0x80
 8003082:	d02a      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003084:	2b80      	cmp	r3, #128	@ 0x80
 8003086:	d825      	bhi.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003088:	2b60      	cmp	r3, #96	@ 0x60
 800308a:	d026      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800308c:	2b60      	cmp	r3, #96	@ 0x60
 800308e:	d821      	bhi.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003090:	2b40      	cmp	r3, #64	@ 0x40
 8003092:	d006      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003094:	2b40      	cmp	r3, #64	@ 0x40
 8003096:	d81d      	bhi.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003098:	2b00      	cmp	r3, #0
 800309a:	d009      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800309c:	2b20      	cmp	r3, #32
 800309e:	d010      	beq.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80030a0:	e018      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80030a2:	4b89      	ldr	r3, [pc, #548]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	4a88      	ldr	r2, [pc, #544]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030ac:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80030ae:	e015      	b.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3304      	adds	r3, #4
 80030b4:	2100      	movs	r1, #0
 80030b6:	4618      	mov	r0, r3
 80030b8:	f000 fb02 	bl	80036c0 <RCCEx_PLLSAI1_Config>
 80030bc:	4603      	mov	r3, r0
 80030be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80030c0:	e00c      	b.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	3320      	adds	r3, #32
 80030c6:	2100      	movs	r1, #0
 80030c8:	4618      	mov	r0, r3
 80030ca:	f000 fbed 	bl	80038a8 <RCCEx_PLLSAI2_Config>
 80030ce:	4603      	mov	r3, r0
 80030d0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80030d2:	e003      	b.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	74fb      	strb	r3, [r7, #19]
      break;
 80030d8:	e000      	b.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80030da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030dc:	7cfb      	ldrb	r3, [r7, #19]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10b      	bne.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80030e2:	4b79      	ldr	r3, [pc, #484]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80030e8:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030f0:	4975      	ldr	r1, [pc, #468]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80030f8:	e001      	b.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030fa:	7cfb      	ldrb	r3, [r7, #19]
 80030fc:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d047      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800310e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003112:	d030      	beq.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003114:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003118:	d82a      	bhi.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800311a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800311e:	d02a      	beq.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003120:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003124:	d824      	bhi.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003126:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800312a:	d008      	beq.n	800313e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800312c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003130:	d81e      	bhi.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00a      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003136:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800313a:	d010      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800313c:	e018      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800313e:	4b62      	ldr	r3, [pc, #392]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	4a61      	ldr	r2, [pc, #388]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003144:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003148:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800314a:	e015      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	3304      	adds	r3, #4
 8003150:	2100      	movs	r1, #0
 8003152:	4618      	mov	r0, r3
 8003154:	f000 fab4 	bl	80036c0 <RCCEx_PLLSAI1_Config>
 8003158:	4603      	mov	r3, r0
 800315a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800315c:	e00c      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	3320      	adds	r3, #32
 8003162:	2100      	movs	r1, #0
 8003164:	4618      	mov	r0, r3
 8003166:	f000 fb9f 	bl	80038a8 <RCCEx_PLLSAI2_Config>
 800316a:	4603      	mov	r3, r0
 800316c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800316e:	e003      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	74fb      	strb	r3, [r7, #19]
      break;
 8003174:	e000      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003176:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003178:	7cfb      	ldrb	r3, [r7, #19]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d10b      	bne.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800317e:	4b52      	ldr	r3, [pc, #328]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003180:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003184:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800318c:	494e      	ldr	r1, [pc, #312]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800318e:	4313      	orrs	r3, r2
 8003190:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003194:	e001      	b.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003196:	7cfb      	ldrb	r3, [r7, #19]
 8003198:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	f000 809f 	beq.w	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031a8:	2300      	movs	r3, #0
 80031aa:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80031ac:	4b46      	ldr	r3, [pc, #280]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80031b8:	2301      	movs	r3, #1
 80031ba:	e000      	b.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80031bc:	2300      	movs	r3, #0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d00d      	beq.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031c2:	4b41      	ldr	r3, [pc, #260]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c6:	4a40      	ldr	r2, [pc, #256]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80031ce:	4b3e      	ldr	r3, [pc, #248]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031d6:	60bb      	str	r3, [r7, #8]
 80031d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031da:	2301      	movs	r3, #1
 80031dc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031de:	4b3b      	ldr	r3, [pc, #236]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a3a      	ldr	r2, [pc, #232]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80031e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80031ea:	f7fd fee9 	bl	8000fc0 <HAL_GetTick>
 80031ee:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80031f0:	e009      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031f2:	f7fd fee5 	bl	8000fc0 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d902      	bls.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	74fb      	strb	r3, [r7, #19]
        break;
 8003204:	e005      	b.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003206:	4b31      	ldr	r3, [pc, #196]	@ (80032cc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800320e:	2b00      	cmp	r3, #0
 8003210:	d0ef      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003212:	7cfb      	ldrb	r3, [r7, #19]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d15b      	bne.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003218:	4b2b      	ldr	r3, [pc, #172]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800321a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800321e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003222:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d01f      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003230:	697a      	ldr	r2, [r7, #20]
 8003232:	429a      	cmp	r2, r3
 8003234:	d019      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003236:	4b24      	ldr	r3, [pc, #144]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800323c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003240:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003242:	4b21      	ldr	r3, [pc, #132]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003248:	4a1f      	ldr	r2, [pc, #124]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800324a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800324e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003252:	4b1d      	ldr	r3, [pc, #116]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003254:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003258:	4a1b      	ldr	r2, [pc, #108]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800325a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800325e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003262:	4a19      	ldr	r2, [pc, #100]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	f003 0301 	and.w	r3, r3, #1
 8003270:	2b00      	cmp	r3, #0
 8003272:	d016      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003274:	f7fd fea4 	bl	8000fc0 <HAL_GetTick>
 8003278:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800327a:	e00b      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800327c:	f7fd fea0 	bl	8000fc0 <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	f241 3288 	movw	r2, #5000	@ 0x1388
 800328a:	4293      	cmp	r3, r2
 800328c:	d902      	bls.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	74fb      	strb	r3, [r7, #19]
            break;
 8003292:	e006      	b.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003294:	4b0c      	ldr	r3, [pc, #48]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d0ec      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80032a2:	7cfb      	ldrb	r3, [r7, #19]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d10c      	bne.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032a8:	4b07      	ldr	r3, [pc, #28]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ae:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032b8:	4903      	ldr	r1, [pc, #12]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80032c0:	e008      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80032c2:	7cfb      	ldrb	r3, [r7, #19]
 80032c4:	74bb      	strb	r3, [r7, #18]
 80032c6:	e005      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80032c8:	40021000 	.word	0x40021000
 80032cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032d0:	7cfb      	ldrb	r3, [r7, #19]
 80032d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80032d4:	7c7b      	ldrb	r3, [r7, #17]
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d105      	bne.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032da:	4ba0      	ldr	r3, [pc, #640]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032de:	4a9f      	ldr	r2, [pc, #636]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032e4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00a      	beq.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032f2:	4b9a      	ldr	r3, [pc, #616]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f8:	f023 0203 	bic.w	r2, r3, #3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003300:	4996      	ldr	r1, [pc, #600]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003302:	4313      	orrs	r3, r2
 8003304:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0302 	and.w	r3, r3, #2
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00a      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003314:	4b91      	ldr	r3, [pc, #580]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800331a:	f023 020c 	bic.w	r2, r3, #12
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003322:	498e      	ldr	r1, [pc, #568]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003324:	4313      	orrs	r3, r2
 8003326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0304 	and.w	r3, r3, #4
 8003332:	2b00      	cmp	r3, #0
 8003334:	d00a      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003336:	4b89      	ldr	r3, [pc, #548]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800333c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003344:	4985      	ldr	r1, [pc, #532]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003346:	4313      	orrs	r3, r2
 8003348:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0308 	and.w	r3, r3, #8
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00a      	beq.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003358:	4b80      	ldr	r3, [pc, #512]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800335a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800335e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003366:	497d      	ldr	r1, [pc, #500]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003368:	4313      	orrs	r3, r2
 800336a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0310 	and.w	r3, r3, #16
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00a      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800337a:	4b78      	ldr	r3, [pc, #480]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800337c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003380:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003388:	4974      	ldr	r1, [pc, #464]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800338a:	4313      	orrs	r3, r2
 800338c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0320 	and.w	r3, r3, #32
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00a      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800339c:	4b6f      	ldr	r3, [pc, #444]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800339e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033a2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033aa:	496c      	ldr	r1, [pc, #432]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00a      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033be:	4b67      	ldr	r3, [pc, #412]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033cc:	4963      	ldr	r1, [pc, #396]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00a      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80033e0:	4b5e      	ldr	r3, [pc, #376]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033ee:	495b      	ldr	r1, [pc, #364]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033f0:	4313      	orrs	r3, r2
 80033f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00a      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003402:	4b56      	ldr	r3, [pc, #344]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003408:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003410:	4952      	ldr	r1, [pc, #328]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003412:	4313      	orrs	r3, r2
 8003414:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00a      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003424:	4b4d      	ldr	r3, [pc, #308]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800342a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003432:	494a      	ldr	r1, [pc, #296]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003434:	4313      	orrs	r3, r2
 8003436:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00a      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003446:	4b45      	ldr	r3, [pc, #276]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800344c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003454:	4941      	ldr	r1, [pc, #260]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003456:	4313      	orrs	r3, r2
 8003458:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d00a      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003468:	4b3c      	ldr	r3, [pc, #240]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800346a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800346e:	f023 0203 	bic.w	r2, r3, #3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003476:	4939      	ldr	r1, [pc, #228]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003478:	4313      	orrs	r3, r2
 800347a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d028      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800348a:	4b34      	ldr	r3, [pc, #208]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800348c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003490:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003498:	4930      	ldr	r1, [pc, #192]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800349a:	4313      	orrs	r3, r2
 800349c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034a8:	d106      	bne.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034aa:	4b2c      	ldr	r3, [pc, #176]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	4a2b      	ldr	r2, [pc, #172]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034b4:	60d3      	str	r3, [r2, #12]
 80034b6:	e011      	b.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034c0:	d10c      	bne.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	3304      	adds	r3, #4
 80034c6:	2101      	movs	r1, #1
 80034c8:	4618      	mov	r0, r3
 80034ca:	f000 f8f9 	bl	80036c0 <RCCEx_PLLSAI1_Config>
 80034ce:	4603      	mov	r3, r0
 80034d0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80034d2:	7cfb      	ldrb	r3, [r7, #19]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d001      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80034d8:	7cfb      	ldrb	r3, [r7, #19]
 80034da:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d04d      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034f0:	d108      	bne.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80034f2:	4b1a      	ldr	r3, [pc, #104]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034f8:	4a18      	ldr	r2, [pc, #96]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034fe:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003502:	e012      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003504:	4b15      	ldr	r3, [pc, #84]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003506:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800350a:	4a14      	ldr	r2, [pc, #80]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800350c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003510:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003514:	4b11      	ldr	r3, [pc, #68]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800351a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003522:	490e      	ldr	r1, [pc, #56]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003524:	4313      	orrs	r3, r2
 8003526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800352e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003532:	d106      	bne.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003534:	4b09      	ldr	r3, [pc, #36]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	4a08      	ldr	r2, [pc, #32]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800353a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800353e:	60d3      	str	r3, [r2, #12]
 8003540:	e020      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003546:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800354a:	d109      	bne.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800354c:	4b03      	ldr	r3, [pc, #12]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	4a02      	ldr	r2, [pc, #8]	@ (800355c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003552:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003556:	60d3      	str	r3, [r2, #12]
 8003558:	e014      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800355a:	bf00      	nop
 800355c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003564:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003568:	d10c      	bne.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	3304      	adds	r3, #4
 800356e:	2101      	movs	r1, #1
 8003570:	4618      	mov	r0, r3
 8003572:	f000 f8a5 	bl	80036c0 <RCCEx_PLLSAI1_Config>
 8003576:	4603      	mov	r3, r0
 8003578:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800357a:	7cfb      	ldrb	r3, [r7, #19]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003580:	7cfb      	ldrb	r3, [r7, #19]
 8003582:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d028      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003590:	4b4a      	ldr	r3, [pc, #296]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003596:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800359e:	4947      	ldr	r1, [pc, #284]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035ae:	d106      	bne.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035b0:	4b42      	ldr	r3, [pc, #264]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	4a41      	ldr	r2, [pc, #260]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035ba:	60d3      	str	r3, [r2, #12]
 80035bc:	e011      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035c6:	d10c      	bne.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	3304      	adds	r3, #4
 80035cc:	2101      	movs	r1, #1
 80035ce:	4618      	mov	r0, r3
 80035d0:	f000 f876 	bl	80036c0 <RCCEx_PLLSAI1_Config>
 80035d4:	4603      	mov	r3, r0
 80035d6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80035d8:	7cfb      	ldrb	r3, [r7, #19]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80035de:	7cfb      	ldrb	r3, [r7, #19]
 80035e0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d01e      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035ee:	4b33      	ldr	r3, [pc, #204]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035f4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035fe:	492f      	ldr	r1, [pc, #188]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003600:	4313      	orrs	r3, r2
 8003602:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800360c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003610:	d10c      	bne.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	3304      	adds	r3, #4
 8003616:	2102      	movs	r1, #2
 8003618:	4618      	mov	r0, r3
 800361a:	f000 f851 	bl	80036c0 <RCCEx_PLLSAI1_Config>
 800361e:	4603      	mov	r3, r0
 8003620:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003622:	7cfb      	ldrb	r3, [r7, #19]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d001      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003628:	7cfb      	ldrb	r3, [r7, #19]
 800362a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00b      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003638:	4b20      	ldr	r3, [pc, #128]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800363a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800363e:	f023 0204 	bic.w	r2, r3, #4
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003648:	491c      	ldr	r1, [pc, #112]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800364a:	4313      	orrs	r3, r2
 800364c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00b      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800365c:	4b17      	ldr	r3, [pc, #92]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800365e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003662:	f023 0218 	bic.w	r2, r3, #24
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366c:	4913      	ldr	r1, [pc, #76]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800366e:	4313      	orrs	r3, r2
 8003670:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800367c:	2b00      	cmp	r3, #0
 800367e:	d017      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003680:	4b0e      	ldr	r3, [pc, #56]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003682:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003686:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003690:	490a      	ldr	r1, [pc, #40]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003692:	4313      	orrs	r3, r2
 8003694:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800369e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036a2:	d105      	bne.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036a4:	4b05      	ldr	r3, [pc, #20]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	4a04      	ldr	r2, [pc, #16]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036ae:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80036b0:	7cbb      	ldrb	r3, [r7, #18]
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3718      	adds	r7, #24
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	40021000 	.word	0x40021000

080036c0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80036ca:	2300      	movs	r3, #0
 80036cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80036ce:	4b72      	ldr	r3, [pc, #456]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	f003 0303 	and.w	r3, r3, #3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00e      	beq.n	80036f8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80036da:	4b6f      	ldr	r3, [pc, #444]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	f003 0203 	and.w	r2, r3, #3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d103      	bne.n	80036f2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
       ||
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d142      	bne.n	8003778 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	73fb      	strb	r3, [r7, #15]
 80036f6:	e03f      	b.n	8003778 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2b03      	cmp	r3, #3
 80036fe:	d018      	beq.n	8003732 <RCCEx_PLLSAI1_Config+0x72>
 8003700:	2b03      	cmp	r3, #3
 8003702:	d825      	bhi.n	8003750 <RCCEx_PLLSAI1_Config+0x90>
 8003704:	2b01      	cmp	r3, #1
 8003706:	d002      	beq.n	800370e <RCCEx_PLLSAI1_Config+0x4e>
 8003708:	2b02      	cmp	r3, #2
 800370a:	d009      	beq.n	8003720 <RCCEx_PLLSAI1_Config+0x60>
 800370c:	e020      	b.n	8003750 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800370e:	4b62      	ldr	r3, [pc, #392]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	2b00      	cmp	r3, #0
 8003718:	d11d      	bne.n	8003756 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800371e:	e01a      	b.n	8003756 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003720:	4b5d      	ldr	r3, [pc, #372]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003728:	2b00      	cmp	r3, #0
 800372a:	d116      	bne.n	800375a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003730:	e013      	b.n	800375a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003732:	4b59      	ldr	r3, [pc, #356]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10f      	bne.n	800375e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800373e:	4b56      	ldr	r3, [pc, #344]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d109      	bne.n	800375e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800374e:	e006      	b.n	800375e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	73fb      	strb	r3, [r7, #15]
      break;
 8003754:	e004      	b.n	8003760 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003756:	bf00      	nop
 8003758:	e002      	b.n	8003760 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800375a:	bf00      	nop
 800375c:	e000      	b.n	8003760 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800375e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003760:	7bfb      	ldrb	r3, [r7, #15]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d108      	bne.n	8003778 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003766:	4b4c      	ldr	r3, [pc, #304]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	f023 0203 	bic.w	r2, r3, #3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4949      	ldr	r1, [pc, #292]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003774:	4313      	orrs	r3, r2
 8003776:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003778:	7bfb      	ldrb	r3, [r7, #15]
 800377a:	2b00      	cmp	r3, #0
 800377c:	f040 8086 	bne.w	800388c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003780:	4b45      	ldr	r3, [pc, #276]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a44      	ldr	r2, [pc, #272]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003786:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800378a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800378c:	f7fd fc18 	bl	8000fc0 <HAL_GetTick>
 8003790:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003792:	e009      	b.n	80037a8 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003794:	f7fd fc14 	bl	8000fc0 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d902      	bls.n	80037a8 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	73fb      	strb	r3, [r7, #15]
        break;
 80037a6:	e005      	b.n	80037b4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80037a8:	4b3b      	ldr	r3, [pc, #236]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1ef      	bne.n	8003794 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80037b4:	7bfb      	ldrb	r3, [r7, #15]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d168      	bne.n	800388c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d113      	bne.n	80037e8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037c0:	4b35      	ldr	r3, [pc, #212]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 80037c2:	691a      	ldr	r2, [r3, #16]
 80037c4:	4b35      	ldr	r3, [pc, #212]	@ (800389c <RCCEx_PLLSAI1_Config+0x1dc>)
 80037c6:	4013      	ands	r3, r2
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	6892      	ldr	r2, [r2, #8]
 80037cc:	0211      	lsls	r1, r2, #8
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	68d2      	ldr	r2, [r2, #12]
 80037d2:	06d2      	lsls	r2, r2, #27
 80037d4:	4311      	orrs	r1, r2
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	6852      	ldr	r2, [r2, #4]
 80037da:	3a01      	subs	r2, #1
 80037dc:	0112      	lsls	r2, r2, #4
 80037de:	430a      	orrs	r2, r1
 80037e0:	492d      	ldr	r1, [pc, #180]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	610b      	str	r3, [r1, #16]
 80037e6:	e02d      	b.n	8003844 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d115      	bne.n	800381a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037ee:	4b2a      	ldr	r3, [pc, #168]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 80037f0:	691a      	ldr	r2, [r3, #16]
 80037f2:	4b2b      	ldr	r3, [pc, #172]	@ (80038a0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037f4:	4013      	ands	r3, r2
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	6892      	ldr	r2, [r2, #8]
 80037fa:	0211      	lsls	r1, r2, #8
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	6912      	ldr	r2, [r2, #16]
 8003800:	0852      	lsrs	r2, r2, #1
 8003802:	3a01      	subs	r2, #1
 8003804:	0552      	lsls	r2, r2, #21
 8003806:	4311      	orrs	r1, r2
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	6852      	ldr	r2, [r2, #4]
 800380c:	3a01      	subs	r2, #1
 800380e:	0112      	lsls	r2, r2, #4
 8003810:	430a      	orrs	r2, r1
 8003812:	4921      	ldr	r1, [pc, #132]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003814:	4313      	orrs	r3, r2
 8003816:	610b      	str	r3, [r1, #16]
 8003818:	e014      	b.n	8003844 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800381a:	4b1f      	ldr	r3, [pc, #124]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 800381c:	691a      	ldr	r2, [r3, #16]
 800381e:	4b21      	ldr	r3, [pc, #132]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003820:	4013      	ands	r3, r2
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	6892      	ldr	r2, [r2, #8]
 8003826:	0211      	lsls	r1, r2, #8
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	6952      	ldr	r2, [r2, #20]
 800382c:	0852      	lsrs	r2, r2, #1
 800382e:	3a01      	subs	r2, #1
 8003830:	0652      	lsls	r2, r2, #25
 8003832:	4311      	orrs	r1, r2
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	6852      	ldr	r2, [r2, #4]
 8003838:	3a01      	subs	r2, #1
 800383a:	0112      	lsls	r2, r2, #4
 800383c:	430a      	orrs	r2, r1
 800383e:	4916      	ldr	r1, [pc, #88]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003840:	4313      	orrs	r3, r2
 8003842:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003844:	4b14      	ldr	r3, [pc, #80]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a13      	ldr	r2, [pc, #76]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 800384a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800384e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003850:	f7fd fbb6 	bl	8000fc0 <HAL_GetTick>
 8003854:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003856:	e009      	b.n	800386c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003858:	f7fd fbb2 	bl	8000fc0 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	2b02      	cmp	r3, #2
 8003864:	d902      	bls.n	800386c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	73fb      	strb	r3, [r7, #15]
          break;
 800386a:	e005      	b.n	8003878 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800386c:	4b0a      	ldr	r3, [pc, #40]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d0ef      	beq.n	8003858 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003878:	7bfb      	ldrb	r3, [r7, #15]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d106      	bne.n	800388c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800387e:	4b06      	ldr	r3, [pc, #24]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003880:	691a      	ldr	r2, [r3, #16]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	699b      	ldr	r3, [r3, #24]
 8003886:	4904      	ldr	r1, [pc, #16]	@ (8003898 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003888:	4313      	orrs	r3, r2
 800388a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800388c:	7bfb      	ldrb	r3, [r7, #15]
}
 800388e:	4618      	mov	r0, r3
 8003890:	3710      	adds	r7, #16
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	40021000 	.word	0x40021000
 800389c:	07ff800f 	.word	0x07ff800f
 80038a0:	ff9f800f 	.word	0xff9f800f
 80038a4:	f9ff800f 	.word	0xf9ff800f

080038a8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80038b2:	2300      	movs	r3, #0
 80038b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80038b6:	4b72      	ldr	r3, [pc, #456]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	f003 0303 	and.w	r3, r3, #3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00e      	beq.n	80038e0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80038c2:	4b6f      	ldr	r3, [pc, #444]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	f003 0203 	and.w	r2, r3, #3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d103      	bne.n	80038da <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
       ||
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d142      	bne.n	8003960 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	73fb      	strb	r3, [r7, #15]
 80038de:	e03f      	b.n	8003960 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	2b03      	cmp	r3, #3
 80038e6:	d018      	beq.n	800391a <RCCEx_PLLSAI2_Config+0x72>
 80038e8:	2b03      	cmp	r3, #3
 80038ea:	d825      	bhi.n	8003938 <RCCEx_PLLSAI2_Config+0x90>
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d002      	beq.n	80038f6 <RCCEx_PLLSAI2_Config+0x4e>
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d009      	beq.n	8003908 <RCCEx_PLLSAI2_Config+0x60>
 80038f4:	e020      	b.n	8003938 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038f6:	4b62      	ldr	r3, [pc, #392]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d11d      	bne.n	800393e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003906:	e01a      	b.n	800393e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003908:	4b5d      	ldr	r3, [pc, #372]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003910:	2b00      	cmp	r3, #0
 8003912:	d116      	bne.n	8003942 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003918:	e013      	b.n	8003942 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800391a:	4b59      	ldr	r3, [pc, #356]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10f      	bne.n	8003946 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003926:	4b56      	ldr	r3, [pc, #344]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d109      	bne.n	8003946 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003936:	e006      	b.n	8003946 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	73fb      	strb	r3, [r7, #15]
      break;
 800393c:	e004      	b.n	8003948 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800393e:	bf00      	nop
 8003940:	e002      	b.n	8003948 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003942:	bf00      	nop
 8003944:	e000      	b.n	8003948 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003946:	bf00      	nop
    }

    if(status == HAL_OK)
 8003948:	7bfb      	ldrb	r3, [r7, #15]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d108      	bne.n	8003960 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800394e:	4b4c      	ldr	r3, [pc, #304]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	f023 0203 	bic.w	r2, r3, #3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4949      	ldr	r1, [pc, #292]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 800395c:	4313      	orrs	r3, r2
 800395e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003960:	7bfb      	ldrb	r3, [r7, #15]
 8003962:	2b00      	cmp	r3, #0
 8003964:	f040 8086 	bne.w	8003a74 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003968:	4b45      	ldr	r3, [pc, #276]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a44      	ldr	r2, [pc, #272]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 800396e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003972:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003974:	f7fd fb24 	bl	8000fc0 <HAL_GetTick>
 8003978:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800397a:	e009      	b.n	8003990 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800397c:	f7fd fb20 	bl	8000fc0 <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	2b02      	cmp	r3, #2
 8003988:	d902      	bls.n	8003990 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	73fb      	strb	r3, [r7, #15]
        break;
 800398e:	e005      	b.n	800399c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003990:	4b3b      	ldr	r3, [pc, #236]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003998:	2b00      	cmp	r3, #0
 800399a:	d1ef      	bne.n	800397c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800399c:	7bfb      	ldrb	r3, [r7, #15]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d168      	bne.n	8003a74 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d113      	bne.n	80039d0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80039a8:	4b35      	ldr	r3, [pc, #212]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039aa:	695a      	ldr	r2, [r3, #20]
 80039ac:	4b35      	ldr	r3, [pc, #212]	@ (8003a84 <RCCEx_PLLSAI2_Config+0x1dc>)
 80039ae:	4013      	ands	r3, r2
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6892      	ldr	r2, [r2, #8]
 80039b4:	0211      	lsls	r1, r2, #8
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	68d2      	ldr	r2, [r2, #12]
 80039ba:	06d2      	lsls	r2, r2, #27
 80039bc:	4311      	orrs	r1, r2
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	6852      	ldr	r2, [r2, #4]
 80039c2:	3a01      	subs	r2, #1
 80039c4:	0112      	lsls	r2, r2, #4
 80039c6:	430a      	orrs	r2, r1
 80039c8:	492d      	ldr	r1, [pc, #180]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	614b      	str	r3, [r1, #20]
 80039ce:	e02d      	b.n	8003a2c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d115      	bne.n	8003a02 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80039d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039d8:	695a      	ldr	r2, [r3, #20]
 80039da:	4b2b      	ldr	r3, [pc, #172]	@ (8003a88 <RCCEx_PLLSAI2_Config+0x1e0>)
 80039dc:	4013      	ands	r3, r2
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	6892      	ldr	r2, [r2, #8]
 80039e2:	0211      	lsls	r1, r2, #8
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	6912      	ldr	r2, [r2, #16]
 80039e8:	0852      	lsrs	r2, r2, #1
 80039ea:	3a01      	subs	r2, #1
 80039ec:	0552      	lsls	r2, r2, #21
 80039ee:	4311      	orrs	r1, r2
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	6852      	ldr	r2, [r2, #4]
 80039f4:	3a01      	subs	r2, #1
 80039f6:	0112      	lsls	r2, r2, #4
 80039f8:	430a      	orrs	r2, r1
 80039fa:	4921      	ldr	r1, [pc, #132]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	614b      	str	r3, [r1, #20]
 8003a00:	e014      	b.n	8003a2c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a02:	4b1f      	ldr	r3, [pc, #124]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a04:	695a      	ldr	r2, [r3, #20]
 8003a06:	4b21      	ldr	r3, [pc, #132]	@ (8003a8c <RCCEx_PLLSAI2_Config+0x1e4>)
 8003a08:	4013      	ands	r3, r2
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	6892      	ldr	r2, [r2, #8]
 8003a0e:	0211      	lsls	r1, r2, #8
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	6952      	ldr	r2, [r2, #20]
 8003a14:	0852      	lsrs	r2, r2, #1
 8003a16:	3a01      	subs	r2, #1
 8003a18:	0652      	lsls	r2, r2, #25
 8003a1a:	4311      	orrs	r1, r2
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	6852      	ldr	r2, [r2, #4]
 8003a20:	3a01      	subs	r2, #1
 8003a22:	0112      	lsls	r2, r2, #4
 8003a24:	430a      	orrs	r2, r1
 8003a26:	4916      	ldr	r1, [pc, #88]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003a2c:	4b14      	ldr	r3, [pc, #80]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a13      	ldr	r2, [pc, #76]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a36:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a38:	f7fd fac2 	bl	8000fc0 <HAL_GetTick>
 8003a3c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003a3e:	e009      	b.n	8003a54 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a40:	f7fd fabe 	bl	8000fc0 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d902      	bls.n	8003a54 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	73fb      	strb	r3, [r7, #15]
          break;
 8003a52:	e005      	b.n	8003a60 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003a54:	4b0a      	ldr	r3, [pc, #40]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0ef      	beq.n	8003a40 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003a60:	7bfb      	ldrb	r3, [r7, #15]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d106      	bne.n	8003a74 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003a66:	4b06      	ldr	r3, [pc, #24]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a68:	695a      	ldr	r2, [r3, #20]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	699b      	ldr	r3, [r3, #24]
 8003a6e:	4904      	ldr	r1, [pc, #16]	@ (8003a80 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	40021000 	.word	0x40021000
 8003a84:	07ff800f 	.word	0x07ff800f
 8003a88:	ff9f800f 	.word	0xff9f800f
 8003a8c:	f9ff800f 	.word	0xf9ff800f

08003a90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e042      	b.n	8003b28 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d106      	bne.n	8003aba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f7fd f911 	bl	8000cdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2224      	movs	r2, #36	@ 0x24
 8003abe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0201 	bic.w	r2, r2, #1
 8003ad0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d002      	beq.n	8003ae0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 fbb2 	bl	8004244 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f000 f8b3 	bl	8003c4c <UART_SetConfig>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d101      	bne.n	8003af0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e01b      	b.n	8003b28 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	685a      	ldr	r2, [r3, #4]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003afe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	689a      	ldr	r2, [r3, #8]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f042 0201 	orr.w	r2, r2, #1
 8003b1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f000 fc31 	bl	8004388 <UART_CheckIdleState>
 8003b26:	4603      	mov	r3, r0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3708      	adds	r7, #8
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b08a      	sub	sp, #40	@ 0x28
 8003b34:	af02      	add	r7, sp, #8
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	603b      	str	r3, [r7, #0]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b46:	2b20      	cmp	r3, #32
 8003b48:	d17b      	bne.n	8003c42 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d002      	beq.n	8003b56 <HAL_UART_Transmit+0x26>
 8003b50:	88fb      	ldrh	r3, [r7, #6]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d101      	bne.n	8003b5a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e074      	b.n	8003c44 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2221      	movs	r2, #33	@ 0x21
 8003b66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b6a:	f7fd fa29 	bl	8000fc0 <HAL_GetTick>
 8003b6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	88fa      	ldrh	r2, [r7, #6]
 8003b74:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	88fa      	ldrh	r2, [r7, #6]
 8003b7c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b88:	d108      	bne.n	8003b9c <HAL_UART_Transmit+0x6c>
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d104      	bne.n	8003b9c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003b92:	2300      	movs	r3, #0
 8003b94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	61bb      	str	r3, [r7, #24]
 8003b9a:	e003      	b.n	8003ba4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ba4:	e030      	b.n	8003c08 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	9300      	str	r3, [sp, #0]
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	2200      	movs	r2, #0
 8003bae:	2180      	movs	r1, #128	@ 0x80
 8003bb0:	68f8      	ldr	r0, [r7, #12]
 8003bb2:	f000 fc93 	bl	80044dc <UART_WaitOnFlagUntilTimeout>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d005      	beq.n	8003bc8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e03d      	b.n	8003c44 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d10b      	bne.n	8003be6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	881a      	ldrh	r2, [r3, #0]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bda:	b292      	uxth	r2, r2
 8003bdc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	3302      	adds	r3, #2
 8003be2:	61bb      	str	r3, [r7, #24]
 8003be4:	e007      	b.n	8003bf6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	781a      	ldrb	r2, [r3, #0]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	b29a      	uxth	r2, r3
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1c8      	bne.n	8003ba6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	9300      	str	r3, [sp, #0]
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	2140      	movs	r1, #64	@ 0x40
 8003c1e:	68f8      	ldr	r0, [r7, #12]
 8003c20:	f000 fc5c 	bl	80044dc <UART_WaitOnFlagUntilTimeout>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d005      	beq.n	8003c36 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2220      	movs	r2, #32
 8003c2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e006      	b.n	8003c44 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2220      	movs	r2, #32
 8003c3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	e000      	b.n	8003c44 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003c42:	2302      	movs	r3, #2
  }
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3720      	adds	r7, #32
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c50:	b08c      	sub	sp, #48	@ 0x30
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c56:	2300      	movs	r3, #0
 8003c58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	689a      	ldr	r2, [r3, #8]
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	431a      	orrs	r2, r3
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	431a      	orrs	r2, r3
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	69db      	ldr	r3, [r3, #28]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	4baa      	ldr	r3, [pc, #680]	@ (8003f24 <UART_SetConfig+0x2d8>)
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	697a      	ldr	r2, [r7, #20]
 8003c80:	6812      	ldr	r2, [r2, #0]
 8003c82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c84:	430b      	orrs	r3, r1
 8003c86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a9f      	ldr	r2, [pc, #636]	@ (8003f28 <UART_SetConfig+0x2dc>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d004      	beq.n	8003cb8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003cc2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003cc6:	697a      	ldr	r2, [r7, #20]
 8003cc8:	6812      	ldr	r2, [r2, #0]
 8003cca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ccc:	430b      	orrs	r3, r1
 8003cce:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd6:	f023 010f 	bic.w	r1, r3, #15
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a90      	ldr	r2, [pc, #576]	@ (8003f2c <UART_SetConfig+0x2e0>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d125      	bne.n	8003d3c <UART_SetConfig+0xf0>
 8003cf0:	4b8f      	ldr	r3, [pc, #572]	@ (8003f30 <UART_SetConfig+0x2e4>)
 8003cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cf6:	f003 0303 	and.w	r3, r3, #3
 8003cfa:	2b03      	cmp	r3, #3
 8003cfc:	d81a      	bhi.n	8003d34 <UART_SetConfig+0xe8>
 8003cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8003d04 <UART_SetConfig+0xb8>)
 8003d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d04:	08003d15 	.word	0x08003d15
 8003d08:	08003d25 	.word	0x08003d25
 8003d0c:	08003d1d 	.word	0x08003d1d
 8003d10:	08003d2d 	.word	0x08003d2d
 8003d14:	2301      	movs	r3, #1
 8003d16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d1a:	e116      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d22:	e112      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003d24:	2304      	movs	r3, #4
 8003d26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d2a:	e10e      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003d2c:	2308      	movs	r3, #8
 8003d2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d32:	e10a      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003d34:	2310      	movs	r3, #16
 8003d36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d3a:	e106      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a7c      	ldr	r2, [pc, #496]	@ (8003f34 <UART_SetConfig+0x2e8>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d138      	bne.n	8003db8 <UART_SetConfig+0x16c>
 8003d46:	4b7a      	ldr	r3, [pc, #488]	@ (8003f30 <UART_SetConfig+0x2e4>)
 8003d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d4c:	f003 030c 	and.w	r3, r3, #12
 8003d50:	2b0c      	cmp	r3, #12
 8003d52:	d82d      	bhi.n	8003db0 <UART_SetConfig+0x164>
 8003d54:	a201      	add	r2, pc, #4	@ (adr r2, 8003d5c <UART_SetConfig+0x110>)
 8003d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d5a:	bf00      	nop
 8003d5c:	08003d91 	.word	0x08003d91
 8003d60:	08003db1 	.word	0x08003db1
 8003d64:	08003db1 	.word	0x08003db1
 8003d68:	08003db1 	.word	0x08003db1
 8003d6c:	08003da1 	.word	0x08003da1
 8003d70:	08003db1 	.word	0x08003db1
 8003d74:	08003db1 	.word	0x08003db1
 8003d78:	08003db1 	.word	0x08003db1
 8003d7c:	08003d99 	.word	0x08003d99
 8003d80:	08003db1 	.word	0x08003db1
 8003d84:	08003db1 	.word	0x08003db1
 8003d88:	08003db1 	.word	0x08003db1
 8003d8c:	08003da9 	.word	0x08003da9
 8003d90:	2300      	movs	r3, #0
 8003d92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d96:	e0d8      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003d98:	2302      	movs	r3, #2
 8003d9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d9e:	e0d4      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003da0:	2304      	movs	r3, #4
 8003da2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003da6:	e0d0      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003da8:	2308      	movs	r3, #8
 8003daa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dae:	e0cc      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003db0:	2310      	movs	r3, #16
 8003db2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003db6:	e0c8      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a5e      	ldr	r2, [pc, #376]	@ (8003f38 <UART_SetConfig+0x2ec>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d125      	bne.n	8003e0e <UART_SetConfig+0x1c2>
 8003dc2:	4b5b      	ldr	r3, [pc, #364]	@ (8003f30 <UART_SetConfig+0x2e4>)
 8003dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dc8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003dcc:	2b30      	cmp	r3, #48	@ 0x30
 8003dce:	d016      	beq.n	8003dfe <UART_SetConfig+0x1b2>
 8003dd0:	2b30      	cmp	r3, #48	@ 0x30
 8003dd2:	d818      	bhi.n	8003e06 <UART_SetConfig+0x1ba>
 8003dd4:	2b20      	cmp	r3, #32
 8003dd6:	d00a      	beq.n	8003dee <UART_SetConfig+0x1a2>
 8003dd8:	2b20      	cmp	r3, #32
 8003dda:	d814      	bhi.n	8003e06 <UART_SetConfig+0x1ba>
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d002      	beq.n	8003de6 <UART_SetConfig+0x19a>
 8003de0:	2b10      	cmp	r3, #16
 8003de2:	d008      	beq.n	8003df6 <UART_SetConfig+0x1aa>
 8003de4:	e00f      	b.n	8003e06 <UART_SetConfig+0x1ba>
 8003de6:	2300      	movs	r3, #0
 8003de8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dec:	e0ad      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003dee:	2302      	movs	r3, #2
 8003df0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003df4:	e0a9      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003df6:	2304      	movs	r3, #4
 8003df8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dfc:	e0a5      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003dfe:	2308      	movs	r3, #8
 8003e00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e04:	e0a1      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003e06:	2310      	movs	r3, #16
 8003e08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e0c:	e09d      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a4a      	ldr	r2, [pc, #296]	@ (8003f3c <UART_SetConfig+0x2f0>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d125      	bne.n	8003e64 <UART_SetConfig+0x218>
 8003e18:	4b45      	ldr	r3, [pc, #276]	@ (8003f30 <UART_SetConfig+0x2e4>)
 8003e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e1e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003e22:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e24:	d016      	beq.n	8003e54 <UART_SetConfig+0x208>
 8003e26:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e28:	d818      	bhi.n	8003e5c <UART_SetConfig+0x210>
 8003e2a:	2b80      	cmp	r3, #128	@ 0x80
 8003e2c:	d00a      	beq.n	8003e44 <UART_SetConfig+0x1f8>
 8003e2e:	2b80      	cmp	r3, #128	@ 0x80
 8003e30:	d814      	bhi.n	8003e5c <UART_SetConfig+0x210>
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d002      	beq.n	8003e3c <UART_SetConfig+0x1f0>
 8003e36:	2b40      	cmp	r3, #64	@ 0x40
 8003e38:	d008      	beq.n	8003e4c <UART_SetConfig+0x200>
 8003e3a:	e00f      	b.n	8003e5c <UART_SetConfig+0x210>
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e42:	e082      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003e44:	2302      	movs	r3, #2
 8003e46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e4a:	e07e      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003e4c:	2304      	movs	r3, #4
 8003e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e52:	e07a      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003e54:	2308      	movs	r3, #8
 8003e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e5a:	e076      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003e5c:	2310      	movs	r3, #16
 8003e5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e62:	e072      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a35      	ldr	r2, [pc, #212]	@ (8003f40 <UART_SetConfig+0x2f4>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d12a      	bne.n	8003ec4 <UART_SetConfig+0x278>
 8003e6e:	4b30      	ldr	r3, [pc, #192]	@ (8003f30 <UART_SetConfig+0x2e4>)
 8003e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e7c:	d01a      	beq.n	8003eb4 <UART_SetConfig+0x268>
 8003e7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e82:	d81b      	bhi.n	8003ebc <UART_SetConfig+0x270>
 8003e84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e88:	d00c      	beq.n	8003ea4 <UART_SetConfig+0x258>
 8003e8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e8e:	d815      	bhi.n	8003ebc <UART_SetConfig+0x270>
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <UART_SetConfig+0x250>
 8003e94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e98:	d008      	beq.n	8003eac <UART_SetConfig+0x260>
 8003e9a:	e00f      	b.n	8003ebc <UART_SetConfig+0x270>
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ea2:	e052      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003ea4:	2302      	movs	r3, #2
 8003ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003eaa:	e04e      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003eac:	2304      	movs	r3, #4
 8003eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003eb2:	e04a      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003eb4:	2308      	movs	r3, #8
 8003eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003eba:	e046      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003ebc:	2310      	movs	r3, #16
 8003ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ec2:	e042      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a17      	ldr	r2, [pc, #92]	@ (8003f28 <UART_SetConfig+0x2dc>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d13a      	bne.n	8003f44 <UART_SetConfig+0x2f8>
 8003ece:	4b18      	ldr	r3, [pc, #96]	@ (8003f30 <UART_SetConfig+0x2e4>)
 8003ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003ed8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003edc:	d01a      	beq.n	8003f14 <UART_SetConfig+0x2c8>
 8003ede:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ee2:	d81b      	bhi.n	8003f1c <UART_SetConfig+0x2d0>
 8003ee4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ee8:	d00c      	beq.n	8003f04 <UART_SetConfig+0x2b8>
 8003eea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003eee:	d815      	bhi.n	8003f1c <UART_SetConfig+0x2d0>
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d003      	beq.n	8003efc <UART_SetConfig+0x2b0>
 8003ef4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ef8:	d008      	beq.n	8003f0c <UART_SetConfig+0x2c0>
 8003efa:	e00f      	b.n	8003f1c <UART_SetConfig+0x2d0>
 8003efc:	2300      	movs	r3, #0
 8003efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f02:	e022      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003f04:	2302      	movs	r3, #2
 8003f06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f0a:	e01e      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003f0c:	2304      	movs	r3, #4
 8003f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f12:	e01a      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003f14:	2308      	movs	r3, #8
 8003f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f1a:	e016      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003f1c:	2310      	movs	r3, #16
 8003f1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f22:	e012      	b.n	8003f4a <UART_SetConfig+0x2fe>
 8003f24:	cfff69f3 	.word	0xcfff69f3
 8003f28:	40008000 	.word	0x40008000
 8003f2c:	40013800 	.word	0x40013800
 8003f30:	40021000 	.word	0x40021000
 8003f34:	40004400 	.word	0x40004400
 8003f38:	40004800 	.word	0x40004800
 8003f3c:	40004c00 	.word	0x40004c00
 8003f40:	40005000 	.word	0x40005000
 8003f44:	2310      	movs	r3, #16
 8003f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4aae      	ldr	r2, [pc, #696]	@ (8004208 <UART_SetConfig+0x5bc>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	f040 8097 	bne.w	8004084 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f56:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003f5a:	2b08      	cmp	r3, #8
 8003f5c:	d823      	bhi.n	8003fa6 <UART_SetConfig+0x35a>
 8003f5e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f64 <UART_SetConfig+0x318>)
 8003f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f64:	08003f89 	.word	0x08003f89
 8003f68:	08003fa7 	.word	0x08003fa7
 8003f6c:	08003f91 	.word	0x08003f91
 8003f70:	08003fa7 	.word	0x08003fa7
 8003f74:	08003f97 	.word	0x08003f97
 8003f78:	08003fa7 	.word	0x08003fa7
 8003f7c:	08003fa7 	.word	0x08003fa7
 8003f80:	08003fa7 	.word	0x08003fa7
 8003f84:	08003f9f 	.word	0x08003f9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f88:	f7fe ff7e 	bl	8002e88 <HAL_RCC_GetPCLK1Freq>
 8003f8c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f8e:	e010      	b.n	8003fb2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f90:	4b9e      	ldr	r3, [pc, #632]	@ (800420c <UART_SetConfig+0x5c0>)
 8003f92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003f94:	e00d      	b.n	8003fb2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f96:	f7fe fedf 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 8003f9a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f9c:	e009      	b.n	8003fb2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fa2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003fa4:	e005      	b.n	8003fb2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003fb0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f000 8130 	beq.w	800421a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fbe:	4a94      	ldr	r2, [pc, #592]	@ (8004210 <UART_SetConfig+0x5c4>)
 8003fc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8003fcc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	685a      	ldr	r2, [r3, #4]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	005b      	lsls	r3, r3, #1
 8003fd6:	4413      	add	r3, r2
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d305      	bcc.n	8003fea <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d903      	bls.n	8003ff2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003ff0:	e113      	b.n	800421a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	60bb      	str	r3, [r7, #8]
 8003ff8:	60fa      	str	r2, [r7, #12]
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffe:	4a84      	ldr	r2, [pc, #528]	@ (8004210 <UART_SetConfig+0x5c4>)
 8004000:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004004:	b29b      	uxth	r3, r3
 8004006:	2200      	movs	r2, #0
 8004008:	603b      	str	r3, [r7, #0]
 800400a:	607a      	str	r2, [r7, #4]
 800400c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004010:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004014:	f7fc f94c 	bl	80002b0 <__aeabi_uldivmod>
 8004018:	4602      	mov	r2, r0
 800401a:	460b      	mov	r3, r1
 800401c:	4610      	mov	r0, r2
 800401e:	4619      	mov	r1, r3
 8004020:	f04f 0200 	mov.w	r2, #0
 8004024:	f04f 0300 	mov.w	r3, #0
 8004028:	020b      	lsls	r3, r1, #8
 800402a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800402e:	0202      	lsls	r2, r0, #8
 8004030:	6979      	ldr	r1, [r7, #20]
 8004032:	6849      	ldr	r1, [r1, #4]
 8004034:	0849      	lsrs	r1, r1, #1
 8004036:	2000      	movs	r0, #0
 8004038:	460c      	mov	r4, r1
 800403a:	4605      	mov	r5, r0
 800403c:	eb12 0804 	adds.w	r8, r2, r4
 8004040:	eb43 0905 	adc.w	r9, r3, r5
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	469a      	mov	sl, r3
 800404c:	4693      	mov	fp, r2
 800404e:	4652      	mov	r2, sl
 8004050:	465b      	mov	r3, fp
 8004052:	4640      	mov	r0, r8
 8004054:	4649      	mov	r1, r9
 8004056:	f7fc f92b 	bl	80002b0 <__aeabi_uldivmod>
 800405a:	4602      	mov	r2, r0
 800405c:	460b      	mov	r3, r1
 800405e:	4613      	mov	r3, r2
 8004060:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004062:	6a3b      	ldr	r3, [r7, #32]
 8004064:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004068:	d308      	bcc.n	800407c <UART_SetConfig+0x430>
 800406a:	6a3b      	ldr	r3, [r7, #32]
 800406c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004070:	d204      	bcs.n	800407c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	6a3a      	ldr	r2, [r7, #32]
 8004078:	60da      	str	r2, [r3, #12]
 800407a:	e0ce      	b.n	800421a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004082:	e0ca      	b.n	800421a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	69db      	ldr	r3, [r3, #28]
 8004088:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800408c:	d166      	bne.n	800415c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800408e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004092:	2b08      	cmp	r3, #8
 8004094:	d827      	bhi.n	80040e6 <UART_SetConfig+0x49a>
 8004096:	a201      	add	r2, pc, #4	@ (adr r2, 800409c <UART_SetConfig+0x450>)
 8004098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800409c:	080040c1 	.word	0x080040c1
 80040a0:	080040c9 	.word	0x080040c9
 80040a4:	080040d1 	.word	0x080040d1
 80040a8:	080040e7 	.word	0x080040e7
 80040ac:	080040d7 	.word	0x080040d7
 80040b0:	080040e7 	.word	0x080040e7
 80040b4:	080040e7 	.word	0x080040e7
 80040b8:	080040e7 	.word	0x080040e7
 80040bc:	080040df 	.word	0x080040df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040c0:	f7fe fee2 	bl	8002e88 <HAL_RCC_GetPCLK1Freq>
 80040c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80040c6:	e014      	b.n	80040f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040c8:	f7fe fef4 	bl	8002eb4 <HAL_RCC_GetPCLK2Freq>
 80040cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80040ce:	e010      	b.n	80040f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040d0:	4b4e      	ldr	r3, [pc, #312]	@ (800420c <UART_SetConfig+0x5c0>)
 80040d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80040d4:	e00d      	b.n	80040f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040d6:	f7fe fe3f 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 80040da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80040dc:	e009      	b.n	80040f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80040e4:	e005      	b.n	80040f2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80040e6:	2300      	movs	r3, #0
 80040e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80040f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80040f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f000 8090 	beq.w	800421a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fe:	4a44      	ldr	r2, [pc, #272]	@ (8004210 <UART_SetConfig+0x5c4>)
 8004100:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004104:	461a      	mov	r2, r3
 8004106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004108:	fbb3 f3f2 	udiv	r3, r3, r2
 800410c:	005a      	lsls	r2, r3, #1
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	085b      	lsrs	r3, r3, #1
 8004114:	441a      	add	r2, r3
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	fbb2 f3f3 	udiv	r3, r2, r3
 800411e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004120:	6a3b      	ldr	r3, [r7, #32]
 8004122:	2b0f      	cmp	r3, #15
 8004124:	d916      	bls.n	8004154 <UART_SetConfig+0x508>
 8004126:	6a3b      	ldr	r3, [r7, #32]
 8004128:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800412c:	d212      	bcs.n	8004154 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800412e:	6a3b      	ldr	r3, [r7, #32]
 8004130:	b29b      	uxth	r3, r3
 8004132:	f023 030f 	bic.w	r3, r3, #15
 8004136:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004138:	6a3b      	ldr	r3, [r7, #32]
 800413a:	085b      	lsrs	r3, r3, #1
 800413c:	b29b      	uxth	r3, r3
 800413e:	f003 0307 	and.w	r3, r3, #7
 8004142:	b29a      	uxth	r2, r3
 8004144:	8bfb      	ldrh	r3, [r7, #30]
 8004146:	4313      	orrs	r3, r2
 8004148:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	8bfa      	ldrh	r2, [r7, #30]
 8004150:	60da      	str	r2, [r3, #12]
 8004152:	e062      	b.n	800421a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800415a:	e05e      	b.n	800421a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800415c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004160:	2b08      	cmp	r3, #8
 8004162:	d828      	bhi.n	80041b6 <UART_SetConfig+0x56a>
 8004164:	a201      	add	r2, pc, #4	@ (adr r2, 800416c <UART_SetConfig+0x520>)
 8004166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800416a:	bf00      	nop
 800416c:	08004191 	.word	0x08004191
 8004170:	08004199 	.word	0x08004199
 8004174:	080041a1 	.word	0x080041a1
 8004178:	080041b7 	.word	0x080041b7
 800417c:	080041a7 	.word	0x080041a7
 8004180:	080041b7 	.word	0x080041b7
 8004184:	080041b7 	.word	0x080041b7
 8004188:	080041b7 	.word	0x080041b7
 800418c:	080041af 	.word	0x080041af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004190:	f7fe fe7a 	bl	8002e88 <HAL_RCC_GetPCLK1Freq>
 8004194:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004196:	e014      	b.n	80041c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004198:	f7fe fe8c 	bl	8002eb4 <HAL_RCC_GetPCLK2Freq>
 800419c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800419e:	e010      	b.n	80041c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041a0:	4b1a      	ldr	r3, [pc, #104]	@ (800420c <UART_SetConfig+0x5c0>)
 80041a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80041a4:	e00d      	b.n	80041c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041a6:	f7fe fdd7 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 80041aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80041ac:	e009      	b.n	80041c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80041b4:	e005      	b.n	80041c2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80041b6:	2300      	movs	r3, #0
 80041b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80041c0:	bf00      	nop
    }

    if (pclk != 0U)
 80041c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d028      	beq.n	800421a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041cc:	4a10      	ldr	r2, [pc, #64]	@ (8004210 <UART_SetConfig+0x5c4>)
 80041ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80041d2:	461a      	mov	r2, r3
 80041d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d6:	fbb3 f2f2 	udiv	r2, r3, r2
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	085b      	lsrs	r3, r3, #1
 80041e0:	441a      	add	r2, r3
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ea:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041ec:	6a3b      	ldr	r3, [r7, #32]
 80041ee:	2b0f      	cmp	r3, #15
 80041f0:	d910      	bls.n	8004214 <UART_SetConfig+0x5c8>
 80041f2:	6a3b      	ldr	r3, [r7, #32]
 80041f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041f8:	d20c      	bcs.n	8004214 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80041fa:	6a3b      	ldr	r3, [r7, #32]
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	60da      	str	r2, [r3, #12]
 8004204:	e009      	b.n	800421a <UART_SetConfig+0x5ce>
 8004206:	bf00      	nop
 8004208:	40008000 	.word	0x40008000
 800420c:	00f42400 	.word	0x00f42400
 8004210:	0800523c 	.word	0x0800523c
      }
      else
      {
        ret = HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	2201      	movs	r2, #1
 800421e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	2201      	movs	r2, #1
 8004226:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	2200      	movs	r2, #0
 800422e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	2200      	movs	r2, #0
 8004234:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004236:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800423a:	4618      	mov	r0, r3
 800423c:	3730      	adds	r7, #48	@ 0x30
 800423e:	46bd      	mov	sp, r7
 8004240:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004244 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004250:	f003 0308 	and.w	r3, r3, #8
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00a      	beq.n	800426e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00a      	beq.n	8004290 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	430a      	orrs	r2, r1
 800428e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004294:	f003 0302 	and.w	r3, r3, #2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d00a      	beq.n	80042b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b6:	f003 0304 	and.w	r3, r3, #4
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00a      	beq.n	80042d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	430a      	orrs	r2, r1
 80042d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d8:	f003 0310 	and.w	r3, r3, #16
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00a      	beq.n	80042f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fa:	f003 0320 	and.w	r3, r3, #32
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00a      	beq.n	8004318 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	430a      	orrs	r2, r1
 8004316:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800431c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004320:	2b00      	cmp	r3, #0
 8004322:	d01a      	beq.n	800435a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800433e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004342:	d10a      	bne.n	800435a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800435e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00a      	beq.n	800437c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	605a      	str	r2, [r3, #4]
  }
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b098      	sub	sp, #96	@ 0x60
 800438c:	af02      	add	r7, sp, #8
 800438e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004398:	f7fc fe12 	bl	8000fc0 <HAL_GetTick>
 800439c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0308 	and.w	r3, r3, #8
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d12f      	bne.n	800440c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80043b0:	9300      	str	r3, [sp, #0]
 80043b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043b4:	2200      	movs	r2, #0
 80043b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 f88e 	bl	80044dc <UART_WaitOnFlagUntilTimeout>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d022      	beq.n	800440c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043ce:	e853 3f00 	ldrex	r3, [r3]
 80043d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80043d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043da:	653b      	str	r3, [r7, #80]	@ 0x50
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	461a      	mov	r2, r3
 80043e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80043e6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80043ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043ec:	e841 2300 	strex	r3, r2, [r1]
 80043f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80043f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1e6      	bne.n	80043c6 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2220      	movs	r2, #32
 80043fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e063      	b.n	80044d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0304 	and.w	r3, r3, #4
 8004416:	2b04      	cmp	r3, #4
 8004418:	d149      	bne.n	80044ae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800441a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800441e:	9300      	str	r3, [sp, #0]
 8004420:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004422:	2200      	movs	r2, #0
 8004424:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f000 f857 	bl	80044dc <UART_WaitOnFlagUntilTimeout>
 800442e:	4603      	mov	r3, r0
 8004430:	2b00      	cmp	r3, #0
 8004432:	d03c      	beq.n	80044ae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800443a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443c:	e853 3f00 	ldrex	r3, [r3]
 8004440:	623b      	str	r3, [r7, #32]
   return(result);
 8004442:	6a3b      	ldr	r3, [r7, #32]
 8004444:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004448:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	461a      	mov	r2, r3
 8004450:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004452:	633b      	str	r3, [r7, #48]	@ 0x30
 8004454:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004456:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004458:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800445a:	e841 2300 	strex	r3, r2, [r1]
 800445e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1e6      	bne.n	8004434 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	3308      	adds	r3, #8
 800446c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	e853 3f00 	ldrex	r3, [r3]
 8004474:	60fb      	str	r3, [r7, #12]
   return(result);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f023 0301 	bic.w	r3, r3, #1
 800447c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	3308      	adds	r3, #8
 8004484:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004486:	61fa      	str	r2, [r7, #28]
 8004488:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800448a:	69b9      	ldr	r1, [r7, #24]
 800448c:	69fa      	ldr	r2, [r7, #28]
 800448e:	e841 2300 	strex	r3, r2, [r1]
 8004492:	617b      	str	r3, [r7, #20]
   return(result);
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d1e5      	bne.n	8004466 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2220      	movs	r2, #32
 800449e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e012      	b.n	80044d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2220      	movs	r2, #32
 80044b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2220      	movs	r2, #32
 80044ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3758      	adds	r7, #88	@ 0x58
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	603b      	str	r3, [r7, #0]
 80044e8:	4613      	mov	r3, r2
 80044ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044ec:	e04f      	b.n	800458e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f4:	d04b      	beq.n	800458e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044f6:	f7fc fd63 	bl	8000fc0 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	69ba      	ldr	r2, [r7, #24]
 8004502:	429a      	cmp	r2, r3
 8004504:	d302      	bcc.n	800450c <UART_WaitOnFlagUntilTimeout+0x30>
 8004506:	69bb      	ldr	r3, [r7, #24]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d101      	bne.n	8004510 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e04e      	b.n	80045ae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0304 	and.w	r3, r3, #4
 800451a:	2b00      	cmp	r3, #0
 800451c:	d037      	beq.n	800458e <UART_WaitOnFlagUntilTimeout+0xb2>
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	2b80      	cmp	r3, #128	@ 0x80
 8004522:	d034      	beq.n	800458e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	2b40      	cmp	r3, #64	@ 0x40
 8004528:	d031      	beq.n	800458e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	69db      	ldr	r3, [r3, #28]
 8004530:	f003 0308 	and.w	r3, r3, #8
 8004534:	2b08      	cmp	r3, #8
 8004536:	d110      	bne.n	800455a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2208      	movs	r2, #8
 800453e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f000 f838 	bl	80045b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2208      	movs	r2, #8
 800454a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e029      	b.n	80045ae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	69db      	ldr	r3, [r3, #28]
 8004560:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004564:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004568:	d111      	bne.n	800458e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004572:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 f81e 	bl	80045b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2220      	movs	r2, #32
 800457e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800458a:	2303      	movs	r3, #3
 800458c:	e00f      	b.n	80045ae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	69da      	ldr	r2, [r3, #28]
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4013      	ands	r3, r2
 8004598:	68ba      	ldr	r2, [r7, #8]
 800459a:	429a      	cmp	r2, r3
 800459c:	bf0c      	ite	eq
 800459e:	2301      	moveq	r3, #1
 80045a0:	2300      	movne	r3, #0
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	461a      	mov	r2, r3
 80045a6:	79fb      	ldrb	r3, [r7, #7]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d0a0      	beq.n	80044ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}

080045b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045b6:	b480      	push	{r7}
 80045b8:	b095      	sub	sp, #84	@ 0x54
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045c6:	e853 3f00 	ldrex	r3, [r3]
 80045ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80045cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	461a      	mov	r2, r3
 80045da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80045de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80045e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80045e4:	e841 2300 	strex	r3, r2, [r1]
 80045e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80045ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1e6      	bne.n	80045be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	3308      	adds	r3, #8
 80045f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f8:	6a3b      	ldr	r3, [r7, #32]
 80045fa:	e853 3f00 	ldrex	r3, [r3]
 80045fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004606:	f023 0301 	bic.w	r3, r3, #1
 800460a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	3308      	adds	r3, #8
 8004612:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004614:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004616:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004618:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800461a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800461c:	e841 2300 	strex	r3, r2, [r1]
 8004620:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1e3      	bne.n	80045f0 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800462c:	2b01      	cmp	r3, #1
 800462e:	d118      	bne.n	8004662 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	e853 3f00 	ldrex	r3, [r3]
 800463c:	60bb      	str	r3, [r7, #8]
   return(result);
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	f023 0310 	bic.w	r3, r3, #16
 8004644:	647b      	str	r3, [r7, #68]	@ 0x44
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	461a      	mov	r2, r3
 800464c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800464e:	61bb      	str	r3, [r7, #24]
 8004650:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004652:	6979      	ldr	r1, [r7, #20]
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	e841 2300 	strex	r3, r2, [r1]
 800465a:	613b      	str	r3, [r7, #16]
   return(result);
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1e6      	bne.n	8004630 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2220      	movs	r2, #32
 8004666:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004676:	bf00      	nop
 8004678:	3754      	adds	r7, #84	@ 0x54
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr

08004682 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004682:	b480      	push	{r7}
 8004684:	b085      	sub	sp, #20
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004690:	2b01      	cmp	r3, #1
 8004692:	d101      	bne.n	8004698 <HAL_UARTEx_DisableFifoMode+0x16>
 8004694:	2302      	movs	r3, #2
 8004696:	e027      	b.n	80046e8 <HAL_UARTEx_DisableFifoMode+0x66>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2224      	movs	r2, #36	@ 0x24
 80046a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f022 0201 	bic.w	r2, r2, #1
 80046be:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80046c6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2220      	movs	r2, #32
 80046da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3714      	adds	r7, #20
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004704:	2b01      	cmp	r3, #1
 8004706:	d101      	bne.n	800470c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004708:	2302      	movs	r3, #2
 800470a:	e02d      	b.n	8004768 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2224      	movs	r2, #36	@ 0x24
 8004718:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f022 0201 	bic.w	r2, r2, #1
 8004732:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	683a      	ldr	r2, [r7, #0]
 8004744:	430a      	orrs	r2, r1
 8004746:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f000 f84f 	bl	80047ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	68fa      	ldr	r2, [r7, #12]
 8004754:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2220      	movs	r2, #32
 800475a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004766:	2300      	movs	r3, #0
}
 8004768:	4618      	mov	r0, r3
 800476a:	3710      	adds	r7, #16
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}

08004770 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004780:	2b01      	cmp	r3, #1
 8004782:	d101      	bne.n	8004788 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004784:	2302      	movs	r3, #2
 8004786:	e02d      	b.n	80047e4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2224      	movs	r2, #36	@ 0x24
 8004794:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f022 0201 	bic.w	r2, r2, #1
 80047ae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	430a      	orrs	r2, r1
 80047c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f000 f811 	bl	80047ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68fa      	ldr	r2, [r7, #12]
 80047d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2220      	movs	r2, #32
 80047d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3710      	adds	r7, #16
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d108      	bne.n	800480e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800480c:	e031      	b.n	8004872 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800480e:	2308      	movs	r3, #8
 8004810:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004812:	2308      	movs	r3, #8
 8004814:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	0e5b      	lsrs	r3, r3, #25
 800481e:	b2db      	uxtb	r3, r3
 8004820:	f003 0307 	and.w	r3, r3, #7
 8004824:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	0f5b      	lsrs	r3, r3, #29
 800482e:	b2db      	uxtb	r3, r3
 8004830:	f003 0307 	and.w	r3, r3, #7
 8004834:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004836:	7bbb      	ldrb	r3, [r7, #14]
 8004838:	7b3a      	ldrb	r2, [r7, #12]
 800483a:	4911      	ldr	r1, [pc, #68]	@ (8004880 <UARTEx_SetNbDataToProcess+0x94>)
 800483c:	5c8a      	ldrb	r2, [r1, r2]
 800483e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004842:	7b3a      	ldrb	r2, [r7, #12]
 8004844:	490f      	ldr	r1, [pc, #60]	@ (8004884 <UARTEx_SetNbDataToProcess+0x98>)
 8004846:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004848:	fb93 f3f2 	sdiv	r3, r3, r2
 800484c:	b29a      	uxth	r2, r3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004854:	7bfb      	ldrb	r3, [r7, #15]
 8004856:	7b7a      	ldrb	r2, [r7, #13]
 8004858:	4909      	ldr	r1, [pc, #36]	@ (8004880 <UARTEx_SetNbDataToProcess+0x94>)
 800485a:	5c8a      	ldrb	r2, [r1, r2]
 800485c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004860:	7b7a      	ldrb	r2, [r7, #13]
 8004862:	4908      	ldr	r1, [pc, #32]	@ (8004884 <UARTEx_SetNbDataToProcess+0x98>)
 8004864:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004866:	fb93 f3f2 	sdiv	r3, r3, r2
 800486a:	b29a      	uxth	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004872:	bf00      	nop
 8004874:	3714      	adds	r7, #20
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	08005254 	.word	0x08005254
 8004884:	0800525c 	.word	0x0800525c

08004888 <siprintf>:
 8004888:	b40e      	push	{r1, r2, r3}
 800488a:	b510      	push	{r4, lr}
 800488c:	b09d      	sub	sp, #116	@ 0x74
 800488e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004890:	9002      	str	r0, [sp, #8]
 8004892:	9006      	str	r0, [sp, #24]
 8004894:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004898:	480a      	ldr	r0, [pc, #40]	@ (80048c4 <siprintf+0x3c>)
 800489a:	9107      	str	r1, [sp, #28]
 800489c:	9104      	str	r1, [sp, #16]
 800489e:	490a      	ldr	r1, [pc, #40]	@ (80048c8 <siprintf+0x40>)
 80048a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80048a4:	9105      	str	r1, [sp, #20]
 80048a6:	2400      	movs	r4, #0
 80048a8:	a902      	add	r1, sp, #8
 80048aa:	6800      	ldr	r0, [r0, #0]
 80048ac:	9301      	str	r3, [sp, #4]
 80048ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 80048b0:	f000 f994 	bl	8004bdc <_svfiprintf_r>
 80048b4:	9b02      	ldr	r3, [sp, #8]
 80048b6:	701c      	strb	r4, [r3, #0]
 80048b8:	b01d      	add	sp, #116	@ 0x74
 80048ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048be:	b003      	add	sp, #12
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	2000000c 	.word	0x2000000c
 80048c8:	ffff0208 	.word	0xffff0208

080048cc <memset>:
 80048cc:	4402      	add	r2, r0
 80048ce:	4603      	mov	r3, r0
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d100      	bne.n	80048d6 <memset+0xa>
 80048d4:	4770      	bx	lr
 80048d6:	f803 1b01 	strb.w	r1, [r3], #1
 80048da:	e7f9      	b.n	80048d0 <memset+0x4>

080048dc <__errno>:
 80048dc:	4b01      	ldr	r3, [pc, #4]	@ (80048e4 <__errno+0x8>)
 80048de:	6818      	ldr	r0, [r3, #0]
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	2000000c 	.word	0x2000000c

080048e8 <__libc_init_array>:
 80048e8:	b570      	push	{r4, r5, r6, lr}
 80048ea:	4d0d      	ldr	r5, [pc, #52]	@ (8004920 <__libc_init_array+0x38>)
 80048ec:	4c0d      	ldr	r4, [pc, #52]	@ (8004924 <__libc_init_array+0x3c>)
 80048ee:	1b64      	subs	r4, r4, r5
 80048f0:	10a4      	asrs	r4, r4, #2
 80048f2:	2600      	movs	r6, #0
 80048f4:	42a6      	cmp	r6, r4
 80048f6:	d109      	bne.n	800490c <__libc_init_array+0x24>
 80048f8:	4d0b      	ldr	r5, [pc, #44]	@ (8004928 <__libc_init_array+0x40>)
 80048fa:	4c0c      	ldr	r4, [pc, #48]	@ (800492c <__libc_init_array+0x44>)
 80048fc:	f000 fc64 	bl	80051c8 <_init>
 8004900:	1b64      	subs	r4, r4, r5
 8004902:	10a4      	asrs	r4, r4, #2
 8004904:	2600      	movs	r6, #0
 8004906:	42a6      	cmp	r6, r4
 8004908:	d105      	bne.n	8004916 <__libc_init_array+0x2e>
 800490a:	bd70      	pop	{r4, r5, r6, pc}
 800490c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004910:	4798      	blx	r3
 8004912:	3601      	adds	r6, #1
 8004914:	e7ee      	b.n	80048f4 <__libc_init_array+0xc>
 8004916:	f855 3b04 	ldr.w	r3, [r5], #4
 800491a:	4798      	blx	r3
 800491c:	3601      	adds	r6, #1
 800491e:	e7f2      	b.n	8004906 <__libc_init_array+0x1e>
 8004920:	080052a0 	.word	0x080052a0
 8004924:	080052a0 	.word	0x080052a0
 8004928:	080052a0 	.word	0x080052a0
 800492c:	080052a4 	.word	0x080052a4

08004930 <__retarget_lock_acquire_recursive>:
 8004930:	4770      	bx	lr

08004932 <__retarget_lock_release_recursive>:
 8004932:	4770      	bx	lr

08004934 <_free_r>:
 8004934:	b538      	push	{r3, r4, r5, lr}
 8004936:	4605      	mov	r5, r0
 8004938:	2900      	cmp	r1, #0
 800493a:	d041      	beq.n	80049c0 <_free_r+0x8c>
 800493c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004940:	1f0c      	subs	r4, r1, #4
 8004942:	2b00      	cmp	r3, #0
 8004944:	bfb8      	it	lt
 8004946:	18e4      	addlt	r4, r4, r3
 8004948:	f000 f8e0 	bl	8004b0c <__malloc_lock>
 800494c:	4a1d      	ldr	r2, [pc, #116]	@ (80049c4 <_free_r+0x90>)
 800494e:	6813      	ldr	r3, [r2, #0]
 8004950:	b933      	cbnz	r3, 8004960 <_free_r+0x2c>
 8004952:	6063      	str	r3, [r4, #4]
 8004954:	6014      	str	r4, [r2, #0]
 8004956:	4628      	mov	r0, r5
 8004958:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800495c:	f000 b8dc 	b.w	8004b18 <__malloc_unlock>
 8004960:	42a3      	cmp	r3, r4
 8004962:	d908      	bls.n	8004976 <_free_r+0x42>
 8004964:	6820      	ldr	r0, [r4, #0]
 8004966:	1821      	adds	r1, r4, r0
 8004968:	428b      	cmp	r3, r1
 800496a:	bf01      	itttt	eq
 800496c:	6819      	ldreq	r1, [r3, #0]
 800496e:	685b      	ldreq	r3, [r3, #4]
 8004970:	1809      	addeq	r1, r1, r0
 8004972:	6021      	streq	r1, [r4, #0]
 8004974:	e7ed      	b.n	8004952 <_free_r+0x1e>
 8004976:	461a      	mov	r2, r3
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	b10b      	cbz	r3, 8004980 <_free_r+0x4c>
 800497c:	42a3      	cmp	r3, r4
 800497e:	d9fa      	bls.n	8004976 <_free_r+0x42>
 8004980:	6811      	ldr	r1, [r2, #0]
 8004982:	1850      	adds	r0, r2, r1
 8004984:	42a0      	cmp	r0, r4
 8004986:	d10b      	bne.n	80049a0 <_free_r+0x6c>
 8004988:	6820      	ldr	r0, [r4, #0]
 800498a:	4401      	add	r1, r0
 800498c:	1850      	adds	r0, r2, r1
 800498e:	4283      	cmp	r3, r0
 8004990:	6011      	str	r1, [r2, #0]
 8004992:	d1e0      	bne.n	8004956 <_free_r+0x22>
 8004994:	6818      	ldr	r0, [r3, #0]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	6053      	str	r3, [r2, #4]
 800499a:	4408      	add	r0, r1
 800499c:	6010      	str	r0, [r2, #0]
 800499e:	e7da      	b.n	8004956 <_free_r+0x22>
 80049a0:	d902      	bls.n	80049a8 <_free_r+0x74>
 80049a2:	230c      	movs	r3, #12
 80049a4:	602b      	str	r3, [r5, #0]
 80049a6:	e7d6      	b.n	8004956 <_free_r+0x22>
 80049a8:	6820      	ldr	r0, [r4, #0]
 80049aa:	1821      	adds	r1, r4, r0
 80049ac:	428b      	cmp	r3, r1
 80049ae:	bf04      	itt	eq
 80049b0:	6819      	ldreq	r1, [r3, #0]
 80049b2:	685b      	ldreq	r3, [r3, #4]
 80049b4:	6063      	str	r3, [r4, #4]
 80049b6:	bf04      	itt	eq
 80049b8:	1809      	addeq	r1, r1, r0
 80049ba:	6021      	streq	r1, [r4, #0]
 80049bc:	6054      	str	r4, [r2, #4]
 80049be:	e7ca      	b.n	8004956 <_free_r+0x22>
 80049c0:	bd38      	pop	{r3, r4, r5, pc}
 80049c2:	bf00      	nop
 80049c4:	20004ef8 	.word	0x20004ef8

080049c8 <sbrk_aligned>:
 80049c8:	b570      	push	{r4, r5, r6, lr}
 80049ca:	4e0f      	ldr	r6, [pc, #60]	@ (8004a08 <sbrk_aligned+0x40>)
 80049cc:	460c      	mov	r4, r1
 80049ce:	6831      	ldr	r1, [r6, #0]
 80049d0:	4605      	mov	r5, r0
 80049d2:	b911      	cbnz	r1, 80049da <sbrk_aligned+0x12>
 80049d4:	f000 fba4 	bl	8005120 <_sbrk_r>
 80049d8:	6030      	str	r0, [r6, #0]
 80049da:	4621      	mov	r1, r4
 80049dc:	4628      	mov	r0, r5
 80049de:	f000 fb9f 	bl	8005120 <_sbrk_r>
 80049e2:	1c43      	adds	r3, r0, #1
 80049e4:	d103      	bne.n	80049ee <sbrk_aligned+0x26>
 80049e6:	f04f 34ff 	mov.w	r4, #4294967295
 80049ea:	4620      	mov	r0, r4
 80049ec:	bd70      	pop	{r4, r5, r6, pc}
 80049ee:	1cc4      	adds	r4, r0, #3
 80049f0:	f024 0403 	bic.w	r4, r4, #3
 80049f4:	42a0      	cmp	r0, r4
 80049f6:	d0f8      	beq.n	80049ea <sbrk_aligned+0x22>
 80049f8:	1a21      	subs	r1, r4, r0
 80049fa:	4628      	mov	r0, r5
 80049fc:	f000 fb90 	bl	8005120 <_sbrk_r>
 8004a00:	3001      	adds	r0, #1
 8004a02:	d1f2      	bne.n	80049ea <sbrk_aligned+0x22>
 8004a04:	e7ef      	b.n	80049e6 <sbrk_aligned+0x1e>
 8004a06:	bf00      	nop
 8004a08:	20004ef4 	.word	0x20004ef4

08004a0c <_malloc_r>:
 8004a0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a10:	1ccd      	adds	r5, r1, #3
 8004a12:	f025 0503 	bic.w	r5, r5, #3
 8004a16:	3508      	adds	r5, #8
 8004a18:	2d0c      	cmp	r5, #12
 8004a1a:	bf38      	it	cc
 8004a1c:	250c      	movcc	r5, #12
 8004a1e:	2d00      	cmp	r5, #0
 8004a20:	4606      	mov	r6, r0
 8004a22:	db01      	blt.n	8004a28 <_malloc_r+0x1c>
 8004a24:	42a9      	cmp	r1, r5
 8004a26:	d904      	bls.n	8004a32 <_malloc_r+0x26>
 8004a28:	230c      	movs	r3, #12
 8004a2a:	6033      	str	r3, [r6, #0]
 8004a2c:	2000      	movs	r0, #0
 8004a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004b08 <_malloc_r+0xfc>
 8004a36:	f000 f869 	bl	8004b0c <__malloc_lock>
 8004a3a:	f8d8 3000 	ldr.w	r3, [r8]
 8004a3e:	461c      	mov	r4, r3
 8004a40:	bb44      	cbnz	r4, 8004a94 <_malloc_r+0x88>
 8004a42:	4629      	mov	r1, r5
 8004a44:	4630      	mov	r0, r6
 8004a46:	f7ff ffbf 	bl	80049c8 <sbrk_aligned>
 8004a4a:	1c43      	adds	r3, r0, #1
 8004a4c:	4604      	mov	r4, r0
 8004a4e:	d158      	bne.n	8004b02 <_malloc_r+0xf6>
 8004a50:	f8d8 4000 	ldr.w	r4, [r8]
 8004a54:	4627      	mov	r7, r4
 8004a56:	2f00      	cmp	r7, #0
 8004a58:	d143      	bne.n	8004ae2 <_malloc_r+0xd6>
 8004a5a:	2c00      	cmp	r4, #0
 8004a5c:	d04b      	beq.n	8004af6 <_malloc_r+0xea>
 8004a5e:	6823      	ldr	r3, [r4, #0]
 8004a60:	4639      	mov	r1, r7
 8004a62:	4630      	mov	r0, r6
 8004a64:	eb04 0903 	add.w	r9, r4, r3
 8004a68:	f000 fb5a 	bl	8005120 <_sbrk_r>
 8004a6c:	4581      	cmp	r9, r0
 8004a6e:	d142      	bne.n	8004af6 <_malloc_r+0xea>
 8004a70:	6821      	ldr	r1, [r4, #0]
 8004a72:	1a6d      	subs	r5, r5, r1
 8004a74:	4629      	mov	r1, r5
 8004a76:	4630      	mov	r0, r6
 8004a78:	f7ff ffa6 	bl	80049c8 <sbrk_aligned>
 8004a7c:	3001      	adds	r0, #1
 8004a7e:	d03a      	beq.n	8004af6 <_malloc_r+0xea>
 8004a80:	6823      	ldr	r3, [r4, #0]
 8004a82:	442b      	add	r3, r5
 8004a84:	6023      	str	r3, [r4, #0]
 8004a86:	f8d8 3000 	ldr.w	r3, [r8]
 8004a8a:	685a      	ldr	r2, [r3, #4]
 8004a8c:	bb62      	cbnz	r2, 8004ae8 <_malloc_r+0xdc>
 8004a8e:	f8c8 7000 	str.w	r7, [r8]
 8004a92:	e00f      	b.n	8004ab4 <_malloc_r+0xa8>
 8004a94:	6822      	ldr	r2, [r4, #0]
 8004a96:	1b52      	subs	r2, r2, r5
 8004a98:	d420      	bmi.n	8004adc <_malloc_r+0xd0>
 8004a9a:	2a0b      	cmp	r2, #11
 8004a9c:	d917      	bls.n	8004ace <_malloc_r+0xc2>
 8004a9e:	1961      	adds	r1, r4, r5
 8004aa0:	42a3      	cmp	r3, r4
 8004aa2:	6025      	str	r5, [r4, #0]
 8004aa4:	bf18      	it	ne
 8004aa6:	6059      	strne	r1, [r3, #4]
 8004aa8:	6863      	ldr	r3, [r4, #4]
 8004aaa:	bf08      	it	eq
 8004aac:	f8c8 1000 	streq.w	r1, [r8]
 8004ab0:	5162      	str	r2, [r4, r5]
 8004ab2:	604b      	str	r3, [r1, #4]
 8004ab4:	4630      	mov	r0, r6
 8004ab6:	f000 f82f 	bl	8004b18 <__malloc_unlock>
 8004aba:	f104 000b 	add.w	r0, r4, #11
 8004abe:	1d23      	adds	r3, r4, #4
 8004ac0:	f020 0007 	bic.w	r0, r0, #7
 8004ac4:	1ac2      	subs	r2, r0, r3
 8004ac6:	bf1c      	itt	ne
 8004ac8:	1a1b      	subne	r3, r3, r0
 8004aca:	50a3      	strne	r3, [r4, r2]
 8004acc:	e7af      	b.n	8004a2e <_malloc_r+0x22>
 8004ace:	6862      	ldr	r2, [r4, #4]
 8004ad0:	42a3      	cmp	r3, r4
 8004ad2:	bf0c      	ite	eq
 8004ad4:	f8c8 2000 	streq.w	r2, [r8]
 8004ad8:	605a      	strne	r2, [r3, #4]
 8004ada:	e7eb      	b.n	8004ab4 <_malloc_r+0xa8>
 8004adc:	4623      	mov	r3, r4
 8004ade:	6864      	ldr	r4, [r4, #4]
 8004ae0:	e7ae      	b.n	8004a40 <_malloc_r+0x34>
 8004ae2:	463c      	mov	r4, r7
 8004ae4:	687f      	ldr	r7, [r7, #4]
 8004ae6:	e7b6      	b.n	8004a56 <_malloc_r+0x4a>
 8004ae8:	461a      	mov	r2, r3
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	42a3      	cmp	r3, r4
 8004aee:	d1fb      	bne.n	8004ae8 <_malloc_r+0xdc>
 8004af0:	2300      	movs	r3, #0
 8004af2:	6053      	str	r3, [r2, #4]
 8004af4:	e7de      	b.n	8004ab4 <_malloc_r+0xa8>
 8004af6:	230c      	movs	r3, #12
 8004af8:	6033      	str	r3, [r6, #0]
 8004afa:	4630      	mov	r0, r6
 8004afc:	f000 f80c 	bl	8004b18 <__malloc_unlock>
 8004b00:	e794      	b.n	8004a2c <_malloc_r+0x20>
 8004b02:	6005      	str	r5, [r0, #0]
 8004b04:	e7d6      	b.n	8004ab4 <_malloc_r+0xa8>
 8004b06:	bf00      	nop
 8004b08:	20004ef8 	.word	0x20004ef8

08004b0c <__malloc_lock>:
 8004b0c:	4801      	ldr	r0, [pc, #4]	@ (8004b14 <__malloc_lock+0x8>)
 8004b0e:	f7ff bf0f 	b.w	8004930 <__retarget_lock_acquire_recursive>
 8004b12:	bf00      	nop
 8004b14:	20004ef0 	.word	0x20004ef0

08004b18 <__malloc_unlock>:
 8004b18:	4801      	ldr	r0, [pc, #4]	@ (8004b20 <__malloc_unlock+0x8>)
 8004b1a:	f7ff bf0a 	b.w	8004932 <__retarget_lock_release_recursive>
 8004b1e:	bf00      	nop
 8004b20:	20004ef0 	.word	0x20004ef0

08004b24 <__ssputs_r>:
 8004b24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b28:	688e      	ldr	r6, [r1, #8]
 8004b2a:	461f      	mov	r7, r3
 8004b2c:	42be      	cmp	r6, r7
 8004b2e:	680b      	ldr	r3, [r1, #0]
 8004b30:	4682      	mov	sl, r0
 8004b32:	460c      	mov	r4, r1
 8004b34:	4690      	mov	r8, r2
 8004b36:	d82d      	bhi.n	8004b94 <__ssputs_r+0x70>
 8004b38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004b3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004b40:	d026      	beq.n	8004b90 <__ssputs_r+0x6c>
 8004b42:	6965      	ldr	r5, [r4, #20]
 8004b44:	6909      	ldr	r1, [r1, #16]
 8004b46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b4a:	eba3 0901 	sub.w	r9, r3, r1
 8004b4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004b52:	1c7b      	adds	r3, r7, #1
 8004b54:	444b      	add	r3, r9
 8004b56:	106d      	asrs	r5, r5, #1
 8004b58:	429d      	cmp	r5, r3
 8004b5a:	bf38      	it	cc
 8004b5c:	461d      	movcc	r5, r3
 8004b5e:	0553      	lsls	r3, r2, #21
 8004b60:	d527      	bpl.n	8004bb2 <__ssputs_r+0x8e>
 8004b62:	4629      	mov	r1, r5
 8004b64:	f7ff ff52 	bl	8004a0c <_malloc_r>
 8004b68:	4606      	mov	r6, r0
 8004b6a:	b360      	cbz	r0, 8004bc6 <__ssputs_r+0xa2>
 8004b6c:	6921      	ldr	r1, [r4, #16]
 8004b6e:	464a      	mov	r2, r9
 8004b70:	f000 fae6 	bl	8005140 <memcpy>
 8004b74:	89a3      	ldrh	r3, [r4, #12]
 8004b76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004b7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b7e:	81a3      	strh	r3, [r4, #12]
 8004b80:	6126      	str	r6, [r4, #16]
 8004b82:	6165      	str	r5, [r4, #20]
 8004b84:	444e      	add	r6, r9
 8004b86:	eba5 0509 	sub.w	r5, r5, r9
 8004b8a:	6026      	str	r6, [r4, #0]
 8004b8c:	60a5      	str	r5, [r4, #8]
 8004b8e:	463e      	mov	r6, r7
 8004b90:	42be      	cmp	r6, r7
 8004b92:	d900      	bls.n	8004b96 <__ssputs_r+0x72>
 8004b94:	463e      	mov	r6, r7
 8004b96:	6820      	ldr	r0, [r4, #0]
 8004b98:	4632      	mov	r2, r6
 8004b9a:	4641      	mov	r1, r8
 8004b9c:	f000 faa6 	bl	80050ec <memmove>
 8004ba0:	68a3      	ldr	r3, [r4, #8]
 8004ba2:	1b9b      	subs	r3, r3, r6
 8004ba4:	60a3      	str	r3, [r4, #8]
 8004ba6:	6823      	ldr	r3, [r4, #0]
 8004ba8:	4433      	add	r3, r6
 8004baa:	6023      	str	r3, [r4, #0]
 8004bac:	2000      	movs	r0, #0
 8004bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bb2:	462a      	mov	r2, r5
 8004bb4:	f000 fad2 	bl	800515c <_realloc_r>
 8004bb8:	4606      	mov	r6, r0
 8004bba:	2800      	cmp	r0, #0
 8004bbc:	d1e0      	bne.n	8004b80 <__ssputs_r+0x5c>
 8004bbe:	6921      	ldr	r1, [r4, #16]
 8004bc0:	4650      	mov	r0, sl
 8004bc2:	f7ff feb7 	bl	8004934 <_free_r>
 8004bc6:	230c      	movs	r3, #12
 8004bc8:	f8ca 3000 	str.w	r3, [sl]
 8004bcc:	89a3      	ldrh	r3, [r4, #12]
 8004bce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bd2:	81a3      	strh	r3, [r4, #12]
 8004bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd8:	e7e9      	b.n	8004bae <__ssputs_r+0x8a>
	...

08004bdc <_svfiprintf_r>:
 8004bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004be0:	4698      	mov	r8, r3
 8004be2:	898b      	ldrh	r3, [r1, #12]
 8004be4:	061b      	lsls	r3, r3, #24
 8004be6:	b09d      	sub	sp, #116	@ 0x74
 8004be8:	4607      	mov	r7, r0
 8004bea:	460d      	mov	r5, r1
 8004bec:	4614      	mov	r4, r2
 8004bee:	d510      	bpl.n	8004c12 <_svfiprintf_r+0x36>
 8004bf0:	690b      	ldr	r3, [r1, #16]
 8004bf2:	b973      	cbnz	r3, 8004c12 <_svfiprintf_r+0x36>
 8004bf4:	2140      	movs	r1, #64	@ 0x40
 8004bf6:	f7ff ff09 	bl	8004a0c <_malloc_r>
 8004bfa:	6028      	str	r0, [r5, #0]
 8004bfc:	6128      	str	r0, [r5, #16]
 8004bfe:	b930      	cbnz	r0, 8004c0e <_svfiprintf_r+0x32>
 8004c00:	230c      	movs	r3, #12
 8004c02:	603b      	str	r3, [r7, #0]
 8004c04:	f04f 30ff 	mov.w	r0, #4294967295
 8004c08:	b01d      	add	sp, #116	@ 0x74
 8004c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c0e:	2340      	movs	r3, #64	@ 0x40
 8004c10:	616b      	str	r3, [r5, #20]
 8004c12:	2300      	movs	r3, #0
 8004c14:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c16:	2320      	movs	r3, #32
 8004c18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004c1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c20:	2330      	movs	r3, #48	@ 0x30
 8004c22:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004dc0 <_svfiprintf_r+0x1e4>
 8004c26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004c2a:	f04f 0901 	mov.w	r9, #1
 8004c2e:	4623      	mov	r3, r4
 8004c30:	469a      	mov	sl, r3
 8004c32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c36:	b10a      	cbz	r2, 8004c3c <_svfiprintf_r+0x60>
 8004c38:	2a25      	cmp	r2, #37	@ 0x25
 8004c3a:	d1f9      	bne.n	8004c30 <_svfiprintf_r+0x54>
 8004c3c:	ebba 0b04 	subs.w	fp, sl, r4
 8004c40:	d00b      	beq.n	8004c5a <_svfiprintf_r+0x7e>
 8004c42:	465b      	mov	r3, fp
 8004c44:	4622      	mov	r2, r4
 8004c46:	4629      	mov	r1, r5
 8004c48:	4638      	mov	r0, r7
 8004c4a:	f7ff ff6b 	bl	8004b24 <__ssputs_r>
 8004c4e:	3001      	adds	r0, #1
 8004c50:	f000 80a7 	beq.w	8004da2 <_svfiprintf_r+0x1c6>
 8004c54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c56:	445a      	add	r2, fp
 8004c58:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c5a:	f89a 3000 	ldrb.w	r3, [sl]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	f000 809f 	beq.w	8004da2 <_svfiprintf_r+0x1c6>
 8004c64:	2300      	movs	r3, #0
 8004c66:	f04f 32ff 	mov.w	r2, #4294967295
 8004c6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c6e:	f10a 0a01 	add.w	sl, sl, #1
 8004c72:	9304      	str	r3, [sp, #16]
 8004c74:	9307      	str	r3, [sp, #28]
 8004c76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004c7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8004c7c:	4654      	mov	r4, sl
 8004c7e:	2205      	movs	r2, #5
 8004c80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c84:	484e      	ldr	r0, [pc, #312]	@ (8004dc0 <_svfiprintf_r+0x1e4>)
 8004c86:	f7fb fac3 	bl	8000210 <memchr>
 8004c8a:	9a04      	ldr	r2, [sp, #16]
 8004c8c:	b9d8      	cbnz	r0, 8004cc6 <_svfiprintf_r+0xea>
 8004c8e:	06d0      	lsls	r0, r2, #27
 8004c90:	bf44      	itt	mi
 8004c92:	2320      	movmi	r3, #32
 8004c94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c98:	0711      	lsls	r1, r2, #28
 8004c9a:	bf44      	itt	mi
 8004c9c:	232b      	movmi	r3, #43	@ 0x2b
 8004c9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ca2:	f89a 3000 	ldrb.w	r3, [sl]
 8004ca6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ca8:	d015      	beq.n	8004cd6 <_svfiprintf_r+0xfa>
 8004caa:	9a07      	ldr	r2, [sp, #28]
 8004cac:	4654      	mov	r4, sl
 8004cae:	2000      	movs	r0, #0
 8004cb0:	f04f 0c0a 	mov.w	ip, #10
 8004cb4:	4621      	mov	r1, r4
 8004cb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004cba:	3b30      	subs	r3, #48	@ 0x30
 8004cbc:	2b09      	cmp	r3, #9
 8004cbe:	d94b      	bls.n	8004d58 <_svfiprintf_r+0x17c>
 8004cc0:	b1b0      	cbz	r0, 8004cf0 <_svfiprintf_r+0x114>
 8004cc2:	9207      	str	r2, [sp, #28]
 8004cc4:	e014      	b.n	8004cf0 <_svfiprintf_r+0x114>
 8004cc6:	eba0 0308 	sub.w	r3, r0, r8
 8004cca:	fa09 f303 	lsl.w	r3, r9, r3
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	9304      	str	r3, [sp, #16]
 8004cd2:	46a2      	mov	sl, r4
 8004cd4:	e7d2      	b.n	8004c7c <_svfiprintf_r+0xa0>
 8004cd6:	9b03      	ldr	r3, [sp, #12]
 8004cd8:	1d19      	adds	r1, r3, #4
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	9103      	str	r1, [sp, #12]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	bfbb      	ittet	lt
 8004ce2:	425b      	neglt	r3, r3
 8004ce4:	f042 0202 	orrlt.w	r2, r2, #2
 8004ce8:	9307      	strge	r3, [sp, #28]
 8004cea:	9307      	strlt	r3, [sp, #28]
 8004cec:	bfb8      	it	lt
 8004cee:	9204      	strlt	r2, [sp, #16]
 8004cf0:	7823      	ldrb	r3, [r4, #0]
 8004cf2:	2b2e      	cmp	r3, #46	@ 0x2e
 8004cf4:	d10a      	bne.n	8004d0c <_svfiprintf_r+0x130>
 8004cf6:	7863      	ldrb	r3, [r4, #1]
 8004cf8:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cfa:	d132      	bne.n	8004d62 <_svfiprintf_r+0x186>
 8004cfc:	9b03      	ldr	r3, [sp, #12]
 8004cfe:	1d1a      	adds	r2, r3, #4
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	9203      	str	r2, [sp, #12]
 8004d04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004d08:	3402      	adds	r4, #2
 8004d0a:	9305      	str	r3, [sp, #20]
 8004d0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004dd0 <_svfiprintf_r+0x1f4>
 8004d10:	7821      	ldrb	r1, [r4, #0]
 8004d12:	2203      	movs	r2, #3
 8004d14:	4650      	mov	r0, sl
 8004d16:	f7fb fa7b 	bl	8000210 <memchr>
 8004d1a:	b138      	cbz	r0, 8004d2c <_svfiprintf_r+0x150>
 8004d1c:	9b04      	ldr	r3, [sp, #16]
 8004d1e:	eba0 000a 	sub.w	r0, r0, sl
 8004d22:	2240      	movs	r2, #64	@ 0x40
 8004d24:	4082      	lsls	r2, r0
 8004d26:	4313      	orrs	r3, r2
 8004d28:	3401      	adds	r4, #1
 8004d2a:	9304      	str	r3, [sp, #16]
 8004d2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d30:	4824      	ldr	r0, [pc, #144]	@ (8004dc4 <_svfiprintf_r+0x1e8>)
 8004d32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004d36:	2206      	movs	r2, #6
 8004d38:	f7fb fa6a 	bl	8000210 <memchr>
 8004d3c:	2800      	cmp	r0, #0
 8004d3e:	d036      	beq.n	8004dae <_svfiprintf_r+0x1d2>
 8004d40:	4b21      	ldr	r3, [pc, #132]	@ (8004dc8 <_svfiprintf_r+0x1ec>)
 8004d42:	bb1b      	cbnz	r3, 8004d8c <_svfiprintf_r+0x1b0>
 8004d44:	9b03      	ldr	r3, [sp, #12]
 8004d46:	3307      	adds	r3, #7
 8004d48:	f023 0307 	bic.w	r3, r3, #7
 8004d4c:	3308      	adds	r3, #8
 8004d4e:	9303      	str	r3, [sp, #12]
 8004d50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d52:	4433      	add	r3, r6
 8004d54:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d56:	e76a      	b.n	8004c2e <_svfiprintf_r+0x52>
 8004d58:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d5c:	460c      	mov	r4, r1
 8004d5e:	2001      	movs	r0, #1
 8004d60:	e7a8      	b.n	8004cb4 <_svfiprintf_r+0xd8>
 8004d62:	2300      	movs	r3, #0
 8004d64:	3401      	adds	r4, #1
 8004d66:	9305      	str	r3, [sp, #20]
 8004d68:	4619      	mov	r1, r3
 8004d6a:	f04f 0c0a 	mov.w	ip, #10
 8004d6e:	4620      	mov	r0, r4
 8004d70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d74:	3a30      	subs	r2, #48	@ 0x30
 8004d76:	2a09      	cmp	r2, #9
 8004d78:	d903      	bls.n	8004d82 <_svfiprintf_r+0x1a6>
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d0c6      	beq.n	8004d0c <_svfiprintf_r+0x130>
 8004d7e:	9105      	str	r1, [sp, #20]
 8004d80:	e7c4      	b.n	8004d0c <_svfiprintf_r+0x130>
 8004d82:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d86:	4604      	mov	r4, r0
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e7f0      	b.n	8004d6e <_svfiprintf_r+0x192>
 8004d8c:	ab03      	add	r3, sp, #12
 8004d8e:	9300      	str	r3, [sp, #0]
 8004d90:	462a      	mov	r2, r5
 8004d92:	4b0e      	ldr	r3, [pc, #56]	@ (8004dcc <_svfiprintf_r+0x1f0>)
 8004d94:	a904      	add	r1, sp, #16
 8004d96:	4638      	mov	r0, r7
 8004d98:	f3af 8000 	nop.w
 8004d9c:	1c42      	adds	r2, r0, #1
 8004d9e:	4606      	mov	r6, r0
 8004da0:	d1d6      	bne.n	8004d50 <_svfiprintf_r+0x174>
 8004da2:	89ab      	ldrh	r3, [r5, #12]
 8004da4:	065b      	lsls	r3, r3, #25
 8004da6:	f53f af2d 	bmi.w	8004c04 <_svfiprintf_r+0x28>
 8004daa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004dac:	e72c      	b.n	8004c08 <_svfiprintf_r+0x2c>
 8004dae:	ab03      	add	r3, sp, #12
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	462a      	mov	r2, r5
 8004db4:	4b05      	ldr	r3, [pc, #20]	@ (8004dcc <_svfiprintf_r+0x1f0>)
 8004db6:	a904      	add	r1, sp, #16
 8004db8:	4638      	mov	r0, r7
 8004dba:	f000 f879 	bl	8004eb0 <_printf_i>
 8004dbe:	e7ed      	b.n	8004d9c <_svfiprintf_r+0x1c0>
 8004dc0:	08005264 	.word	0x08005264
 8004dc4:	0800526e 	.word	0x0800526e
 8004dc8:	00000000 	.word	0x00000000
 8004dcc:	08004b25 	.word	0x08004b25
 8004dd0:	0800526a 	.word	0x0800526a

08004dd4 <_printf_common>:
 8004dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dd8:	4616      	mov	r6, r2
 8004dda:	4698      	mov	r8, r3
 8004ddc:	688a      	ldr	r2, [r1, #8]
 8004dde:	690b      	ldr	r3, [r1, #16]
 8004de0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004de4:	4293      	cmp	r3, r2
 8004de6:	bfb8      	it	lt
 8004de8:	4613      	movlt	r3, r2
 8004dea:	6033      	str	r3, [r6, #0]
 8004dec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004df0:	4607      	mov	r7, r0
 8004df2:	460c      	mov	r4, r1
 8004df4:	b10a      	cbz	r2, 8004dfa <_printf_common+0x26>
 8004df6:	3301      	adds	r3, #1
 8004df8:	6033      	str	r3, [r6, #0]
 8004dfa:	6823      	ldr	r3, [r4, #0]
 8004dfc:	0699      	lsls	r1, r3, #26
 8004dfe:	bf42      	ittt	mi
 8004e00:	6833      	ldrmi	r3, [r6, #0]
 8004e02:	3302      	addmi	r3, #2
 8004e04:	6033      	strmi	r3, [r6, #0]
 8004e06:	6825      	ldr	r5, [r4, #0]
 8004e08:	f015 0506 	ands.w	r5, r5, #6
 8004e0c:	d106      	bne.n	8004e1c <_printf_common+0x48>
 8004e0e:	f104 0a19 	add.w	sl, r4, #25
 8004e12:	68e3      	ldr	r3, [r4, #12]
 8004e14:	6832      	ldr	r2, [r6, #0]
 8004e16:	1a9b      	subs	r3, r3, r2
 8004e18:	42ab      	cmp	r3, r5
 8004e1a:	dc26      	bgt.n	8004e6a <_printf_common+0x96>
 8004e1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004e20:	6822      	ldr	r2, [r4, #0]
 8004e22:	3b00      	subs	r3, #0
 8004e24:	bf18      	it	ne
 8004e26:	2301      	movne	r3, #1
 8004e28:	0692      	lsls	r2, r2, #26
 8004e2a:	d42b      	bmi.n	8004e84 <_printf_common+0xb0>
 8004e2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004e30:	4641      	mov	r1, r8
 8004e32:	4638      	mov	r0, r7
 8004e34:	47c8      	blx	r9
 8004e36:	3001      	adds	r0, #1
 8004e38:	d01e      	beq.n	8004e78 <_printf_common+0xa4>
 8004e3a:	6823      	ldr	r3, [r4, #0]
 8004e3c:	6922      	ldr	r2, [r4, #16]
 8004e3e:	f003 0306 	and.w	r3, r3, #6
 8004e42:	2b04      	cmp	r3, #4
 8004e44:	bf02      	ittt	eq
 8004e46:	68e5      	ldreq	r5, [r4, #12]
 8004e48:	6833      	ldreq	r3, [r6, #0]
 8004e4a:	1aed      	subeq	r5, r5, r3
 8004e4c:	68a3      	ldr	r3, [r4, #8]
 8004e4e:	bf0c      	ite	eq
 8004e50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e54:	2500      	movne	r5, #0
 8004e56:	4293      	cmp	r3, r2
 8004e58:	bfc4      	itt	gt
 8004e5a:	1a9b      	subgt	r3, r3, r2
 8004e5c:	18ed      	addgt	r5, r5, r3
 8004e5e:	2600      	movs	r6, #0
 8004e60:	341a      	adds	r4, #26
 8004e62:	42b5      	cmp	r5, r6
 8004e64:	d11a      	bne.n	8004e9c <_printf_common+0xc8>
 8004e66:	2000      	movs	r0, #0
 8004e68:	e008      	b.n	8004e7c <_printf_common+0xa8>
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	4652      	mov	r2, sl
 8004e6e:	4641      	mov	r1, r8
 8004e70:	4638      	mov	r0, r7
 8004e72:	47c8      	blx	r9
 8004e74:	3001      	adds	r0, #1
 8004e76:	d103      	bne.n	8004e80 <_printf_common+0xac>
 8004e78:	f04f 30ff 	mov.w	r0, #4294967295
 8004e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e80:	3501      	adds	r5, #1
 8004e82:	e7c6      	b.n	8004e12 <_printf_common+0x3e>
 8004e84:	18e1      	adds	r1, r4, r3
 8004e86:	1c5a      	adds	r2, r3, #1
 8004e88:	2030      	movs	r0, #48	@ 0x30
 8004e8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004e8e:	4422      	add	r2, r4
 8004e90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004e94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004e98:	3302      	adds	r3, #2
 8004e9a:	e7c7      	b.n	8004e2c <_printf_common+0x58>
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	4622      	mov	r2, r4
 8004ea0:	4641      	mov	r1, r8
 8004ea2:	4638      	mov	r0, r7
 8004ea4:	47c8      	blx	r9
 8004ea6:	3001      	adds	r0, #1
 8004ea8:	d0e6      	beq.n	8004e78 <_printf_common+0xa4>
 8004eaa:	3601      	adds	r6, #1
 8004eac:	e7d9      	b.n	8004e62 <_printf_common+0x8e>
	...

08004eb0 <_printf_i>:
 8004eb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004eb4:	7e0f      	ldrb	r7, [r1, #24]
 8004eb6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004eb8:	2f78      	cmp	r7, #120	@ 0x78
 8004eba:	4691      	mov	r9, r2
 8004ebc:	4680      	mov	r8, r0
 8004ebe:	460c      	mov	r4, r1
 8004ec0:	469a      	mov	sl, r3
 8004ec2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ec6:	d807      	bhi.n	8004ed8 <_printf_i+0x28>
 8004ec8:	2f62      	cmp	r7, #98	@ 0x62
 8004eca:	d80a      	bhi.n	8004ee2 <_printf_i+0x32>
 8004ecc:	2f00      	cmp	r7, #0
 8004ece:	f000 80d1 	beq.w	8005074 <_printf_i+0x1c4>
 8004ed2:	2f58      	cmp	r7, #88	@ 0x58
 8004ed4:	f000 80b8 	beq.w	8005048 <_printf_i+0x198>
 8004ed8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004edc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004ee0:	e03a      	b.n	8004f58 <_printf_i+0xa8>
 8004ee2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004ee6:	2b15      	cmp	r3, #21
 8004ee8:	d8f6      	bhi.n	8004ed8 <_printf_i+0x28>
 8004eea:	a101      	add	r1, pc, #4	@ (adr r1, 8004ef0 <_printf_i+0x40>)
 8004eec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ef0:	08004f49 	.word	0x08004f49
 8004ef4:	08004f5d 	.word	0x08004f5d
 8004ef8:	08004ed9 	.word	0x08004ed9
 8004efc:	08004ed9 	.word	0x08004ed9
 8004f00:	08004ed9 	.word	0x08004ed9
 8004f04:	08004ed9 	.word	0x08004ed9
 8004f08:	08004f5d 	.word	0x08004f5d
 8004f0c:	08004ed9 	.word	0x08004ed9
 8004f10:	08004ed9 	.word	0x08004ed9
 8004f14:	08004ed9 	.word	0x08004ed9
 8004f18:	08004ed9 	.word	0x08004ed9
 8004f1c:	0800505b 	.word	0x0800505b
 8004f20:	08004f87 	.word	0x08004f87
 8004f24:	08005015 	.word	0x08005015
 8004f28:	08004ed9 	.word	0x08004ed9
 8004f2c:	08004ed9 	.word	0x08004ed9
 8004f30:	0800507d 	.word	0x0800507d
 8004f34:	08004ed9 	.word	0x08004ed9
 8004f38:	08004f87 	.word	0x08004f87
 8004f3c:	08004ed9 	.word	0x08004ed9
 8004f40:	08004ed9 	.word	0x08004ed9
 8004f44:	0800501d 	.word	0x0800501d
 8004f48:	6833      	ldr	r3, [r6, #0]
 8004f4a:	1d1a      	adds	r2, r3, #4
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	6032      	str	r2, [r6, #0]
 8004f50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e09c      	b.n	8005096 <_printf_i+0x1e6>
 8004f5c:	6833      	ldr	r3, [r6, #0]
 8004f5e:	6820      	ldr	r0, [r4, #0]
 8004f60:	1d19      	adds	r1, r3, #4
 8004f62:	6031      	str	r1, [r6, #0]
 8004f64:	0606      	lsls	r6, r0, #24
 8004f66:	d501      	bpl.n	8004f6c <_printf_i+0xbc>
 8004f68:	681d      	ldr	r5, [r3, #0]
 8004f6a:	e003      	b.n	8004f74 <_printf_i+0xc4>
 8004f6c:	0645      	lsls	r5, r0, #25
 8004f6e:	d5fb      	bpl.n	8004f68 <_printf_i+0xb8>
 8004f70:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004f74:	2d00      	cmp	r5, #0
 8004f76:	da03      	bge.n	8004f80 <_printf_i+0xd0>
 8004f78:	232d      	movs	r3, #45	@ 0x2d
 8004f7a:	426d      	negs	r5, r5
 8004f7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f80:	4858      	ldr	r0, [pc, #352]	@ (80050e4 <_printf_i+0x234>)
 8004f82:	230a      	movs	r3, #10
 8004f84:	e011      	b.n	8004faa <_printf_i+0xfa>
 8004f86:	6821      	ldr	r1, [r4, #0]
 8004f88:	6833      	ldr	r3, [r6, #0]
 8004f8a:	0608      	lsls	r0, r1, #24
 8004f8c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004f90:	d402      	bmi.n	8004f98 <_printf_i+0xe8>
 8004f92:	0649      	lsls	r1, r1, #25
 8004f94:	bf48      	it	mi
 8004f96:	b2ad      	uxthmi	r5, r5
 8004f98:	2f6f      	cmp	r7, #111	@ 0x6f
 8004f9a:	4852      	ldr	r0, [pc, #328]	@ (80050e4 <_printf_i+0x234>)
 8004f9c:	6033      	str	r3, [r6, #0]
 8004f9e:	bf14      	ite	ne
 8004fa0:	230a      	movne	r3, #10
 8004fa2:	2308      	moveq	r3, #8
 8004fa4:	2100      	movs	r1, #0
 8004fa6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004faa:	6866      	ldr	r6, [r4, #4]
 8004fac:	60a6      	str	r6, [r4, #8]
 8004fae:	2e00      	cmp	r6, #0
 8004fb0:	db05      	blt.n	8004fbe <_printf_i+0x10e>
 8004fb2:	6821      	ldr	r1, [r4, #0]
 8004fb4:	432e      	orrs	r6, r5
 8004fb6:	f021 0104 	bic.w	r1, r1, #4
 8004fba:	6021      	str	r1, [r4, #0]
 8004fbc:	d04b      	beq.n	8005056 <_printf_i+0x1a6>
 8004fbe:	4616      	mov	r6, r2
 8004fc0:	fbb5 f1f3 	udiv	r1, r5, r3
 8004fc4:	fb03 5711 	mls	r7, r3, r1, r5
 8004fc8:	5dc7      	ldrb	r7, [r0, r7]
 8004fca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004fce:	462f      	mov	r7, r5
 8004fd0:	42bb      	cmp	r3, r7
 8004fd2:	460d      	mov	r5, r1
 8004fd4:	d9f4      	bls.n	8004fc0 <_printf_i+0x110>
 8004fd6:	2b08      	cmp	r3, #8
 8004fd8:	d10b      	bne.n	8004ff2 <_printf_i+0x142>
 8004fda:	6823      	ldr	r3, [r4, #0]
 8004fdc:	07df      	lsls	r7, r3, #31
 8004fde:	d508      	bpl.n	8004ff2 <_printf_i+0x142>
 8004fe0:	6923      	ldr	r3, [r4, #16]
 8004fe2:	6861      	ldr	r1, [r4, #4]
 8004fe4:	4299      	cmp	r1, r3
 8004fe6:	bfde      	ittt	le
 8004fe8:	2330      	movle	r3, #48	@ 0x30
 8004fea:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004fee:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004ff2:	1b92      	subs	r2, r2, r6
 8004ff4:	6122      	str	r2, [r4, #16]
 8004ff6:	f8cd a000 	str.w	sl, [sp]
 8004ffa:	464b      	mov	r3, r9
 8004ffc:	aa03      	add	r2, sp, #12
 8004ffe:	4621      	mov	r1, r4
 8005000:	4640      	mov	r0, r8
 8005002:	f7ff fee7 	bl	8004dd4 <_printf_common>
 8005006:	3001      	adds	r0, #1
 8005008:	d14a      	bne.n	80050a0 <_printf_i+0x1f0>
 800500a:	f04f 30ff 	mov.w	r0, #4294967295
 800500e:	b004      	add	sp, #16
 8005010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005014:	6823      	ldr	r3, [r4, #0]
 8005016:	f043 0320 	orr.w	r3, r3, #32
 800501a:	6023      	str	r3, [r4, #0]
 800501c:	4832      	ldr	r0, [pc, #200]	@ (80050e8 <_printf_i+0x238>)
 800501e:	2778      	movs	r7, #120	@ 0x78
 8005020:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005024:	6823      	ldr	r3, [r4, #0]
 8005026:	6831      	ldr	r1, [r6, #0]
 8005028:	061f      	lsls	r7, r3, #24
 800502a:	f851 5b04 	ldr.w	r5, [r1], #4
 800502e:	d402      	bmi.n	8005036 <_printf_i+0x186>
 8005030:	065f      	lsls	r7, r3, #25
 8005032:	bf48      	it	mi
 8005034:	b2ad      	uxthmi	r5, r5
 8005036:	6031      	str	r1, [r6, #0]
 8005038:	07d9      	lsls	r1, r3, #31
 800503a:	bf44      	itt	mi
 800503c:	f043 0320 	orrmi.w	r3, r3, #32
 8005040:	6023      	strmi	r3, [r4, #0]
 8005042:	b11d      	cbz	r5, 800504c <_printf_i+0x19c>
 8005044:	2310      	movs	r3, #16
 8005046:	e7ad      	b.n	8004fa4 <_printf_i+0xf4>
 8005048:	4826      	ldr	r0, [pc, #152]	@ (80050e4 <_printf_i+0x234>)
 800504a:	e7e9      	b.n	8005020 <_printf_i+0x170>
 800504c:	6823      	ldr	r3, [r4, #0]
 800504e:	f023 0320 	bic.w	r3, r3, #32
 8005052:	6023      	str	r3, [r4, #0]
 8005054:	e7f6      	b.n	8005044 <_printf_i+0x194>
 8005056:	4616      	mov	r6, r2
 8005058:	e7bd      	b.n	8004fd6 <_printf_i+0x126>
 800505a:	6833      	ldr	r3, [r6, #0]
 800505c:	6825      	ldr	r5, [r4, #0]
 800505e:	6961      	ldr	r1, [r4, #20]
 8005060:	1d18      	adds	r0, r3, #4
 8005062:	6030      	str	r0, [r6, #0]
 8005064:	062e      	lsls	r6, r5, #24
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	d501      	bpl.n	800506e <_printf_i+0x1be>
 800506a:	6019      	str	r1, [r3, #0]
 800506c:	e002      	b.n	8005074 <_printf_i+0x1c4>
 800506e:	0668      	lsls	r0, r5, #25
 8005070:	d5fb      	bpl.n	800506a <_printf_i+0x1ba>
 8005072:	8019      	strh	r1, [r3, #0]
 8005074:	2300      	movs	r3, #0
 8005076:	6123      	str	r3, [r4, #16]
 8005078:	4616      	mov	r6, r2
 800507a:	e7bc      	b.n	8004ff6 <_printf_i+0x146>
 800507c:	6833      	ldr	r3, [r6, #0]
 800507e:	1d1a      	adds	r2, r3, #4
 8005080:	6032      	str	r2, [r6, #0]
 8005082:	681e      	ldr	r6, [r3, #0]
 8005084:	6862      	ldr	r2, [r4, #4]
 8005086:	2100      	movs	r1, #0
 8005088:	4630      	mov	r0, r6
 800508a:	f7fb f8c1 	bl	8000210 <memchr>
 800508e:	b108      	cbz	r0, 8005094 <_printf_i+0x1e4>
 8005090:	1b80      	subs	r0, r0, r6
 8005092:	6060      	str	r0, [r4, #4]
 8005094:	6863      	ldr	r3, [r4, #4]
 8005096:	6123      	str	r3, [r4, #16]
 8005098:	2300      	movs	r3, #0
 800509a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800509e:	e7aa      	b.n	8004ff6 <_printf_i+0x146>
 80050a0:	6923      	ldr	r3, [r4, #16]
 80050a2:	4632      	mov	r2, r6
 80050a4:	4649      	mov	r1, r9
 80050a6:	4640      	mov	r0, r8
 80050a8:	47d0      	blx	sl
 80050aa:	3001      	adds	r0, #1
 80050ac:	d0ad      	beq.n	800500a <_printf_i+0x15a>
 80050ae:	6823      	ldr	r3, [r4, #0]
 80050b0:	079b      	lsls	r3, r3, #30
 80050b2:	d413      	bmi.n	80050dc <_printf_i+0x22c>
 80050b4:	68e0      	ldr	r0, [r4, #12]
 80050b6:	9b03      	ldr	r3, [sp, #12]
 80050b8:	4298      	cmp	r0, r3
 80050ba:	bfb8      	it	lt
 80050bc:	4618      	movlt	r0, r3
 80050be:	e7a6      	b.n	800500e <_printf_i+0x15e>
 80050c0:	2301      	movs	r3, #1
 80050c2:	4632      	mov	r2, r6
 80050c4:	4649      	mov	r1, r9
 80050c6:	4640      	mov	r0, r8
 80050c8:	47d0      	blx	sl
 80050ca:	3001      	adds	r0, #1
 80050cc:	d09d      	beq.n	800500a <_printf_i+0x15a>
 80050ce:	3501      	adds	r5, #1
 80050d0:	68e3      	ldr	r3, [r4, #12]
 80050d2:	9903      	ldr	r1, [sp, #12]
 80050d4:	1a5b      	subs	r3, r3, r1
 80050d6:	42ab      	cmp	r3, r5
 80050d8:	dcf2      	bgt.n	80050c0 <_printf_i+0x210>
 80050da:	e7eb      	b.n	80050b4 <_printf_i+0x204>
 80050dc:	2500      	movs	r5, #0
 80050de:	f104 0619 	add.w	r6, r4, #25
 80050e2:	e7f5      	b.n	80050d0 <_printf_i+0x220>
 80050e4:	08005275 	.word	0x08005275
 80050e8:	08005286 	.word	0x08005286

080050ec <memmove>:
 80050ec:	4288      	cmp	r0, r1
 80050ee:	b510      	push	{r4, lr}
 80050f0:	eb01 0402 	add.w	r4, r1, r2
 80050f4:	d902      	bls.n	80050fc <memmove+0x10>
 80050f6:	4284      	cmp	r4, r0
 80050f8:	4623      	mov	r3, r4
 80050fa:	d807      	bhi.n	800510c <memmove+0x20>
 80050fc:	1e43      	subs	r3, r0, #1
 80050fe:	42a1      	cmp	r1, r4
 8005100:	d008      	beq.n	8005114 <memmove+0x28>
 8005102:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005106:	f803 2f01 	strb.w	r2, [r3, #1]!
 800510a:	e7f8      	b.n	80050fe <memmove+0x12>
 800510c:	4402      	add	r2, r0
 800510e:	4601      	mov	r1, r0
 8005110:	428a      	cmp	r2, r1
 8005112:	d100      	bne.n	8005116 <memmove+0x2a>
 8005114:	bd10      	pop	{r4, pc}
 8005116:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800511a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800511e:	e7f7      	b.n	8005110 <memmove+0x24>

08005120 <_sbrk_r>:
 8005120:	b538      	push	{r3, r4, r5, lr}
 8005122:	4d06      	ldr	r5, [pc, #24]	@ (800513c <_sbrk_r+0x1c>)
 8005124:	2300      	movs	r3, #0
 8005126:	4604      	mov	r4, r0
 8005128:	4608      	mov	r0, r1
 800512a:	602b      	str	r3, [r5, #0]
 800512c:	f7fb fe6e 	bl	8000e0c <_sbrk>
 8005130:	1c43      	adds	r3, r0, #1
 8005132:	d102      	bne.n	800513a <_sbrk_r+0x1a>
 8005134:	682b      	ldr	r3, [r5, #0]
 8005136:	b103      	cbz	r3, 800513a <_sbrk_r+0x1a>
 8005138:	6023      	str	r3, [r4, #0]
 800513a:	bd38      	pop	{r3, r4, r5, pc}
 800513c:	20004eec 	.word	0x20004eec

08005140 <memcpy>:
 8005140:	440a      	add	r2, r1
 8005142:	4291      	cmp	r1, r2
 8005144:	f100 33ff 	add.w	r3, r0, #4294967295
 8005148:	d100      	bne.n	800514c <memcpy+0xc>
 800514a:	4770      	bx	lr
 800514c:	b510      	push	{r4, lr}
 800514e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005152:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005156:	4291      	cmp	r1, r2
 8005158:	d1f9      	bne.n	800514e <memcpy+0xe>
 800515a:	bd10      	pop	{r4, pc}

0800515c <_realloc_r>:
 800515c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005160:	4607      	mov	r7, r0
 8005162:	4614      	mov	r4, r2
 8005164:	460d      	mov	r5, r1
 8005166:	b921      	cbnz	r1, 8005172 <_realloc_r+0x16>
 8005168:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800516c:	4611      	mov	r1, r2
 800516e:	f7ff bc4d 	b.w	8004a0c <_malloc_r>
 8005172:	b92a      	cbnz	r2, 8005180 <_realloc_r+0x24>
 8005174:	f7ff fbde 	bl	8004934 <_free_r>
 8005178:	4625      	mov	r5, r4
 800517a:	4628      	mov	r0, r5
 800517c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005180:	f000 f81a 	bl	80051b8 <_malloc_usable_size_r>
 8005184:	4284      	cmp	r4, r0
 8005186:	4606      	mov	r6, r0
 8005188:	d802      	bhi.n	8005190 <_realloc_r+0x34>
 800518a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800518e:	d8f4      	bhi.n	800517a <_realloc_r+0x1e>
 8005190:	4621      	mov	r1, r4
 8005192:	4638      	mov	r0, r7
 8005194:	f7ff fc3a 	bl	8004a0c <_malloc_r>
 8005198:	4680      	mov	r8, r0
 800519a:	b908      	cbnz	r0, 80051a0 <_realloc_r+0x44>
 800519c:	4645      	mov	r5, r8
 800519e:	e7ec      	b.n	800517a <_realloc_r+0x1e>
 80051a0:	42b4      	cmp	r4, r6
 80051a2:	4622      	mov	r2, r4
 80051a4:	4629      	mov	r1, r5
 80051a6:	bf28      	it	cs
 80051a8:	4632      	movcs	r2, r6
 80051aa:	f7ff ffc9 	bl	8005140 <memcpy>
 80051ae:	4629      	mov	r1, r5
 80051b0:	4638      	mov	r0, r7
 80051b2:	f7ff fbbf 	bl	8004934 <_free_r>
 80051b6:	e7f1      	b.n	800519c <_realloc_r+0x40>

080051b8 <_malloc_usable_size_r>:
 80051b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051bc:	1f18      	subs	r0, r3, #4
 80051be:	2b00      	cmp	r3, #0
 80051c0:	bfbc      	itt	lt
 80051c2:	580b      	ldrlt	r3, [r1, r0]
 80051c4:	18c0      	addlt	r0, r0, r3
 80051c6:	4770      	bx	lr

080051c8 <_init>:
 80051c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ca:	bf00      	nop
 80051cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051ce:	bc08      	pop	{r3}
 80051d0:	469e      	mov	lr, r3
 80051d2:	4770      	bx	lr

080051d4 <_fini>:
 80051d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051d6:	bf00      	nop
 80051d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051da:	bc08      	pop	{r3}
 80051dc:	469e      	mov	lr, r3
 80051de:	4770      	bx	lr
