var veridocModuleInformation= {"moduleName":"sparc_exu_alu",
"moduleFile":"Unknown",
"moduleLine":"656",
"moduleBrief":"None",
"children":[
"sparc_exu_aluzcmp64","dp_mux2es","sparc_exu_aluaddsub","dff_s","sparc_exu_alulogic","dp_mux2es","mux4ds","sparc_exu_alu_16eql"]
,
"ports":[
{"name":"rclk",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"se",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"si",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_alu_rs1_data_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_alu_rs2_data_e_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_alu_rs3_data_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_alu_rcc_data_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_alu_cin_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_invert_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_alu_log_sel_and_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_alu_log_sel_or_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_alu_log_sel_xor_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_alu_log_sel_move_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_alu_out_sel_sum_e_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_alu_out_sel_rs3_e_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_alu_out_sel_shift_e_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_alu_out_sel_logic_e_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"shft_alu_shift_out_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_alu_sethi_inst_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_lsu_casa_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"so",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_byp_rd_data_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_ifu_brpc_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_lsu_ldst_va_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_lsu_early_va_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_mmu_early_va_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_add_n64_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_add_n32_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_log_n64_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_log_n32_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_zhigh_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_zlow_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_ifu_regz_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_ifu_regn_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_adderin2_63_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_adderin2_31_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_adder_out_63_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_cout32_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_cout64_e_l",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_mem_addr_invalid_e_l",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
