

================================================================
== Vitis HLS Report for 'code_generator_array_dyn_new_Pipeline_cnt_lens'
================================================================
* Date:           Tue Oct  8 21:19:28 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.652 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      513|  20.000 ns|  5.130 us|    2|  513|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- cnt_lens  |        0|      511|         2|          1|          1|  0 ~ 511|       yes|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%count_14 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 6 'alloca' 'count_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%count_13 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 7 'alloca' 'count_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%count_12 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 8 'alloca' 'count_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%count_11 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 9 'alloca' 'count_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%count_10 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 10 'alloca' 'count_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%count_9 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 11 'alloca' 'count_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%count_8 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 12 'alloca' 'count_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%count_7 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 13 'alloca' 'count_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%count_6 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 14 'alloca' 'count_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%count_5 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 15 'alloca' 'count_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%count_4 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 16 'alloca' 'count_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%count_3 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 17 'alloca' 'count_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%count_2 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 18 'alloca' 'count_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%count_1 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 19 'alloca' 'count_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%count = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 20 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%count_15 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 21 'alloca' 'count_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lens, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%idx_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %idx"   --->   Operation 23 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%codes_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %codes_val"   --->   Operation 24 'read' 'codes_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 25 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 26 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 27 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 28 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 29 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 30 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 31 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 32 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 33 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 34 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 35 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_10" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 36 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_11" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 37 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_12" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 38 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_13" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 39 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 0, i9 %count_14" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 40 'store' 'store_ln770' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln774 = store i9 0, i9 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774]   --->   Operation 41 'store' 'store_ln774' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i_4 = load i9 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776]   --->   Operation 43 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.90ns)   --->   "%icmp_ln774 = icmp_eq  i9 %i_4, i9 %codes_val_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774]   --->   Operation 44 'icmp' 'icmp_ln774' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.90ns)   --->   "%add_ln774 = add i9 %i_4, i9 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774]   --->   Operation 45 'add' 'add_ln774' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln774 = br i1 %icmp_ln774, void %for.inc.split, void %for.inc39.preheader.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774]   --->   Operation 46 'br' 'br_ln774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.90ns)   --->   "%add_ln776 = add i9 %i_4, i9 %idx_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776]   --->   Operation 47 'add' 'add_ln776' <Predicate = (!icmp_ln774)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln776 = zext i9 %add_ln776" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776]   --->   Operation 48 'zext' 'zext_ln776' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%lens_addr = getelementptr i5 %lens, i64 0, i64 %zext_ln776" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776]   --->   Operation 49 'getelementptr' 'lens_addr' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.73ns)   --->   "%val = load i9 %lens_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776]   --->   Operation 50 'load' 'val' <Predicate = (!icmp_ln774)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 318> <RAM>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln774 = store i9 %add_ln774, i9 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774]   --->   Operation 51 'store' 'store_ln774' <Predicate = (!icmp_ln774)> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln774 = br void %for.inc" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774]   --->   Operation 52 'br' 'br_ln774' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%count_13_load = load i9 %count_13"   --->   Operation 109 'load' 'count_13_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%count_12_load = load i9 %count_12"   --->   Operation 110 'load' 'count_12_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%count_11_load = load i9 %count_11"   --->   Operation 111 'load' 'count_11_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%count_10_load = load i9 %count_10"   --->   Operation 112 'load' 'count_10_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%count_9_load = load i9 %count_9"   --->   Operation 113 'load' 'count_9_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%count_8_load = load i9 %count_8"   --->   Operation 114 'load' 'count_8_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%count_7_load = load i9 %count_7"   --->   Operation 115 'load' 'count_7_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%count_6_load = load i9 %count_6"   --->   Operation 116 'load' 'count_6_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%count_5_load = load i9 %count_5"   --->   Operation 117 'load' 'count_5_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%count_4_load = load i9 %count_4"   --->   Operation 118 'load' 'count_4_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%count_3_load = load i9 %count_3"   --->   Operation 119 'load' 'count_3_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%count_2_load = load i9 %count_2"   --->   Operation 120 'load' 'count_2_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%count_1_load = load i9 %count_1"   --->   Operation 121 'load' 'count_1_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%count_load = load i9 %count"   --->   Operation 122 'load' 'count_load' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_out, i9 %count_load"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_1_out, i9 %count_1_load"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_2_out, i9 %count_2_load"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_3_out, i9 %count_3_load"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_4_out, i9 %count_4_load"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_5_out, i9 %count_5_load"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_6_out, i9 %count_6_load"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_7_out, i9 %count_7_load"   --->   Operation 130 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_8_out, i9 %count_8_load"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_9_out, i9 %count_9_load"   --->   Operation 132 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_10_out, i9 %count_10_load"   --->   Operation 133 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_11_out, i9 %count_11_load"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_12_out, i9 %count_12_load"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %count_13_out, i9 %count_13_load"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%count_14_load = load i9 %count_14" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 53 'load' 'count_14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%count_13_load_1 = load i9 %count_13" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 54 'load' 'count_13_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%count_12_load_1 = load i9 %count_12" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 55 'load' 'count_12_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%count_11_load_1 = load i9 %count_11" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 56 'load' 'count_11_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%count_10_load_1 = load i9 %count_10" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 57 'load' 'count_10_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%count_9_load_1 = load i9 %count_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 58 'load' 'count_9_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%count_8_load_1 = load i9 %count_8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 59 'load' 'count_8_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%count_7_load_1 = load i9 %count_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 60 'load' 'count_7_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%count_6_load_1 = load i9 %count_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 61 'load' 'count_6_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%count_5_load_1 = load i9 %count_5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 62 'load' 'count_5_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%count_4_load_1 = load i9 %count_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 63 'load' 'count_4_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%count_3_load_1 = load i9 %count_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 64 'load' 'count_3_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%count_2_load_1 = load i9 %count_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 65 'load' 'count_2_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%count_1_load_1 = load i9 %count_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 66 'load' 'count_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%count_load_1 = load i9 %count" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 67 'load' 'count_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%count_15_load = load i9 %count_15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 68 'load' 'count_15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln775 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:775]   --->   Operation 69 'specpipeline' 'specpipeline_ln775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln770 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 511, i64 255" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln774 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774]   --->   Operation 71 'specloopname' 'specloopname_ln774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (0.73ns)   --->   "%val = load i9 %lens_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776]   --->   Operation 72 'load' 'val' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 318> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln776 = trunc i5 %val" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776]   --->   Operation 73 'trunc' 'trunc_ln776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.56ns)   --->   "%tmp = sparsemux i9 @_ssdm_op_SparseMux.ap_auto.16i9.i9.i4, i4 0, i9 %count_14_load, i4 1, i9 %count_13_load_1, i4 2, i9 %count_12_load_1, i4 3, i9 %count_11_load_1, i4 4, i9 %count_10_load_1, i4 5, i9 %count_9_load_1, i4 6, i9 %count_8_load_1, i4 7, i9 %count_7_load_1, i4 8, i9 %count_6_load_1, i4 9, i9 %count_5_load_1, i4 10, i9 %count_4_load_1, i4 11, i9 %count_3_load_1, i4 12, i9 %count_2_load_1, i4 13, i9 %count_1_load_1, i4 14, i9 %count_load_1, i4 15, i9 %count_15_load, i9 0, i4 %trunc_ln776" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 74 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.56> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.90ns)   --->   "%count_16 = add i9 %tmp, i9 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 75 'add' 'count_16' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.88ns)   --->   "%switch_ln777 = switch i4 %trunc_ln776, void %V22.i.i220353.case.15, i4 0, void %for.inc.split.V22.i.i220353.exit_crit_edge18, i4 1, void %V22.i.i220353.case.1, i4 2, void %V22.i.i220353.case.2, i4 3, void %V22.i.i220353.case.3, i4 4, void %V22.i.i220353.case.4, i4 5, void %V22.i.i220353.case.5, i4 6, void %V22.i.i220353.case.6, i4 7, void %V22.i.i220353.case.7, i4 8, void %V22.i.i220353.case.8, i4 9, void %V22.i.i220353.case.9, i4 10, void %V22.i.i220353.case.10, i4 11, void %V22.i.i220353.case.11, i4 12, void %V22.i.i220353.case.12, i4 13, void %V22.i.i220353.case.13, i4 14, void %for.inc.split.V22.i.i220353.exit_crit_edge" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 76 'switch' 'switch_ln777' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 77 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 77 'store' 'store_ln770' <Predicate = (trunc_ln776 == 14)> <Delay = 0.46>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 78 'br' 'br_ln777' <Predicate = (trunc_ln776 == 14)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 79 'store' 'store_ln770' <Predicate = (trunc_ln776 == 13)> <Delay = 0.46>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 80 'br' 'br_ln777' <Predicate = (trunc_ln776 == 13)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 81 'store' 'store_ln770' <Predicate = (trunc_ln776 == 12)> <Delay = 0.46>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 82 'br' 'br_ln777' <Predicate = (trunc_ln776 == 12)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 83 'store' 'store_ln770' <Predicate = (trunc_ln776 == 11)> <Delay = 0.46>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 84 'br' 'br_ln777' <Predicate = (trunc_ln776 == 11)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 85 'store' 'store_ln770' <Predicate = (trunc_ln776 == 10)> <Delay = 0.46>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 86 'br' 'br_ln777' <Predicate = (trunc_ln776 == 10)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 87 'store' 'store_ln770' <Predicate = (trunc_ln776 == 9)> <Delay = 0.46>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 88 'br' 'br_ln777' <Predicate = (trunc_ln776 == 9)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 89 'store' 'store_ln770' <Predicate = (trunc_ln776 == 8)> <Delay = 0.46>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 90 'br' 'br_ln777' <Predicate = (trunc_ln776 == 8)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 91 'store' 'store_ln770' <Predicate = (trunc_ln776 == 7)> <Delay = 0.46>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 92 'br' 'br_ln777' <Predicate = (trunc_ln776 == 7)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 93 'store' 'store_ln770' <Predicate = (trunc_ln776 == 6)> <Delay = 0.46>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 94 'br' 'br_ln777' <Predicate = (trunc_ln776 == 6)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 95 'store' 'store_ln770' <Predicate = (trunc_ln776 == 5)> <Delay = 0.46>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 96 'br' 'br_ln777' <Predicate = (trunc_ln776 == 5)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_10" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 97 'store' 'store_ln770' <Predicate = (trunc_ln776 == 4)> <Delay = 0.46>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 98 'br' 'br_ln777' <Predicate = (trunc_ln776 == 4)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_11" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 99 'store' 'store_ln770' <Predicate = (trunc_ln776 == 3)> <Delay = 0.46>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 100 'br' 'br_ln777' <Predicate = (trunc_ln776 == 3)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_12" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 101 'store' 'store_ln770' <Predicate = (trunc_ln776 == 2)> <Delay = 0.46>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 102 'br' 'br_ln777' <Predicate = (trunc_ln776 == 2)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_13" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 103 'store' 'store_ln770' <Predicate = (trunc_ln776 == 1)> <Delay = 0.46>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 104 'br' 'br_ln777' <Predicate = (trunc_ln776 == 1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_14" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 105 'store' 'store_ln770' <Predicate = (trunc_ln776 == 0)> <Delay = 0.46>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 106 'br' 'br_ln777' <Predicate = (trunc_ln776 == 0)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.46ns)   --->   "%store_ln770 = store i9 %count_16, i9 %count_15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770]   --->   Operation 107 'store' 'store_ln770' <Predicate = (trunc_ln776 == 15)> <Delay = 0.46>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln777 = br void %V22.i.i220353.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777]   --->   Operation 108 'br' 'br_ln777' <Predicate = (trunc_ln776 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.092ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln774', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774) of constant 0 on local variable 'i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774 [54]  (0.460 ns)
	'load' operation 9 bit ('i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776) on local variable 'i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:774 [57]  (0.000 ns)
	'add' operation 9 bit ('add_ln776', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776) [81]  (0.902 ns)
	'getelementptr' operation 9 bit ('lens_addr', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776) [83]  (0.000 ns)
	'load' operation 5 bit ('val', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776) on array 'lens' [84]  (0.730 ns)

 <State 2>: 2.652ns
The critical path consists of the following:
	'load' operation 5 bit ('val', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:776) on array 'lens' [84]  (0.730 ns)
	'sparsemux' operation 9 bit ('tmp', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777) [86]  (0.560 ns)
	'add' operation 9 bit ('count', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777) [87]  (0.902 ns)
	'store' operation 0 bit ('store_ln770', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770) of variable 'count', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:777 on local variable 'count', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:770 [90]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
