# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab1_src/1_CPUCore_src/ALU.v" \
"../../../../../lab1_src/1_CPUCore_src/BranchDecisionMaking.v" \
"../../../../../lab1_src/1_CPUCore_src/ControlUnit.v" \
"../../../../../lab1_src/1_CPUCore_src/DataExt.v" \
"../../../../../lab1_src/1_CPUCore_src/DataRam.v" \
"../../../../../lab1_src/1_CPUCore_src/DataSeg.v" \
"../../../../../lab1_src/1_CPUCore_src/InstrSeg.v" \
"../../../../../lab1_src/1_CPUCore_src/InstructionRam.v" \
"../../../../../lab1_src/1_CPUCore_src/NPC_Generator.v" \
"../../../../../lab1_src/1_CPUCore_src/RV32Core.v" \
"../../../../../lab1_src/1_CPUCore_src/RegisterFile.v" \
"../../../../../lab1_src/2_Simulation/testBench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
