
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set currentDesign topmodule
topmodule
set sourceFolder  {rtl}
rtl
#Need not touch from here
set tmpStr ./saed32hvt_ff0p95v125c.db
./saed32hvt_ff0p95v125c.db
set target_library $tmpStr
./saed32hvt_ff0p95v125c.db
set link_library "* $target_library"
* ./saed32hvt_ff0p95v125c.db
analyze $sourceFolder -autoread -recursive -top $currentDesign
== ANALYZE autoread for top design 'topmodule' ==

Starting ANALYZE autoread mode...
Information: Adding '/home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl'. (AUTOREAD-105)
Information: Adding '/home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl/ASCII_tb.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl/ASCII.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl/topmodule.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl/ASCII2base64.v'.  (AUTOREAD-100)
Information: Scanning file { ASCII_tb.v }. (AUTOREAD-303)
Information: Scanning file { ASCII.v }. (AUTOREAD-303)
Information: Scanning file { topmodule.v }. (AUTOREAD-303)
Information: Scanning file { ASCII2base64.v }. (AUTOREAD-303)
Compiling source file /home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl/ASCII.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl/ASCII2base64.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl/topmodule.v
Warning:  /home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl/topmodule.v:10: the undeclared symbol 'out_rst' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Autoread command completed successfully.
1
elaborate     $currentDesign
Loading db file '/home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/saed32hvt_ff0p95v125c.db'
Loading db file '/usr/synopsys/syn/O-2018.06-SP4/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/syn/O-2018.06-SP4/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ff0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'topmodule'.
Information: Building the design 'bin2ascii'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'/home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl/ASCII.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            17            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine bin2ascii line 10 in file
		'/home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl/ASCII.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     out_rst_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      temp_reg       | Latch |   7   |  Y  | N  | N  | N  | -  | -  | -  |
|    out_ASCII_reg    | Latch |   7   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'ASCII2base64'. (HDL-193)

Statistics for case statements in always block at line 14 in file
	'/home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl/ASCII2base64.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ASCII2base64 line 14 in file
		'/home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/rtl/ASCII2base64.v'.
==============================================================================
|     Register Name      | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================
| out_base64num_3231_reg | Latch |   6   |  Y  | N  | N  | N  | -  | -  | -  |
|     save_temp5_reg     | Latch |   5   |  Y  | N  | N  | N  | -  | -  | -  |
|     save_temp6_reg     | Latch |   6   |  Y  | N  | N  | N  | -  | -  | -  |
|     save_temp1_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     save_temp2_reg     | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|     save_temp3_reg     | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|     save_temp4_reg     | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
==============================================================================
Presto compilation completed successfully.
1
current_design $currentDesign
Current design is 'topmodule'.
{topmodule}
#setting clock
set clockPorts {clk}
clk
create_clock -name myCLK $clockPorts -period 2.0 -waveform {0 1.0}
1
#Common options
set_max_area 0
1
set_host_options -max_cores 4
1
#uniquify
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 22 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ASCII2base64'
  Processing 'bin2ascii'
  Processing 'topmodule'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	b2/U48/A2 b2/U48/Y b2/U16/A b2/U16/Y b2/U33/A1 b2/U33/Y b2/U27/A1 b2/U27/Y b2/U25/A1 b2/U25/Y b2/U49/A1 b2/U49/Y 
Information: Timing loop detected. (OPT-150)
	b2/U45/A2 b2/U45/Y b2/U33/A2 b2/U33/Y b2/U27/A1 b2/U27/Y b2/U25/A1 b2/U25/Y b2/U49/A1 b2/U49/Y 
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U48'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U48'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U43'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U43'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U42'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U42'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U47'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U47'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U44'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U44'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U35'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U35'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b2/U37'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b2/U37'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U27'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U27'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A4' and 'Y' on cell 'b2/U40'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A4' and 'Y' on cell 'b2/U40'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A4' and 'Y' on cell 'b2/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A4' and 'Y' on cell 'b2/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U49'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U49'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U33'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U33'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U34'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U34'
         to break a timing loop. (OPT-314)

  Beginning Implementation Selection
  ----------------------------------
Information: Timing loop detected. (OPT-150)
	b2/r86/U1_1_2/A0 b2/r86/U1_1_2/SO b2/U46/A1 b2/U46/Y b2/U14/A b2/U14/Y 
Information: Timing loop detected. (OPT-150)
	b2/r86/U1_1_1/SO b2/U47/A3 b2/U47/Y b2/U15/A b2/U15/Y b2/r86/U1_1_1/A0 
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b2/U46'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b2/U46'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U47'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U47'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U48'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U48'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U43'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U43'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U44'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U44'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U42'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U42'
         to break a timing loop. (OPT-314)
  Processing 'ASCII2base64_DW01_inc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     644.3      0.00       0.0       0.0                          
    0:00:01     644.3      0.00       0.0       0.0                          
    0:00:01     644.3      0.00       0.0       0.0                          
    0:00:01     644.3      0.00       0.0       0.0                          
    0:00:01     644.3      0.00       0.0       0.0                          
    0:00:01     480.1      0.00       0.0       0.0                          
    0:00:01     480.1      0.00       0.0       0.0                          
    0:00:01     480.1      0.00       0.0       0.0                          
    0:00:01     480.1      0.00       0.0       0.0                          
    0:00:01     480.1      0.00       0.0       0.0                          
    0:00:01     480.1      0.00       0.0       0.0                          
    0:00:01     480.1      0.00       0.0       0.0                          
    0:00:01     480.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     480.1      0.00       0.0       0.0                          
    0:00:01     480.1      0.00       0.0       0.0                          
    0:00:01     480.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     480.1      0.00       0.0       0.0                          
    0:00:01     480.1      0.00       0.0       0.0                          
    0:00:01     471.2      0.00       0.0       0.0                          
    0:00:01     466.1      0.00       0.0       0.0                          
    0:00:01     459.7      0.00       0.0       0.0                          
    0:00:01     457.2      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
    0:00:01     455.9      0.00       0.0       0.0                          
Loading db file '/home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/saed32hvt_ff0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
write -f verilog $currentDesign -hierarchy -output $currentDesign.syn.v
Writing verilog file '/home/KNUEEhdd1/comp311/comp8/Desktop/work_dir3231/proj1/dc/topmodule.syn.v'.
Warning: Verilog writer has added 1 nets to module ASCII2base64 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc $currentDesign.sdc
1
report_qor
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	b2/r86/U1_1_2/A0 b2/r86/U1_1_2/SO b2/U46/A1 b2/U46/Y b2/U10/A b2/U10/Y 
Information: Timing loop detected. (OPT-150)
	b2/U48/A2 b2/U48/Y b2/U13/A b2/U13/Y b2/U33/A1 b2/U33/Y b2/U27/A1 b2/U27/Y b2/U25/A1 b2/U25/Y b2/U49/A1 b2/U49/Y 
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b2/U46'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b2/U46'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U48'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U48'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U48'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U48'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U47'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U47'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U43'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U43'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U43'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U43'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U44'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U44'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U42'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U42'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U42'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U42'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U47'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U47'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b1/U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U33'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b1/U33'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U34'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b1/U34'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U44'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U44'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U35'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U35'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b2/U37'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'b2/U37'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U27'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'Y' on cell 'b2/U27'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A4' and 'Y' on cell 'b2/U40'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A4' and 'Y' on cell 'b2/U40'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A4' and 'Y' on cell 'b2/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A4' and 'Y' on cell 'b2/U31'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U49'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'b2/U49'
         to break a timing loop. (OPT-314)
 
****************************************
Report : qor
Design : topmodule
Version: O-2018.06-SP4
Date   : Fri May 27 17:35:31 2022
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:         42
  Leaf Cell Count:                150
  Buf/Inv Cell Count:              24
  Buf Cell Count:                   0
  Inv Cell Count:                  24
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       108
  Sequential Cell Count:           42
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      230.762755
  Noncombinational Area:   225.171583
  Buf/Inv Area:             30.497280
  Total Buffer Area:             0.00
  Total Inverter Area:          30.50
  Macro/Black Box Area:      0.000000
  Net Area:                 80.430748
  -----------------------------------
  Cell Area:               455.934338
  Design Area:             536.365086


  Design Rules
  -----------------------------------
  Total Number of Nets:           160
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: knuee-srv1

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.16
  Logic Optimization:                  0.17
  Mapping Optimization:                0.16
  -----------------------------------------
  Overall Compile Time:                1.52
  Overall Compile Wall Clock Time:     1.70

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
exit

Thank you...
