{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561282868082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561282868083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 11:41:07 2019 " "Processing started: Sun Jun 23 11:41:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561282868083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282868083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mega65-r2-max10 -c mega65-r2-max10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mega65-r2-max10 -c mega65-r2-max10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282868083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561282868262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561282868262 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "intclock.qsys " "Elaborating Platform Designer system entity \"intclock.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561282881681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.11:41:27 Progress: Loading mega65-r2-max10/intclock.qsys " "2019.06.23.11:41:27 Progress: Loading mega65-r2-max10/intclock.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282887748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.11:41:28 Progress: Reading input file " "2019.06.23.11:41:28 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282888232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.11:41:28 Progress: Adding altclkctrl_0 \[altclkctrl 18.1\] " "2019.06.23.11:41:28 Progress: Adding altclkctrl_0 \[altclkctrl 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282888321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.11:41:28 Progress: Parameterizing module altclkctrl_0 " "2019.06.23.11:41:28 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282888553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.11:41:28 Progress: Building connections " "2019.06.23.11:41:28 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282888556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.11:41:28 Progress: Parameterizing connections " "2019.06.23.11:41:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282888557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.11:41:28 Progress: Validating " "2019.06.23.11:41:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282888585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.11:41:29 Progress: Done reading input file " "2019.06.23.11:41:29 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282889779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.11:41:30 : intclock.altclkctrl_0: Targeting device family: MAX 10. " "2019.06.23.11:41:30 : intclock.altclkctrl_0: Targeting device family: MAX 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282890345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.23.11:41:30 : intclock.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2019.06.23.11:41:30 : intclock.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282890345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intclock: Generating intclock \"intclock\" for QUARTUS_SYNTH " "Intclock: Generating intclock \"intclock\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282891137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity intclock_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity intclock_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282891352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"intclock\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"intclock\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282891392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intclock: Done \"intclock\" with 2 modules, 2 files " "Intclock: Done \"intclock\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282891392 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "intclock.qsys " "Finished elaborating Platform Designer system entity \"intclock.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561282897852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-simple " "Found design unit 1: top-simple" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561282898231 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561282898231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282898231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intclock/intclock.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/intclock/intclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 intclock " "Found entity 1: intclock" {  } { { "db/ip/intclock/intclock.v" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/intclock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561282898231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282898231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/intclock/submodules/intclock_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/intclock/submodules/intclock_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 intclock_altclkctrl_0_sub " "Found entity 1: intclock_altclkctrl_0_sub" {  } { { "db/ip/intclock/submodules/intclock_altclkctrl_0.v" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/submodules/intclock_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561282898263 ""} { "Info" "ISGN_ENTITY_NAME" "2 intclock_altclkctrl_0 " "Found entity 2: intclock_altclkctrl_0" {  } { { "db/ip/intclock/submodules/intclock_altclkctrl_0.v" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/submodules/intclock_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561282898263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282898263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561282898311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkout top.vhd(27) " "Verilog HDL or VHDL warning at top.vhd(27): object \"clkout\" assigned a value but never read" {  } { { "top.vhd" "" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561282898312 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intclock intclock:u0 " "Elaborating entity \"intclock\" for hierarchy \"intclock:u0\"" {  } { { "top.vhd" "u0" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561282898316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intclock_altclkctrl_0 intclock:u0\|intclock_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"intclock_altclkctrl_0\" for hierarchy \"intclock:u0\|intclock_altclkctrl_0:altclkctrl_0\"" {  } { { "db/ip/intclock/intclock.v" "altclkctrl_0" { Text "/home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/intclock.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561282898318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intclock_altclkctrl_0_sub intclock:u0\|intclock_altclkctrl_0:altclkctrl_0\|intclock_altclkctrl_0_sub:intclock_altclkctrl_0_sub_component " "Elaborating entity \"intclock_altclkctrl_0_sub\" for hierarchy \"intclock:u0\|intclock_altclkctrl_0:altclkctrl_0\|intclock_altclkctrl_0_sub:intclock_altclkctrl_0_sub_component\"" {  } { { "db/ip/intclock/submodules/intclock_altclkctrl_0.v" "intclock_altclkctrl_0_sub_component" { Text "/home/paul/Projects/mega65/mega65-r2-max10/db/ip/intclock/submodules/intclock_altclkctrl_0.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561282898320 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clkout u0 " "Port \"clkout\" does not exist in macrofunction \"u0\"" {  } { { "top.vhd" "u0" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561282898329 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "oscena u0 " "Port \"oscena\" does not exist in macrofunction \"u0\"" {  } { { "top.vhd" "u0" { Text "/home/paul/Projects/mega65/mega65-r2-max10/top.vhd" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561282898329 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1561282898332 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561282898412 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 23 11:41:38 2019 " "Processing ended: Sun Jun 23 11:41:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561282898412 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561282898412 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561282898412 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561282898412 ""}
