# MD5: 8112e1d4b3e8a395a21c1aa49141eaa4
CFG_MODULE_EXTRA_MODEM := YES
CFG_ENABLE_BUILD_VARS := YES
CFG_CONFIG_MODEM_FULL_DUMP := YES
CFG_CONFIG_MODEM_MINI_DUMP := YES
CFG_FEATURE_UPGRADE_TL := YES
CFG_PRODUCT_NAME                      :="kirin980"
CFG_PRODUCT_CFG_CHIP_SOLUTION_NAME    :="Balong"
CFG_CCPU_OS                           := RTOSCK_SMP
CFG_HCC_VERSION                       := 4.9
CFG_PLATFORM := kirin980
CFG_PLATFORM_HISI_BALONG :=kirin980
CFG_CONFIG_VERSION_STUB             :=NO
CFG_HW_VERSION_STUB                 :=0x37F5FC09
CFG_CONFIG_VERSION_EXTRA_MODEM_A     := YES
CFG_CONFIG_PLAT_PORTING				:=NO
CFG_BSP_CONFIG_EDA := NO
CFG_BSP_CONFIG_EMU := NO
CFG_BSP_CONFIG_HI3650 := YES
CFG_BSP_CONFIG_PHONE_TYPE := YES
CFG_BSP_CONFIG_HI3660 := YES
CFG_BSP_CONFIG_BOARD_ASIC := YES
CFG_BSP_CONFIG_BOARD_SFT := NO
CFG_BSP_HAS_SEC_FEATURE     := NO
CFG_CONFIG_SMART_SYSTEM_MODEM := NO
CFG_CONFIG_FASTBOOT_DEBUG := NO
CFG_CONFIG_OF := YES
CFG_FEATURE_BALONG_MODEM_ATE := YES
CFG_CONFIG_RFILE_STUB := NO
CFG_CONFIG_RINGBUFFER_STUB := NO
CFG_CONFIG_CONSOLE_STUB := NO
CFG_CCPU_CORE_NUM := 2
CFG_CCPU_LLRAM_BASE_ADDR := 0xE0800000
CFG_CCPU_LLRAM_BASE_SIZE := 0x40000
CFG_CCPU_SRAM_SIZE  := 0x3000
CFG_DFC_LLRAM_BASE_ADDR        := (CCPU_LLRAM_BASE_ADDR + CCPU_SRAM_SIZE)
CFG_DFC_LLRAM_SIZE             := 0x35800
CFG_MAILBOX_LLRAM_BASE_ADDR    := DFC_LLRAM_BASE_ADDR
CFG_MAILBOX_LLRAM_SIZE         := 0x8000
CFG_CPU_VIEW_LLRAM_ADDR        := ((MAILBOX_LLRAM_BASE_ADDR) + (MAILBOX_LLRAM_SIZE))
CFG_CPU_VIEW_LLRAM_SIZE        := 0x8000
CFG_LL2_LLRAM_BASE_ADDR        := ((CPU_VIEW_LLRAM_ADDR) + (CPU_VIEW_LLRAM_SIZE))
CFG_LL2_LLRAM_SIZE             := 0x25800
CFG_CONFIG_CCPU_HAS_LLRAM := YES
CFG_CCPU_LLRAM_ADDR := (DFC_LLRAM_BASE_ADDR + DFC_LLRAM_SIZE)
CFG_CCPU_LLRAM_SIZE := (CCPU_LLRAM_BASE_SIZE - CCPU_SRAM_SIZE - DFC_LLRAM_SIZE)
CFG_HI_SRAM_MEM_ADDR            := CCPU_LLRAM_BASE_ADDR
CFG_HI_SRAM_SIZE                := CCPU_SRAM_SIZE
CFG_DRV_SRAM_ADDR               := (HI_SRAM_MEM_ADDR)
CFG_DRV_SRAM_SIZE               := 0x2000
CFG_CPHY_SRAM_ADDR              := ((DRV_SRAM_ADDR) + (DRV_SRAM_SIZE))
CFG_CPHY_SRAM_SIZE              := 0x800
CFG_CPHY_LPC_SRAM_ADDR          := ( CPHY_SRAM_ADDR )
CFG_CPHY_LPC_SRAM_SIZE          := 0x40
CFG_CPHY_1X_DATA_MBX_SRAM_ADDR  := ( (CPHY_LPC_SRAM_ADDR) + (CPHY_LPC_SRAM_SIZE) )
CFG_CPHY_1X_DATA_MBX_SRAM_SIZE  := 0x40
CFG_CPHY_HRPD_DATA_MBX_SRAM_ADDR:= ( (CPHY_1X_DATA_MBX_SRAM_ADDR) + (CPHY_1X_DATA_MBX_SRAM_SIZE) )
CFG_CPHY_HRPD_DATA_MBX_SRAM_SIZE:= 0x40
CFG_GPHY_SRAM_ADDR              := ((CPHY_SRAM_ADDR) + (CPHY_SRAM_SIZE))
CFG_GPHY_SRAM_SIZE              := 0x40
CFG_CONFIG_CCPU_HAS_TCM := YES
CFG_CCPU_ITCM_ADDR := 0x0
CFG_CCPU_ITCM_SIZE := 0x8000
CFG_CCPU_ITCM_SIZE_CFG := (0x6u<<0x2)
CFG_CCPU_DTCM_ADDR := (CCPU_ITCM_ADDR + CCPU_ITCM_SIZE)
CFG_CCPU_DTCM_SIZE := 0x4000
CFG_CCPU_DTCM_SIZE_CFG := (0x5u<<0x2)
CFG_CONFIG_NVIM := YES
CFG_FEATURE_NV_FLASH_ON := NO
CFG_FEATURE_NV_EMMC_ON  := YES
CFG_FEATURE_NV_LFILE_ON := NO
CFG_FEATURE_NV_RFILE_ON := NO
CFG_FEATURE_NV_NO_MODEMNVM_SYS := YES
CFG_FEATURE_NV_SEC_ON := YES
CFG_EFUSE_HUK_BIT_START := 1679
CFG_ENABLE_BUILD_SOCP := NO
CFG_FEATURE_SOCP_ADDR_64BITS := YES
CFG_DIAG_BBP_WRPTR_OFFSET := NO
CFG_SOCP_DECODE_ENABLE := YES
CFG_CONFIG_DIAG_SYSTEM := YES
CFG_CONFIG_FILEBROSWER := NO
CFG_DIAG_SYSTEM_A_PLUS_B_CP := NO
CFG_DIAG_SYSTEM_A_PLUS_B_AP := YES
CFG_CONFIG_DIAG_NETLINK := YES
CFG_ENABLE_BUILD_OM := YES
CFG_FEATURE_DELAY_MODEM_INIT                    := FEATURE_ON
CFG_CONFIG_RFS_SERVER := YES
CFG_CONFIG_BALONG_PCIE_DEV := YES
CFG_CONFIG_BALONG_PCIE_DEV_TEST := NO
CFG_CONFIG_MODEM_BOOT := YES
CFG_CONFIG_UART_BOOT := YES
CFG_CONFIG_XLOADER_DBG := YES
CFG_CONFIG_BALONG_ADC := YES
CFG_CONFIG_BALONG_MODEM_GLOBAL_RESET := YES
CFG_CONFIG_VCOM_NODE := YES
CFG_CONFIG_BALONG_PCIE_CDEV_RC := YES
CFG_CONFIG_PCIE_CDEV_DMA_SINGLE := YES
CFG_CONFIG_PCIE_CDEV_DMA_DOUBLE := NO
CFG_CONFIG_PCDEV_BALONG_UDC := NO
CFG_CONFIG_PCDEV_DEBUG := YES
CFG_CONFIG_BALONG_PCIE_ETH_RC := YES
CFG_CONFIG_ICC := YES
CFG_CONFIG_APLUSB_PCIE_ICC := YES
CFG_CONFIG_APLUSB_PCIE_ICC_RC_SIDE := YES
CFG_MCORE_TEXT_START_ADDR               := 0x20000000
CFG_FASTBOOT_ENTRY                      := 0x4fe00000
CFG_FASTBOOT_DDR_ENTRY                  := 0x5FD00000
CFG_PRODUCT_CFG_KERNEL_ENTRY 		:= 0x59008000
CFG_PRODUCT_KERNEL_PARAMS_PHYS		:= 0x59000100
CFG_ONCHIP_FASTBOOT_ADDR                := 0x5F900000
CFG_RTX_KERNEL_ENTRY                    := 0x10000000
CFG_DDR_MEM_ADDR                :=  0x20000000
CFG_DDR_SECMEM_SIZE             := 0xDE00000
CFG_DDR_MCORE_SIZE        := 0x8B00000
CFG_DDR_TLPHY_IMAGE_SIZE  := 0x800000
CFG_DDR_GU_SIZE           := 0x40000
CFG_DDR_MCORE_DTS_SIZE    := 0x80000
CFG_DDR_CBBE_IMAGE_SIZE   := 0x000000
CFG_DDR_LPHY_SDR_SIZE     := 0xC40000
CFG_DDR_LCS_SIZE          := 0x280000
CFG_DDR_SEC_SHARED_SIZE   := 0x80000
CFG_DDR_MCORE_ADDR        := $(CFG_DDR_MEM_ADDR)
CFG_DDR_TLPHY_IMAGE_ADDR  := $(CFG_DDR_MCORE_ADDR)+$(CFG_DDR_MCORE_SIZE)
CFG_DDR_GU_ADDR           := $(CFG_DDR_TLPHY_IMAGE_ADDR)+$(CFG_DDR_TLPHY_IMAGE_SIZE)
CFG_DDR_MCORE_DTS_ADDR    := ( (DDR_GU_ADDR           ) + (DDR_GU_SIZE           ) )
CFG_DDR_CBBE_IMAGE_ADDR   := ( (DDR_MCORE_DTS_ADDR       ) + (DDR_MCORE_DTS_SIZE       ) )
CFG_DDR_LPHY_SDR_ADDR     := ( (DDR_CBBE_IMAGE_ADDR      ) + (DDR_CBBE_IMAGE_SIZE      ) )
CFG_DDR_LCS_ADDR          := ( (DDR_LPHY_SDR_ADDR        ) + (DDR_LPHY_SDR_SIZE        ) )
CFG_DDR_SEC_SHARED_ADDR   := ( (DDR_LCS_ADDR             ) + (DDR_LCS_SIZE             ) )
ifeq ($(CFG_MODEM_SANITIZER),FEATURE_ON)
CFG_MDM_SANTIZIER_MEM_FSC_MEM_POOL := 0xA4000000
CFG_MDM_SANTIZIER_MEM_FSC_MEM_POOL_SIZE := 0x4000000
CFG_MDM_SANTIZIER_MEM_ADDR := 0xA2000000
CFG_MDM_SANTIZIER_MEM_SIZE := 0x2000000
CFG_DDR_MCORE_UNCACHE_ADDR := MDM_SANTIZIER_MEM_FSC_MEM_POOL
CFG_DDR_MCORE_UNCACHE_SIZE := MDM_SANTIZIER_MEM_FSC_MEM_POOL_SIZE
CFG_MODEM_SANITIZER_ADDR_OFFSET := 0x9e000000
else
CFG_DDR_MCORE_UNCACHE_SIZE              := 0x2700000
CFG_DDR_MCORE_UNCACHE_ADDR              := (( DDR_MCORE_ADDR ) + (DDR_MCORE_SIZE) - (DDR_MCORE_UNCACHE_SIZE))
endif
CFG_DDR_UPA_ADDR                := DDR_GU_ADDR
CFG_DDR_UPA_SIZE                := 0x00024000
CFG_DDR_CQI_ADDR                := ((DDR_UPA_ADDR) + (DDR_UPA_SIZE))
CFG_DDR_CQI_SIZE                := 0x00003400
CFG_DDR_ZSP_UP_ADDR             := ((DDR_CQI_ADDR) + (DDR_CQI_SIZE))
CFG_DDR_ZSP_UP_SIZE             := 0x00008000
CFG_DDR_ZSP_UP_1_ADDR           := ((DDR_ZSP_UP_ADDR) + (DDR_ZSP_UP_SIZE))
CFG_DDR_ZSP_UP_1_SIZE           := 0x00008000
CFG_SHM_SEC_SIZE          		:=(DDR_SEC_SHARED_SIZE)
CFG_SHM_SIZE_PROTECT_BARRIER    :=(0x1000)
CFG_SHM_SIZE_PARAM_CFG          :=(0x4000)
CFG_SHM_SIZE_SEC_ICC            :=(0x20000)
CFG_SHM_SIZE_SEC_RESERVED       :=(0xb000)
CFG_SHM_SIZE_SEC_MDMA9_PM_BOOT  :=(0x2000)
CFG_SHM_SIZE_SEC_CERT			:=(0x1000)
CFG_SHM_SIZE_SEC_DUMP			:=(0x14800)
CFG_MODEM_SHARED_DDR_BASE  := (0x10000000)
CFG_DDR_SHA_NV_SIZE       := 0x980000
CFG_DDR_SHA_MEM_SIZE      := 0x180000
CFG_DDR_SHARED_MEM_SIZE   := $(CFG_DDR_SHA_NV_SIZE)+$(CFG_DDR_SHA_MEM_SIZE)
CFG_DDR_MNTN_SIZE         := 0x100000
CFG_DDR_SHARED_MEM_ADDR   :=  ( (MODEM_SHARED_DDR_BASE                             ) )
CFG_DDR_MNTN_ADDR         :=  ( (DDR_SHARED_MEM_ADDR      ) + (DDR_SHARED_MEM_SIZE      ) )
CFG_MODEM_SOCP_DDR_BASE  := (0xA0000000)
CFG_DDR_SOCP_SIZE         := 0x2000000
CFG_DDR_HIFI_SIZE         := 0x0
CFG_DDR_SOCP_ADDR         :=  ( MODEM_SOCP_DDR_BASE)
CFG_DDR_HIFI_ADDR         :=  ( (DDR_SOCP_ADDR            ) + (DDR_SOCP_SIZE            ) )
CFG_DDR_HIFI_MBX_ADDR               := ((DDR_SHARED_MEM_ADDR) + (DDR_SHA_NV_SIZE))
CFG_DDR_HIFI_MBX_SIZE               := (0X9800)
CFG_NV_MBN_MAX_SIZE                 := 0x20000
CFG_NV_DDR_SIZE                     := (DDR_SHA_NV_SIZE)
CFG_NV_COMM_BIN_FILE_MAX_SIZE       := 0x96FC00
CFG_SHM_SIZE_HIFI_MBX               :=(DDR_HIFI_MBX_SIZE)
CFG_SHM_SIZE_HIFI                   :=(10*1024)
CFG_SHM_SIZE_TLPHY                  :=(0)
CFG_SHM_SIZE_TEMPERATURE            :=(3*1024)
CFG_SHM_SIZE_DDM_LOAD               :=(1*1024)
CFG_SHM_SIZE_MEM_APPA9_PM_BOOT      :=(0)
CFG_SHM_SIZE_MEM_MDMA9_PM_BOOT      :=(0x2000)
CFG_SHM_SIZE_TENCILICA_MULT_BAND    :=(0)
CFG_SHM_SIZE_ICC                    :=(0x8B000)
CFG_SHM_SIZE_IPF                    :=(0x10000)
CFG_SHM_SIZE_PSAM                   :=(0x1000)
CFG_SHM_SIZE_WAN                    :=(0)
CFG_SHM_SIZE_M3_MNTN                :=(0)
CFG_SHM_SIZE_TIMESTAMP              :=(1*1024)
CFG_SHM_SIZE_IOS                    :=(6*1024)
CFG_SHM_SIZE_RESTORE_AXI            :=(CCPU_LLRAM_BASE_SIZE)
CFG_SHM_SIZE_PMU                    :=(0)
CFG_SHM_SIZE_PTABLE                 :=(0)
CFG_SHM_SIZE_CCORE_RESET            :=(0x400)
CFG_SHM_SIZE_PM_OM                  :=(256*1024)
CFG_SHM_SIZE_M3PM                   :=(0x1000)
CFG_SHM_SIZE_SLICE_MEM              :=(0x1000)
CFG_SHM_SIZE_OSA_LOG                :=(0)
CFG_SHM_SIZE_WAS_LOG                :=(0)
CFG_SHM_SIZE_SRAM_BAK               :=(0)
CFG_SHM_SIZE_SRAM_TO_DDR            :=(0)
CFG_SHM_SIZE_M3RSRACC_BD            :=(0)
CFG_SHM_SIZE_SIM_MEMORY             :=(256*1024)
CFG_SHM_SIZE_NV                     :=(NV_DDR_SIZE)
CFG_FEATURE_NV_PARTRION_MULTIPLEX               := FEATURE_OFF
CFG_RAT_GU:=0
CFG_RAT_GUL:=1
CFG_RAT_MODE :=RAT_GUL
CFG_KERNEL_MODEM_INTERFACE_FILE     := extra_kernel_modem_interface.txt
