==39282== Cachegrind, a cache and branch-prediction profiler
==39282== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39282== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39282== Command: ./sift .
==39282== 
--39282-- warning: L3 cache found, using its data for the LL simulation.
--39282-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39282-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39282== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39282== (see section Limitations in user manual)
==39282== NOTE: further instances of this message will not be shown
==39282== 
==39282== I   refs:      3,167,698,658
==39282== I1  misses:           13,083
==39282== LLi misses:            2,585
==39282== I1  miss rate:          0.00%
==39282== LLi miss rate:          0.00%
==39282== 
==39282== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39282== D1  misses:       59,211,991  ( 45,837,999 rd   +  13,373,992 wr)
==39282== LLd misses:        3,685,412  (  1,915,938 rd   +   1,769,474 wr)
==39282== D1  miss rate:           6.1% (        6.8%     +         4.5%  )
==39282== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39282== 
==39282== LL refs:          59,225,074  ( 45,851,082 rd   +  13,373,992 wr)
==39282== LL misses:         3,687,997  (  1,918,523 rd   +   1,769,474 wr)
==39282== LL miss rate:            0.1% (        0.0%     +         0.6%  )
