library ieee;
use ieee.std_logic_1164.all;

entity sumador_testbench is
end sumador_testbench;

architecture behavior of sumador_testbench is

	component sumador 
	port ( in_a, in_b,in_cin, clk: in std_logic;
			 o_f, o_cout: out std_logic );
	end component;
	
	signal in_a: std_logic := '0';
	signal in_b: std_logic := '0';
	signal in_cin: std_logic := '0';
	signal clk: std_logic := '0';