

================================================================
== Vitis HLS Report for 'unary'
================================================================
* Date:           Thu Jan 30 20:05:49 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        unary
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu47p-fsvh2892-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.32 ns|  1.654 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln80 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [../../../src/unary.cpp:80]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln80 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [../../../src/unary.cpp:80]   --->   Operation 7 'specinterface' 'specinterface_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_val, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_val"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_val, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_val"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln88 = br void %while.cond" [../../../src/unary.cpp:88]   --->   Operation 13 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.51ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i24P128A, i24 %in_val, i32 1" [../../../src/unary.cpp:88]   --->   Operation 14 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.63> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %tmp, void %while.end, void %while.body" [../../../src/unary.cpp:88]   --->   Operation 15 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.07ns)   --->   "%in_val_read = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %in_val" [../../../src/unary.cpp:90]   --->   Operation 16 'read' 'in_val_read' <Predicate = (tmp)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.63> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%val = trunc i24 %in_val_read" [../../../src/unary.cpp:90]   --->   Operation 17 'trunc' 'val' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %in_val_read, i32 16" [/home/ubuntu/samml_fpga/hw/src/common.h:15->../../../src/unary.cpp:71->../../../src/unary.cpp:91]   --->   Operation 18 'bitselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i24 %in_val_read" [../../../src/unary.cpp:74->../../../src/unary.cpp:91]   --->   Operation 19 'trunc' 'trunc_ln74' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %trunc_ln74, i3 0" [../../../src/unary.cpp:74->../../../src/unary.cpp:91]   --->   Operation 20 'bitconcatenate' 'p_shl' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = trunc i24 %in_val_read" [../../../src/unary.cpp:74->../../../src/unary.cpp:91]   --->   Operation 21 'trunc' 'trunc_ln74_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %trunc_ln74_1, i1 0" [../../../src/unary.cpp:74->../../../src/unary.cpp:91]   --->   Operation 22 'bitconcatenate' 'p_shl3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%result = add i17 %p_shl, i17 %p_shl3" [../../../src/unary.cpp:74->../../../src/unary.cpp:91]   --->   Operation 23 'add' 'result' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.26ns)   --->   "%result_1 = select i1 %tmp_1, i17 %val, i17 %result" [../../../src/unary.cpp:71->../../../src/unary.cpp:91]   --->   Operation 24 'select' 'result_1' <Predicate = (tmp)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.51>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i17 %result_1" [../../../src/unary.cpp:92]   --->   Operation 25 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.51ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_val, i24 %zext_ln92" [../../../src/unary.cpp:92]   --->   Operation 26 'write' 'write_ln92' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.63> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%ret_ln94 = ret" [../../../src/unary.cpp:94]   --->   Operation 31 'ret' 'ret_ln94' <Predicate = (!tmp)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.51>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../../src/unary.cpp:89]   --->   Operation 27 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../../src/unary.cpp:88]   --->   Operation 28 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.51ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_val, i24 %zext_ln92" [../../../src/unary.cpp:92]   --->   Operation 29 'write' 'write_ln92' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.63> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln88 = br void %while.cond" [../../../src/unary.cpp:88]   --->   Operation 30 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13.324ns, clock uncertainty: 3.597ns.

 <State 1>: 1.654ns
The critical path consists of the following:
	axis request operation ('tmp', ../../../src/unary.cpp:88) on port 'in_val' (../../../src/unary.cpp:88) [12]  (0.516 ns)
	axis read operation ('in_val_read', ../../../src/unary.cpp:90) on port 'in_val' (../../../src/unary.cpp:90) [17]  (0.079 ns)
	'add' operation 17 bit ('result', ../../../src/unary.cpp:74->../../../src/unary.cpp:91) [24]  (0.791 ns)
	'select' operation 17 bit ('result', ../../../src/unary.cpp:71->../../../src/unary.cpp:91) [25]  (0.268 ns)

 <State 2>: 0.516ns
The critical path consists of the following:
	axis write operation ('write_ln92', ../../../src/unary.cpp:92) on port 'out_val' (../../../src/unary.cpp:92) [27]  (0.516 ns)

 <State 3>: 0.516ns
The critical path consists of the following:
	axis write operation ('write_ln92', ../../../src/unary.cpp:92) on port 'out_val' (../../../src/unary.cpp:92) [27]  (0.516 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
