# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/ALUcontrol.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/Instmemory.v" \
"../../../../lab06.srcs/sources_1/new/MUX2.v" \
"../../../../lab06.srcs/sources_1/new/MUX3.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/PC.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/Top.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab03/lab03.srcs/sources_1/new/alu.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/datamem.v" \
"../../../../lab06.srcs/sources_1/new/forward_unit.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/register.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/Archlabs/lab04/lab04.srcs/sources_1/new/signext.v" \
"../../../../lab06.srcs/sources_1/new/stall_unit.v" \
"../../../../lab06.srcs/sim_1/new/pipeline_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
