// Generated Files
read_verilog -sv /home/mendes/axi4_aib/aib-protocols/axi4-mm/full_examples/sims/tb_mh2.1_sh1_d64/axi_mm/axi_mm_slave_top.sv   
read_verilog -sv /home/mendes/axi4_aib/aib-protocols/axi4-mm/full_examples/sims/tb_mh2.1_sh1_d64/axi_mm/axi_mm_slave_concat.sv
read_verilog -sv /home/mendes/axi4_aib/aib-protocols/axi4-mm/full_examples/sims/tb_mh2.1_sh1_d64/axi_mm/axi_mm_slave_name.sv  

// Logic Link files
// -f ${PROJ_DIR}/llink/rtl/llink.f

// Common Files
// -f ${PROJ_DIR}/common/rtl/common.f
