Model {
  Name			  "sampleModel4"
  System {
    Name		    "sampleModel4"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "46"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Terminator
      Name		      "cfblk1"
      SID		      "1"
      Position		      [30, 30, 90, 90]
      ZOrder		      1
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk10"
      SID		      "46"
      Ports		      [1, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Scope
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [0, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Band-Limited\nWhite Noise"
      SourceType	      "Band-Limited White Noise."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Cov		      "[6109586587.851048]"
      Ts		      "0.1"
      seed		      "[7788022418.000000]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Constant
      Name		      "cfblk4"
      SID		      "4"
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      Value		      "[-153094162.074523]"
      SampleTime	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [2, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk5"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "6"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk8"
	  SID			  "13"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "2"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk10"
	  SID			  "15"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "cfblk3"
	  SID			  "8"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InitialConditionSetting "Auto"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Trigonometry
	  Name			  "cfblk4"
	  SID			  "9"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	}
	Block {
	  BlockType		  Reshape
	  Name			  "cfblk5"
	  SID			  "10"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	}
	Block {
	  BlockType		  UnaryMinus
	  Name			  "cfblk6"
	  SID			  "11"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	}
	Block {
	  BlockType		  DotProduct
	  Name			  "cfblk7"
	  SID			  "12"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk9"
	  SID			  "14"
	  Ports			  [1, 1]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "7"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 315, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 35; -400, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 165, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 325, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 325, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -1040, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [90, 0; 0, -35; 310, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 45; -880, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      If
      Name		      "cfblk6"
      SID		      "16"
      Ports		      [1, 2]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      IfExpression	      "u1 >= 0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk7"
      SID		      "17"
      Ports		      [3, 1, 0, 0, 0, 0, 0, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk7"
	Location		[342, 471, 840, 771]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "18"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk11"
	  SID			  "29"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk12"
	  SID			  "30"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  Port			  "3"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "19"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionPortLabel	  "if { }"
	}
	Block {
	  BlockType		  DotProduct
	  Name			  "cfblk10"
	  SID			  "28"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk13"
	  SID			  "31"
	  Ports			  [1, 1]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "21"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk4"
	  SID			  "22"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk5"
	  SID			  "23"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Math
	  Name			  "cfblk6"
	  SID			  "24"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Operator		  "log10"
	  SignedPower		  on
	}
	Block {
	  BlockType		  Sqrt
	  Name			  "cfblk7"
	  SID			  "25"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Operator		  "rSqrt"
	  AlgorithmType		  "Newton-Raphson"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "cfblk8"
	  SID			  "26"
	  Ports			  [1, 2]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	}
	Block {
	  BlockType		  Sin
	  Name			  "cfblk9"
	  SID			  "27"
	  Ports			  [1, 1]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  TimeSource		  "Use external signal"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "20"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [5, 0; 0, 50; -1045, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -720, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk8"
	  SrcPort		  2
	  Points		  [80, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [720, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -880, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [75, 0; 0, 35; 485, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 805, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 115; -560, 0]
	  DstBlock		  "cfblk13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [0, 10; 1040, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk8"
      SID		      "32"
      Ports		      [3, 1, 0, 0, 0, 0, 0, 1]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk8"
	Location		[342, 471, 840, 771]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "33"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "43"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk11"
	  SID			  "44"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "3"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "34"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionPortLabel	  "else { }"
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk3"
	  SID			  "36"
	  Ports			  [2, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  ShowName		  off
	  Inputs		  "|++"
	}
	Block {
	  BlockType		  Rounding
	  Name			  "cfblk4"
	  SID			  "37"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	}
	Block {
	  BlockType		  Polyval
	  Name			  "cfblk5"
	  SID			  "38"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.0878"
	  "01117e+001 ]"
	}
	Block {
	  BlockType		  Bias
	  Name			  "cfblk6"
	  SID			  "39"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Bias			  "[278633922.080217]"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Trigonometry
	  Name			  "cfblk7"
	  SID			  "40"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk8"
	  SID			  "41"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Value			  "[89432221.053526]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk9"
	  SID			  "42"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Value			  "[87771867.999278]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "35"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [560, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 155, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 45; -240, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 35; -560, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -45; -1115, 0; 0, 95; -40, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk9"
      SID		      "45"
      Ports		      [1, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			1
	Points			[0, -35; -240, 0]
	DstBlock		"cfblk2"
	DstPort			1
      }
      Branch {
	ZOrder			9
	Points			[90, 0; 0, 35; 150, 0]
	DstBlock		"cfblk5"
	DstPort			2
      }
    }
    Line {
      ZOrder		      10
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	ZOrder			34
	Points			[0, 35; 325, 0]
	Branch {
	  ZOrder		  36
	  Points		  [160, 0; 0, -15]
	  Branch {
	    ZOrder		    14
	    DstBlock		    "cfblk8"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    15
	    DstBlock		    "cfblk8"
	    DstPort		    3
	  }
	}
	Branch {
	  ZOrder		  11
	  DstBlock		  "cfblk7"
	  DstPort		  3
	}
      }
      Branch {
	ZOrder			2
	Points			[10, 0; 0, -35; 315, 0]
	DstBlock		"cfblk7"
	DstPort			1
      }
    }
    Line {
      ZOrder		      21
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			20
	Points			[0, 35; -1040, 0]
	DstBlock		"cfblk1"
	DstPort			1
      }
      Branch {
	ZOrder			22
	Points			[75, 0; 0, 35; 325, 0]
	DstBlock		"cfblk10"
	DstPort			1
      }
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [70, 0]
      Branch {
	ZOrder			4
	Points			[0, 45; 330, 0]
	DstBlock		"cfblk8"
	DstPort			1
      }
      Branch {
	ZOrder			7
	Points			[5, 0; 0, -35; 160, 0; 0, 35]
	DstBlock		"cfblk7"
	DstPort			2
      }
    }
    Line {
      ZOrder		      16
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [75, 0; 0, -30]
      DstBlock		      "cfblk7"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      17
      SrcBlock		      "cfblk6"
      SrcPort		      2
      Points		      [75, 0; 0, -65; 210, 0]
      DstBlock		      "cfblk8"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      18
      SrcBlock		      "cfblk8"
      SrcPort		      1
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      19
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, -60; -720, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      23
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, 35; -720, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
  }
}
