// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "04/26/2021 18:23:49"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          ej8
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module ej8_vlg_vec_tst();
// constants                                           
// general purpose registers
reg [7:0] address;
reg [7:0] data;
reg inclock;
reg outclock;
reg we;
// wires                                               
wire [7:0] q;

// assign statements (if any)                          
ej8 i1 (
// port map - connection between master ports and signals/registers   
	.address(address),
	.data(data),
	.inclock(inclock),
	.outclock(outclock),
	.q(q),
	.we(we)
);
initial 
begin 
#10000000 $finish;
end 
// address[ 7 ]
initial
begin
	address[7] = 1'b0;
end 
// address[ 6 ]
initial
begin
	address[6] = 1'b0;
end 
// address[ 5 ]
initial
begin
	address[5] = 1'b0;
end 
// address[ 4 ]
initial
begin
	address[4] = 1'b0;
	address[4] = #6400000 1'b1;
end 
// address[ 3 ]
initial
begin
	address[3] = 1'b0;
	address[3] = #3200000 1'b1;
	address[3] = #3200000 1'b0;
	address[3] = #3200000 1'b1;
end 
// address[ 2 ]
initial
begin
	repeat(3)
	begin
		address[2] = 1'b0;
		address[2] = #1600000 1'b1;
		# 1600000;
	end
	address[2] = 1'b0;
end 
// address[ 1 ]
initial
begin
	repeat(6)
	begin
		address[1] = 1'b0;
		address[1] = #800000 1'b1;
		# 800000;
	end
	address[1] = 1'b0;
end 
// address[ 0 ]
initial
begin
	repeat(12)
	begin
		address[0] = 1'b0;
		address[0] = #400000 1'b1;
		# 400000;
	end
	address[0] = 1'b0;
end 
// data[ 7 ]
initial
begin
	data[7] = 1'b0;
end 
// data[ 6 ]
initial
begin
	data[6] = 1'b0;
end 
// data[ 5 ]
initial
begin
	data[5] = 1'b0;
	data[5] = #6400000 1'b1;
end 
// data[ 4 ]
initial
begin
	data[4] = 1'b0;
	data[4] = #3200000 1'b1;
	data[4] = #3200000 1'b0;
	data[4] = #3200000 1'b1;
end 
// data[ 3 ]
initial
begin
	repeat(3)
	begin
		data[3] = 1'b0;
		data[3] = #1600000 1'b1;
		# 1600000;
	end
	data[3] = 1'b0;
end 
// data[ 2 ]
initial
begin
	repeat(6)
	begin
		data[2] = 1'b0;
		data[2] = #800000 1'b1;
		# 800000;
	end
	data[2] = 1'b0;
end 
// data[ 1 ]
initial
begin
	repeat(12)
	begin
		data[1] = 1'b0;
		data[1] = #400000 1'b1;
		# 400000;
	end
	data[1] = 1'b0;
end 
// data[ 0 ]
always
begin
	data[0] = 1'b0;
	data[0] = #200000 1'b1;
	#200000;
end 

// inclock
always
begin
	inclock = 1'b0;
	inclock = #50000 1'b1;
	#50000;
end 

// outclock
always
begin
	outclock = 1'b0;
	outclock = #25000 1'b1;
	#25000;
end 

// we
always
begin
	we = 1'b0;
	we = #50000 1'b1;
	#50000;
end 
endmodule

