
Adc_Trigger_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b740  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  0800b9e0  0800b9e0  0000c9e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bddc  0800bddc  0000d1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bddc  0800bddc  0000cddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bde4  0800bde4  0000d1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bde4  0800bde4  0000cde4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bde8  0800bde8  0000cde8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  24000000  0800bdec  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  240001d8  0800bfc4  0000d1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000480  0800bfc4  0000d480  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000d1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014398  00000000  00000000  0000d206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025e4  00000000  00000000  0002159e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001278  00000000  00000000  00023b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e40  00000000  00000000  00024e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c380  00000000  00000000  00025c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016cce  00000000  00000000  00061fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00194dcb  00000000  00000000  00078c8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0020da59  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005dc0  00000000  00000000  0020da9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0021385c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800b9c8 	.word	0x0800b9c8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	0800b9c8 	.word	0x0800b9c8

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000394:	4b49      	ldr	r3, [pc, #292]	@ (80004bc <SystemInit+0x12c>)
 8000396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800039a:	4a48      	ldr	r2, [pc, #288]	@ (80004bc <SystemInit+0x12c>)
 800039c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80003a4:	4b45      	ldr	r3, [pc, #276]	@ (80004bc <SystemInit+0x12c>)
 80003a6:	691b      	ldr	r3, [r3, #16]
 80003a8:	4a44      	ldr	r2, [pc, #272]	@ (80004bc <SystemInit+0x12c>)
 80003aa:	f043 0310 	orr.w	r3, r3, #16
 80003ae:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80003b0:	4b43      	ldr	r3, [pc, #268]	@ (80004c0 <SystemInit+0x130>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	f003 030f 	and.w	r3, r3, #15
 80003b8:	2b06      	cmp	r3, #6
 80003ba:	d807      	bhi.n	80003cc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80003bc:	4b40      	ldr	r3, [pc, #256]	@ (80004c0 <SystemInit+0x130>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	f023 030f 	bic.w	r3, r3, #15
 80003c4:	4a3e      	ldr	r2, [pc, #248]	@ (80004c0 <SystemInit+0x130>)
 80003c6:	f043 0307 	orr.w	r3, r3, #7
 80003ca:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80003cc:	4b3d      	ldr	r3, [pc, #244]	@ (80004c4 <SystemInit+0x134>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4a3c      	ldr	r2, [pc, #240]	@ (80004c4 <SystemInit+0x134>)
 80003d2:	f043 0301 	orr.w	r3, r3, #1
 80003d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80003d8:	4b3a      	ldr	r3, [pc, #232]	@ (80004c4 <SystemInit+0x134>)
 80003da:	2200      	movs	r2, #0
 80003dc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80003de:	4b39      	ldr	r3, [pc, #228]	@ (80004c4 <SystemInit+0x134>)
 80003e0:	681a      	ldr	r2, [r3, #0]
 80003e2:	4938      	ldr	r1, [pc, #224]	@ (80004c4 <SystemInit+0x134>)
 80003e4:	4b38      	ldr	r3, [pc, #224]	@ (80004c8 <SystemInit+0x138>)
 80003e6:	4013      	ands	r3, r2
 80003e8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80003ea:	4b35      	ldr	r3, [pc, #212]	@ (80004c0 <SystemInit+0x130>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	f003 0308 	and.w	r3, r3, #8
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d007      	beq.n	8000406 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80003f6:	4b32      	ldr	r3, [pc, #200]	@ (80004c0 <SystemInit+0x130>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	f023 030f 	bic.w	r3, r3, #15
 80003fe:	4a30      	ldr	r2, [pc, #192]	@ (80004c0 <SystemInit+0x130>)
 8000400:	f043 0307 	orr.w	r3, r3, #7
 8000404:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000406:	4b2f      	ldr	r3, [pc, #188]	@ (80004c4 <SystemInit+0x134>)
 8000408:	2200      	movs	r2, #0
 800040a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800040c:	4b2d      	ldr	r3, [pc, #180]	@ (80004c4 <SystemInit+0x134>)
 800040e:	2200      	movs	r2, #0
 8000410:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000412:	4b2c      	ldr	r3, [pc, #176]	@ (80004c4 <SystemInit+0x134>)
 8000414:	2200      	movs	r2, #0
 8000416:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000418:	4b2a      	ldr	r3, [pc, #168]	@ (80004c4 <SystemInit+0x134>)
 800041a:	4a2c      	ldr	r2, [pc, #176]	@ (80004cc <SystemInit+0x13c>)
 800041c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800041e:	4b29      	ldr	r3, [pc, #164]	@ (80004c4 <SystemInit+0x134>)
 8000420:	4a2b      	ldr	r2, [pc, #172]	@ (80004d0 <SystemInit+0x140>)
 8000422:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000424:	4b27      	ldr	r3, [pc, #156]	@ (80004c4 <SystemInit+0x134>)
 8000426:	4a2b      	ldr	r2, [pc, #172]	@ (80004d4 <SystemInit+0x144>)
 8000428:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800042a:	4b26      	ldr	r3, [pc, #152]	@ (80004c4 <SystemInit+0x134>)
 800042c:	2200      	movs	r2, #0
 800042e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000430:	4b24      	ldr	r3, [pc, #144]	@ (80004c4 <SystemInit+0x134>)
 8000432:	4a28      	ldr	r2, [pc, #160]	@ (80004d4 <SystemInit+0x144>)
 8000434:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000436:	4b23      	ldr	r3, [pc, #140]	@ (80004c4 <SystemInit+0x134>)
 8000438:	2200      	movs	r2, #0
 800043a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800043c:	4b21      	ldr	r3, [pc, #132]	@ (80004c4 <SystemInit+0x134>)
 800043e:	4a25      	ldr	r2, [pc, #148]	@ (80004d4 <SystemInit+0x144>)
 8000440:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000442:	4b20      	ldr	r3, [pc, #128]	@ (80004c4 <SystemInit+0x134>)
 8000444:	2200      	movs	r2, #0
 8000446:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000448:	4b1e      	ldr	r3, [pc, #120]	@ (80004c4 <SystemInit+0x134>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	4a1d      	ldr	r2, [pc, #116]	@ (80004c4 <SystemInit+0x134>)
 800044e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000452:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000454:	4b1b      	ldr	r3, [pc, #108]	@ (80004c4 <SystemInit+0x134>)
 8000456:	2200      	movs	r2, #0
 8000458:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800045a:	4b1f      	ldr	r3, [pc, #124]	@ (80004d8 <SystemInit+0x148>)
 800045c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800045e:	4a1e      	ldr	r2, [pc, #120]	@ (80004d8 <SystemInit+0x148>)
 8000460:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000464:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000466:	4b1d      	ldr	r3, [pc, #116]	@ (80004dc <SystemInit+0x14c>)
 8000468:	681a      	ldr	r2, [r3, #0]
 800046a:	4b1d      	ldr	r3, [pc, #116]	@ (80004e0 <SystemInit+0x150>)
 800046c:	4013      	ands	r3, r2
 800046e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000472:	d202      	bcs.n	800047a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000474:	4b1b      	ldr	r3, [pc, #108]	@ (80004e4 <SystemInit+0x154>)
 8000476:	2201      	movs	r2, #1
 8000478:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800047a:	4b12      	ldr	r3, [pc, #72]	@ (80004c4 <SystemInit+0x134>)
 800047c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000480:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000484:	2b00      	cmp	r3, #0
 8000486:	d113      	bne.n	80004b0 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000488:	4b0e      	ldr	r3, [pc, #56]	@ (80004c4 <SystemInit+0x134>)
 800048a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800048e:	4a0d      	ldr	r2, [pc, #52]	@ (80004c4 <SystemInit+0x134>)
 8000490:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000494:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000498:	4b13      	ldr	r3, [pc, #76]	@ (80004e8 <SystemInit+0x158>)
 800049a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800049e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80004a0:	4b08      	ldr	r3, [pc, #32]	@ (80004c4 <SystemInit+0x134>)
 80004a2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80004a6:	4a07      	ldr	r2, [pc, #28]	@ (80004c4 <SystemInit+0x134>)
 80004a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80004ac:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80004b0:	bf00      	nop
 80004b2:	46bd      	mov	sp, r7
 80004b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b8:	4770      	bx	lr
 80004ba:	bf00      	nop
 80004bc:	e000ed00 	.word	0xe000ed00
 80004c0:	52002000 	.word	0x52002000
 80004c4:	58024400 	.word	0x58024400
 80004c8:	eaf6ed7f 	.word	0xeaf6ed7f
 80004cc:	02020200 	.word	0x02020200
 80004d0:	01ff0000 	.word	0x01ff0000
 80004d4:	01010280 	.word	0x01010280
 80004d8:	580000c0 	.word	0x580000c0
 80004dc:	5c001000 	.word	0x5c001000
 80004e0:	ffff0000 	.word	0xffff0000
 80004e4:	51008108 	.word	0x51008108
 80004e8:	52004000 	.word	0x52004000

080004ec <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 80004f0:	4b09      	ldr	r3, [pc, #36]	@ (8000518 <ExitRun0Mode+0x2c>)
 80004f2:	68db      	ldr	r3, [r3, #12]
 80004f4:	4a08      	ldr	r2, [pc, #32]	@ (8000518 <ExitRun0Mode+0x2c>)
 80004f6:	f023 0302 	bic.w	r3, r3, #2
 80004fa:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80004fc:	bf00      	nop
 80004fe:	4b06      	ldr	r3, [pc, #24]	@ (8000518 <ExitRun0Mode+0x2c>)
 8000500:	685b      	ldr	r3, [r3, #4]
 8000502:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000506:	2b00      	cmp	r3, #0
 8000508:	d0f9      	beq.n	80004fe <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800050a:	bf00      	nop
 800050c:	bf00      	nop
 800050e:	46bd      	mov	sp, r7
 8000510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop
 8000518:	58024800 	.word	0x58024800

0800051c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af02      	add	r7, sp, #8
/* USER CODE BEGIN Boot_Mode_Sequence_0 */

/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000522:	f000 fa09 	bl	8000938 <MPU_Config>

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000526:	f000 fc69 	bl	8000dfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800052a:	f000 f88d 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 800052e:	f000 f9c9 	bl	80008c4 <MX_DMA_Init>
  MX_GPIO_Init();
 8000532:	f000 f9e7 	bl	8000904 <MX_GPIO_Init>
  MX_ADC3_Init();
 8000536:	f000 f8f9 	bl	800072c <MX_ADC3_Init>
  MX_TIM3_Init();
 800053a:	f000 f973 	bl	8000824 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

	HAL_ADC_Start_DMA(&hadc3, (uint32_t*) adc_buffer, ADC_BUFFER_LENGTH);
 800053e:	2202      	movs	r2, #2
 8000540:	4935      	ldr	r1, [pc, #212]	@ (8000618 <main+0xfc>)
 8000542:	4836      	ldr	r0, [pc, #216]	@ (800061c <main+0x100>)
 8000544:	f001 f8fa 	bl	800173c <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start_IT(&htim3);
 8000548:	4835      	ldr	r0, [pc, #212]	@ (8000620 <main+0x104>)
 800054a:	f008 f949 	bl	80087e0 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (adc_buffer[0] != 0)
 800054e:	4b32      	ldr	r3, [pc, #200]	@ (8000618 <main+0xfc>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d05a      	beq.n	800060c <main+0xf0>
		{
			vref_mV = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(adc_buffer[0],
 8000556:	4b33      	ldr	r3, [pc, #204]	@ (8000624 <main+0x108>)
 8000558:	881b      	ldrh	r3, [r3, #0]
 800055a:	461a      	mov	r2, r3
 800055c:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8000560:	fb03 f202 	mul.w	r2, r3, r2
 8000564:	4b2c      	ldr	r3, [pc, #176]	@ (8000618 <main+0xfc>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	fbb2 f3f3 	udiv	r3, r2, r3
 800056c:	ee07 3a90 	vmov	s15, r3
 8000570:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000574:	4b2c      	ldr	r3, [pc, #176]	@ (8000628 <main+0x10c>)
 8000576:	edc3 7a00 	vstr	s15, [r3]
					ADC_RESOLUTION_16B);
			temp_C = __HAL_ADC_CALC_TEMPERATURE(vref_mV, adc_buffer[1],
 800057a:	4b27      	ldr	r3, [pc, #156]	@ (8000618 <main+0xfc>)
 800057c:	685b      	ldr	r3, [r3, #4]
 800057e:	ee07 3a90 	vmov	s15, r3
 8000582:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000586:	4b28      	ldr	r3, [pc, #160]	@ (8000628 <main+0x10c>)
 8000588:	edd3 7a00 	vldr	s15, [r3]
 800058c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000590:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800062c <main+0x110>
 8000594:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000598:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800059c:	ee17 2a90 	vmov	r2, s15
 80005a0:	4b23      	ldr	r3, [pc, #140]	@ (8000630 <main+0x114>)
 80005a2:	881b      	ldrh	r3, [r3, #0]
 80005a4:	1ad3      	subs	r3, r2, r3
 80005a6:	2264      	movs	r2, #100	@ 0x64
 80005a8:	fb03 f202 	mul.w	r2, r3, r2
 80005ac:	4b21      	ldr	r3, [pc, #132]	@ (8000634 <main+0x118>)
 80005ae:	881b      	ldrh	r3, [r3, #0]
 80005b0:	4619      	mov	r1, r3
 80005b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000630 <main+0x114>)
 80005b4:	881b      	ldrh	r3, [r3, #0]
 80005b6:	1acb      	subs	r3, r1, r3
 80005b8:	fb92 f3f3 	sdiv	r3, r2, r3
 80005bc:	331e      	adds	r3, #30
 80005be:	ee07 3a90 	vmov	s15, r3
 80005c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80005c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000638 <main+0x11c>)
 80005c8:	edc3 7a00 	vstr	s15, [r3]
					ADC_RESOLUTION_16B);

			printf("Hello World!\n");
 80005cc:	481b      	ldr	r0, [pc, #108]	@ (800063c <main+0x120>)
 80005ce:	f009 fafb 	bl	8009bc8 <puts>

			printf("adc_buffer[1] = %.2f mV, adc_buffer[0] = %.2f °C\r\n",
 80005d2:	4b11      	ldr	r3, [pc, #68]	@ (8000618 <main+0xfc>)
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	4a10      	ldr	r2, [pc, #64]	@ (8000618 <main+0xfc>)
 80005d8:	6812      	ldr	r2, [r2, #0]
 80005da:	4619      	mov	r1, r3
 80005dc:	4818      	ldr	r0, [pc, #96]	@ (8000640 <main+0x124>)
 80005de:	f009 fa8b 	bl	8009af8 <iprintf>
					adc_buffer[1], adc_buffer[0]);

			printf("VREF = %.2f mV, Temperature = %.2f °C\r\n", vref_mV, temp_C);
 80005e2:	4b11      	ldr	r3, [pc, #68]	@ (8000628 <main+0x10c>)
 80005e4:	edd3 7a00 	vldr	s15, [r3]
 80005e8:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80005ec:	4b12      	ldr	r3, [pc, #72]	@ (8000638 <main+0x11c>)
 80005ee:	edd3 7a00 	vldr	s15, [r3]
 80005f2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80005f6:	ed8d 7b00 	vstr	d7, [sp]
 80005fa:	ec53 2b16 	vmov	r2, r3, d6
 80005fe:	4811      	ldr	r0, [pc, #68]	@ (8000644 <main+0x128>)
 8000600:	f009 fa7a 	bl	8009af8 <iprintf>
			HAL_Delay(500);
 8000604:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000608:	f000 fc8a 	bl	8000f20 <HAL_Delay>
		//	ADC_RESOLUTION_16B);

		//	printf("Temperature: %"
		//		"2f°C\r\n", (double) temperature);

		HAL_Delay(500);
 800060c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000610:	f000 fc86 	bl	8000f20 <HAL_Delay>
		if (adc_buffer[0] != 0)
 8000614:	e79b      	b.n	800054e <main+0x32>
 8000616:	bf00      	nop
 8000618:	2400031c 	.word	0x2400031c
 800061c:	240001f4 	.word	0x240001f4
 8000620:	240002d0 	.word	0x240002d0
 8000624:	1ff1e860 	.word	0x1ff1e860
 8000628:	24000324 	.word	0x24000324
 800062c:	454e4000 	.word	0x454e4000
 8000630:	1ff1e820 	.word	0x1ff1e820
 8000634:	1ff1e840 	.word	0x1ff1e840
 8000638:	24000328 	.word	0x24000328
 800063c:	0800b9e0 	.word	0x0800b9e0
 8000640:	0800b9f0 	.word	0x0800b9f0
 8000644:	0800ba24 	.word	0x0800ba24

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b09c      	sub	sp, #112	@ 0x70
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000652:	224c      	movs	r2, #76	@ 0x4c
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f009 fb96 	bl	8009d88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	2220      	movs	r2, #32
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f009 fb90 	bl	8009d88 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000668:	2004      	movs	r0, #4
 800066a:	f004 fb39 	bl	8004ce0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800066e:	2300      	movs	r3, #0
 8000670:	603b      	str	r3, [r7, #0]
 8000672:	4b2b      	ldr	r3, [pc, #172]	@ (8000720 <SystemClock_Config+0xd8>)
 8000674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000676:	4a2a      	ldr	r2, [pc, #168]	@ (8000720 <SystemClock_Config+0xd8>)
 8000678:	f023 0301 	bic.w	r3, r3, #1
 800067c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800067e:	4b28      	ldr	r3, [pc, #160]	@ (8000720 <SystemClock_Config+0xd8>)
 8000680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000682:	f003 0301 	and.w	r3, r3, #1
 8000686:	603b      	str	r3, [r7, #0]
 8000688:	4b26      	ldr	r3, [pc, #152]	@ (8000724 <SystemClock_Config+0xdc>)
 800068a:	699b      	ldr	r3, [r3, #24]
 800068c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000690:	4a24      	ldr	r2, [pc, #144]	@ (8000724 <SystemClock_Config+0xdc>)
 8000692:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000696:	6193      	str	r3, [r2, #24]
 8000698:	4b22      	ldr	r3, [pc, #136]	@ (8000724 <SystemClock_Config+0xdc>)
 800069a:	699b      	ldr	r3, [r3, #24]
 800069c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006a0:	603b      	str	r3, [r7, #0]
 80006a2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006a4:	bf00      	nop
 80006a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000724 <SystemClock_Config+0xdc>)
 80006a8:	699b      	ldr	r3, [r3, #24]
 80006aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006b2:	d1f8      	bne.n	80006a6 <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 80006b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000728 <SystemClock_Config+0xe0>)
 80006b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006b8:	4a1b      	ldr	r2, [pc, #108]	@ (8000728 <SystemClock_Config+0xe0>)
 80006ba:	f023 0303 	bic.w	r3, r3, #3
 80006be:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c0:	2302      	movs	r3, #2
 80006c2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006c4:	2301      	movs	r3, #1
 80006c6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c8:	2340      	movs	r3, #64	@ 0x40
 80006ca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006cc:	2300      	movs	r3, #0
 80006ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006d4:	4618      	mov	r0, r3
 80006d6:	f004 fb5d 	bl	8004d94 <HAL_RCC_OscConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80006e0:	f000 f956 	bl	8000990 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e4:	233f      	movs	r3, #63	@ 0x3f
 80006e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006e8:	2300      	movs	r3, #0
 80006ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006f0:	2300      	movs	r3, #0
 80006f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80006f8:	2300      	movs	r3, #0
 80006fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000700:	2300      	movs	r3, #0
 8000702:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000704:	1d3b      	adds	r3, r7, #4
 8000706:	2101      	movs	r1, #1
 8000708:	4618      	mov	r0, r3
 800070a:	f004 ff9d 	bl	8005648 <HAL_RCC_ClockConfig>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000714:	f000 f93c 	bl	8000990 <Error_Handler>
  }
}
 8000718:	bf00      	nop
 800071a:	3770      	adds	r7, #112	@ 0x70
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	58000400 	.word	0x58000400
 8000724:	58024800 	.word	0x58024800
 8000728:	58024400 	.word	0x58024400

0800072c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b088      	sub	sp, #32
 8000730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000732:	1d3b      	adds	r3, r7, #4
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]
 800073e:	611a      	str	r2, [r3, #16]
 8000740:	615a      	str	r2, [r3, #20]
 8000742:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000744:	4b33      	ldr	r3, [pc, #204]	@ (8000814 <MX_ADC3_Init+0xe8>)
 8000746:	4a34      	ldr	r2, [pc, #208]	@ (8000818 <MX_ADC3_Init+0xec>)
 8000748:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800074a:	4b32      	ldr	r3, [pc, #200]	@ (8000814 <MX_ADC3_Init+0xe8>)
 800074c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000750:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 8000752:	4b30      	ldr	r3, [pc, #192]	@ (8000814 <MX_ADC3_Init+0xe8>)
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000758:	4b2e      	ldr	r3, [pc, #184]	@ (8000814 <MX_ADC3_Init+0xe8>)
 800075a:	2201      	movs	r2, #1
 800075c:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800075e:	4b2d      	ldr	r3, [pc, #180]	@ (8000814 <MX_ADC3_Init+0xe8>)
 8000760:	2204      	movs	r2, #4
 8000762:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000764:	4b2b      	ldr	r3, [pc, #172]	@ (8000814 <MX_ADC3_Init+0xe8>)
 8000766:	2200      	movs	r2, #0
 8000768:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800076a:	4b2a      	ldr	r3, [pc, #168]	@ (8000814 <MX_ADC3_Init+0xe8>)
 800076c:	2201      	movs	r2, #1
 800076e:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 2;
 8000770:	4b28      	ldr	r3, [pc, #160]	@ (8000814 <MX_ADC3_Init+0xe8>)
 8000772:	2202      	movs	r2, #2
 8000774:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000776:	4b27      	ldr	r3, [pc, #156]	@ (8000814 <MX_ADC3_Init+0xe8>)
 8000778:	2200      	movs	r2, #0
 800077a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 800077c:	4b25      	ldr	r3, [pc, #148]	@ (8000814 <MX_ADC3_Init+0xe8>)
 800077e:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8000782:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000784:	4b23      	ldr	r3, [pc, #140]	@ (8000814 <MX_ADC3_Init+0xe8>)
 8000786:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800078a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800078c:	4b21      	ldr	r3, [pc, #132]	@ (8000814 <MX_ADC3_Init+0xe8>)
 800078e:	2203      	movs	r2, #3
 8000790:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000792:	4b20      	ldr	r3, [pc, #128]	@ (8000814 <MX_ADC3_Init+0xe8>)
 8000794:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000798:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800079a:	4b1e      	ldr	r3, [pc, #120]	@ (8000814 <MX_ADC3_Init+0xe8>)
 800079c:	2200      	movs	r2, #0
 800079e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80007a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000814 <MX_ADC3_Init+0xe8>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 80007a8:	4b1a      	ldr	r3, [pc, #104]	@ (8000814 <MX_ADC3_Init+0xe8>)
 80007aa:	2201      	movs	r2, #1
 80007ac:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80007ae:	4819      	ldr	r0, [pc, #100]	@ (8000814 <MX_ADC3_Init+0xe8>)
 80007b0:	f000 fe22 	bl	80013f8 <HAL_ADC_Init>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <MX_ADC3_Init+0x92>
  {
    Error_Handler();
 80007ba:	f000 f8e9 	bl	8000990 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80007be:	4b17      	ldr	r3, [pc, #92]	@ (800081c <MX_ADC3_Init+0xf0>)
 80007c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007c2:	2306      	movs	r3, #6
 80007c4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 80007c6:	2307      	movs	r3, #7
 80007c8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007ca:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80007ce:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007d0:	2304      	movs	r3, #4
 80007d2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80007d8:	2300      	movs	r3, #0
 80007da:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80007dc:	1d3b      	adds	r3, r7, #4
 80007de:	4619      	mov	r1, r3
 80007e0:	480c      	ldr	r0, [pc, #48]	@ (8000814 <MX_ADC3_Init+0xe8>)
 80007e2:	f001 fad1 	bl	8001d88 <HAL_ADC_ConfigChannel>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_ADC3_Init+0xc4>
  {
    Error_Handler();
 80007ec:	f000 f8d0 	bl	8000990 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80007f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000820 <MX_ADC3_Init+0xf4>)
 80007f2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007f4:	230c      	movs	r3, #12
 80007f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80007f8:	1d3b      	adds	r3, r7, #4
 80007fa:	4619      	mov	r1, r3
 80007fc:	4805      	ldr	r0, [pc, #20]	@ (8000814 <MX_ADC3_Init+0xe8>)
 80007fe:	f001 fac3 	bl	8001d88 <HAL_ADC_ConfigChannel>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_ADC3_Init+0xe0>
  {
    Error_Handler();
 8000808:	f000 f8c2 	bl	8000990 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800080c:	bf00      	nop
 800080e:	3720      	adds	r7, #32
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	240001f4 	.word	0x240001f4
 8000818:	58026000 	.word	0x58026000
 800081c:	cfb80000 	.word	0xcfb80000
 8000820:	cb840000 	.word	0xcb840000

08000824 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b088      	sub	sp, #32
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800082a:	f107 0310 	add.w	r3, r7, #16
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	605a      	str	r2, [r3, #4]
 8000834:	609a      	str	r2, [r3, #8]
 8000836:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000838:	1d3b      	adds	r3, r7, #4
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
 800083e:	605a      	str	r2, [r3, #4]
 8000840:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000842:	4b1e      	ldr	r3, [pc, #120]	@ (80008bc <MX_TIM3_Init+0x98>)
 8000844:	4a1e      	ldr	r2, [pc, #120]	@ (80008c0 <MX_TIM3_Init+0x9c>)
 8000846:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 639;
 8000848:	4b1c      	ldr	r3, [pc, #112]	@ (80008bc <MX_TIM3_Init+0x98>)
 800084a:	f240 227f 	movw	r2, #639	@ 0x27f
 800084e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000850:	4b1a      	ldr	r3, [pc, #104]	@ (80008bc <MX_TIM3_Init+0x98>)
 8000852:	2200      	movs	r2, #0
 8000854:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000856:	4b19      	ldr	r3, [pc, #100]	@ (80008bc <MX_TIM3_Init+0x98>)
 8000858:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800085c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800085e:	4b17      	ldr	r3, [pc, #92]	@ (80008bc <MX_TIM3_Init+0x98>)
 8000860:	2200      	movs	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000864:	4b15      	ldr	r3, [pc, #84]	@ (80008bc <MX_TIM3_Init+0x98>)
 8000866:	2200      	movs	r2, #0
 8000868:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800086a:	4814      	ldr	r0, [pc, #80]	@ (80008bc <MX_TIM3_Init+0x98>)
 800086c:	f007 ff60 	bl	8008730 <HAL_TIM_Base_Init>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8000876:	f000 f88b 	bl	8000990 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800087a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800087e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000880:	f107 0310 	add.w	r3, r7, #16
 8000884:	4619      	mov	r1, r3
 8000886:	480d      	ldr	r0, [pc, #52]	@ (80008bc <MX_TIM3_Init+0x98>)
 8000888:	f008 f92a 	bl	8008ae0 <HAL_TIM_ConfigClockSource>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8000892:	f000 f87d 	bl	8000990 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000896:	2320      	movs	r3, #32
 8000898:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800089a:	2300      	movs	r3, #0
 800089c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	4619      	mov	r1, r3
 80008a2:	4806      	ldr	r0, [pc, #24]	@ (80008bc <MX_TIM3_Init+0x98>)
 80008a4:	f008 fb84 	bl	8008fb0 <HAL_TIMEx_MasterConfigSynchronization>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80008ae:	f000 f86f 	bl	8000990 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80008b2:	bf00      	nop
 80008b4:	3720      	adds	r7, #32
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	240002d0 	.word	0x240002d0
 80008c0:	40000400 	.word	0x40000400

080008c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80008ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000900 <MX_DMA_Init+0x3c>)
 80008cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80008d0:	4a0b      	ldr	r2, [pc, #44]	@ (8000900 <MX_DMA_Init+0x3c>)
 80008d2:	f043 0302 	orr.w	r3, r3, #2
 80008d6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80008da:	4b09      	ldr	r3, [pc, #36]	@ (8000900 <MX_DMA_Init+0x3c>)
 80008dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80008e0:	f003 0302 	and.w	r3, r3, #2
 80008e4:	607b      	str	r3, [r7, #4]
 80008e6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80008e8:	2200      	movs	r2, #0
 80008ea:	2100      	movs	r1, #0
 80008ec:	2038      	movs	r0, #56	@ 0x38
 80008ee:	f002 f872 	bl	80029d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008f2:	2038      	movs	r0, #56	@ 0x38
 80008f4:	f002 f889 	bl	8002a0a <HAL_NVIC_EnableIRQ>

}
 80008f8:	bf00      	nop
 80008fa:	3708      	adds	r7, #8
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	58024400 	.word	0x58024400

08000904 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800090a:	4b0a      	ldr	r3, [pc, #40]	@ (8000934 <MX_GPIO_Init+0x30>)
 800090c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000910:	4a08      	ldr	r2, [pc, #32]	@ (8000934 <MX_GPIO_Init+0x30>)
 8000912:	f043 0301 	orr.w	r3, r3, #1
 8000916:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800091a:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <MX_GPIO_Init+0x30>)
 800091c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000920:	f003 0301 	and.w	r3, r3, #1
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000928:	bf00      	nop
 800092a:	370c      	adds	r7, #12
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	58024400 	.word	0x58024400

08000938 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b084      	sub	sp, #16
 800093c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800093e:	463b      	mov	r3, r7
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800094a:	f002 f879 	bl	8002a40 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800094e:	2301      	movs	r3, #1
 8000950:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000952:	2300      	movs	r3, #0
 8000954:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000956:	2300      	movs	r3, #0
 8000958:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800095a:	231f      	movs	r3, #31
 800095c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800095e:	2387      	movs	r3, #135	@ 0x87
 8000960:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000962:	2300      	movs	r3, #0
 8000964:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000966:	2300      	movs	r3, #0
 8000968:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800096a:	2301      	movs	r3, #1
 800096c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800096e:	2301      	movs	r3, #1
 8000970:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000972:	2300      	movs	r3, #0
 8000974:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000976:	2300      	movs	r3, #0
 8000978:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800097a:	463b      	mov	r3, r7
 800097c:	4618      	mov	r0, r3
 800097e:	f002 f897 	bl	8002ab0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000982:	2004      	movs	r0, #4
 8000984:	f002 f874 	bl	8002a70 <HAL_MPU_Enable>

}
 8000988:	bf00      	nop
 800098a:	3710      	adds	r7, #16
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}

08000990 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000994:	b672      	cpsid	i
}
 8000996:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000998:	bf00      	nop
 800099a:	e7fd      	b.n	8000998 <Error_Handler+0x8>

0800099c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009a2:	4b0a      	ldr	r3, [pc, #40]	@ (80009cc <HAL_MspInit+0x30>)
 80009a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009a8:	4a08      	ldr	r2, [pc, #32]	@ (80009cc <HAL_MspInit+0x30>)
 80009aa:	f043 0302 	orr.w	r3, r3, #2
 80009ae:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80009b2:	4b06      	ldr	r3, [pc, #24]	@ (80009cc <HAL_MspInit+0x30>)
 80009b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009b8:	f003 0302 	and.w	r3, r3, #2
 80009bc:	607b      	str	r3, [r7, #4]
 80009be:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c0:	bf00      	nop
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr
 80009cc:	58024400 	.word	0x58024400

080009d0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b0b4      	sub	sp, #208	@ 0xd0
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009d8:	f107 0310 	add.w	r3, r7, #16
 80009dc:	22c0      	movs	r2, #192	@ 0xc0
 80009de:	2100      	movs	r1, #0
 80009e0:	4618      	mov	r0, r3
 80009e2:	f009 f9d1 	bl	8009d88 <memset>
  if(hadc->Instance==ADC3)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4a38      	ldr	r2, [pc, #224]	@ (8000acc <HAL_ADC_MspInit+0xfc>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d169      	bne.n	8000ac4 <HAL_ADC_MspInit+0xf4>

    /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80009f0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80009f4:	f04f 0300 	mov.w	r3, #0
 80009f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 80009fc:	2304      	movs	r3, #4
 80009fe:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 8000a00:	230a      	movs	r3, #10
 8000a02:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000a04:	2302      	movs	r3, #2
 8000a06:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000a10:	23c0      	movs	r3, #192	@ 0xc0
 8000a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000a14:	2320      	movs	r3, #32
 8000a16:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a22:	f107 0310 	add.w	r3, r7, #16
 8000a26:	4618      	mov	r0, r3
 8000a28:	f005 f984 	bl	8005d34 <HAL_RCCEx_PeriphCLKConfig>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <HAL_ADC_MspInit+0x66>
    {
      Error_Handler();
 8000a32:	f7ff ffad 	bl	8000990 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000a36:	4b26      	ldr	r3, [pc, #152]	@ (8000ad0 <HAL_ADC_MspInit+0x100>)
 8000a38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a3c:	4a24      	ldr	r2, [pc, #144]	@ (8000ad0 <HAL_ADC_MspInit+0x100>)
 8000a3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a46:	4b22      	ldr	r3, [pc, #136]	@ (8000ad0 <HAL_ADC_MspInit+0x100>)
 8000a48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	68fb      	ldr	r3, [r7, #12]

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA2_Stream0;
 8000a54:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad4 <HAL_ADC_MspInit+0x104>)
 8000a56:	4a20      	ldr	r2, [pc, #128]	@ (8000ad8 <HAL_ADC_MspInit+0x108>)
 8000a58:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000a5a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ad4 <HAL_ADC_MspInit+0x104>)
 8000a5c:	2273      	movs	r2, #115	@ 0x73
 8000a5e:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a60:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad4 <HAL_ADC_MspInit+0x104>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a66:	4b1b      	ldr	r3, [pc, #108]	@ (8000ad4 <HAL_ADC_MspInit+0x104>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000a6c:	4b19      	ldr	r3, [pc, #100]	@ (8000ad4 <HAL_ADC_MspInit+0x104>)
 8000a6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a72:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000a74:	4b17      	ldr	r3, [pc, #92]	@ (8000ad4 <HAL_ADC_MspInit+0x104>)
 8000a76:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000a7a:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000a7c:	4b15      	ldr	r3, [pc, #84]	@ (8000ad4 <HAL_ADC_MspInit+0x104>)
 8000a7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a82:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8000a84:	4b13      	ldr	r3, [pc, #76]	@ (8000ad4 <HAL_ADC_MspInit+0x104>)
 8000a86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a8a:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000a8c:	4b11      	ldr	r3, [pc, #68]	@ (8000ad4 <HAL_ADC_MspInit+0x104>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a92:	4b10      	ldr	r3, [pc, #64]	@ (8000ad4 <HAL_ADC_MspInit+0x104>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000a98:	480e      	ldr	r0, [pc, #56]	@ (8000ad4 <HAL_ADC_MspInit+0x104>)
 8000a9a:	f002 f849 	bl	8002b30 <HAL_DMA_Init>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <HAL_ADC_MspInit+0xd8>
    {
      Error_Handler();
 8000aa4:	f7ff ff74 	bl	8000990 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad4 <HAL_ADC_MspInit+0x104>)
 8000aac:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000aae:	4a09      	ldr	r2, [pc, #36]	@ (8000ad4 <HAL_ADC_MspInit+0x104>)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	207f      	movs	r0, #127	@ 0x7f
 8000aba:	f001 ff8c 	bl	80029d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000abe:	207f      	movs	r0, #127	@ 0x7f
 8000ac0:	f001 ffa3 	bl	8002a0a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8000ac4:	bf00      	nop
 8000ac6:	37d0      	adds	r7, #208	@ 0xd0
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	58026000 	.word	0x58026000
 8000ad0:	58024400 	.word	0x58024400
 8000ad4:	24000258 	.word	0x24000258
 8000ad8:	40020410 	.word	0x40020410

08000adc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a0e      	ldr	r2, [pc, #56]	@ (8000b24 <HAL_TIM_Base_MspInit+0x48>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d116      	bne.n	8000b1c <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000aee:	4b0e      	ldr	r3, [pc, #56]	@ (8000b28 <HAL_TIM_Base_MspInit+0x4c>)
 8000af0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000af4:	4a0c      	ldr	r2, [pc, #48]	@ (8000b28 <HAL_TIM_Base_MspInit+0x4c>)
 8000af6:	f043 0302 	orr.w	r3, r3, #2
 8000afa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000afe:	4b0a      	ldr	r3, [pc, #40]	@ (8000b28 <HAL_TIM_Base_MspInit+0x4c>)
 8000b00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b04:	f003 0302 	and.w	r3, r3, #2
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2100      	movs	r1, #0
 8000b10:	201d      	movs	r0, #29
 8000b12:	f001 ff60 	bl	80029d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000b16:	201d      	movs	r0, #29
 8000b18:	f001 ff77 	bl	8002a0a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000b1c:	bf00      	nop
 8000b1e:	3710      	adds	r7, #16
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	40000400 	.word	0x40000400
 8000b28:	58024400 	.word	0x58024400

08000b2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b30:	bf00      	nop
 8000b32:	e7fd      	b.n	8000b30 <NMI_Handler+0x4>

08000b34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b38:	bf00      	nop
 8000b3a:	e7fd      	b.n	8000b38 <HardFault_Handler+0x4>

08000b3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b40:	bf00      	nop
 8000b42:	e7fd      	b.n	8000b40 <MemManage_Handler+0x4>

08000b44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b48:	bf00      	nop
 8000b4a:	e7fd      	b.n	8000b48 <BusFault_Handler+0x4>

08000b4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b50:	bf00      	nop
 8000b52:	e7fd      	b.n	8000b50 <UsageFault_Handler+0x4>

08000b54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b58:	bf00      	nop
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr

08000b62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b66:	bf00      	nop
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr

08000b70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr

08000b7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b82:	f000 f9ad 	bl	8000ee0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
	...

08000b8c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000b90:	4802      	ldr	r0, [pc, #8]	@ (8000b9c <TIM3_IRQHandler+0x10>)
 8000b92:	f007 fe9d 	bl	80088d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	240002d0 	.word	0x240002d0

08000ba0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8000ba4:	4802      	ldr	r0, [pc, #8]	@ (8000bb0 <DMA2_Stream0_IRQHandler+0x10>)
 8000ba6:	f002 fd89 	bl	80036bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000baa:	bf00      	nop
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	24000258 	.word	0x24000258

08000bb4 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8000bb8:	4802      	ldr	r0, [pc, #8]	@ (8000bc4 <ADC3_IRQHandler+0x10>)
 8000bba:	f000 fe83 	bl	80018c4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	240001f4 	.word	0x240001f4

08000bc8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000bd0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bd4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000bd8:	f003 0301 	and.w	r3, r3, #1
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d013      	beq.n	8000c08 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000be0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000be4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000be8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d00b      	beq.n	8000c08 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000bf0:	e000      	b.n	8000bf4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000bf2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000bf4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d0f9      	beq.n	8000bf2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000bfe:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000c02:	687a      	ldr	r2, [r7, #4]
 8000c04:	b2d2      	uxtb	r2, r2
 8000c06:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000c08:	687b      	ldr	r3, [r7, #4]
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr

08000c16 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c16:	b480      	push	{r7}
 8000c18:	af00      	add	r7, sp, #0
  return 1;
 8000c1a:	2301      	movs	r3, #1
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr

08000c26 <_kill>:

int _kill(int pid, int sig)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b082      	sub	sp, #8
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
 8000c2e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000c30:	f009 f8fc 	bl	8009e2c <__errno>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2216      	movs	r2, #22
 8000c38:	601a      	str	r2, [r3, #0]
  return -1;
 8000c3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <_exit>:

void _exit (int status)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	b082      	sub	sp, #8
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000c4e:	f04f 31ff 	mov.w	r1, #4294967295
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	f7ff ffe7 	bl	8000c26 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <_exit+0x12>

08000c5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b086      	sub	sp, #24
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	60f8      	str	r0, [r7, #12]
 8000c64:	60b9      	str	r1, [r7, #8]
 8000c66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c68:	2300      	movs	r3, #0
 8000c6a:	617b      	str	r3, [r7, #20]
 8000c6c:	e00a      	b.n	8000c84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c6e:	f3af 8000 	nop.w
 8000c72:	4601      	mov	r1, r0
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	1c5a      	adds	r2, r3, #1
 8000c78:	60ba      	str	r2, [r7, #8]
 8000c7a:	b2ca      	uxtb	r2, r1
 8000c7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	3301      	adds	r3, #1
 8000c82:	617b      	str	r3, [r7, #20]
 8000c84:	697a      	ldr	r2, [r7, #20]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	dbf0      	blt.n	8000c6e <_read+0x12>
  }

  return len;
 8000c8c:	687b      	ldr	r3, [r7, #4]
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3718      	adds	r7, #24
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}

08000c96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c96:	b580      	push	{r7, lr}
 8000c98:	b086      	sub	sp, #24
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	60f8      	str	r0, [r7, #12]
 8000c9e:	60b9      	str	r1, [r7, #8]
 8000ca0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	617b      	str	r3, [r7, #20]
 8000ca6:	e009      	b.n	8000cbc <_write+0x26>
  {
	  ITM_SendChar(*ptr++);
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	1c5a      	adds	r2, r3, #1
 8000cac:	60ba      	str	r2, [r7, #8]
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff ff89 	bl	8000bc8 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	617b      	str	r3, [r7, #20]
 8000cbc:	697a      	ldr	r2, [r7, #20]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	dbf1      	blt.n	8000ca8 <_write+0x12>

  }
  return len;
 8000cc4:	687b      	ldr	r3, [r7, #4]
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3718      	adds	r7, #24
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <_close>:

int _close(int file)
{
 8000cce:	b480      	push	{r7}
 8000cd0:	b083      	sub	sp, #12
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr

08000ce6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	b083      	sub	sp, #12
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	6078      	str	r0, [r7, #4]
 8000cee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cf6:	605a      	str	r2, [r3, #4]
  return 0;
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr

08000d06 <_isatty>:

int _isatty(int file)
{
 8000d06:	b480      	push	{r7}
 8000d08:	b083      	sub	sp, #12
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d0e:	2301      	movs	r3, #1
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	60f8      	str	r0, [r7, #12]
 8000d24:	60b9      	str	r1, [r7, #8]
 8000d26:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d28:	2300      	movs	r3, #0
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3714      	adds	r7, #20
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
	...

08000d38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d40:	4a14      	ldr	r2, [pc, #80]	@ (8000d94 <_sbrk+0x5c>)
 8000d42:	4b15      	ldr	r3, [pc, #84]	@ (8000d98 <_sbrk+0x60>)
 8000d44:	1ad3      	subs	r3, r2, r3
 8000d46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d4c:	4b13      	ldr	r3, [pc, #76]	@ (8000d9c <_sbrk+0x64>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d102      	bne.n	8000d5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d54:	4b11      	ldr	r3, [pc, #68]	@ (8000d9c <_sbrk+0x64>)
 8000d56:	4a12      	ldr	r2, [pc, #72]	@ (8000da0 <_sbrk+0x68>)
 8000d58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d5a:	4b10      	ldr	r3, [pc, #64]	@ (8000d9c <_sbrk+0x64>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	429a      	cmp	r2, r3
 8000d66:	d207      	bcs.n	8000d78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d68:	f009 f860 	bl	8009e2c <__errno>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	220c      	movs	r2, #12
 8000d70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d72:	f04f 33ff 	mov.w	r3, #4294967295
 8000d76:	e009      	b.n	8000d8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d78:	4b08      	ldr	r3, [pc, #32]	@ (8000d9c <_sbrk+0x64>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d7e:	4b07      	ldr	r3, [pc, #28]	@ (8000d9c <_sbrk+0x64>)
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	4a05      	ldr	r2, [pc, #20]	@ (8000d9c <_sbrk+0x64>)
 8000d88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d8a:	68fb      	ldr	r3, [r7, #12]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	3718      	adds	r7, #24
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	24080000 	.word	0x24080000
 8000d98:	00000400 	.word	0x00000400
 8000d9c:	2400032c 	.word	0x2400032c
 8000da0:	24000480 	.word	0x24000480

08000da4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000da4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000de0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000da8:	f7ff fba0 	bl	80004ec <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000dac:	f7ff faf0 	bl	8000390 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000db0:	480c      	ldr	r0, [pc, #48]	@ (8000de4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000db2:	490d      	ldr	r1, [pc, #52]	@ (8000de8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000db4:	4a0d      	ldr	r2, [pc, #52]	@ (8000dec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000db6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000db8:	e002      	b.n	8000dc0 <LoopCopyDataInit>

08000dba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dbe:	3304      	adds	r3, #4

08000dc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dc4:	d3f9      	bcc.n	8000dba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000df0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000dc8:	4c0a      	ldr	r4, [pc, #40]	@ (8000df4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dcc:	e001      	b.n	8000dd2 <LoopFillZerobss>

08000dce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dd0:	3204      	adds	r2, #4

08000dd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dd4:	d3fb      	bcc.n	8000dce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dd6:	f009 f82f 	bl	8009e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dda:	f7ff fb9f 	bl	800051c <main>
  bx  lr
 8000dde:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000de0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000de4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000de8:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8000dec:	0800bdec 	.word	0x0800bdec
  ldr r2, =_sbss
 8000df0:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8000df4:	24000480 	.word	0x24000480

08000df8 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000df8:	e7fe      	b.n	8000df8 <ADC_IRQHandler>
	...

08000dfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e02:	2003      	movs	r0, #3
 8000e04:	f001 fddc 	bl	80029c0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000e08:	f004 fdd4 	bl	80059b4 <HAL_RCC_GetSysClockFreq>
 8000e0c:	4602      	mov	r2, r0
 8000e0e:	4b15      	ldr	r3, [pc, #84]	@ (8000e64 <HAL_Init+0x68>)
 8000e10:	699b      	ldr	r3, [r3, #24]
 8000e12:	0a1b      	lsrs	r3, r3, #8
 8000e14:	f003 030f 	and.w	r3, r3, #15
 8000e18:	4913      	ldr	r1, [pc, #76]	@ (8000e68 <HAL_Init+0x6c>)
 8000e1a:	5ccb      	ldrb	r3, [r1, r3]
 8000e1c:	f003 031f 	and.w	r3, r3, #31
 8000e20:	fa22 f303 	lsr.w	r3, r2, r3
 8000e24:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000e26:	4b0f      	ldr	r3, [pc, #60]	@ (8000e64 <HAL_Init+0x68>)
 8000e28:	699b      	ldr	r3, [r3, #24]
 8000e2a:	f003 030f 	and.w	r3, r3, #15
 8000e2e:	4a0e      	ldr	r2, [pc, #56]	@ (8000e68 <HAL_Init+0x6c>)
 8000e30:	5cd3      	ldrb	r3, [r2, r3]
 8000e32:	f003 031f 	and.w	r3, r3, #31
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	fa22 f303 	lsr.w	r3, r2, r3
 8000e3c:	4a0b      	ldr	r2, [pc, #44]	@ (8000e6c <HAL_Init+0x70>)
 8000e3e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000e40:	4a0b      	ldr	r2, [pc, #44]	@ (8000e70 <HAL_Init+0x74>)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e46:	200f      	movs	r0, #15
 8000e48:	f000 f814 	bl	8000e74 <HAL_InitTick>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	e002      	b.n	8000e5c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000e56:	f7ff fda1 	bl	800099c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e5a:	2300      	movs	r3, #0
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	58024400 	.word	0x58024400
 8000e68:	0800ba50 	.word	0x0800ba50
 8000e6c:	24000004 	.word	0x24000004
 8000e70:	24000000 	.word	0x24000000

08000e74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000e7c:	4b15      	ldr	r3, [pc, #84]	@ (8000ed4 <HAL_InitTick+0x60>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d101      	bne.n	8000e88 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000e84:	2301      	movs	r3, #1
 8000e86:	e021      	b.n	8000ecc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000e88:	4b13      	ldr	r3, [pc, #76]	@ (8000ed8 <HAL_InitTick+0x64>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4b11      	ldr	r3, [pc, #68]	@ (8000ed4 <HAL_InitTick+0x60>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	4619      	mov	r1, r3
 8000e92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f001 fdc1 	bl	8002a26 <HAL_SYSTICK_Config>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e00e      	b.n	8000ecc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2b0f      	cmp	r3, #15
 8000eb2:	d80a      	bhi.n	8000eca <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	6879      	ldr	r1, [r7, #4]
 8000eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ebc:	f001 fd8b 	bl	80029d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ec0:	4a06      	ldr	r2, [pc, #24]	@ (8000edc <HAL_InitTick+0x68>)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	e000      	b.n	8000ecc <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3708      	adds	r7, #8
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	2400000c 	.word	0x2400000c
 8000ed8:	24000000 	.word	0x24000000
 8000edc:	24000008 	.word	0x24000008

08000ee0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <HAL_IncTick+0x20>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	461a      	mov	r2, r3
 8000eea:	4b06      	ldr	r3, [pc, #24]	@ (8000f04 <HAL_IncTick+0x24>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4413      	add	r3, r2
 8000ef0:	4a04      	ldr	r2, [pc, #16]	@ (8000f04 <HAL_IncTick+0x24>)
 8000ef2:	6013      	str	r3, [r2, #0]
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	2400000c 	.word	0x2400000c
 8000f04:	24000330 	.word	0x24000330

08000f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f0c:	4b03      	ldr	r3, [pc, #12]	@ (8000f1c <HAL_GetTick+0x14>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	24000330 	.word	0x24000330

08000f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f28:	f7ff ffee 	bl	8000f08 <HAL_GetTick>
 8000f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f38:	d005      	beq.n	8000f46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f64 <HAL_Delay+0x44>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	461a      	mov	r2, r3
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	4413      	add	r3, r2
 8000f44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f46:	bf00      	nop
 8000f48:	f7ff ffde 	bl	8000f08 <HAL_GetTick>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	68fa      	ldr	r2, [r7, #12]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d8f7      	bhi.n	8000f48 <HAL_Delay+0x28>
  {
  }
}
 8000f58:	bf00      	nop
 8000f5a:	bf00      	nop
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	2400000c 	.word	0x2400000c

08000f68 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000f6c:	4b03      	ldr	r3, [pc, #12]	@ (8000f7c <HAL_GetREVID+0x14>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	0c1b      	lsrs	r3, r3, #16
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr
 8000f7c:	5c001000 	.word	0x5c001000

08000f80 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	689b      	ldr	r3, [r3, #8]
 8000f8e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	431a      	orrs	r2, r3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	609a      	str	r2, [r3, #8]
}
 8000f9a:	bf00      	nop
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	b083      	sub	sp, #12
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
 8000fae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	431a      	orrs	r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
}
 8000fc0:	bf00      	nop
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr

08000fcc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b087      	sub	sp, #28
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d107      	bne.n	800100c <LL_ADC_SetChannelPreselection+0x24>
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	0e9b      	lsrs	r3, r3, #26
 8001000:	f003 031f 	and.w	r3, r3, #31
 8001004:	2201      	movs	r2, #1
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	e015      	b.n	8001038 <LL_ADC_SetChannelPreselection+0x50>
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	fa93 f3a3 	rbit	r3, r3
 8001016:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d101      	bne.n	8001026 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8001022:	2320      	movs	r3, #32
 8001024:	e003      	b.n	800102e <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	fab3 f383 	clz	r3, r3
 800102c:	b2db      	uxtb	r3, r3
 800102e:	f003 031f 	and.w	r3, r3, #31
 8001032:	2201      	movs	r2, #1
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	687a      	ldr	r2, [r7, #4]
 800103a:	69d2      	ldr	r2, [r2, #28]
 800103c:	431a      	orrs	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8001042:	bf00      	nop
 8001044:	371c      	adds	r7, #28
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800104e:	b480      	push	{r7}
 8001050:	b087      	sub	sp, #28
 8001052:	af00      	add	r7, sp, #0
 8001054:	60f8      	str	r0, [r7, #12]
 8001056:	60b9      	str	r1, [r7, #8]
 8001058:	607a      	str	r2, [r7, #4]
 800105a:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	3360      	adds	r3, #96	@ 0x60
 8001060:	461a      	mov	r2, r3
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	4413      	add	r3, r2
 8001068:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	430b      	orrs	r3, r1
 800107c:	431a      	orrs	r2, r3
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001082:	bf00      	nop
 8001084:	371c      	adds	r7, #28
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr

0800108e <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800108e:	b480      	push	{r7}
 8001090:	b085      	sub	sp, #20
 8001092:	af00      	add	r7, sp, #0
 8001094:	60f8      	str	r0, [r7, #12]
 8001096:	60b9      	str	r1, [r7, #8]
 8001098:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	691b      	ldr	r3, [r3, #16]
 800109e:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	f003 031f 	and.w	r3, r3, #31
 80010a8:	6879      	ldr	r1, [r7, #4]
 80010aa:	fa01 f303 	lsl.w	r3, r1, r3
 80010ae:	431a      	orrs	r2, r3
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	611a      	str	r2, [r3, #16]
}
 80010b4:	bf00      	nop
 80010b6:	3714      	adds	r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b087      	sub	sp, #28
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	3360      	adds	r3, #96	@ 0x60
 80010d0:	461a      	mov	r2, r3
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	4413      	add	r3, r2
 80010d8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	431a      	orrs	r2, r3
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	601a      	str	r2, [r3, #0]
  }
}
 80010ea:	bf00      	nop
 80010ec:	371c      	adds	r7, #28
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80010f6:	b480      	push	{r7}
 80010f8:	b083      	sub	sp, #12
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	68db      	ldr	r3, [r3, #12]
 8001102:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001106:	2b00      	cmp	r3, #0
 8001108:	d101      	bne.n	800110e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800110a:	2301      	movs	r3, #1
 800110c:	e000      	b.n	8001110 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800110e:	2300      	movs	r3, #0
}
 8001110:	4618      	mov	r0, r3
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800111c:	b480      	push	{r7}
 800111e:	b087      	sub	sp, #28
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	3330      	adds	r3, #48	@ 0x30
 800112c:	461a      	mov	r2, r3
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	0a1b      	lsrs	r3, r3, #8
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	f003 030c 	and.w	r3, r3, #12
 8001138:	4413      	add	r3, r2
 800113a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	f003 031f 	and.w	r3, r3, #31
 8001146:	211f      	movs	r1, #31
 8001148:	fa01 f303 	lsl.w	r3, r1, r3
 800114c:	43db      	mvns	r3, r3
 800114e:	401a      	ands	r2, r3
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	0e9b      	lsrs	r3, r3, #26
 8001154:	f003 011f 	and.w	r1, r3, #31
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	f003 031f 	and.w	r3, r3, #31
 800115e:	fa01 f303 	lsl.w	r3, r1, r3
 8001162:	431a      	orrs	r2, r3
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001168:	bf00      	nop
 800116a:	371c      	adds	r7, #28
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
 800117c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	f023 0203 	bic.w	r2, r3, #3
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	431a      	orrs	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	60da      	str	r2, [r3, #12]
}
 800118e:	bf00      	nop
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr

0800119a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800119a:	b480      	push	{r7}
 800119c:	b083      	sub	sp, #12
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d101      	bne.n	80011b2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80011ae:	2301      	movs	r3, #1
 80011b0:	e000      	b.n	80011b4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b087      	sub	sp, #28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	3314      	adds	r3, #20
 80011d0:	461a      	mov	r2, r3
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	0e5b      	lsrs	r3, r3, #25
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	f003 0304 	and.w	r3, r3, #4
 80011dc:	4413      	add	r3, r2
 80011de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	0d1b      	lsrs	r3, r3, #20
 80011e8:	f003 031f 	and.w	r3, r3, #31
 80011ec:	2107      	movs	r1, #7
 80011ee:	fa01 f303 	lsl.w	r3, r1, r3
 80011f2:	43db      	mvns	r3, r3
 80011f4:	401a      	ands	r2, r3
 80011f6:	68bb      	ldr	r3, [r7, #8]
 80011f8:	0d1b      	lsrs	r3, r3, #20
 80011fa:	f003 031f 	and.w	r3, r3, #31
 80011fe:	6879      	ldr	r1, [r7, #4]
 8001200:	fa01 f303 	lsl.w	r3, r1, r3
 8001204:	431a      	orrs	r2, r3
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800120a:	bf00      	nop
 800120c:	371c      	adds	r7, #28
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
	...

08001218 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001230:	43db      	mvns	r3, r3
 8001232:	401a      	ands	r2, r3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	f003 0318 	and.w	r3, r3, #24
 800123a:	4908      	ldr	r1, [pc, #32]	@ (800125c <LL_ADC_SetChannelSingleDiff+0x44>)
 800123c:	40d9      	lsrs	r1, r3
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	400b      	ands	r3, r1
 8001242:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001246:	431a      	orrs	r2, r3
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800124e:	bf00      	nop
 8001250:	3714      	adds	r7, #20
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	000fffff 	.word	0x000fffff

08001260 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	f003 031f 	and.w	r3, r3, #31
}
 8001270:	4618      	mov	r0, r3
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr

0800127c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800128c:	4618      	mov	r0, r3
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689a      	ldr	r2, [r3, #8]
 80012a4:	4b04      	ldr	r3, [pc, #16]	@ (80012b8 <LL_ADC_DisableDeepPowerDown+0x20>)
 80012a6:	4013      	ands	r3, r2
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	6093      	str	r3, [r2, #8]
}
 80012ac:	bf00      	nop
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr
 80012b8:	5fffffc0 	.word	0x5fffffc0

080012bc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80012cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80012d0:	d101      	bne.n	80012d6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80012d2:	2301      	movs	r3, #1
 80012d4:	e000      	b.n	80012d8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80012d6:	2300      	movs	r3, #0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr

080012e4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689a      	ldr	r2, [r3, #8]
 80012f0:	4b05      	ldr	r3, [pc, #20]	@ (8001308 <LL_ADC_EnableInternalRegulator+0x24>)
 80012f2:	4013      	ands	r3, r2
 80012f4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	6fffffc0 	.word	0x6fffffc0

0800130c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800131c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001320:	d101      	bne.n	8001326 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001322:	2301      	movs	r3, #1
 8001324:	e000      	b.n	8001328 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001326:	2300      	movs	r3, #0
}
 8001328:	4618      	mov	r0, r3
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	689a      	ldr	r2, [r3, #8]
 8001340:	4b05      	ldr	r3, [pc, #20]	@ (8001358 <LL_ADC_Enable+0x24>)
 8001342:	4013      	ands	r3, r2
 8001344:	f043 0201 	orr.w	r2, r3, #1
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	7fffffc0 	.word	0x7fffffc0

0800135c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	f003 0301 	and.w	r3, r3, #1
 800136c:	2b01      	cmp	r3, #1
 800136e:	d101      	bne.n	8001374 <LL_ADC_IsEnabled+0x18>
 8001370:	2301      	movs	r3, #1
 8001372:	e000      	b.n	8001376 <LL_ADC_IsEnabled+0x1a>
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
	...

08001384 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689a      	ldr	r2, [r3, #8]
 8001390:	4b05      	ldr	r3, [pc, #20]	@ (80013a8 <LL_ADC_REG_StartConversion+0x24>)
 8001392:	4013      	ands	r3, r2
 8001394:	f043 0204 	orr.w	r2, r3, #4
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	7fffffc0 	.word	0x7fffffc0

080013ac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	f003 0304 	and.w	r3, r3, #4
 80013bc:	2b04      	cmp	r3, #4
 80013be:	d101      	bne.n	80013c4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80013c0:	2301      	movs	r3, #1
 80013c2:	e000      	b.n	80013c6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80013c4:	2300      	movs	r3, #0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr

080013d2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80013d2:	b480      	push	{r7}
 80013d4:	b083      	sub	sp, #12
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	f003 0308 	and.w	r3, r3, #8
 80013e2:	2b08      	cmp	r3, #8
 80013e4:	d101      	bne.n	80013ea <LL_ADC_INJ_IsConversionOngoing+0x18>
 80013e6:	2301      	movs	r3, #1
 80013e8:	e000      	b.n	80013ec <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr

080013f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80013f8:	b590      	push	{r4, r7, lr}
 80013fa:	b089      	sub	sp, #36	@ 0x24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001400:	2300      	movs	r3, #0
 8001402:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001404:	2300      	movs	r3, #0
 8001406:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d101      	bne.n	8001412 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e18f      	b.n	8001732 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	68db      	ldr	r3, [r3, #12]
 8001416:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800141c:	2b00      	cmp	r3, #0
 800141e:	d109      	bne.n	8001434 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7ff fad5 	bl	80009d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2200      	movs	r2, #0
 800142a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2200      	movs	r2, #0
 8001430:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff ff3f 	bl	80012bc <LL_ADC_IsDeepPowerDownEnabled>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d004      	beq.n	800144e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff ff25 	bl	8001298 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff ff5a 	bl	800130c <LL_ADC_IsInternalRegulatorEnabled>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d114      	bne.n	8001488 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff ff3e 	bl	80012e4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001468:	4b87      	ldr	r3, [pc, #540]	@ (8001688 <HAL_ADC_Init+0x290>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	099b      	lsrs	r3, r3, #6
 800146e:	4a87      	ldr	r2, [pc, #540]	@ (800168c <HAL_ADC_Init+0x294>)
 8001470:	fba2 2303 	umull	r2, r3, r2, r3
 8001474:	099b      	lsrs	r3, r3, #6
 8001476:	3301      	adds	r3, #1
 8001478:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800147a:	e002      	b.n	8001482 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	3b01      	subs	r3, #1
 8001480:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d1f9      	bne.n	800147c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff ff3d 	bl	800130c <LL_ADC_IsInternalRegulatorEnabled>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d10d      	bne.n	80014b4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800149c:	f043 0210 	orr.w	r2, r3, #16
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a8:	f043 0201 	orr.w	r2, r3, #1
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff ff77 	bl	80013ac <LL_ADC_REG_IsConversionOngoing>
 80014be:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014c4:	f003 0310 	and.w	r3, r3, #16
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f040 8129 	bne.w	8001720 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	f040 8125 	bne.w	8001720 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014da:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80014de:	f043 0202 	orr.w	r2, r3, #2
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff ff36 	bl	800135c <LL_ADC_IsEnabled>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d136      	bne.n	8001564 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a65      	ldr	r2, [pc, #404]	@ (8001690 <HAL_ADC_Init+0x298>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d004      	beq.n	800150a <HAL_ADC_Init+0x112>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a63      	ldr	r2, [pc, #396]	@ (8001694 <HAL_ADC_Init+0x29c>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d10e      	bne.n	8001528 <HAL_ADC_Init+0x130>
 800150a:	4861      	ldr	r0, [pc, #388]	@ (8001690 <HAL_ADC_Init+0x298>)
 800150c:	f7ff ff26 	bl	800135c <LL_ADC_IsEnabled>
 8001510:	4604      	mov	r4, r0
 8001512:	4860      	ldr	r0, [pc, #384]	@ (8001694 <HAL_ADC_Init+0x29c>)
 8001514:	f7ff ff22 	bl	800135c <LL_ADC_IsEnabled>
 8001518:	4603      	mov	r3, r0
 800151a:	4323      	orrs	r3, r4
 800151c:	2b00      	cmp	r3, #0
 800151e:	bf0c      	ite	eq
 8001520:	2301      	moveq	r3, #1
 8001522:	2300      	movne	r3, #0
 8001524:	b2db      	uxtb	r3, r3
 8001526:	e008      	b.n	800153a <HAL_ADC_Init+0x142>
 8001528:	485b      	ldr	r0, [pc, #364]	@ (8001698 <HAL_ADC_Init+0x2a0>)
 800152a:	f7ff ff17 	bl	800135c <LL_ADC_IsEnabled>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	bf0c      	ite	eq
 8001534:	2301      	moveq	r3, #1
 8001536:	2300      	movne	r3, #0
 8001538:	b2db      	uxtb	r3, r3
 800153a:	2b00      	cmp	r3, #0
 800153c:	d012      	beq.n	8001564 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a53      	ldr	r2, [pc, #332]	@ (8001690 <HAL_ADC_Init+0x298>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d004      	beq.n	8001552 <HAL_ADC_Init+0x15a>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a51      	ldr	r2, [pc, #324]	@ (8001694 <HAL_ADC_Init+0x29c>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d101      	bne.n	8001556 <HAL_ADC_Init+0x15e>
 8001552:	4a52      	ldr	r2, [pc, #328]	@ (800169c <HAL_ADC_Init+0x2a4>)
 8001554:	e000      	b.n	8001558 <HAL_ADC_Init+0x160>
 8001556:	4a52      	ldr	r2, [pc, #328]	@ (80016a0 <HAL_ADC_Init+0x2a8>)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	4619      	mov	r1, r3
 800155e:	4610      	mov	r0, r2
 8001560:	f7ff fd0e 	bl	8000f80 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001564:	f7ff fd00 	bl	8000f68 <HAL_GetREVID>
 8001568:	4603      	mov	r3, r0
 800156a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800156e:	4293      	cmp	r3, r2
 8001570:	d914      	bls.n	800159c <HAL_ADC_Init+0x1a4>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	2b10      	cmp	r3, #16
 8001578:	d110      	bne.n	800159c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	7d5b      	ldrb	r3, [r3, #21]
 800157e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001584:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800158a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	7f1b      	ldrb	r3, [r3, #28]
 8001590:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001592:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001594:	f043 030c 	orr.w	r3, r3, #12
 8001598:	61bb      	str	r3, [r7, #24]
 800159a:	e00d      	b.n	80015b8 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	7d5b      	ldrb	r3, [r3, #21]
 80015a0:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80015a6:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80015ac:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	7f1b      	ldrb	r3, [r3, #28]
 80015b2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80015b4:	4313      	orrs	r3, r2
 80015b6:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	7f1b      	ldrb	r3, [r3, #28]
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d106      	bne.n	80015ce <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a1b      	ldr	r3, [r3, #32]
 80015c4:	3b01      	subs	r3, #1
 80015c6:	045b      	lsls	r3, r3, #17
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	4313      	orrs	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d009      	beq.n	80015ea <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015da:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015e2:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	4313      	orrs	r3, r2
 80015e8:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	68da      	ldr	r2, [r3, #12]
 80015f0:	4b2c      	ldr	r3, [pc, #176]	@ (80016a4 <HAL_ADC_Init+0x2ac>)
 80015f2:	4013      	ands	r3, r2
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	6812      	ldr	r2, [r2, #0]
 80015f8:	69b9      	ldr	r1, [r7, #24]
 80015fa:	430b      	orrs	r3, r1
 80015fc:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff fed2 	bl	80013ac <LL_ADC_REG_IsConversionOngoing>
 8001608:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f7ff fedf 	bl	80013d2 <LL_ADC_INJ_IsConversionOngoing>
 8001614:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d15f      	bne.n	80016dc <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d15c      	bne.n	80016dc <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	7d1b      	ldrb	r3, [r3, #20]
 8001626:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 800162c:	4313      	orrs	r3, r2
 800162e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	68da      	ldr	r2, [r3, #12]
 8001636:	4b1c      	ldr	r3, [pc, #112]	@ (80016a8 <HAL_ADC_Init+0x2b0>)
 8001638:	4013      	ands	r3, r2
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	6812      	ldr	r2, [r2, #0]
 800163e:	69b9      	ldr	r1, [r7, #24]
 8001640:	430b      	orrs	r3, r1
 8001642:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800164a:	2b01      	cmp	r3, #1
 800164c:	d130      	bne.n	80016b0 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001652:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	691a      	ldr	r2, [r3, #16]
 800165a:	4b14      	ldr	r3, [pc, #80]	@ (80016ac <HAL_ADC_Init+0x2b4>)
 800165c:	4013      	ands	r3, r2
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001662:	3a01      	subs	r2, #1
 8001664:	0411      	lsls	r1, r2, #16
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800166a:	4311      	orrs	r1, r2
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001670:	4311      	orrs	r1, r2
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001676:	430a      	orrs	r2, r1
 8001678:	431a      	orrs	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f042 0201 	orr.w	r2, r2, #1
 8001682:	611a      	str	r2, [r3, #16]
 8001684:	e01c      	b.n	80016c0 <HAL_ADC_Init+0x2c8>
 8001686:	bf00      	nop
 8001688:	24000000 	.word	0x24000000
 800168c:	053e2d63 	.word	0x053e2d63
 8001690:	40022000 	.word	0x40022000
 8001694:	40022100 	.word	0x40022100
 8001698:	58026000 	.word	0x58026000
 800169c:	40022300 	.word	0x40022300
 80016a0:	58026300 	.word	0x58026300
 80016a4:	fff0c003 	.word	0xfff0c003
 80016a8:	ffffbffc 	.word	0xffffbffc
 80016ac:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	691a      	ldr	r2, [r3, #16]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f022 0201 	bic.w	r2, r2, #1
 80016be:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	691b      	ldr	r3, [r3, #16]
 80016c6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	430a      	orrs	r2, r1
 80016d4:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f000 ff64 	bl	80025a4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d10c      	bne.n	80016fe <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	f023 010f 	bic.w	r1, r3, #15
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	699b      	ldr	r3, [r3, #24]
 80016f2:	1e5a      	subs	r2, r3, #1
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	430a      	orrs	r2, r1
 80016fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80016fc:	e007      	b.n	800170e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f022 020f 	bic.w	r2, r2, #15
 800170c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001712:	f023 0303 	bic.w	r3, r3, #3
 8001716:	f043 0201 	orr.w	r2, r3, #1
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	655a      	str	r2, [r3, #84]	@ 0x54
 800171e:	e007      	b.n	8001730 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001724:	f043 0210 	orr.w	r2, r3, #16
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001730:	7ffb      	ldrb	r3, [r7, #31]
}
 8001732:	4618      	mov	r0, r3
 8001734:	3724      	adds	r7, #36	@ 0x24
 8001736:	46bd      	mov	sp, r7
 8001738:	bd90      	pop	{r4, r7, pc}
 800173a:	bf00      	nop

0800173c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a55      	ldr	r2, [pc, #340]	@ (80018a4 <HAL_ADC_Start_DMA+0x168>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d004      	beq.n	800175c <HAL_ADC_Start_DMA+0x20>
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a54      	ldr	r2, [pc, #336]	@ (80018a8 <HAL_ADC_Start_DMA+0x16c>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d101      	bne.n	8001760 <HAL_ADC_Start_DMA+0x24>
 800175c:	4b53      	ldr	r3, [pc, #332]	@ (80018ac <HAL_ADC_Start_DMA+0x170>)
 800175e:	e000      	b.n	8001762 <HAL_ADC_Start_DMA+0x26>
 8001760:	4b53      	ldr	r3, [pc, #332]	@ (80018b0 <HAL_ADC_Start_DMA+0x174>)
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff fd7c 	bl	8001260 <LL_ADC_GetMultimode>
 8001768:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fe1c 	bl	80013ac <LL_ADC_REG_IsConversionOngoing>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	f040 808c 	bne.w	8001894 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001782:	2b01      	cmp	r3, #1
 8001784:	d101      	bne.n	800178a <HAL_ADC_Start_DMA+0x4e>
 8001786:	2302      	movs	r3, #2
 8001788:	e087      	b.n	800189a <HAL_ADC_Start_DMA+0x15e>
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	2201      	movs	r2, #1
 800178e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d005      	beq.n	80017a4 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	2b05      	cmp	r3, #5
 800179c:	d002      	beq.n	80017a4 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	2b09      	cmp	r3, #9
 80017a2:	d170      	bne.n	8001886 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80017a4:	68f8      	ldr	r0, [r7, #12]
 80017a6:	f000 fddf 	bl	8002368 <ADC_Enable>
 80017aa:	4603      	mov	r3, r0
 80017ac:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80017ae:	7dfb      	ldrb	r3, [r7, #23]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d163      	bne.n	800187c <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80017b8:	4b3e      	ldr	r3, [pc, #248]	@ (80018b4 <HAL_ADC_Start_DMA+0x178>)
 80017ba:	4013      	ands	r3, r2
 80017bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a37      	ldr	r2, [pc, #220]	@ (80018a8 <HAL_ADC_Start_DMA+0x16c>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d002      	beq.n	80017d4 <HAL_ADC_Start_DMA+0x98>
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	e000      	b.n	80017d6 <HAL_ADC_Start_DMA+0x9a>
 80017d4:	4b33      	ldr	r3, [pc, #204]	@ (80018a4 <HAL_ADC_Start_DMA+0x168>)
 80017d6:	68fa      	ldr	r2, [r7, #12]
 80017d8:	6812      	ldr	r2, [r2, #0]
 80017da:	4293      	cmp	r3, r2
 80017dc:	d002      	beq.n	80017e4 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d105      	bne.n	80017f0 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017e8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d006      	beq.n	800180a <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001800:	f023 0206 	bic.w	r2, r3, #6
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	659a      	str	r2, [r3, #88]	@ 0x58
 8001808:	e002      	b.n	8001810 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	2200      	movs	r2, #0
 800180e:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001814:	4a28      	ldr	r2, [pc, #160]	@ (80018b8 <HAL_ADC_Start_DMA+0x17c>)
 8001816:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181c:	4a27      	ldr	r2, [pc, #156]	@ (80018bc <HAL_ADC_Start_DMA+0x180>)
 800181e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001824:	4a26      	ldr	r2, [pc, #152]	@ (80018c0 <HAL_ADC_Start_DMA+0x184>)
 8001826:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	221c      	movs	r2, #28
 800182e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2200      	movs	r2, #0
 8001834:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	685a      	ldr	r2, [r3, #4]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f042 0210 	orr.w	r2, r2, #16
 8001846:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001850:	4619      	mov	r1, r3
 8001852:	4610      	mov	r0, r2
 8001854:	f7ff fc8e 	bl	8001174 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	3340      	adds	r3, #64	@ 0x40
 8001862:	4619      	mov	r1, r3
 8001864:	68ba      	ldr	r2, [r7, #8]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f001 fcbe 	bl	80031e8 <HAL_DMA_Start_IT>
 800186c:	4603      	mov	r3, r0
 800186e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff fd85 	bl	8001384 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800187a:	e00d      	b.n	8001898 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2200      	movs	r2, #0
 8001880:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8001884:	e008      	b.n	8001898 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	2200      	movs	r2, #0
 800188e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001892:	e001      	b.n	8001898 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001894:	2302      	movs	r3, #2
 8001896:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001898:	7dfb      	ldrb	r3, [r7, #23]
}
 800189a:	4618      	mov	r0, r3
 800189c:	3718      	adds	r7, #24
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40022000 	.word	0x40022000
 80018a8:	40022100 	.word	0x40022100
 80018ac:	40022300 	.word	0x40022300
 80018b0:	58026300 	.word	0x58026300
 80018b4:	fffff0fe 	.word	0xfffff0fe
 80018b8:	0800247d 	.word	0x0800247d
 80018bc:	08002555 	.word	0x08002555
 80018c0:	08002571 	.word	0x08002571

080018c4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b08a      	sub	sp, #40	@ 0x28
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80018cc:	2300      	movs	r3, #0
 80018ce:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a87      	ldr	r2, [pc, #540]	@ (8001b04 <HAL_ADC_IRQHandler+0x240>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d004      	beq.n	80018f4 <HAL_ADC_IRQHandler+0x30>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a86      	ldr	r2, [pc, #536]	@ (8001b08 <HAL_ADC_IRQHandler+0x244>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d101      	bne.n	80018f8 <HAL_ADC_IRQHandler+0x34>
 80018f4:	4b85      	ldr	r3, [pc, #532]	@ (8001b0c <HAL_ADC_IRQHandler+0x248>)
 80018f6:	e000      	b.n	80018fa <HAL_ADC_IRQHandler+0x36>
 80018f8:	4b85      	ldr	r3, [pc, #532]	@ (8001b10 <HAL_ADC_IRQHandler+0x24c>)
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff fcb0 	bl	8001260 <LL_ADC_GetMultimode>
 8001900:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	f003 0302 	and.w	r3, r3, #2
 8001908:	2b00      	cmp	r3, #0
 800190a:	d017      	beq.n	800193c <HAL_ADC_IRQHandler+0x78>
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d012      	beq.n	800193c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800191a:	f003 0310 	and.w	r3, r3, #16
 800191e:	2b00      	cmp	r3, #0
 8001920:	d105      	bne.n	800192e <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001926:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f000 ff6c 	bl	800280c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2202      	movs	r2, #2
 800193a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	f003 0304 	and.w	r3, r3, #4
 8001942:	2b00      	cmp	r3, #0
 8001944:	d004      	beq.n	8001950 <HAL_ADC_IRQHandler+0x8c>
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	f003 0304 	and.w	r3, r3, #4
 800194c:	2b00      	cmp	r3, #0
 800194e:	d10a      	bne.n	8001966 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001956:	2b00      	cmp	r3, #0
 8001958:	f000 8083 	beq.w	8001a62 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800195c:	69bb      	ldr	r3, [r7, #24]
 800195e:	f003 0308 	and.w	r3, r3, #8
 8001962:	2b00      	cmp	r3, #0
 8001964:	d07d      	beq.n	8001a62 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800196a:	f003 0310 	and.w	r3, r3, #16
 800196e:	2b00      	cmp	r3, #0
 8001970:	d105      	bne.n	800197e <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001976:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fbb7 	bl	80010f6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d062      	beq.n	8001a54 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a5d      	ldr	r2, [pc, #372]	@ (8001b08 <HAL_ADC_IRQHandler+0x244>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d002      	beq.n	800199e <HAL_ADC_IRQHandler+0xda>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	e000      	b.n	80019a0 <HAL_ADC_IRQHandler+0xdc>
 800199e:	4b59      	ldr	r3, [pc, #356]	@ (8001b04 <HAL_ADC_IRQHandler+0x240>)
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	6812      	ldr	r2, [r2, #0]
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d008      	beq.n	80019ba <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d005      	beq.n	80019ba <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	2b05      	cmp	r3, #5
 80019b2:	d002      	beq.n	80019ba <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	2b09      	cmp	r3, #9
 80019b8:	d104      	bne.n	80019c4 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	623b      	str	r3, [r7, #32]
 80019c2:	e00c      	b.n	80019de <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a4f      	ldr	r2, [pc, #316]	@ (8001b08 <HAL_ADC_IRQHandler+0x244>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d002      	beq.n	80019d4 <HAL_ADC_IRQHandler+0x110>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	e000      	b.n	80019d6 <HAL_ADC_IRQHandler+0x112>
 80019d4:	4b4b      	ldr	r3, [pc, #300]	@ (8001b04 <HAL_ADC_IRQHandler+0x240>)
 80019d6:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80019de:	6a3b      	ldr	r3, [r7, #32]
 80019e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d135      	bne.n	8001a54 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0308 	and.w	r3, r3, #8
 80019f2:	2b08      	cmp	r3, #8
 80019f4:	d12e      	bne.n	8001a54 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff fcd6 	bl	80013ac <LL_ADC_REG_IsConversionOngoing>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d11a      	bne.n	8001a3c <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	685a      	ldr	r2, [r3, #4]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f022 020c 	bic.w	r2, r2, #12
 8001a14:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a1a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d112      	bne.n	8001a54 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a32:	f043 0201 	orr.w	r2, r3, #1
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	655a      	str	r2, [r3, #84]	@ 0x54
 8001a3a:	e00b      	b.n	8001a54 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a40:	f043 0210 	orr.w	r2, r3, #16
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4c:	f043 0201 	orr.w	r2, r3, #1
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f000 f96f 	bl	8001d38 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	220c      	movs	r2, #12
 8001a60:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	f003 0320 	and.w	r3, r3, #32
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d004      	beq.n	8001a76 <HAL_ADC_IRQHandler+0x1b2>
 8001a6c:	69bb      	ldr	r3, [r7, #24]
 8001a6e:	f003 0320 	and.w	r3, r3, #32
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d10b      	bne.n	8001a8e <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f000 80a0 	beq.w	8001bc2 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	f000 809a 	beq.w	8001bc2 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a92:	f003 0310 	and.w	r3, r3, #16
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d105      	bne.n	8001aa6 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a9e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff fb75 	bl	800119a <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001ab0:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff fb1d 	bl	80010f6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001abc:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a11      	ldr	r2, [pc, #68]	@ (8001b08 <HAL_ADC_IRQHandler+0x244>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d002      	beq.n	8001ace <HAL_ADC_IRQHandler+0x20a>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	e000      	b.n	8001ad0 <HAL_ADC_IRQHandler+0x20c>
 8001ace:	4b0d      	ldr	r3, [pc, #52]	@ (8001b04 <HAL_ADC_IRQHandler+0x240>)
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	6812      	ldr	r2, [r2, #0]
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d008      	beq.n	8001aea <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d005      	beq.n	8001aea <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	2b06      	cmp	r3, #6
 8001ae2:	d002      	beq.n	8001aea <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	2b07      	cmp	r3, #7
 8001ae8:	d104      	bne.n	8001af4 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	623b      	str	r3, [r7, #32]
 8001af2:	e014      	b.n	8001b1e <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a03      	ldr	r2, [pc, #12]	@ (8001b08 <HAL_ADC_IRQHandler+0x244>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d00a      	beq.n	8001b14 <HAL_ADC_IRQHandler+0x250>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	e008      	b.n	8001b16 <HAL_ADC_IRQHandler+0x252>
 8001b04:	40022000 	.word	0x40022000
 8001b08:	40022100 	.word	0x40022100
 8001b0c:	40022300 	.word	0x40022300
 8001b10:	58026300 	.word	0x58026300
 8001b14:	4b84      	ldr	r3, [pc, #528]	@ (8001d28 <HAL_ADC_IRQHandler+0x464>)
 8001b16:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d047      	beq.n	8001bb4 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001b24:	6a3b      	ldr	r3, [r7, #32]
 8001b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d007      	beq.n	8001b3e <HAL_ADC_IRQHandler+0x27a>
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d03f      	beq.n	8001bb4 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001b34:	6a3b      	ldr	r3, [r7, #32]
 8001b36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d13a      	bne.n	8001bb4 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b48:	2b40      	cmp	r3, #64	@ 0x40
 8001b4a:	d133      	bne.n	8001bb4 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001b4c:	6a3b      	ldr	r3, [r7, #32]
 8001b4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d12e      	bne.n	8001bb4 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff fc39 	bl	80013d2 <LL_ADC_INJ_IsConversionOngoing>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d11a      	bne.n	8001b9c <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	685a      	ldr	r2, [r3, #4]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001b74:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b7a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d112      	bne.n	8001bb4 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b92:	f043 0201 	orr.w	r2, r3, #1
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	655a      	str	r2, [r3, #84]	@ 0x54
 8001b9a:	e00b      	b.n	8001bb4 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ba0:	f043 0210 	orr.w	r2, r3, #16
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bac:	f043 0201 	orr.w	r2, r3, #1
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f000 fe01 	bl	80027bc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2260      	movs	r2, #96	@ 0x60
 8001bc0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d011      	beq.n	8001bf0 <HAL_ADC_IRQHandler+0x32c>
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d00c      	beq.n	8001bf0 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bda:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f000 f8bc 	bl	8001d60 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2280      	movs	r2, #128	@ 0x80
 8001bee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d012      	beq.n	8001c20 <HAL_ADC_IRQHandler+0x35c>
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d00d      	beq.n	8001c20 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c08:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f000 fde7 	bl	80027e4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c1e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d012      	beq.n	8001c50 <HAL_ADC_IRQHandler+0x38c>
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d00d      	beq.n	8001c50 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c38:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f000 fdd9 	bl	80027f8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c4e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f003 0310 	and.w	r3, r3, #16
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d043      	beq.n	8001ce2 <HAL_ADC_IRQHandler+0x41e>
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	f003 0310 	and.w	r3, r3, #16
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d03e      	beq.n	8001ce2 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d102      	bne.n	8001c72 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c70:	e021      	b.n	8001cb6 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d015      	beq.n	8001ca4 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a2a      	ldr	r2, [pc, #168]	@ (8001d28 <HAL_ADC_IRQHandler+0x464>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d004      	beq.n	8001c8c <HAL_ADC_IRQHandler+0x3c8>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a29      	ldr	r2, [pc, #164]	@ (8001d2c <HAL_ADC_IRQHandler+0x468>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d101      	bne.n	8001c90 <HAL_ADC_IRQHandler+0x3cc>
 8001c8c:	4b28      	ldr	r3, [pc, #160]	@ (8001d30 <HAL_ADC_IRQHandler+0x46c>)
 8001c8e:	e000      	b.n	8001c92 <HAL_ADC_IRQHandler+0x3ce>
 8001c90:	4b28      	ldr	r3, [pc, #160]	@ (8001d34 <HAL_ADC_IRQHandler+0x470>)
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff faf2 	bl	800127c <LL_ADC_GetMultiDMATransfer>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d00b      	beq.n	8001cb6 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ca2:	e008      	b.n	8001cb6 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	f003 0303 	and.w	r3, r3, #3
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8001cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d10e      	bne.n	8001cda <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cc0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ccc:	f043 0202 	orr.w	r2, r3, #2
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f000 f84d 	bl	8001d74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2210      	movs	r2, #16
 8001ce0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d018      	beq.n	8001d1e <HAL_ADC_IRQHandler+0x45a>
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d013      	beq.n	8001d1e <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cfa:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d06:	f043 0208 	orr.w	r2, r3, #8
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d16:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 fd59 	bl	80027d0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001d1e:	bf00      	nop
 8001d20:	3728      	adds	r7, #40	@ 0x28
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40022000 	.word	0x40022000
 8001d2c:	40022100 	.word	0x40022100
 8001d30:	40022300 	.word	0x40022300
 8001d34:	58026300 	.word	0x58026300

08001d38 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001d40:	bf00      	nop
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001d54:	bf00      	nop
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001d68:	bf00      	nop
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d7c:	bf00      	nop
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001d88:	b590      	push	{r4, r7, lr}
 8001d8a:	b08d      	sub	sp, #52	@ 0x34
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d92:	2300      	movs	r3, #0
 8001d94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	4a65      	ldr	r2, [pc, #404]	@ (8001f38 <HAL_ADC_ConfigChannel+0x1b0>)
 8001da2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d101      	bne.n	8001db2 <HAL_ADC_ConfigChannel+0x2a>
 8001dae:	2302      	movs	r3, #2
 8001db0:	e2c7      	b.n	8002342 <HAL_ADC_ConfigChannel+0x5ba>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2201      	movs	r2, #1
 8001db6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff faf4 	bl	80013ac <LL_ADC_REG_IsConversionOngoing>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	f040 82ac 	bne.w	8002324 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	db2c      	blt.n	8001e2e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d108      	bne.n	8001df2 <HAL_ADC_ConfigChannel+0x6a>
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	0e9b      	lsrs	r3, r3, #26
 8001de6:	f003 031f 	and.w	r3, r3, #31
 8001dea:	2201      	movs	r2, #1
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	e016      	b.n	8001e20 <HAL_ADC_ConfigChannel+0x98>
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	fa93 f3a3 	rbit	r3, r3
 8001dfe:	613b      	str	r3, [r7, #16]
  return result;
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d101      	bne.n	8001e0e <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8001e0a:	2320      	movs	r3, #32
 8001e0c:	e003      	b.n	8001e16 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	fab3 f383 	clz	r3, r3
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	f003 031f 	and.w	r3, r3, #31
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	6812      	ldr	r2, [r2, #0]
 8001e24:	69d1      	ldr	r1, [r2, #28]
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	6812      	ldr	r2, [r2, #0]
 8001e2a:	430b      	orrs	r3, r1
 8001e2c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6818      	ldr	r0, [r3, #0]
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	6859      	ldr	r1, [r3, #4]
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	f7ff f96e 	bl	800111c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff fab1 	bl	80013ac <LL_ADC_REG_IsConversionOngoing>
 8001e4a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff fabe 	bl	80013d2 <LL_ADC_INJ_IsConversionOngoing>
 8001e56:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f040 80b8 	bne.w	8001fd0 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	f040 80b4 	bne.w	8001fd0 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6818      	ldr	r0, [r3, #0]
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	6819      	ldr	r1, [r3, #0]
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	461a      	mov	r2, r3
 8001e76:	f7ff f9a3 	bl	80011c0 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001e7a:	4b30      	ldr	r3, [pc, #192]	@ (8001f3c <HAL_ADC_ConfigChannel+0x1b4>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001e82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e86:	d10b      	bne.n	8001ea0 <HAL_ADC_ConfigChannel+0x118>
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	695a      	ldr	r2, [r3, #20]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	089b      	lsrs	r3, r3, #2
 8001e94:	f003 0307 	and.w	r3, r3, #7
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	e01d      	b.n	8001edc <HAL_ADC_ConfigChannel+0x154>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	f003 0310 	and.w	r3, r3, #16
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d10b      	bne.n	8001ec6 <HAL_ADC_ConfigChannel+0x13e>
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	695a      	ldr	r2, [r3, #20]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	089b      	lsrs	r3, r3, #2
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	e00a      	b.n	8001edc <HAL_ADC_ConfigChannel+0x154>
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	695a      	ldr	r2, [r3, #20]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	089b      	lsrs	r3, r3, #2
 8001ed2:	f003 0304 	and.w	r3, r3, #4
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	2b04      	cmp	r3, #4
 8001ee4:	d02c      	beq.n	8001f40 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6818      	ldr	r0, [r3, #0]
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	6919      	ldr	r1, [r3, #16]
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	6a3b      	ldr	r3, [r7, #32]
 8001ef4:	f7ff f8ab 	bl	800104e <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6818      	ldr	r0, [r3, #0]
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	6919      	ldr	r1, [r3, #16]
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	7e5b      	ldrb	r3, [r3, #25]
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d102      	bne.n	8001f0e <HAL_ADC_ConfigChannel+0x186>
 8001f08:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001f0c:	e000      	b.n	8001f10 <HAL_ADC_ConfigChannel+0x188>
 8001f0e:	2300      	movs	r3, #0
 8001f10:	461a      	mov	r2, r3
 8001f12:	f7ff f8d5 	bl	80010c0 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6818      	ldr	r0, [r3, #0]
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	6919      	ldr	r1, [r3, #16]
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	7e1b      	ldrb	r3, [r3, #24]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d102      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x1a4>
 8001f26:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001f2a:	e000      	b.n	8001f2e <HAL_ADC_ConfigChannel+0x1a6>
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	461a      	mov	r2, r3
 8001f30:	f7ff f8ad 	bl	800108e <LL_ADC_SetDataRightShift>
 8001f34:	e04c      	b.n	8001fd0 <HAL_ADC_ConfigChannel+0x248>
 8001f36:	bf00      	nop
 8001f38:	47ff0000 	.word	0x47ff0000
 8001f3c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f46:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	069b      	lsls	r3, r3, #26
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d107      	bne.n	8001f64 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001f62:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f6a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	069b      	lsls	r3, r3, #26
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d107      	bne.n	8001f88 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001f86:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001f8e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	069b      	lsls	r3, r3, #26
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d107      	bne.n	8001fac <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001faa:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001fb2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	069b      	lsls	r3, r3, #26
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d107      	bne.n	8001fd0 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001fce:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff f9c1 	bl	800135c <LL_ADC_IsEnabled>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f040 81aa 	bne.w	8002336 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6818      	ldr	r0, [r3, #0]
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	6819      	ldr	r1, [r3, #0]
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	461a      	mov	r2, r3
 8001ff0:	f7ff f912 	bl	8001218 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	4a87      	ldr	r2, [pc, #540]	@ (8002218 <HAL_ADC_ConfigChannel+0x490>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	f040 809a 	bne.w	8002134 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4984      	ldr	r1, [pc, #528]	@ (800221c <HAL_ADC_ConfigChannel+0x494>)
 800200a:	428b      	cmp	r3, r1
 800200c:	d147      	bne.n	800209e <HAL_ADC_ConfigChannel+0x316>
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4983      	ldr	r1, [pc, #524]	@ (8002220 <HAL_ADC_ConfigChannel+0x498>)
 8002014:	428b      	cmp	r3, r1
 8002016:	d040      	beq.n	800209a <HAL_ADC_ConfigChannel+0x312>
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4981      	ldr	r1, [pc, #516]	@ (8002224 <HAL_ADC_ConfigChannel+0x49c>)
 800201e:	428b      	cmp	r3, r1
 8002020:	d039      	beq.n	8002096 <HAL_ADC_ConfigChannel+0x30e>
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4980      	ldr	r1, [pc, #512]	@ (8002228 <HAL_ADC_ConfigChannel+0x4a0>)
 8002028:	428b      	cmp	r3, r1
 800202a:	d032      	beq.n	8002092 <HAL_ADC_ConfigChannel+0x30a>
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	497e      	ldr	r1, [pc, #504]	@ (800222c <HAL_ADC_ConfigChannel+0x4a4>)
 8002032:	428b      	cmp	r3, r1
 8002034:	d02b      	beq.n	800208e <HAL_ADC_ConfigChannel+0x306>
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	497d      	ldr	r1, [pc, #500]	@ (8002230 <HAL_ADC_ConfigChannel+0x4a8>)
 800203c:	428b      	cmp	r3, r1
 800203e:	d024      	beq.n	800208a <HAL_ADC_ConfigChannel+0x302>
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	497b      	ldr	r1, [pc, #492]	@ (8002234 <HAL_ADC_ConfigChannel+0x4ac>)
 8002046:	428b      	cmp	r3, r1
 8002048:	d01d      	beq.n	8002086 <HAL_ADC_ConfigChannel+0x2fe>
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	497a      	ldr	r1, [pc, #488]	@ (8002238 <HAL_ADC_ConfigChannel+0x4b0>)
 8002050:	428b      	cmp	r3, r1
 8002052:	d016      	beq.n	8002082 <HAL_ADC_ConfigChannel+0x2fa>
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4978      	ldr	r1, [pc, #480]	@ (800223c <HAL_ADC_ConfigChannel+0x4b4>)
 800205a:	428b      	cmp	r3, r1
 800205c:	d00f      	beq.n	800207e <HAL_ADC_ConfigChannel+0x2f6>
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4977      	ldr	r1, [pc, #476]	@ (8002240 <HAL_ADC_ConfigChannel+0x4b8>)
 8002064:	428b      	cmp	r3, r1
 8002066:	d008      	beq.n	800207a <HAL_ADC_ConfigChannel+0x2f2>
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4975      	ldr	r1, [pc, #468]	@ (8002244 <HAL_ADC_ConfigChannel+0x4bc>)
 800206e:	428b      	cmp	r3, r1
 8002070:	d101      	bne.n	8002076 <HAL_ADC_ConfigChannel+0x2ee>
 8002072:	4b75      	ldr	r3, [pc, #468]	@ (8002248 <HAL_ADC_ConfigChannel+0x4c0>)
 8002074:	e05a      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 8002076:	2300      	movs	r3, #0
 8002078:	e058      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 800207a:	4b74      	ldr	r3, [pc, #464]	@ (800224c <HAL_ADC_ConfigChannel+0x4c4>)
 800207c:	e056      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 800207e:	4b74      	ldr	r3, [pc, #464]	@ (8002250 <HAL_ADC_ConfigChannel+0x4c8>)
 8002080:	e054      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 8002082:	4b6e      	ldr	r3, [pc, #440]	@ (800223c <HAL_ADC_ConfigChannel+0x4b4>)
 8002084:	e052      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 8002086:	4b6c      	ldr	r3, [pc, #432]	@ (8002238 <HAL_ADC_ConfigChannel+0x4b0>)
 8002088:	e050      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 800208a:	4b72      	ldr	r3, [pc, #456]	@ (8002254 <HAL_ADC_ConfigChannel+0x4cc>)
 800208c:	e04e      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 800208e:	4b72      	ldr	r3, [pc, #456]	@ (8002258 <HAL_ADC_ConfigChannel+0x4d0>)
 8002090:	e04c      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 8002092:	4b72      	ldr	r3, [pc, #456]	@ (800225c <HAL_ADC_ConfigChannel+0x4d4>)
 8002094:	e04a      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 8002096:	4b72      	ldr	r3, [pc, #456]	@ (8002260 <HAL_ADC_ConfigChannel+0x4d8>)
 8002098:	e048      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 800209a:	2301      	movs	r3, #1
 800209c:	e046      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4970      	ldr	r1, [pc, #448]	@ (8002264 <HAL_ADC_ConfigChannel+0x4dc>)
 80020a4:	428b      	cmp	r3, r1
 80020a6:	d140      	bne.n	800212a <HAL_ADC_ConfigChannel+0x3a2>
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	495c      	ldr	r1, [pc, #368]	@ (8002220 <HAL_ADC_ConfigChannel+0x498>)
 80020ae:	428b      	cmp	r3, r1
 80020b0:	d039      	beq.n	8002126 <HAL_ADC_ConfigChannel+0x39e>
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	495b      	ldr	r1, [pc, #364]	@ (8002224 <HAL_ADC_ConfigChannel+0x49c>)
 80020b8:	428b      	cmp	r3, r1
 80020ba:	d032      	beq.n	8002122 <HAL_ADC_ConfigChannel+0x39a>
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4959      	ldr	r1, [pc, #356]	@ (8002228 <HAL_ADC_ConfigChannel+0x4a0>)
 80020c2:	428b      	cmp	r3, r1
 80020c4:	d02b      	beq.n	800211e <HAL_ADC_ConfigChannel+0x396>
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4958      	ldr	r1, [pc, #352]	@ (800222c <HAL_ADC_ConfigChannel+0x4a4>)
 80020cc:	428b      	cmp	r3, r1
 80020ce:	d024      	beq.n	800211a <HAL_ADC_ConfigChannel+0x392>
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4956      	ldr	r1, [pc, #344]	@ (8002230 <HAL_ADC_ConfigChannel+0x4a8>)
 80020d6:	428b      	cmp	r3, r1
 80020d8:	d01d      	beq.n	8002116 <HAL_ADC_ConfigChannel+0x38e>
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4955      	ldr	r1, [pc, #340]	@ (8002234 <HAL_ADC_ConfigChannel+0x4ac>)
 80020e0:	428b      	cmp	r3, r1
 80020e2:	d016      	beq.n	8002112 <HAL_ADC_ConfigChannel+0x38a>
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4953      	ldr	r1, [pc, #332]	@ (8002238 <HAL_ADC_ConfigChannel+0x4b0>)
 80020ea:	428b      	cmp	r3, r1
 80020ec:	d00f      	beq.n	800210e <HAL_ADC_ConfigChannel+0x386>
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4952      	ldr	r1, [pc, #328]	@ (800223c <HAL_ADC_ConfigChannel+0x4b4>)
 80020f4:	428b      	cmp	r3, r1
 80020f6:	d008      	beq.n	800210a <HAL_ADC_ConfigChannel+0x382>
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4951      	ldr	r1, [pc, #324]	@ (8002244 <HAL_ADC_ConfigChannel+0x4bc>)
 80020fe:	428b      	cmp	r3, r1
 8002100:	d101      	bne.n	8002106 <HAL_ADC_ConfigChannel+0x37e>
 8002102:	4b51      	ldr	r3, [pc, #324]	@ (8002248 <HAL_ADC_ConfigChannel+0x4c0>)
 8002104:	e012      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 8002106:	2300      	movs	r3, #0
 8002108:	e010      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 800210a:	4b51      	ldr	r3, [pc, #324]	@ (8002250 <HAL_ADC_ConfigChannel+0x4c8>)
 800210c:	e00e      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 800210e:	4b4b      	ldr	r3, [pc, #300]	@ (800223c <HAL_ADC_ConfigChannel+0x4b4>)
 8002110:	e00c      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 8002112:	4b49      	ldr	r3, [pc, #292]	@ (8002238 <HAL_ADC_ConfigChannel+0x4b0>)
 8002114:	e00a      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 8002116:	4b4f      	ldr	r3, [pc, #316]	@ (8002254 <HAL_ADC_ConfigChannel+0x4cc>)
 8002118:	e008      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 800211a:	4b4f      	ldr	r3, [pc, #316]	@ (8002258 <HAL_ADC_ConfigChannel+0x4d0>)
 800211c:	e006      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 800211e:	4b4f      	ldr	r3, [pc, #316]	@ (800225c <HAL_ADC_ConfigChannel+0x4d4>)
 8002120:	e004      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 8002122:	4b4f      	ldr	r3, [pc, #316]	@ (8002260 <HAL_ADC_ConfigChannel+0x4d8>)
 8002124:	e002      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 8002126:	2301      	movs	r3, #1
 8002128:	e000      	b.n	800212c <HAL_ADC_ConfigChannel+0x3a4>
 800212a:	2300      	movs	r3, #0
 800212c:	4619      	mov	r1, r3
 800212e:	4610      	mov	r0, r2
 8002130:	f7fe ff5a 	bl	8000fe8 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	f280 80fc 	bge.w	8002336 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a36      	ldr	r2, [pc, #216]	@ (800221c <HAL_ADC_ConfigChannel+0x494>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d004      	beq.n	8002152 <HAL_ADC_ConfigChannel+0x3ca>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a45      	ldr	r2, [pc, #276]	@ (8002264 <HAL_ADC_ConfigChannel+0x4dc>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d101      	bne.n	8002156 <HAL_ADC_ConfigChannel+0x3ce>
 8002152:	4b45      	ldr	r3, [pc, #276]	@ (8002268 <HAL_ADC_ConfigChannel+0x4e0>)
 8002154:	e000      	b.n	8002158 <HAL_ADC_ConfigChannel+0x3d0>
 8002156:	4b45      	ldr	r3, [pc, #276]	@ (800226c <HAL_ADC_ConfigChannel+0x4e4>)
 8002158:	4618      	mov	r0, r3
 800215a:	f7fe ff37 	bl	8000fcc <LL_ADC_GetCommonPathInternalCh>
 800215e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a2d      	ldr	r2, [pc, #180]	@ (800221c <HAL_ADC_ConfigChannel+0x494>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d004      	beq.n	8002174 <HAL_ADC_ConfigChannel+0x3ec>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a3d      	ldr	r2, [pc, #244]	@ (8002264 <HAL_ADC_ConfigChannel+0x4dc>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d10e      	bne.n	8002192 <HAL_ADC_ConfigChannel+0x40a>
 8002174:	4829      	ldr	r0, [pc, #164]	@ (800221c <HAL_ADC_ConfigChannel+0x494>)
 8002176:	f7ff f8f1 	bl	800135c <LL_ADC_IsEnabled>
 800217a:	4604      	mov	r4, r0
 800217c:	4839      	ldr	r0, [pc, #228]	@ (8002264 <HAL_ADC_ConfigChannel+0x4dc>)
 800217e:	f7ff f8ed 	bl	800135c <LL_ADC_IsEnabled>
 8002182:	4603      	mov	r3, r0
 8002184:	4323      	orrs	r3, r4
 8002186:	2b00      	cmp	r3, #0
 8002188:	bf0c      	ite	eq
 800218a:	2301      	moveq	r3, #1
 800218c:	2300      	movne	r3, #0
 800218e:	b2db      	uxtb	r3, r3
 8002190:	e008      	b.n	80021a4 <HAL_ADC_ConfigChannel+0x41c>
 8002192:	4837      	ldr	r0, [pc, #220]	@ (8002270 <HAL_ADC_ConfigChannel+0x4e8>)
 8002194:	f7ff f8e2 	bl	800135c <LL_ADC_IsEnabled>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	bf0c      	ite	eq
 800219e:	2301      	moveq	r3, #1
 80021a0:	2300      	movne	r3, #0
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f000 80b3 	beq.w	8002310 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a31      	ldr	r2, [pc, #196]	@ (8002274 <HAL_ADC_ConfigChannel+0x4ec>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d165      	bne.n	8002280 <HAL_ADC_ConfigChannel+0x4f8>
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d160      	bne.n	8002280 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a2b      	ldr	r2, [pc, #172]	@ (8002270 <HAL_ADC_ConfigChannel+0x4e8>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	f040 80b6 	bne.w	8002336 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a13      	ldr	r2, [pc, #76]	@ (800221c <HAL_ADC_ConfigChannel+0x494>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d004      	beq.n	80021de <HAL_ADC_ConfigChannel+0x456>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a22      	ldr	r2, [pc, #136]	@ (8002264 <HAL_ADC_ConfigChannel+0x4dc>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d101      	bne.n	80021e2 <HAL_ADC_ConfigChannel+0x45a>
 80021de:	4a22      	ldr	r2, [pc, #136]	@ (8002268 <HAL_ADC_ConfigChannel+0x4e0>)
 80021e0:	e000      	b.n	80021e4 <HAL_ADC_ConfigChannel+0x45c>
 80021e2:	4a22      	ldr	r2, [pc, #136]	@ (800226c <HAL_ADC_ConfigChannel+0x4e4>)
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80021ea:	4619      	mov	r1, r3
 80021ec:	4610      	mov	r0, r2
 80021ee:	f7fe feda 	bl	8000fa6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021f2:	4b21      	ldr	r3, [pc, #132]	@ (8002278 <HAL_ADC_ConfigChannel+0x4f0>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	099b      	lsrs	r3, r3, #6
 80021f8:	4a20      	ldr	r2, [pc, #128]	@ (800227c <HAL_ADC_ConfigChannel+0x4f4>)
 80021fa:	fba2 2303 	umull	r2, r3, r2, r3
 80021fe:	099b      	lsrs	r3, r3, #6
 8002200:	3301      	adds	r3, #1
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002206:	e002      	b.n	800220e <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	3b01      	subs	r3, #1
 800220c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d1f9      	bne.n	8002208 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002214:	e08f      	b.n	8002336 <HAL_ADC_ConfigChannel+0x5ae>
 8002216:	bf00      	nop
 8002218:	47ff0000 	.word	0x47ff0000
 800221c:	40022000 	.word	0x40022000
 8002220:	04300002 	.word	0x04300002
 8002224:	08600004 	.word	0x08600004
 8002228:	0c900008 	.word	0x0c900008
 800222c:	10c00010 	.word	0x10c00010
 8002230:	14f00020 	.word	0x14f00020
 8002234:	2a000400 	.word	0x2a000400
 8002238:	2e300800 	.word	0x2e300800
 800223c:	32601000 	.word	0x32601000
 8002240:	43210000 	.word	0x43210000
 8002244:	4b840000 	.word	0x4b840000
 8002248:	4fb80000 	.word	0x4fb80000
 800224c:	47520000 	.word	0x47520000
 8002250:	36902000 	.word	0x36902000
 8002254:	25b00200 	.word	0x25b00200
 8002258:	21800100 	.word	0x21800100
 800225c:	1d500080 	.word	0x1d500080
 8002260:	19200040 	.word	0x19200040
 8002264:	40022100 	.word	0x40022100
 8002268:	40022300 	.word	0x40022300
 800226c:	58026300 	.word	0x58026300
 8002270:	58026000 	.word	0x58026000
 8002274:	cb840000 	.word	0xcb840000
 8002278:	24000000 	.word	0x24000000
 800227c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a31      	ldr	r2, [pc, #196]	@ (800234c <HAL_ADC_ConfigChannel+0x5c4>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d11e      	bne.n	80022c8 <HAL_ADC_ConfigChannel+0x540>
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d119      	bne.n	80022c8 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a2d      	ldr	r2, [pc, #180]	@ (8002350 <HAL_ADC_ConfigChannel+0x5c8>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d14b      	bne.n	8002336 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a2c      	ldr	r2, [pc, #176]	@ (8002354 <HAL_ADC_ConfigChannel+0x5cc>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d004      	beq.n	80022b2 <HAL_ADC_ConfigChannel+0x52a>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a2a      	ldr	r2, [pc, #168]	@ (8002358 <HAL_ADC_ConfigChannel+0x5d0>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d101      	bne.n	80022b6 <HAL_ADC_ConfigChannel+0x52e>
 80022b2:	4a2a      	ldr	r2, [pc, #168]	@ (800235c <HAL_ADC_ConfigChannel+0x5d4>)
 80022b4:	e000      	b.n	80022b8 <HAL_ADC_ConfigChannel+0x530>
 80022b6:	4a2a      	ldr	r2, [pc, #168]	@ (8002360 <HAL_ADC_ConfigChannel+0x5d8>)
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022be:	4619      	mov	r1, r3
 80022c0:	4610      	mov	r0, r2
 80022c2:	f7fe fe70 	bl	8000fa6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80022c6:	e036      	b.n	8002336 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a25      	ldr	r2, [pc, #148]	@ (8002364 <HAL_ADC_ConfigChannel+0x5dc>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d131      	bne.n	8002336 <HAL_ADC_ConfigChannel+0x5ae>
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d12c      	bne.n	8002336 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002350 <HAL_ADC_ConfigChannel+0x5c8>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d127      	bne.n	8002336 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a1a      	ldr	r2, [pc, #104]	@ (8002354 <HAL_ADC_ConfigChannel+0x5cc>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d004      	beq.n	80022fa <HAL_ADC_ConfigChannel+0x572>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a18      	ldr	r2, [pc, #96]	@ (8002358 <HAL_ADC_ConfigChannel+0x5d0>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d101      	bne.n	80022fe <HAL_ADC_ConfigChannel+0x576>
 80022fa:	4a18      	ldr	r2, [pc, #96]	@ (800235c <HAL_ADC_ConfigChannel+0x5d4>)
 80022fc:	e000      	b.n	8002300 <HAL_ADC_ConfigChannel+0x578>
 80022fe:	4a18      	ldr	r2, [pc, #96]	@ (8002360 <HAL_ADC_ConfigChannel+0x5d8>)
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002306:	4619      	mov	r1, r3
 8002308:	4610      	mov	r0, r2
 800230a:	f7fe fe4c 	bl	8000fa6 <LL_ADC_SetCommonPathInternalCh>
 800230e:	e012      	b.n	8002336 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002314:	f043 0220 	orr.w	r2, r3, #32
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002322:	e008      	b.n	8002336 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002328:	f043 0220 	orr.w	r2, r3, #32
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800233e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002342:	4618      	mov	r0, r3
 8002344:	3734      	adds	r7, #52	@ 0x34
 8002346:	46bd      	mov	sp, r7
 8002348:	bd90      	pop	{r4, r7, pc}
 800234a:	bf00      	nop
 800234c:	c7520000 	.word	0xc7520000
 8002350:	58026000 	.word	0x58026000
 8002354:	40022000 	.word	0x40022000
 8002358:	40022100 	.word	0x40022100
 800235c:	40022300 	.word	0x40022300
 8002360:	58026300 	.word	0x58026300
 8002364:	cfb80000 	.word	0xcfb80000

08002368 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4618      	mov	r0, r3
 8002376:	f7fe fff1 	bl	800135c <LL_ADC_IsEnabled>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d16e      	bne.n	800245e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689a      	ldr	r2, [r3, #8]
 8002386:	4b38      	ldr	r3, [pc, #224]	@ (8002468 <ADC_Enable+0x100>)
 8002388:	4013      	ands	r3, r2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00d      	beq.n	80023aa <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002392:	f043 0210 	orr.w	r2, r3, #16
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800239e:	f043 0201 	orr.w	r2, r3, #1
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e05a      	b.n	8002460 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe ffc0 	bl	8001334 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80023b4:	f7fe fda8 	bl	8000f08 <HAL_GetTick>
 80023b8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a2b      	ldr	r2, [pc, #172]	@ (800246c <ADC_Enable+0x104>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d004      	beq.n	80023ce <ADC_Enable+0x66>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a29      	ldr	r2, [pc, #164]	@ (8002470 <ADC_Enable+0x108>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d101      	bne.n	80023d2 <ADC_Enable+0x6a>
 80023ce:	4b29      	ldr	r3, [pc, #164]	@ (8002474 <ADC_Enable+0x10c>)
 80023d0:	e000      	b.n	80023d4 <ADC_Enable+0x6c>
 80023d2:	4b29      	ldr	r3, [pc, #164]	@ (8002478 <ADC_Enable+0x110>)
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe ff43 	bl	8001260 <LL_ADC_GetMultimode>
 80023da:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a23      	ldr	r2, [pc, #140]	@ (8002470 <ADC_Enable+0x108>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d002      	beq.n	80023ec <ADC_Enable+0x84>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	e000      	b.n	80023ee <ADC_Enable+0x86>
 80023ec:	4b1f      	ldr	r3, [pc, #124]	@ (800246c <ADC_Enable+0x104>)
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	6812      	ldr	r2, [r2, #0]
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d02c      	beq.n	8002450 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d130      	bne.n	800245e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023fc:	e028      	b.n	8002450 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4618      	mov	r0, r3
 8002404:	f7fe ffaa 	bl	800135c <LL_ADC_IsEnabled>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d104      	bne.n	8002418 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4618      	mov	r0, r3
 8002414:	f7fe ff8e 	bl	8001334 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002418:	f7fe fd76 	bl	8000f08 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d914      	bls.n	8002450 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	2b01      	cmp	r3, #1
 8002432:	d00d      	beq.n	8002450 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002438:	f043 0210 	orr.w	r2, r3, #16
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002444:	f043 0201 	orr.w	r2, r3, #1
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e007      	b.n	8002460 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b01      	cmp	r3, #1
 800245c:	d1cf      	bne.n	80023fe <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	8000003f 	.word	0x8000003f
 800246c:	40022000 	.word	0x40022000
 8002470:	40022100 	.word	0x40022100
 8002474:	40022300 	.word	0x40022300
 8002478:	58026300 	.word	0x58026300

0800247c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002488:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800248e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002492:	2b00      	cmp	r3, #0
 8002494:	d14b      	bne.n	800252e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800249a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0308 	and.w	r3, r3, #8
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d021      	beq.n	80024f4 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7fe fe1e 	bl	80010f6 <LL_ADC_REG_IsTriggerSourceSWStart>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d032      	beq.n	8002526 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d12b      	bne.n	8002526 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d11f      	bne.n	8002526 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024ea:	f043 0201 	orr.w	r2, r3, #1
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	655a      	str	r2, [r3, #84]	@ 0x54
 80024f2:	e018      	b.n	8002526 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	f003 0303 	and.w	r3, r3, #3
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d111      	bne.n	8002526 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002506:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002512:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d105      	bne.n	8002526 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800251e:	f043 0201 	orr.w	r2, r3, #1
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002526:	68f8      	ldr	r0, [r7, #12]
 8002528:	f7ff fc06 	bl	8001d38 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800252c:	e00e      	b.n	800254c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002532:	f003 0310 	and.w	r3, r3, #16
 8002536:	2b00      	cmp	r3, #0
 8002538:	d003      	beq.n	8002542 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800253a:	68f8      	ldr	r0, [r7, #12]
 800253c:	f7ff fc1a 	bl	8001d74 <HAL_ADC_ErrorCallback>
}
 8002540:	e004      	b.n	800254c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	4798      	blx	r3
}
 800254c:	bf00      	nop
 800254e:	3710      	adds	r7, #16
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002560:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002562:	68f8      	ldr	r0, [r7, #12]
 8002564:	f7ff fbf2 	bl	8001d4c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002568:	bf00      	nop
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800257c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002582:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800258e:	f043 0204 	orr.w	r2, r3, #4
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002596:	68f8      	ldr	r0, [r7, #12]
 8002598:	f7ff fbec 	bl	8001d74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800259c:	bf00      	nop
 800259e:	3710      	adds	r7, #16
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a7a      	ldr	r2, [pc, #488]	@ (800279c <ADC_ConfigureBoostMode+0x1f8>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d004      	beq.n	80025c0 <ADC_ConfigureBoostMode+0x1c>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a79      	ldr	r2, [pc, #484]	@ (80027a0 <ADC_ConfigureBoostMode+0x1fc>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d109      	bne.n	80025d4 <ADC_ConfigureBoostMode+0x30>
 80025c0:	4b78      	ldr	r3, [pc, #480]	@ (80027a4 <ADC_ConfigureBoostMode+0x200>)
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	bf14      	ite	ne
 80025cc:	2301      	movne	r3, #1
 80025ce:	2300      	moveq	r3, #0
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	e008      	b.n	80025e6 <ADC_ConfigureBoostMode+0x42>
 80025d4:	4b74      	ldr	r3, [pc, #464]	@ (80027a8 <ADC_ConfigureBoostMode+0x204>)
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	bf14      	ite	ne
 80025e0:	2301      	movne	r3, #1
 80025e2:	2300      	moveq	r3, #0
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d01c      	beq.n	8002624 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80025ea:	f003 fb5d 	bl	8005ca8 <HAL_RCC_GetHCLKFreq>
 80025ee:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80025f8:	d010      	beq.n	800261c <ADC_ConfigureBoostMode+0x78>
 80025fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80025fe:	d873      	bhi.n	80026e8 <ADC_ConfigureBoostMode+0x144>
 8002600:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002604:	d002      	beq.n	800260c <ADC_ConfigureBoostMode+0x68>
 8002606:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800260a:	d16d      	bne.n	80026e8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	0c1b      	lsrs	r3, r3, #16
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	fbb2 f3f3 	udiv	r3, r2, r3
 8002618:	60fb      	str	r3, [r7, #12]
        break;
 800261a:	e068      	b.n	80026ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	089b      	lsrs	r3, r3, #2
 8002620:	60fb      	str	r3, [r7, #12]
        break;
 8002622:	e064      	b.n	80026ee <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002624:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002628:	f04f 0100 	mov.w	r1, #0
 800262c:	f004 fd8c 	bl	8007148 <HAL_RCCEx_GetPeriphCLKFreq>
 8002630:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800263a:	d051      	beq.n	80026e0 <ADC_ConfigureBoostMode+0x13c>
 800263c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002640:	d854      	bhi.n	80026ec <ADC_ConfigureBoostMode+0x148>
 8002642:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002646:	d047      	beq.n	80026d8 <ADC_ConfigureBoostMode+0x134>
 8002648:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800264c:	d84e      	bhi.n	80026ec <ADC_ConfigureBoostMode+0x148>
 800264e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002652:	d03d      	beq.n	80026d0 <ADC_ConfigureBoostMode+0x12c>
 8002654:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002658:	d848      	bhi.n	80026ec <ADC_ConfigureBoostMode+0x148>
 800265a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800265e:	d033      	beq.n	80026c8 <ADC_ConfigureBoostMode+0x124>
 8002660:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002664:	d842      	bhi.n	80026ec <ADC_ConfigureBoostMode+0x148>
 8002666:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800266a:	d029      	beq.n	80026c0 <ADC_ConfigureBoostMode+0x11c>
 800266c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002670:	d83c      	bhi.n	80026ec <ADC_ConfigureBoostMode+0x148>
 8002672:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002676:	d01a      	beq.n	80026ae <ADC_ConfigureBoostMode+0x10a>
 8002678:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800267c:	d836      	bhi.n	80026ec <ADC_ConfigureBoostMode+0x148>
 800267e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002682:	d014      	beq.n	80026ae <ADC_ConfigureBoostMode+0x10a>
 8002684:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002688:	d830      	bhi.n	80026ec <ADC_ConfigureBoostMode+0x148>
 800268a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800268e:	d00e      	beq.n	80026ae <ADC_ConfigureBoostMode+0x10a>
 8002690:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002694:	d82a      	bhi.n	80026ec <ADC_ConfigureBoostMode+0x148>
 8002696:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800269a:	d008      	beq.n	80026ae <ADC_ConfigureBoostMode+0x10a>
 800269c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80026a0:	d824      	bhi.n	80026ec <ADC_ConfigureBoostMode+0x148>
 80026a2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80026a6:	d002      	beq.n	80026ae <ADC_ConfigureBoostMode+0x10a>
 80026a8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80026ac:	d11e      	bne.n	80026ec <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	0c9b      	lsrs	r3, r3, #18
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026bc:	60fb      	str	r3, [r7, #12]
        break;
 80026be:	e016      	b.n	80026ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	091b      	lsrs	r3, r3, #4
 80026c4:	60fb      	str	r3, [r7, #12]
        break;
 80026c6:	e012      	b.n	80026ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	095b      	lsrs	r3, r3, #5
 80026cc:	60fb      	str	r3, [r7, #12]
        break;
 80026ce:	e00e      	b.n	80026ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	099b      	lsrs	r3, r3, #6
 80026d4:	60fb      	str	r3, [r7, #12]
        break;
 80026d6:	e00a      	b.n	80026ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	09db      	lsrs	r3, r3, #7
 80026dc:	60fb      	str	r3, [r7, #12]
        break;
 80026de:	e006      	b.n	80026ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	0a1b      	lsrs	r3, r3, #8
 80026e4:	60fb      	str	r3, [r7, #12]
        break;
 80026e6:	e002      	b.n	80026ee <ADC_ConfigureBoostMode+0x14a>
        break;
 80026e8:	bf00      	nop
 80026ea:	e000      	b.n	80026ee <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80026ec:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80026ee:	f7fe fc3b 	bl	8000f68 <HAL_GetREVID>
 80026f2:	4603      	mov	r3, r0
 80026f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d815      	bhi.n	8002728 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	4a2b      	ldr	r2, [pc, #172]	@ (80027ac <ADC_ConfigureBoostMode+0x208>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d908      	bls.n	8002716 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002712:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002714:	e03e      	b.n	8002794 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002724:	609a      	str	r2, [r3, #8]
}
 8002726:	e035      	b.n	8002794 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	085b      	lsrs	r3, r3, #1
 800272c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	4a1f      	ldr	r2, [pc, #124]	@ (80027b0 <ADC_ConfigureBoostMode+0x20c>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d808      	bhi.n	8002748 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002744:	609a      	str	r2, [r3, #8]
}
 8002746:	e025      	b.n	8002794 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	4a1a      	ldr	r2, [pc, #104]	@ (80027b4 <ADC_ConfigureBoostMode+0x210>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d80a      	bhi.n	8002766 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002762:	609a      	str	r2, [r3, #8]
}
 8002764:	e016      	b.n	8002794 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	4a13      	ldr	r2, [pc, #76]	@ (80027b8 <ADC_ConfigureBoostMode+0x214>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d80a      	bhi.n	8002784 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002780:	609a      	str	r2, [r3, #8]
}
 8002782:	e007      	b.n	8002794 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002792:	609a      	str	r2, [r3, #8]
}
 8002794:	bf00      	nop
 8002796:	3710      	adds	r7, #16
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40022000 	.word	0x40022000
 80027a0:	40022100 	.word	0x40022100
 80027a4:	40022300 	.word	0x40022300
 80027a8:	58026300 	.word	0x58026300
 80027ac:	01312d00 	.word	0x01312d00
 80027b0:	005f5e10 	.word	0x005f5e10
 80027b4:	00bebc20 	.word	0x00bebc20
 80027b8:	017d7840 	.word	0x017d7840

080027bc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80027ec:	bf00      	nop
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr

080027f8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <__NVIC_SetPriorityGrouping>:
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f003 0307 	and.w	r3, r3, #7
 800282e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002830:	4b0b      	ldr	r3, [pc, #44]	@ (8002860 <__NVIC_SetPriorityGrouping+0x40>)
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002836:	68ba      	ldr	r2, [r7, #8]
 8002838:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800283c:	4013      	ands	r3, r2
 800283e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002848:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <__NVIC_SetPriorityGrouping+0x44>)
 800284a:	4313      	orrs	r3, r2
 800284c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800284e:	4a04      	ldr	r2, [pc, #16]	@ (8002860 <__NVIC_SetPriorityGrouping+0x40>)
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	60d3      	str	r3, [r2, #12]
}
 8002854:	bf00      	nop
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr
 8002860:	e000ed00 	.word	0xe000ed00
 8002864:	05fa0000 	.word	0x05fa0000

08002868 <__NVIC_GetPriorityGrouping>:
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800286c:	4b04      	ldr	r3, [pc, #16]	@ (8002880 <__NVIC_GetPriorityGrouping+0x18>)
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	0a1b      	lsrs	r3, r3, #8
 8002872:	f003 0307 	and.w	r3, r3, #7
}
 8002876:	4618      	mov	r0, r3
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <__NVIC_EnableIRQ>:
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	4603      	mov	r3, r0
 800288c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800288e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002892:	2b00      	cmp	r3, #0
 8002894:	db0b      	blt.n	80028ae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002896:	88fb      	ldrh	r3, [r7, #6]
 8002898:	f003 021f 	and.w	r2, r3, #31
 800289c:	4907      	ldr	r1, [pc, #28]	@ (80028bc <__NVIC_EnableIRQ+0x38>)
 800289e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028a2:	095b      	lsrs	r3, r3, #5
 80028a4:	2001      	movs	r0, #1
 80028a6:	fa00 f202 	lsl.w	r2, r0, r2
 80028aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80028ae:	bf00      	nop
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	e000e100 	.word	0xe000e100

080028c0 <__NVIC_SetPriority>:
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	6039      	str	r1, [r7, #0]
 80028ca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80028cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	db0a      	blt.n	80028ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	b2da      	uxtb	r2, r3
 80028d8:	490c      	ldr	r1, [pc, #48]	@ (800290c <__NVIC_SetPriority+0x4c>)
 80028da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028de:	0112      	lsls	r2, r2, #4
 80028e0:	b2d2      	uxtb	r2, r2
 80028e2:	440b      	add	r3, r1
 80028e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80028e8:	e00a      	b.n	8002900 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	b2da      	uxtb	r2, r3
 80028ee:	4908      	ldr	r1, [pc, #32]	@ (8002910 <__NVIC_SetPriority+0x50>)
 80028f0:	88fb      	ldrh	r3, [r7, #6]
 80028f2:	f003 030f 	and.w	r3, r3, #15
 80028f6:	3b04      	subs	r3, #4
 80028f8:	0112      	lsls	r2, r2, #4
 80028fa:	b2d2      	uxtb	r2, r2
 80028fc:	440b      	add	r3, r1
 80028fe:	761a      	strb	r2, [r3, #24]
}
 8002900:	bf00      	nop
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	e000e100 	.word	0xe000e100
 8002910:	e000ed00 	.word	0xe000ed00

08002914 <NVIC_EncodePriority>:
{
 8002914:	b480      	push	{r7}
 8002916:	b089      	sub	sp, #36	@ 0x24
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f003 0307 	and.w	r3, r3, #7
 8002926:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	f1c3 0307 	rsb	r3, r3, #7
 800292e:	2b04      	cmp	r3, #4
 8002930:	bf28      	it	cs
 8002932:	2304      	movcs	r3, #4
 8002934:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	3304      	adds	r3, #4
 800293a:	2b06      	cmp	r3, #6
 800293c:	d902      	bls.n	8002944 <NVIC_EncodePriority+0x30>
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	3b03      	subs	r3, #3
 8002942:	e000      	b.n	8002946 <NVIC_EncodePriority+0x32>
 8002944:	2300      	movs	r3, #0
 8002946:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002948:	f04f 32ff 	mov.w	r2, #4294967295
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	43da      	mvns	r2, r3
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	401a      	ands	r2, r3
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800295c:	f04f 31ff 	mov.w	r1, #4294967295
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	fa01 f303 	lsl.w	r3, r1, r3
 8002966:	43d9      	mvns	r1, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800296c:	4313      	orrs	r3, r2
}
 800296e:	4618      	mov	r0, r3
 8002970:	3724      	adds	r7, #36	@ 0x24
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
	...

0800297c <SysTick_Config>:
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	3b01      	subs	r3, #1
 8002988:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800298c:	d301      	bcc.n	8002992 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800298e:	2301      	movs	r3, #1
 8002990:	e00f      	b.n	80029b2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002992:	4a0a      	ldr	r2, [pc, #40]	@ (80029bc <SysTick_Config+0x40>)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	3b01      	subs	r3, #1
 8002998:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800299a:	210f      	movs	r1, #15
 800299c:	f04f 30ff 	mov.w	r0, #4294967295
 80029a0:	f7ff ff8e 	bl	80028c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029a4:	4b05      	ldr	r3, [pc, #20]	@ (80029bc <SysTick_Config+0x40>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029aa:	4b04      	ldr	r3, [pc, #16]	@ (80029bc <SysTick_Config+0x40>)
 80029ac:	2207      	movs	r2, #7
 80029ae:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	e000e010 	.word	0xe000e010

080029c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff ff29 	bl	8002820 <__NVIC_SetPriorityGrouping>
}
 80029ce:	bf00      	nop
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b086      	sub	sp, #24
 80029da:	af00      	add	r7, sp, #0
 80029dc:	4603      	mov	r3, r0
 80029de:	60b9      	str	r1, [r7, #8]
 80029e0:	607a      	str	r2, [r7, #4]
 80029e2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80029e4:	f7ff ff40 	bl	8002868 <__NVIC_GetPriorityGrouping>
 80029e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	68b9      	ldr	r1, [r7, #8]
 80029ee:	6978      	ldr	r0, [r7, #20]
 80029f0:	f7ff ff90 	bl	8002914 <NVIC_EncodePriority>
 80029f4:	4602      	mov	r2, r0
 80029f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029fa:	4611      	mov	r1, r2
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff ff5f 	bl	80028c0 <__NVIC_SetPriority>
}
 8002a02:	bf00      	nop
 8002a04:	3718      	adds	r7, #24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b082      	sub	sp, #8
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	4603      	mov	r3, r0
 8002a12:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a14:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff ff33 	bl	8002884 <__NVIC_EnableIRQ>
}
 8002a1e:	bf00      	nop
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b082      	sub	sp, #8
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f7ff ffa4 	bl	800297c <SysTick_Config>
 8002a34:	4603      	mov	r3, r0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
	...

08002a40 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8002a44:	f3bf 8f5f 	dmb	sy
}
 8002a48:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002a4a:	4b07      	ldr	r3, [pc, #28]	@ (8002a68 <HAL_MPU_Disable+0x28>)
 8002a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a4e:	4a06      	ldr	r2, [pc, #24]	@ (8002a68 <HAL_MPU_Disable+0x28>)
 8002a50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a54:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002a56:	4b05      	ldr	r3, [pc, #20]	@ (8002a6c <HAL_MPU_Disable+0x2c>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	605a      	str	r2, [r3, #4]
}
 8002a5c:	bf00      	nop
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	e000ed00 	.word	0xe000ed00
 8002a6c:	e000ed90 	.word	0xe000ed90

08002a70 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002a78:	4a0b      	ldr	r2, [pc, #44]	@ (8002aa8 <HAL_MPU_Enable+0x38>)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002a82:	4b0a      	ldr	r3, [pc, #40]	@ (8002aac <HAL_MPU_Enable+0x3c>)
 8002a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a86:	4a09      	ldr	r2, [pc, #36]	@ (8002aac <HAL_MPU_Enable+0x3c>)
 8002a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a8c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002a8e:	f3bf 8f4f 	dsb	sy
}
 8002a92:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a94:	f3bf 8f6f 	isb	sy
}
 8002a98:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002a9a:	bf00      	nop
 8002a9c:	370c      	adds	r7, #12
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	e000ed90 	.word	0xe000ed90
 8002aac:	e000ed00 	.word	0xe000ed00

08002ab0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	785a      	ldrb	r2, [r3, #1]
 8002abc:	4b1b      	ldr	r3, [pc, #108]	@ (8002b2c <HAL_MPU_ConfigRegion+0x7c>)
 8002abe:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b2c <HAL_MPU_ConfigRegion+0x7c>)
 8002ac2:	691b      	ldr	r3, [r3, #16]
 8002ac4:	4a19      	ldr	r2, [pc, #100]	@ (8002b2c <HAL_MPU_ConfigRegion+0x7c>)
 8002ac6:	f023 0301 	bic.w	r3, r3, #1
 8002aca:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002acc:	4a17      	ldr	r2, [pc, #92]	@ (8002b2c <HAL_MPU_ConfigRegion+0x7c>)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	7b1b      	ldrb	r3, [r3, #12]
 8002ad8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	7adb      	ldrb	r3, [r3, #11]
 8002ade:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002ae0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	7a9b      	ldrb	r3, [r3, #10]
 8002ae6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002ae8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	7b5b      	ldrb	r3, [r3, #13]
 8002aee:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002af0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	7b9b      	ldrb	r3, [r3, #14]
 8002af6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002af8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	7bdb      	ldrb	r3, [r3, #15]
 8002afe:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002b00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	7a5b      	ldrb	r3, [r3, #9]
 8002b06:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002b08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	7a1b      	ldrb	r3, [r3, #8]
 8002b0e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002b10:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	7812      	ldrb	r2, [r2, #0]
 8002b16:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b18:	4a04      	ldr	r2, [pc, #16]	@ (8002b2c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002b1a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b1c:	6113      	str	r3, [r2, #16]
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	e000ed90 	.word	0xe000ed90

08002b30 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b086      	sub	sp, #24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002b38:	f7fe f9e6 	bl	8000f08 <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d101      	bne.n	8002b48 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e316      	b.n	8003176 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a66      	ldr	r2, [pc, #408]	@ (8002ce8 <HAL_DMA_Init+0x1b8>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d04a      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a65      	ldr	r2, [pc, #404]	@ (8002cec <HAL_DMA_Init+0x1bc>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d045      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a63      	ldr	r2, [pc, #396]	@ (8002cf0 <HAL_DMA_Init+0x1c0>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d040      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a62      	ldr	r2, [pc, #392]	@ (8002cf4 <HAL_DMA_Init+0x1c4>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d03b      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a60      	ldr	r2, [pc, #384]	@ (8002cf8 <HAL_DMA_Init+0x1c8>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d036      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a5f      	ldr	r2, [pc, #380]	@ (8002cfc <HAL_DMA_Init+0x1cc>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d031      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a5d      	ldr	r2, [pc, #372]	@ (8002d00 <HAL_DMA_Init+0x1d0>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d02c      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a5c      	ldr	r2, [pc, #368]	@ (8002d04 <HAL_DMA_Init+0x1d4>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d027      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a5a      	ldr	r2, [pc, #360]	@ (8002d08 <HAL_DMA_Init+0x1d8>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d022      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a59      	ldr	r2, [pc, #356]	@ (8002d0c <HAL_DMA_Init+0x1dc>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d01d      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a57      	ldr	r2, [pc, #348]	@ (8002d10 <HAL_DMA_Init+0x1e0>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d018      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a56      	ldr	r2, [pc, #344]	@ (8002d14 <HAL_DMA_Init+0x1e4>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d013      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a54      	ldr	r2, [pc, #336]	@ (8002d18 <HAL_DMA_Init+0x1e8>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d00e      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a53      	ldr	r2, [pc, #332]	@ (8002d1c <HAL_DMA_Init+0x1ec>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d009      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a51      	ldr	r2, [pc, #324]	@ (8002d20 <HAL_DMA_Init+0x1f0>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d004      	beq.n	8002be8 <HAL_DMA_Init+0xb8>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a50      	ldr	r2, [pc, #320]	@ (8002d24 <HAL_DMA_Init+0x1f4>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d101      	bne.n	8002bec <HAL_DMA_Init+0xbc>
 8002be8:	2301      	movs	r3, #1
 8002bea:	e000      	b.n	8002bee <HAL_DMA_Init+0xbe>
 8002bec:	2300      	movs	r3, #0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	f000 813b 	beq.w	8002e6a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a37      	ldr	r2, [pc, #220]	@ (8002ce8 <HAL_DMA_Init+0x1b8>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d04a      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a36      	ldr	r2, [pc, #216]	@ (8002cec <HAL_DMA_Init+0x1bc>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d045      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a34      	ldr	r2, [pc, #208]	@ (8002cf0 <HAL_DMA_Init+0x1c0>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d040      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a33      	ldr	r2, [pc, #204]	@ (8002cf4 <HAL_DMA_Init+0x1c4>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d03b      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a31      	ldr	r2, [pc, #196]	@ (8002cf8 <HAL_DMA_Init+0x1c8>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d036      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a30      	ldr	r2, [pc, #192]	@ (8002cfc <HAL_DMA_Init+0x1cc>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d031      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a2e      	ldr	r2, [pc, #184]	@ (8002d00 <HAL_DMA_Init+0x1d0>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d02c      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a2d      	ldr	r2, [pc, #180]	@ (8002d04 <HAL_DMA_Init+0x1d4>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d027      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a2b      	ldr	r2, [pc, #172]	@ (8002d08 <HAL_DMA_Init+0x1d8>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d022      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a2a      	ldr	r2, [pc, #168]	@ (8002d0c <HAL_DMA_Init+0x1dc>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d01d      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a28      	ldr	r2, [pc, #160]	@ (8002d10 <HAL_DMA_Init+0x1e0>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d018      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a27      	ldr	r2, [pc, #156]	@ (8002d14 <HAL_DMA_Init+0x1e4>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d013      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a25      	ldr	r2, [pc, #148]	@ (8002d18 <HAL_DMA_Init+0x1e8>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d00e      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a24      	ldr	r2, [pc, #144]	@ (8002d1c <HAL_DMA_Init+0x1ec>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d009      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a22      	ldr	r2, [pc, #136]	@ (8002d20 <HAL_DMA_Init+0x1f0>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d004      	beq.n	8002ca4 <HAL_DMA_Init+0x174>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a21      	ldr	r2, [pc, #132]	@ (8002d24 <HAL_DMA_Init+0x1f4>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d108      	bne.n	8002cb6 <HAL_DMA_Init+0x186>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f022 0201 	bic.w	r2, r2, #1
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	e007      	b.n	8002cc6 <HAL_DMA_Init+0x196>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f022 0201 	bic.w	r2, r2, #1
 8002cc4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002cc6:	e02f      	b.n	8002d28 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cc8:	f7fe f91e 	bl	8000f08 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b05      	cmp	r3, #5
 8002cd4:	d928      	bls.n	8002d28 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2220      	movs	r2, #32
 8002cda:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2203      	movs	r2, #3
 8002ce0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e246      	b.n	8003176 <HAL_DMA_Init+0x646>
 8002ce8:	40020010 	.word	0x40020010
 8002cec:	40020028 	.word	0x40020028
 8002cf0:	40020040 	.word	0x40020040
 8002cf4:	40020058 	.word	0x40020058
 8002cf8:	40020070 	.word	0x40020070
 8002cfc:	40020088 	.word	0x40020088
 8002d00:	400200a0 	.word	0x400200a0
 8002d04:	400200b8 	.word	0x400200b8
 8002d08:	40020410 	.word	0x40020410
 8002d0c:	40020428 	.word	0x40020428
 8002d10:	40020440 	.word	0x40020440
 8002d14:	40020458 	.word	0x40020458
 8002d18:	40020470 	.word	0x40020470
 8002d1c:	40020488 	.word	0x40020488
 8002d20:	400204a0 	.word	0x400204a0
 8002d24:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1c8      	bne.n	8002cc8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d3e:	697a      	ldr	r2, [r7, #20]
 8002d40:	4b83      	ldr	r3, [pc, #524]	@ (8002f50 <HAL_DMA_Init+0x420>)
 8002d42:	4013      	ands	r3, r2
 8002d44:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002d4e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d5a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d66:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a1b      	ldr	r3, [r3, #32]
 8002d6c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002d6e:	697a      	ldr	r2, [r7, #20]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d78:	2b04      	cmp	r3, #4
 8002d7a:	d107      	bne.n	8002d8c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d84:	4313      	orrs	r3, r2
 8002d86:	697a      	ldr	r2, [r7, #20]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002d8c:	4b71      	ldr	r3, [pc, #452]	@ (8002f54 <HAL_DMA_Init+0x424>)
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	4b71      	ldr	r3, [pc, #452]	@ (8002f58 <HAL_DMA_Init+0x428>)
 8002d92:	4013      	ands	r3, r2
 8002d94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d98:	d328      	bcc.n	8002dec <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	2b28      	cmp	r3, #40	@ 0x28
 8002da0:	d903      	bls.n	8002daa <HAL_DMA_Init+0x27a>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	2b2e      	cmp	r3, #46	@ 0x2e
 8002da8:	d917      	bls.n	8002dda <HAL_DMA_Init+0x2aa>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	2b3e      	cmp	r3, #62	@ 0x3e
 8002db0:	d903      	bls.n	8002dba <HAL_DMA_Init+0x28a>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	2b42      	cmp	r3, #66	@ 0x42
 8002db8:	d90f      	bls.n	8002dda <HAL_DMA_Init+0x2aa>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	2b46      	cmp	r3, #70	@ 0x46
 8002dc0:	d903      	bls.n	8002dca <HAL_DMA_Init+0x29a>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	2b48      	cmp	r3, #72	@ 0x48
 8002dc8:	d907      	bls.n	8002dda <HAL_DMA_Init+0x2aa>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	2b4e      	cmp	r3, #78	@ 0x4e
 8002dd0:	d905      	bls.n	8002dde <HAL_DMA_Init+0x2ae>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	2b52      	cmp	r3, #82	@ 0x52
 8002dd8:	d801      	bhi.n	8002dde <HAL_DMA_Init+0x2ae>
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e000      	b.n	8002de0 <HAL_DMA_Init+0x2b0>
 8002dde:	2300      	movs	r3, #0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d003      	beq.n	8002dec <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002dea:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	697a      	ldr	r2, [r7, #20]
 8002df2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	695b      	ldr	r3, [r3, #20]
 8002dfa:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	f023 0307 	bic.w	r3, r3, #7
 8002e02:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e08:	697a      	ldr	r2, [r7, #20]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e12:	2b04      	cmp	r3, #4
 8002e14:	d117      	bne.n	8002e46 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e1a:	697a      	ldr	r2, [r7, #20]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d00e      	beq.n	8002e46 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f001 fdcf 	bl	80049cc <DMA_CheckFifoParam>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d008      	beq.n	8002e46 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2240      	movs	r2, #64	@ 0x40
 8002e38:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e197      	b.n	8003176 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	697a      	ldr	r2, [r7, #20]
 8002e4c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f001 fd0a 	bl	8004868 <DMA_CalcBaseAndBitshift>
 8002e54:	4603      	mov	r3, r0
 8002e56:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e5c:	f003 031f 	and.w	r3, r3, #31
 8002e60:	223f      	movs	r2, #63	@ 0x3f
 8002e62:	409a      	lsls	r2, r3
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	609a      	str	r2, [r3, #8]
 8002e68:	e0cd      	b.n	8003006 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a3b      	ldr	r2, [pc, #236]	@ (8002f5c <HAL_DMA_Init+0x42c>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d022      	beq.n	8002eba <HAL_DMA_Init+0x38a>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a39      	ldr	r2, [pc, #228]	@ (8002f60 <HAL_DMA_Init+0x430>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d01d      	beq.n	8002eba <HAL_DMA_Init+0x38a>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a38      	ldr	r2, [pc, #224]	@ (8002f64 <HAL_DMA_Init+0x434>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d018      	beq.n	8002eba <HAL_DMA_Init+0x38a>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a36      	ldr	r2, [pc, #216]	@ (8002f68 <HAL_DMA_Init+0x438>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d013      	beq.n	8002eba <HAL_DMA_Init+0x38a>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a35      	ldr	r2, [pc, #212]	@ (8002f6c <HAL_DMA_Init+0x43c>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d00e      	beq.n	8002eba <HAL_DMA_Init+0x38a>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a33      	ldr	r2, [pc, #204]	@ (8002f70 <HAL_DMA_Init+0x440>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d009      	beq.n	8002eba <HAL_DMA_Init+0x38a>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a32      	ldr	r2, [pc, #200]	@ (8002f74 <HAL_DMA_Init+0x444>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d004      	beq.n	8002eba <HAL_DMA_Init+0x38a>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a30      	ldr	r2, [pc, #192]	@ (8002f78 <HAL_DMA_Init+0x448>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d101      	bne.n	8002ebe <HAL_DMA_Init+0x38e>
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e000      	b.n	8002ec0 <HAL_DMA_Init+0x390>
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	f000 8097 	beq.w	8002ff4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a24      	ldr	r2, [pc, #144]	@ (8002f5c <HAL_DMA_Init+0x42c>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d021      	beq.n	8002f14 <HAL_DMA_Init+0x3e4>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a22      	ldr	r2, [pc, #136]	@ (8002f60 <HAL_DMA_Init+0x430>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d01c      	beq.n	8002f14 <HAL_DMA_Init+0x3e4>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a21      	ldr	r2, [pc, #132]	@ (8002f64 <HAL_DMA_Init+0x434>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d017      	beq.n	8002f14 <HAL_DMA_Init+0x3e4>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a1f      	ldr	r2, [pc, #124]	@ (8002f68 <HAL_DMA_Init+0x438>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d012      	beq.n	8002f14 <HAL_DMA_Init+0x3e4>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a1e      	ldr	r2, [pc, #120]	@ (8002f6c <HAL_DMA_Init+0x43c>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d00d      	beq.n	8002f14 <HAL_DMA_Init+0x3e4>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a1c      	ldr	r2, [pc, #112]	@ (8002f70 <HAL_DMA_Init+0x440>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d008      	beq.n	8002f14 <HAL_DMA_Init+0x3e4>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a1b      	ldr	r2, [pc, #108]	@ (8002f74 <HAL_DMA_Init+0x444>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d003      	beq.n	8002f14 <HAL_DMA_Init+0x3e4>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a19      	ldr	r2, [pc, #100]	@ (8002f78 <HAL_DMA_Init+0x448>)
 8002f12:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2202      	movs	r2, #2
 8002f18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002f2c:	697a      	ldr	r2, [r7, #20]
 8002f2e:	4b13      	ldr	r3, [pc, #76]	@ (8002f7c <HAL_DMA_Init+0x44c>)
 8002f30:	4013      	ands	r3, r2
 8002f32:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	2b40      	cmp	r3, #64	@ 0x40
 8002f3a:	d021      	beq.n	8002f80 <HAL_DMA_Init+0x450>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	2b80      	cmp	r3, #128	@ 0x80
 8002f42:	d102      	bne.n	8002f4a <HAL_DMA_Init+0x41a>
 8002f44:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002f48:	e01b      	b.n	8002f82 <HAL_DMA_Init+0x452>
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	e019      	b.n	8002f82 <HAL_DMA_Init+0x452>
 8002f4e:	bf00      	nop
 8002f50:	fe10803f 	.word	0xfe10803f
 8002f54:	5c001000 	.word	0x5c001000
 8002f58:	ffff0000 	.word	0xffff0000
 8002f5c:	58025408 	.word	0x58025408
 8002f60:	5802541c 	.word	0x5802541c
 8002f64:	58025430 	.word	0x58025430
 8002f68:	58025444 	.word	0x58025444
 8002f6c:	58025458 	.word	0x58025458
 8002f70:	5802546c 	.word	0x5802546c
 8002f74:	58025480 	.word	0x58025480
 8002f78:	58025494 	.word	0x58025494
 8002f7c:	fffe000f 	.word	0xfffe000f
 8002f80:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	68d2      	ldr	r2, [r2, #12]
 8002f86:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002f88:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002f90:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	695b      	ldr	r3, [r3, #20]
 8002f96:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002f98:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002fa0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	69db      	ldr	r3, [r3, #28]
 8002fa6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002fa8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a1b      	ldr	r3, [r3, #32]
 8002fae:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002fb0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002fb2:	697a      	ldr	r2, [r7, #20]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	697a      	ldr	r2, [r7, #20]
 8002fbe:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	4b6e      	ldr	r3, [pc, #440]	@ (8003180 <HAL_DMA_Init+0x650>)
 8002fc8:	4413      	add	r3, r2
 8002fca:	4a6e      	ldr	r2, [pc, #440]	@ (8003184 <HAL_DMA_Init+0x654>)
 8002fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd0:	091b      	lsrs	r3, r3, #4
 8002fd2:	009a      	lsls	r2, r3, #2
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f001 fc45 	bl	8004868 <DMA_CalcBaseAndBitshift>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe6:	f003 031f 	and.w	r3, r3, #31
 8002fea:	2201      	movs	r2, #1
 8002fec:	409a      	lsls	r2, r3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	605a      	str	r2, [r3, #4]
 8002ff2:	e008      	b.n	8003006 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2240      	movs	r2, #64	@ 0x40
 8002ff8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2203      	movs	r2, #3
 8002ffe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e0b7      	b.n	8003176 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a5f      	ldr	r2, [pc, #380]	@ (8003188 <HAL_DMA_Init+0x658>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d072      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a5d      	ldr	r2, [pc, #372]	@ (800318c <HAL_DMA_Init+0x65c>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d06d      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a5c      	ldr	r2, [pc, #368]	@ (8003190 <HAL_DMA_Init+0x660>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d068      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a5a      	ldr	r2, [pc, #360]	@ (8003194 <HAL_DMA_Init+0x664>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d063      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a59      	ldr	r2, [pc, #356]	@ (8003198 <HAL_DMA_Init+0x668>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d05e      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a57      	ldr	r2, [pc, #348]	@ (800319c <HAL_DMA_Init+0x66c>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d059      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a56      	ldr	r2, [pc, #344]	@ (80031a0 <HAL_DMA_Init+0x670>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d054      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a54      	ldr	r2, [pc, #336]	@ (80031a4 <HAL_DMA_Init+0x674>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d04f      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a53      	ldr	r2, [pc, #332]	@ (80031a8 <HAL_DMA_Init+0x678>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d04a      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a51      	ldr	r2, [pc, #324]	@ (80031ac <HAL_DMA_Init+0x67c>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d045      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a50      	ldr	r2, [pc, #320]	@ (80031b0 <HAL_DMA_Init+0x680>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d040      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a4e      	ldr	r2, [pc, #312]	@ (80031b4 <HAL_DMA_Init+0x684>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d03b      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a4d      	ldr	r2, [pc, #308]	@ (80031b8 <HAL_DMA_Init+0x688>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d036      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a4b      	ldr	r2, [pc, #300]	@ (80031bc <HAL_DMA_Init+0x68c>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d031      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a4a      	ldr	r2, [pc, #296]	@ (80031c0 <HAL_DMA_Init+0x690>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d02c      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a48      	ldr	r2, [pc, #288]	@ (80031c4 <HAL_DMA_Init+0x694>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d027      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a47      	ldr	r2, [pc, #284]	@ (80031c8 <HAL_DMA_Init+0x698>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d022      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a45      	ldr	r2, [pc, #276]	@ (80031cc <HAL_DMA_Init+0x69c>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d01d      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a44      	ldr	r2, [pc, #272]	@ (80031d0 <HAL_DMA_Init+0x6a0>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d018      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a42      	ldr	r2, [pc, #264]	@ (80031d4 <HAL_DMA_Init+0x6a4>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d013      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a41      	ldr	r2, [pc, #260]	@ (80031d8 <HAL_DMA_Init+0x6a8>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d00e      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a3f      	ldr	r2, [pc, #252]	@ (80031dc <HAL_DMA_Init+0x6ac>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d009      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a3e      	ldr	r2, [pc, #248]	@ (80031e0 <HAL_DMA_Init+0x6b0>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d004      	beq.n	80030f6 <HAL_DMA_Init+0x5c6>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a3c      	ldr	r2, [pc, #240]	@ (80031e4 <HAL_DMA_Init+0x6b4>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d101      	bne.n	80030fa <HAL_DMA_Init+0x5ca>
 80030f6:	2301      	movs	r3, #1
 80030f8:	e000      	b.n	80030fc <HAL_DMA_Init+0x5cc>
 80030fa:	2300      	movs	r3, #0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d032      	beq.n	8003166 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f001 fcdf 	bl	8004ac4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	2b80      	cmp	r3, #128	@ 0x80
 800310c:	d102      	bne.n	8003114 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685a      	ldr	r2, [r3, #4]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800311c:	b2d2      	uxtb	r2, r2
 800311e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003128:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d010      	beq.n	8003154 <HAL_DMA_Init+0x624>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	2b08      	cmp	r3, #8
 8003138:	d80c      	bhi.n	8003154 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f001 fd5c 	bl	8004bf8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003144:	2200      	movs	r2, #0
 8003146:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003150:	605a      	str	r2, [r3, #4]
 8003152:	e008      	b.n	8003166 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3718      	adds	r7, #24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	a7fdabf8 	.word	0xa7fdabf8
 8003184:	cccccccd 	.word	0xcccccccd
 8003188:	40020010 	.word	0x40020010
 800318c:	40020028 	.word	0x40020028
 8003190:	40020040 	.word	0x40020040
 8003194:	40020058 	.word	0x40020058
 8003198:	40020070 	.word	0x40020070
 800319c:	40020088 	.word	0x40020088
 80031a0:	400200a0 	.word	0x400200a0
 80031a4:	400200b8 	.word	0x400200b8
 80031a8:	40020410 	.word	0x40020410
 80031ac:	40020428 	.word	0x40020428
 80031b0:	40020440 	.word	0x40020440
 80031b4:	40020458 	.word	0x40020458
 80031b8:	40020470 	.word	0x40020470
 80031bc:	40020488 	.word	0x40020488
 80031c0:	400204a0 	.word	0x400204a0
 80031c4:	400204b8 	.word	0x400204b8
 80031c8:	58025408 	.word	0x58025408
 80031cc:	5802541c 	.word	0x5802541c
 80031d0:	58025430 	.word	0x58025430
 80031d4:	58025444 	.word	0x58025444
 80031d8:	58025458 	.word	0x58025458
 80031dc:	5802546c 	.word	0x5802546c
 80031e0:	58025480 	.word	0x58025480
 80031e4:	58025494 	.word	0x58025494

080031e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
 80031f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031f6:	2300      	movs	r3, #0
 80031f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d101      	bne.n	8003204 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e226      	b.n	8003652 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800320a:	2b01      	cmp	r3, #1
 800320c:	d101      	bne.n	8003212 <HAL_DMA_Start_IT+0x2a>
 800320e:	2302      	movs	r3, #2
 8003210:	e21f      	b.n	8003652 <HAL_DMA_Start_IT+0x46a>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2201      	movs	r2, #1
 8003216:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b01      	cmp	r3, #1
 8003224:	f040 820a 	bne.w	800363c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2202      	movs	r2, #2
 800322c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a68      	ldr	r2, [pc, #416]	@ (80033dc <HAL_DMA_Start_IT+0x1f4>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d04a      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a66      	ldr	r2, [pc, #408]	@ (80033e0 <HAL_DMA_Start_IT+0x1f8>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d045      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a65      	ldr	r2, [pc, #404]	@ (80033e4 <HAL_DMA_Start_IT+0x1fc>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d040      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a63      	ldr	r2, [pc, #396]	@ (80033e8 <HAL_DMA_Start_IT+0x200>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d03b      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a62      	ldr	r2, [pc, #392]	@ (80033ec <HAL_DMA_Start_IT+0x204>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d036      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a60      	ldr	r2, [pc, #384]	@ (80033f0 <HAL_DMA_Start_IT+0x208>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d031      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a5f      	ldr	r2, [pc, #380]	@ (80033f4 <HAL_DMA_Start_IT+0x20c>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d02c      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a5d      	ldr	r2, [pc, #372]	@ (80033f8 <HAL_DMA_Start_IT+0x210>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d027      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a5c      	ldr	r2, [pc, #368]	@ (80033fc <HAL_DMA_Start_IT+0x214>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d022      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a5a      	ldr	r2, [pc, #360]	@ (8003400 <HAL_DMA_Start_IT+0x218>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d01d      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a59      	ldr	r2, [pc, #356]	@ (8003404 <HAL_DMA_Start_IT+0x21c>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d018      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a57      	ldr	r2, [pc, #348]	@ (8003408 <HAL_DMA_Start_IT+0x220>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d013      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a56      	ldr	r2, [pc, #344]	@ (800340c <HAL_DMA_Start_IT+0x224>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d00e      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a54      	ldr	r2, [pc, #336]	@ (8003410 <HAL_DMA_Start_IT+0x228>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d009      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a53      	ldr	r2, [pc, #332]	@ (8003414 <HAL_DMA_Start_IT+0x22c>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d004      	beq.n	80032d6 <HAL_DMA_Start_IT+0xee>
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a51      	ldr	r2, [pc, #324]	@ (8003418 <HAL_DMA_Start_IT+0x230>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d108      	bne.n	80032e8 <HAL_DMA_Start_IT+0x100>
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0201 	bic.w	r2, r2, #1
 80032e4:	601a      	str	r2, [r3, #0]
 80032e6:	e007      	b.n	80032f8 <HAL_DMA_Start_IT+0x110>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f022 0201 	bic.w	r2, r2, #1
 80032f6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	68b9      	ldr	r1, [r7, #8]
 80032fe:	68f8      	ldr	r0, [r7, #12]
 8003300:	f001 f906 	bl	8004510 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a34      	ldr	r2, [pc, #208]	@ (80033dc <HAL_DMA_Start_IT+0x1f4>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d04a      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a33      	ldr	r2, [pc, #204]	@ (80033e0 <HAL_DMA_Start_IT+0x1f8>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d045      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a31      	ldr	r2, [pc, #196]	@ (80033e4 <HAL_DMA_Start_IT+0x1fc>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d040      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a30      	ldr	r2, [pc, #192]	@ (80033e8 <HAL_DMA_Start_IT+0x200>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d03b      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a2e      	ldr	r2, [pc, #184]	@ (80033ec <HAL_DMA_Start_IT+0x204>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d036      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a2d      	ldr	r2, [pc, #180]	@ (80033f0 <HAL_DMA_Start_IT+0x208>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d031      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a2b      	ldr	r2, [pc, #172]	@ (80033f4 <HAL_DMA_Start_IT+0x20c>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d02c      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a2a      	ldr	r2, [pc, #168]	@ (80033f8 <HAL_DMA_Start_IT+0x210>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d027      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a28      	ldr	r2, [pc, #160]	@ (80033fc <HAL_DMA_Start_IT+0x214>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d022      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a27      	ldr	r2, [pc, #156]	@ (8003400 <HAL_DMA_Start_IT+0x218>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d01d      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a25      	ldr	r2, [pc, #148]	@ (8003404 <HAL_DMA_Start_IT+0x21c>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d018      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a24      	ldr	r2, [pc, #144]	@ (8003408 <HAL_DMA_Start_IT+0x220>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d013      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a22      	ldr	r2, [pc, #136]	@ (800340c <HAL_DMA_Start_IT+0x224>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d00e      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a21      	ldr	r2, [pc, #132]	@ (8003410 <HAL_DMA_Start_IT+0x228>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d009      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a1f      	ldr	r2, [pc, #124]	@ (8003414 <HAL_DMA_Start_IT+0x22c>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d004      	beq.n	80033a4 <HAL_DMA_Start_IT+0x1bc>
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a1e      	ldr	r2, [pc, #120]	@ (8003418 <HAL_DMA_Start_IT+0x230>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d101      	bne.n	80033a8 <HAL_DMA_Start_IT+0x1c0>
 80033a4:	2301      	movs	r3, #1
 80033a6:	e000      	b.n	80033aa <HAL_DMA_Start_IT+0x1c2>
 80033a8:	2300      	movs	r3, #0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d036      	beq.n	800341c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f023 021e 	bic.w	r2, r3, #30
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f042 0216 	orr.w	r2, r2, #22
 80033c0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d03e      	beq.n	8003448 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f042 0208 	orr.w	r2, r2, #8
 80033d8:	601a      	str	r2, [r3, #0]
 80033da:	e035      	b.n	8003448 <HAL_DMA_Start_IT+0x260>
 80033dc:	40020010 	.word	0x40020010
 80033e0:	40020028 	.word	0x40020028
 80033e4:	40020040 	.word	0x40020040
 80033e8:	40020058 	.word	0x40020058
 80033ec:	40020070 	.word	0x40020070
 80033f0:	40020088 	.word	0x40020088
 80033f4:	400200a0 	.word	0x400200a0
 80033f8:	400200b8 	.word	0x400200b8
 80033fc:	40020410 	.word	0x40020410
 8003400:	40020428 	.word	0x40020428
 8003404:	40020440 	.word	0x40020440
 8003408:	40020458 	.word	0x40020458
 800340c:	40020470 	.word	0x40020470
 8003410:	40020488 	.word	0x40020488
 8003414:	400204a0 	.word	0x400204a0
 8003418:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f023 020e 	bic.w	r2, r3, #14
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f042 020a 	orr.w	r2, r2, #10
 800342e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003434:	2b00      	cmp	r3, #0
 8003436:	d007      	beq.n	8003448 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f042 0204 	orr.w	r2, r2, #4
 8003446:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a83      	ldr	r2, [pc, #524]	@ (800365c <HAL_DMA_Start_IT+0x474>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d072      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a82      	ldr	r2, [pc, #520]	@ (8003660 <HAL_DMA_Start_IT+0x478>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d06d      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a80      	ldr	r2, [pc, #512]	@ (8003664 <HAL_DMA_Start_IT+0x47c>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d068      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a7f      	ldr	r2, [pc, #508]	@ (8003668 <HAL_DMA_Start_IT+0x480>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d063      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a7d      	ldr	r2, [pc, #500]	@ (800366c <HAL_DMA_Start_IT+0x484>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d05e      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a7c      	ldr	r2, [pc, #496]	@ (8003670 <HAL_DMA_Start_IT+0x488>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d059      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a7a      	ldr	r2, [pc, #488]	@ (8003674 <HAL_DMA_Start_IT+0x48c>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d054      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a79      	ldr	r2, [pc, #484]	@ (8003678 <HAL_DMA_Start_IT+0x490>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d04f      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a77      	ldr	r2, [pc, #476]	@ (800367c <HAL_DMA_Start_IT+0x494>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d04a      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a76      	ldr	r2, [pc, #472]	@ (8003680 <HAL_DMA_Start_IT+0x498>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d045      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a74      	ldr	r2, [pc, #464]	@ (8003684 <HAL_DMA_Start_IT+0x49c>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d040      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a73      	ldr	r2, [pc, #460]	@ (8003688 <HAL_DMA_Start_IT+0x4a0>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d03b      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a71      	ldr	r2, [pc, #452]	@ (800368c <HAL_DMA_Start_IT+0x4a4>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d036      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a70      	ldr	r2, [pc, #448]	@ (8003690 <HAL_DMA_Start_IT+0x4a8>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d031      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a6e      	ldr	r2, [pc, #440]	@ (8003694 <HAL_DMA_Start_IT+0x4ac>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d02c      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a6d      	ldr	r2, [pc, #436]	@ (8003698 <HAL_DMA_Start_IT+0x4b0>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d027      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a6b      	ldr	r2, [pc, #428]	@ (800369c <HAL_DMA_Start_IT+0x4b4>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d022      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a6a      	ldr	r2, [pc, #424]	@ (80036a0 <HAL_DMA_Start_IT+0x4b8>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d01d      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a68      	ldr	r2, [pc, #416]	@ (80036a4 <HAL_DMA_Start_IT+0x4bc>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d018      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a67      	ldr	r2, [pc, #412]	@ (80036a8 <HAL_DMA_Start_IT+0x4c0>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d013      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a65      	ldr	r2, [pc, #404]	@ (80036ac <HAL_DMA_Start_IT+0x4c4>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d00e      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a64      	ldr	r2, [pc, #400]	@ (80036b0 <HAL_DMA_Start_IT+0x4c8>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d009      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a62      	ldr	r2, [pc, #392]	@ (80036b4 <HAL_DMA_Start_IT+0x4cc>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d004      	beq.n	8003538 <HAL_DMA_Start_IT+0x350>
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a61      	ldr	r2, [pc, #388]	@ (80036b8 <HAL_DMA_Start_IT+0x4d0>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d101      	bne.n	800353c <HAL_DMA_Start_IT+0x354>
 8003538:	2301      	movs	r3, #1
 800353a:	e000      	b.n	800353e <HAL_DMA_Start_IT+0x356>
 800353c:	2300      	movs	r3, #0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d01a      	beq.n	8003578 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d007      	beq.n	8003560 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800355a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800355e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003564:	2b00      	cmp	r3, #0
 8003566:	d007      	beq.n	8003578 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003572:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003576:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a37      	ldr	r2, [pc, #220]	@ (800365c <HAL_DMA_Start_IT+0x474>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d04a      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a36      	ldr	r2, [pc, #216]	@ (8003660 <HAL_DMA_Start_IT+0x478>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d045      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a34      	ldr	r2, [pc, #208]	@ (8003664 <HAL_DMA_Start_IT+0x47c>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d040      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a33      	ldr	r2, [pc, #204]	@ (8003668 <HAL_DMA_Start_IT+0x480>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d03b      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a31      	ldr	r2, [pc, #196]	@ (800366c <HAL_DMA_Start_IT+0x484>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d036      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a30      	ldr	r2, [pc, #192]	@ (8003670 <HAL_DMA_Start_IT+0x488>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d031      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a2e      	ldr	r2, [pc, #184]	@ (8003674 <HAL_DMA_Start_IT+0x48c>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d02c      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a2d      	ldr	r2, [pc, #180]	@ (8003678 <HAL_DMA_Start_IT+0x490>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d027      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a2b      	ldr	r2, [pc, #172]	@ (800367c <HAL_DMA_Start_IT+0x494>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d022      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a2a      	ldr	r2, [pc, #168]	@ (8003680 <HAL_DMA_Start_IT+0x498>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d01d      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a28      	ldr	r2, [pc, #160]	@ (8003684 <HAL_DMA_Start_IT+0x49c>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d018      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a27      	ldr	r2, [pc, #156]	@ (8003688 <HAL_DMA_Start_IT+0x4a0>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d013      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a25      	ldr	r2, [pc, #148]	@ (800368c <HAL_DMA_Start_IT+0x4a4>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d00e      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a24      	ldr	r2, [pc, #144]	@ (8003690 <HAL_DMA_Start_IT+0x4a8>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d009      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a22      	ldr	r2, [pc, #136]	@ (8003694 <HAL_DMA_Start_IT+0x4ac>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d004      	beq.n	8003618 <HAL_DMA_Start_IT+0x430>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a21      	ldr	r2, [pc, #132]	@ (8003698 <HAL_DMA_Start_IT+0x4b0>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d108      	bne.n	800362a <HAL_DMA_Start_IT+0x442>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f042 0201 	orr.w	r2, r2, #1
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	e012      	b.n	8003650 <HAL_DMA_Start_IT+0x468>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f042 0201 	orr.w	r2, r2, #1
 8003638:	601a      	str	r2, [r3, #0]
 800363a:	e009      	b.n	8003650 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003642:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003650:	7dfb      	ldrb	r3, [r7, #23]
}
 8003652:	4618      	mov	r0, r3
 8003654:	3718      	adds	r7, #24
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	40020010 	.word	0x40020010
 8003660:	40020028 	.word	0x40020028
 8003664:	40020040 	.word	0x40020040
 8003668:	40020058 	.word	0x40020058
 800366c:	40020070 	.word	0x40020070
 8003670:	40020088 	.word	0x40020088
 8003674:	400200a0 	.word	0x400200a0
 8003678:	400200b8 	.word	0x400200b8
 800367c:	40020410 	.word	0x40020410
 8003680:	40020428 	.word	0x40020428
 8003684:	40020440 	.word	0x40020440
 8003688:	40020458 	.word	0x40020458
 800368c:	40020470 	.word	0x40020470
 8003690:	40020488 	.word	0x40020488
 8003694:	400204a0 	.word	0x400204a0
 8003698:	400204b8 	.word	0x400204b8
 800369c:	58025408 	.word	0x58025408
 80036a0:	5802541c 	.word	0x5802541c
 80036a4:	58025430 	.word	0x58025430
 80036a8:	58025444 	.word	0x58025444
 80036ac:	58025458 	.word	0x58025458
 80036b0:	5802546c 	.word	0x5802546c
 80036b4:	58025480 	.word	0x58025480
 80036b8:	58025494 	.word	0x58025494

080036bc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08a      	sub	sp, #40	@ 0x28
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80036c4:	2300      	movs	r3, #0
 80036c6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80036c8:	4b67      	ldr	r3, [pc, #412]	@ (8003868 <HAL_DMA_IRQHandler+0x1ac>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a67      	ldr	r2, [pc, #412]	@ (800386c <HAL_DMA_IRQHandler+0x1b0>)
 80036ce:	fba2 2303 	umull	r2, r3, r2, r3
 80036d2:	0a9b      	lsrs	r3, r3, #10
 80036d4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036da:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80036e2:	6a3b      	ldr	r3, [r7, #32]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a5f      	ldr	r2, [pc, #380]	@ (8003870 <HAL_DMA_IRQHandler+0x1b4>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d04a      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a5d      	ldr	r2, [pc, #372]	@ (8003874 <HAL_DMA_IRQHandler+0x1b8>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d045      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a5c      	ldr	r2, [pc, #368]	@ (8003878 <HAL_DMA_IRQHandler+0x1bc>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d040      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a5a      	ldr	r2, [pc, #360]	@ (800387c <HAL_DMA_IRQHandler+0x1c0>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d03b      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a59      	ldr	r2, [pc, #356]	@ (8003880 <HAL_DMA_IRQHandler+0x1c4>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d036      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a57      	ldr	r2, [pc, #348]	@ (8003884 <HAL_DMA_IRQHandler+0x1c8>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d031      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a56      	ldr	r2, [pc, #344]	@ (8003888 <HAL_DMA_IRQHandler+0x1cc>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d02c      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a54      	ldr	r2, [pc, #336]	@ (800388c <HAL_DMA_IRQHandler+0x1d0>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d027      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a53      	ldr	r2, [pc, #332]	@ (8003890 <HAL_DMA_IRQHandler+0x1d4>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d022      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a51      	ldr	r2, [pc, #324]	@ (8003894 <HAL_DMA_IRQHandler+0x1d8>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d01d      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a50      	ldr	r2, [pc, #320]	@ (8003898 <HAL_DMA_IRQHandler+0x1dc>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d018      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a4e      	ldr	r2, [pc, #312]	@ (800389c <HAL_DMA_IRQHandler+0x1e0>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d013      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a4d      	ldr	r2, [pc, #308]	@ (80038a0 <HAL_DMA_IRQHandler+0x1e4>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d00e      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a4b      	ldr	r2, [pc, #300]	@ (80038a4 <HAL_DMA_IRQHandler+0x1e8>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d009      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a4a      	ldr	r2, [pc, #296]	@ (80038a8 <HAL_DMA_IRQHandler+0x1ec>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d004      	beq.n	800378e <HAL_DMA_IRQHandler+0xd2>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a48      	ldr	r2, [pc, #288]	@ (80038ac <HAL_DMA_IRQHandler+0x1f0>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d101      	bne.n	8003792 <HAL_DMA_IRQHandler+0xd6>
 800378e:	2301      	movs	r3, #1
 8003790:	e000      	b.n	8003794 <HAL_DMA_IRQHandler+0xd8>
 8003792:	2300      	movs	r3, #0
 8003794:	2b00      	cmp	r3, #0
 8003796:	f000 842b 	beq.w	8003ff0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800379e:	f003 031f 	and.w	r3, r3, #31
 80037a2:	2208      	movs	r2, #8
 80037a4:	409a      	lsls	r2, r3
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	4013      	ands	r3, r2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	f000 80a2 	beq.w	80038f4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a2e      	ldr	r2, [pc, #184]	@ (8003870 <HAL_DMA_IRQHandler+0x1b4>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d04a      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a2d      	ldr	r2, [pc, #180]	@ (8003874 <HAL_DMA_IRQHandler+0x1b8>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d045      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a2b      	ldr	r2, [pc, #172]	@ (8003878 <HAL_DMA_IRQHandler+0x1bc>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d040      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a2a      	ldr	r2, [pc, #168]	@ (800387c <HAL_DMA_IRQHandler+0x1c0>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d03b      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a28      	ldr	r2, [pc, #160]	@ (8003880 <HAL_DMA_IRQHandler+0x1c4>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d036      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a27      	ldr	r2, [pc, #156]	@ (8003884 <HAL_DMA_IRQHandler+0x1c8>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d031      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a25      	ldr	r2, [pc, #148]	@ (8003888 <HAL_DMA_IRQHandler+0x1cc>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d02c      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a24      	ldr	r2, [pc, #144]	@ (800388c <HAL_DMA_IRQHandler+0x1d0>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d027      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a22      	ldr	r2, [pc, #136]	@ (8003890 <HAL_DMA_IRQHandler+0x1d4>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d022      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a21      	ldr	r2, [pc, #132]	@ (8003894 <HAL_DMA_IRQHandler+0x1d8>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d01d      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a1f      	ldr	r2, [pc, #124]	@ (8003898 <HAL_DMA_IRQHandler+0x1dc>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d018      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a1e      	ldr	r2, [pc, #120]	@ (800389c <HAL_DMA_IRQHandler+0x1e0>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d013      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a1c      	ldr	r2, [pc, #112]	@ (80038a0 <HAL_DMA_IRQHandler+0x1e4>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d00e      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a1b      	ldr	r2, [pc, #108]	@ (80038a4 <HAL_DMA_IRQHandler+0x1e8>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d009      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a19      	ldr	r2, [pc, #100]	@ (80038a8 <HAL_DMA_IRQHandler+0x1ec>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d004      	beq.n	8003850 <HAL_DMA_IRQHandler+0x194>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a18      	ldr	r2, [pc, #96]	@ (80038ac <HAL_DMA_IRQHandler+0x1f0>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d12f      	bne.n	80038b0 <HAL_DMA_IRQHandler+0x1f4>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0304 	and.w	r3, r3, #4
 800385a:	2b00      	cmp	r3, #0
 800385c:	bf14      	ite	ne
 800385e:	2301      	movne	r3, #1
 8003860:	2300      	moveq	r3, #0
 8003862:	b2db      	uxtb	r3, r3
 8003864:	e02e      	b.n	80038c4 <HAL_DMA_IRQHandler+0x208>
 8003866:	bf00      	nop
 8003868:	24000000 	.word	0x24000000
 800386c:	1b4e81b5 	.word	0x1b4e81b5
 8003870:	40020010 	.word	0x40020010
 8003874:	40020028 	.word	0x40020028
 8003878:	40020040 	.word	0x40020040
 800387c:	40020058 	.word	0x40020058
 8003880:	40020070 	.word	0x40020070
 8003884:	40020088 	.word	0x40020088
 8003888:	400200a0 	.word	0x400200a0
 800388c:	400200b8 	.word	0x400200b8
 8003890:	40020410 	.word	0x40020410
 8003894:	40020428 	.word	0x40020428
 8003898:	40020440 	.word	0x40020440
 800389c:	40020458 	.word	0x40020458
 80038a0:	40020470 	.word	0x40020470
 80038a4:	40020488 	.word	0x40020488
 80038a8:	400204a0 	.word	0x400204a0
 80038ac:	400204b8 	.word	0x400204b8
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0308 	and.w	r3, r3, #8
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	bf14      	ite	ne
 80038be:	2301      	movne	r3, #1
 80038c0:	2300      	moveq	r3, #0
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d015      	beq.n	80038f4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f022 0204 	bic.w	r2, r2, #4
 80038d6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038dc:	f003 031f 	and.w	r3, r3, #31
 80038e0:	2208      	movs	r2, #8
 80038e2:	409a      	lsls	r2, r3
 80038e4:	6a3b      	ldr	r3, [r7, #32]
 80038e6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ec:	f043 0201 	orr.w	r2, r3, #1
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f8:	f003 031f 	and.w	r3, r3, #31
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b00      	cmp	r3, #0
 8003908:	d06e      	beq.n	80039e8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a69      	ldr	r2, [pc, #420]	@ (8003ab4 <HAL_DMA_IRQHandler+0x3f8>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d04a      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a67      	ldr	r2, [pc, #412]	@ (8003ab8 <HAL_DMA_IRQHandler+0x3fc>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d045      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a66      	ldr	r2, [pc, #408]	@ (8003abc <HAL_DMA_IRQHandler+0x400>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d040      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a64      	ldr	r2, [pc, #400]	@ (8003ac0 <HAL_DMA_IRQHandler+0x404>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d03b      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a63      	ldr	r2, [pc, #396]	@ (8003ac4 <HAL_DMA_IRQHandler+0x408>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d036      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a61      	ldr	r2, [pc, #388]	@ (8003ac8 <HAL_DMA_IRQHandler+0x40c>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d031      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a60      	ldr	r2, [pc, #384]	@ (8003acc <HAL_DMA_IRQHandler+0x410>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d02c      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a5e      	ldr	r2, [pc, #376]	@ (8003ad0 <HAL_DMA_IRQHandler+0x414>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d027      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a5d      	ldr	r2, [pc, #372]	@ (8003ad4 <HAL_DMA_IRQHandler+0x418>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d022      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a5b      	ldr	r2, [pc, #364]	@ (8003ad8 <HAL_DMA_IRQHandler+0x41c>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d01d      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a5a      	ldr	r2, [pc, #360]	@ (8003adc <HAL_DMA_IRQHandler+0x420>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d018      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a58      	ldr	r2, [pc, #352]	@ (8003ae0 <HAL_DMA_IRQHandler+0x424>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d013      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a57      	ldr	r2, [pc, #348]	@ (8003ae4 <HAL_DMA_IRQHandler+0x428>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d00e      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a55      	ldr	r2, [pc, #340]	@ (8003ae8 <HAL_DMA_IRQHandler+0x42c>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d009      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a54      	ldr	r2, [pc, #336]	@ (8003aec <HAL_DMA_IRQHandler+0x430>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d004      	beq.n	80039aa <HAL_DMA_IRQHandler+0x2ee>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a52      	ldr	r2, [pc, #328]	@ (8003af0 <HAL_DMA_IRQHandler+0x434>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d10a      	bne.n	80039c0 <HAL_DMA_IRQHandler+0x304>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	695b      	ldr	r3, [r3, #20]
 80039b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	bf14      	ite	ne
 80039b8:	2301      	movne	r3, #1
 80039ba:	2300      	moveq	r3, #0
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	e003      	b.n	80039c8 <HAL_DMA_IRQHandler+0x30c>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2300      	movs	r3, #0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d00d      	beq.n	80039e8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d0:	f003 031f 	and.w	r3, r3, #31
 80039d4:	2201      	movs	r2, #1
 80039d6:	409a      	lsls	r2, r3
 80039d8:	6a3b      	ldr	r3, [r7, #32]
 80039da:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039e0:	f043 0202 	orr.w	r2, r3, #2
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ec:	f003 031f 	and.w	r3, r3, #31
 80039f0:	2204      	movs	r2, #4
 80039f2:	409a      	lsls	r2, r3
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	4013      	ands	r3, r2
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	f000 808f 	beq.w	8003b1c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a2c      	ldr	r2, [pc, #176]	@ (8003ab4 <HAL_DMA_IRQHandler+0x3f8>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d04a      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a2a      	ldr	r2, [pc, #168]	@ (8003ab8 <HAL_DMA_IRQHandler+0x3fc>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d045      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a29      	ldr	r2, [pc, #164]	@ (8003abc <HAL_DMA_IRQHandler+0x400>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d040      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a27      	ldr	r2, [pc, #156]	@ (8003ac0 <HAL_DMA_IRQHandler+0x404>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d03b      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a26      	ldr	r2, [pc, #152]	@ (8003ac4 <HAL_DMA_IRQHandler+0x408>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d036      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a24      	ldr	r2, [pc, #144]	@ (8003ac8 <HAL_DMA_IRQHandler+0x40c>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d031      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a23      	ldr	r2, [pc, #140]	@ (8003acc <HAL_DMA_IRQHandler+0x410>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d02c      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a21      	ldr	r2, [pc, #132]	@ (8003ad0 <HAL_DMA_IRQHandler+0x414>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d027      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a20      	ldr	r2, [pc, #128]	@ (8003ad4 <HAL_DMA_IRQHandler+0x418>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d022      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a1e      	ldr	r2, [pc, #120]	@ (8003ad8 <HAL_DMA_IRQHandler+0x41c>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d01d      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a1d      	ldr	r2, [pc, #116]	@ (8003adc <HAL_DMA_IRQHandler+0x420>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d018      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a1b      	ldr	r2, [pc, #108]	@ (8003ae0 <HAL_DMA_IRQHandler+0x424>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d013      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ae4 <HAL_DMA_IRQHandler+0x428>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d00e      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a18      	ldr	r2, [pc, #96]	@ (8003ae8 <HAL_DMA_IRQHandler+0x42c>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d009      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a17      	ldr	r2, [pc, #92]	@ (8003aec <HAL_DMA_IRQHandler+0x430>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d004      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x3e2>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a15      	ldr	r2, [pc, #84]	@ (8003af0 <HAL_DMA_IRQHandler+0x434>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d12a      	bne.n	8003af4 <HAL_DMA_IRQHandler+0x438>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	bf14      	ite	ne
 8003aac:	2301      	movne	r3, #1
 8003aae:	2300      	moveq	r3, #0
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	e023      	b.n	8003afc <HAL_DMA_IRQHandler+0x440>
 8003ab4:	40020010 	.word	0x40020010
 8003ab8:	40020028 	.word	0x40020028
 8003abc:	40020040 	.word	0x40020040
 8003ac0:	40020058 	.word	0x40020058
 8003ac4:	40020070 	.word	0x40020070
 8003ac8:	40020088 	.word	0x40020088
 8003acc:	400200a0 	.word	0x400200a0
 8003ad0:	400200b8 	.word	0x400200b8
 8003ad4:	40020410 	.word	0x40020410
 8003ad8:	40020428 	.word	0x40020428
 8003adc:	40020440 	.word	0x40020440
 8003ae0:	40020458 	.word	0x40020458
 8003ae4:	40020470 	.word	0x40020470
 8003ae8:	40020488 	.word	0x40020488
 8003aec:	400204a0 	.word	0x400204a0
 8003af0:	400204b8 	.word	0x400204b8
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2300      	movs	r3, #0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00d      	beq.n	8003b1c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b04:	f003 031f 	and.w	r3, r3, #31
 8003b08:	2204      	movs	r2, #4
 8003b0a:	409a      	lsls	r2, r3
 8003b0c:	6a3b      	ldr	r3, [r7, #32]
 8003b0e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b14:	f043 0204 	orr.w	r2, r3, #4
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b20:	f003 031f 	and.w	r3, r3, #31
 8003b24:	2210      	movs	r2, #16
 8003b26:	409a      	lsls	r2, r3
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f000 80a6 	beq.w	8003c7e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a85      	ldr	r2, [pc, #532]	@ (8003d4c <HAL_DMA_IRQHandler+0x690>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d04a      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a83      	ldr	r2, [pc, #524]	@ (8003d50 <HAL_DMA_IRQHandler+0x694>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d045      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a82      	ldr	r2, [pc, #520]	@ (8003d54 <HAL_DMA_IRQHandler+0x698>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d040      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a80      	ldr	r2, [pc, #512]	@ (8003d58 <HAL_DMA_IRQHandler+0x69c>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d03b      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a7f      	ldr	r2, [pc, #508]	@ (8003d5c <HAL_DMA_IRQHandler+0x6a0>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d036      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a7d      	ldr	r2, [pc, #500]	@ (8003d60 <HAL_DMA_IRQHandler+0x6a4>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d031      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a7c      	ldr	r2, [pc, #496]	@ (8003d64 <HAL_DMA_IRQHandler+0x6a8>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d02c      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a7a      	ldr	r2, [pc, #488]	@ (8003d68 <HAL_DMA_IRQHandler+0x6ac>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d027      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a79      	ldr	r2, [pc, #484]	@ (8003d6c <HAL_DMA_IRQHandler+0x6b0>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d022      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a77      	ldr	r2, [pc, #476]	@ (8003d70 <HAL_DMA_IRQHandler+0x6b4>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d01d      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a76      	ldr	r2, [pc, #472]	@ (8003d74 <HAL_DMA_IRQHandler+0x6b8>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d018      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a74      	ldr	r2, [pc, #464]	@ (8003d78 <HAL_DMA_IRQHandler+0x6bc>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d013      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a73      	ldr	r2, [pc, #460]	@ (8003d7c <HAL_DMA_IRQHandler+0x6c0>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d00e      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a71      	ldr	r2, [pc, #452]	@ (8003d80 <HAL_DMA_IRQHandler+0x6c4>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d009      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a70      	ldr	r2, [pc, #448]	@ (8003d84 <HAL_DMA_IRQHandler+0x6c8>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d004      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x516>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a6e      	ldr	r2, [pc, #440]	@ (8003d88 <HAL_DMA_IRQHandler+0x6cc>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d10a      	bne.n	8003be8 <HAL_DMA_IRQHandler+0x52c>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0308 	and.w	r3, r3, #8
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	bf14      	ite	ne
 8003be0:	2301      	movne	r3, #1
 8003be2:	2300      	moveq	r3, #0
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	e009      	b.n	8003bfc <HAL_DMA_IRQHandler+0x540>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0304 	and.w	r3, r3, #4
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	bf14      	ite	ne
 8003bf6:	2301      	movne	r3, #1
 8003bf8:	2300      	moveq	r3, #0
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d03e      	beq.n	8003c7e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c04:	f003 031f 	and.w	r3, r3, #31
 8003c08:	2210      	movs	r2, #16
 8003c0a:	409a      	lsls	r2, r3
 8003c0c:	6a3b      	ldr	r3, [r7, #32]
 8003c0e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d018      	beq.n	8003c50 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d108      	bne.n	8003c3e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d024      	beq.n	8003c7e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	4798      	blx	r3
 8003c3c:	e01f      	b.n	8003c7e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d01b      	beq.n	8003c7e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	4798      	blx	r3
 8003c4e:	e016      	b.n	8003c7e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d107      	bne.n	8003c6e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f022 0208 	bic.w	r2, r2, #8
 8003c6c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c82:	f003 031f 	and.w	r3, r3, #31
 8003c86:	2220      	movs	r2, #32
 8003c88:	409a      	lsls	r2, r3
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	f000 8110 	beq.w	8003eb4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a2c      	ldr	r2, [pc, #176]	@ (8003d4c <HAL_DMA_IRQHandler+0x690>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d04a      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a2b      	ldr	r2, [pc, #172]	@ (8003d50 <HAL_DMA_IRQHandler+0x694>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d045      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a29      	ldr	r2, [pc, #164]	@ (8003d54 <HAL_DMA_IRQHandler+0x698>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d040      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a28      	ldr	r2, [pc, #160]	@ (8003d58 <HAL_DMA_IRQHandler+0x69c>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d03b      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a26      	ldr	r2, [pc, #152]	@ (8003d5c <HAL_DMA_IRQHandler+0x6a0>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d036      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a25      	ldr	r2, [pc, #148]	@ (8003d60 <HAL_DMA_IRQHandler+0x6a4>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d031      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a23      	ldr	r2, [pc, #140]	@ (8003d64 <HAL_DMA_IRQHandler+0x6a8>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d02c      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a22      	ldr	r2, [pc, #136]	@ (8003d68 <HAL_DMA_IRQHandler+0x6ac>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d027      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a20      	ldr	r2, [pc, #128]	@ (8003d6c <HAL_DMA_IRQHandler+0x6b0>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d022      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a1f      	ldr	r2, [pc, #124]	@ (8003d70 <HAL_DMA_IRQHandler+0x6b4>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d01d      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a1d      	ldr	r2, [pc, #116]	@ (8003d74 <HAL_DMA_IRQHandler+0x6b8>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d018      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a1c      	ldr	r2, [pc, #112]	@ (8003d78 <HAL_DMA_IRQHandler+0x6bc>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d013      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a1a      	ldr	r2, [pc, #104]	@ (8003d7c <HAL_DMA_IRQHandler+0x6c0>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d00e      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a19      	ldr	r2, [pc, #100]	@ (8003d80 <HAL_DMA_IRQHandler+0x6c4>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d009      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a17      	ldr	r2, [pc, #92]	@ (8003d84 <HAL_DMA_IRQHandler+0x6c8>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d004      	beq.n	8003d34 <HAL_DMA_IRQHandler+0x678>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a16      	ldr	r2, [pc, #88]	@ (8003d88 <HAL_DMA_IRQHandler+0x6cc>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d12b      	bne.n	8003d8c <HAL_DMA_IRQHandler+0x6d0>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0310 	and.w	r3, r3, #16
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	bf14      	ite	ne
 8003d42:	2301      	movne	r3, #1
 8003d44:	2300      	moveq	r3, #0
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	e02a      	b.n	8003da0 <HAL_DMA_IRQHandler+0x6e4>
 8003d4a:	bf00      	nop
 8003d4c:	40020010 	.word	0x40020010
 8003d50:	40020028 	.word	0x40020028
 8003d54:	40020040 	.word	0x40020040
 8003d58:	40020058 	.word	0x40020058
 8003d5c:	40020070 	.word	0x40020070
 8003d60:	40020088 	.word	0x40020088
 8003d64:	400200a0 	.word	0x400200a0
 8003d68:	400200b8 	.word	0x400200b8
 8003d6c:	40020410 	.word	0x40020410
 8003d70:	40020428 	.word	0x40020428
 8003d74:	40020440 	.word	0x40020440
 8003d78:	40020458 	.word	0x40020458
 8003d7c:	40020470 	.word	0x40020470
 8003d80:	40020488 	.word	0x40020488
 8003d84:	400204a0 	.word	0x400204a0
 8003d88:	400204b8 	.word	0x400204b8
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	bf14      	ite	ne
 8003d9a:	2301      	movne	r3, #1
 8003d9c:	2300      	moveq	r3, #0
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f000 8087 	beq.w	8003eb4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003daa:	f003 031f 	and.w	r3, r3, #31
 8003dae:	2220      	movs	r2, #32
 8003db0:	409a      	lsls	r2, r3
 8003db2:	6a3b      	ldr	r3, [r7, #32]
 8003db4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	2b04      	cmp	r3, #4
 8003dc0:	d139      	bne.n	8003e36 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 0216 	bic.w	r2, r2, #22
 8003dd0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	695a      	ldr	r2, [r3, #20]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003de0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d103      	bne.n	8003df2 <HAL_DMA_IRQHandler+0x736>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d007      	beq.n	8003e02 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f022 0208 	bic.w	r2, r2, #8
 8003e00:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e06:	f003 031f 	and.w	r3, r3, #31
 8003e0a:	223f      	movs	r2, #63	@ 0x3f
 8003e0c:	409a      	lsls	r2, r3
 8003e0e:	6a3b      	ldr	r3, [r7, #32]
 8003e10:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2201      	movs	r2, #1
 8003e16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f000 834a 	beq.w	80044c0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	4798      	blx	r3
          }
          return;
 8003e34:	e344      	b.n	80044c0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d018      	beq.n	8003e76 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d108      	bne.n	8003e64 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d02c      	beq.n	8003eb4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	4798      	blx	r3
 8003e62:	e027      	b.n	8003eb4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d023      	beq.n	8003eb4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e70:	6878      	ldr	r0, [r7, #4]
 8003e72:	4798      	blx	r3
 8003e74:	e01e      	b.n	8003eb4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d10f      	bne.n	8003ea4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f022 0210 	bic.w	r2, r2, #16
 8003e92:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d003      	beq.n	8003eb4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	f000 8306 	beq.w	80044ca <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 8088 	beq.w	8003fdc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2204      	movs	r2, #4
 8003ed0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a7a      	ldr	r2, [pc, #488]	@ (80040c4 <HAL_DMA_IRQHandler+0xa08>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d04a      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a79      	ldr	r2, [pc, #484]	@ (80040c8 <HAL_DMA_IRQHandler+0xa0c>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d045      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a77      	ldr	r2, [pc, #476]	@ (80040cc <HAL_DMA_IRQHandler+0xa10>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d040      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a76      	ldr	r2, [pc, #472]	@ (80040d0 <HAL_DMA_IRQHandler+0xa14>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d03b      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a74      	ldr	r2, [pc, #464]	@ (80040d4 <HAL_DMA_IRQHandler+0xa18>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d036      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a73      	ldr	r2, [pc, #460]	@ (80040d8 <HAL_DMA_IRQHandler+0xa1c>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d031      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a71      	ldr	r2, [pc, #452]	@ (80040dc <HAL_DMA_IRQHandler+0xa20>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d02c      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a70      	ldr	r2, [pc, #448]	@ (80040e0 <HAL_DMA_IRQHandler+0xa24>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d027      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a6e      	ldr	r2, [pc, #440]	@ (80040e4 <HAL_DMA_IRQHandler+0xa28>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d022      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a6d      	ldr	r2, [pc, #436]	@ (80040e8 <HAL_DMA_IRQHandler+0xa2c>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d01d      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a6b      	ldr	r2, [pc, #428]	@ (80040ec <HAL_DMA_IRQHandler+0xa30>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d018      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a6a      	ldr	r2, [pc, #424]	@ (80040f0 <HAL_DMA_IRQHandler+0xa34>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d013      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a68      	ldr	r2, [pc, #416]	@ (80040f4 <HAL_DMA_IRQHandler+0xa38>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d00e      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a67      	ldr	r2, [pc, #412]	@ (80040f8 <HAL_DMA_IRQHandler+0xa3c>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d009      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a65      	ldr	r2, [pc, #404]	@ (80040fc <HAL_DMA_IRQHandler+0xa40>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d004      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x8b8>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a64      	ldr	r2, [pc, #400]	@ (8004100 <HAL_DMA_IRQHandler+0xa44>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d108      	bne.n	8003f86 <HAL_DMA_IRQHandler+0x8ca>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f022 0201 	bic.w	r2, r2, #1
 8003f82:	601a      	str	r2, [r3, #0]
 8003f84:	e007      	b.n	8003f96 <HAL_DMA_IRQHandler+0x8da>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f022 0201 	bic.w	r2, r2, #1
 8003f94:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	60fb      	str	r3, [r7, #12]
 8003f9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d307      	bcc.n	8003fb2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0301 	and.w	r3, r3, #1
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1f2      	bne.n	8003f96 <HAL_DMA_IRQHandler+0x8da>
 8003fb0:	e000      	b.n	8003fb4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003fb2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d004      	beq.n	8003fcc <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2203      	movs	r2, #3
 8003fc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003fca:	e003      	b.n	8003fd4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 8272 	beq.w	80044ca <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	4798      	blx	r3
 8003fee:	e26c      	b.n	80044ca <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a43      	ldr	r2, [pc, #268]	@ (8004104 <HAL_DMA_IRQHandler+0xa48>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d022      	beq.n	8004040 <HAL_DMA_IRQHandler+0x984>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a42      	ldr	r2, [pc, #264]	@ (8004108 <HAL_DMA_IRQHandler+0xa4c>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d01d      	beq.n	8004040 <HAL_DMA_IRQHandler+0x984>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a40      	ldr	r2, [pc, #256]	@ (800410c <HAL_DMA_IRQHandler+0xa50>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d018      	beq.n	8004040 <HAL_DMA_IRQHandler+0x984>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a3f      	ldr	r2, [pc, #252]	@ (8004110 <HAL_DMA_IRQHandler+0xa54>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d013      	beq.n	8004040 <HAL_DMA_IRQHandler+0x984>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a3d      	ldr	r2, [pc, #244]	@ (8004114 <HAL_DMA_IRQHandler+0xa58>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d00e      	beq.n	8004040 <HAL_DMA_IRQHandler+0x984>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a3c      	ldr	r2, [pc, #240]	@ (8004118 <HAL_DMA_IRQHandler+0xa5c>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d009      	beq.n	8004040 <HAL_DMA_IRQHandler+0x984>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a3a      	ldr	r2, [pc, #232]	@ (800411c <HAL_DMA_IRQHandler+0xa60>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d004      	beq.n	8004040 <HAL_DMA_IRQHandler+0x984>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a39      	ldr	r2, [pc, #228]	@ (8004120 <HAL_DMA_IRQHandler+0xa64>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d101      	bne.n	8004044 <HAL_DMA_IRQHandler+0x988>
 8004040:	2301      	movs	r3, #1
 8004042:	e000      	b.n	8004046 <HAL_DMA_IRQHandler+0x98a>
 8004044:	2300      	movs	r3, #0
 8004046:	2b00      	cmp	r3, #0
 8004048:	f000 823f 	beq.w	80044ca <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004058:	f003 031f 	and.w	r3, r3, #31
 800405c:	2204      	movs	r2, #4
 800405e:	409a      	lsls	r2, r3
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	4013      	ands	r3, r2
 8004064:	2b00      	cmp	r3, #0
 8004066:	f000 80cd 	beq.w	8004204 <HAL_DMA_IRQHandler+0xb48>
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	f003 0304 	and.w	r3, r3, #4
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 80c7 	beq.w	8004204 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800407a:	f003 031f 	and.w	r3, r3, #31
 800407e:	2204      	movs	r2, #4
 8004080:	409a      	lsls	r2, r3
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d049      	beq.n	8004124 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d109      	bne.n	80040ae <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800409e:	2b00      	cmp	r3, #0
 80040a0:	f000 8210 	beq.w	80044c4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040ac:	e20a      	b.n	80044c4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	f000 8206 	beq.w	80044c4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040c0:	e200      	b.n	80044c4 <HAL_DMA_IRQHandler+0xe08>
 80040c2:	bf00      	nop
 80040c4:	40020010 	.word	0x40020010
 80040c8:	40020028 	.word	0x40020028
 80040cc:	40020040 	.word	0x40020040
 80040d0:	40020058 	.word	0x40020058
 80040d4:	40020070 	.word	0x40020070
 80040d8:	40020088 	.word	0x40020088
 80040dc:	400200a0 	.word	0x400200a0
 80040e0:	400200b8 	.word	0x400200b8
 80040e4:	40020410 	.word	0x40020410
 80040e8:	40020428 	.word	0x40020428
 80040ec:	40020440 	.word	0x40020440
 80040f0:	40020458 	.word	0x40020458
 80040f4:	40020470 	.word	0x40020470
 80040f8:	40020488 	.word	0x40020488
 80040fc:	400204a0 	.word	0x400204a0
 8004100:	400204b8 	.word	0x400204b8
 8004104:	58025408 	.word	0x58025408
 8004108:	5802541c 	.word	0x5802541c
 800410c:	58025430 	.word	0x58025430
 8004110:	58025444 	.word	0x58025444
 8004114:	58025458 	.word	0x58025458
 8004118:	5802546c 	.word	0x5802546c
 800411c:	58025480 	.word	0x58025480
 8004120:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	f003 0320 	and.w	r3, r3, #32
 800412a:	2b00      	cmp	r3, #0
 800412c:	d160      	bne.n	80041f0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a7f      	ldr	r2, [pc, #508]	@ (8004330 <HAL_DMA_IRQHandler+0xc74>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d04a      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a7d      	ldr	r2, [pc, #500]	@ (8004334 <HAL_DMA_IRQHandler+0xc78>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d045      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a7c      	ldr	r2, [pc, #496]	@ (8004338 <HAL_DMA_IRQHandler+0xc7c>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d040      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a7a      	ldr	r2, [pc, #488]	@ (800433c <HAL_DMA_IRQHandler+0xc80>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d03b      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a79      	ldr	r2, [pc, #484]	@ (8004340 <HAL_DMA_IRQHandler+0xc84>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d036      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a77      	ldr	r2, [pc, #476]	@ (8004344 <HAL_DMA_IRQHandler+0xc88>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d031      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a76      	ldr	r2, [pc, #472]	@ (8004348 <HAL_DMA_IRQHandler+0xc8c>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d02c      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a74      	ldr	r2, [pc, #464]	@ (800434c <HAL_DMA_IRQHandler+0xc90>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d027      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a73      	ldr	r2, [pc, #460]	@ (8004350 <HAL_DMA_IRQHandler+0xc94>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d022      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a71      	ldr	r2, [pc, #452]	@ (8004354 <HAL_DMA_IRQHandler+0xc98>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d01d      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a70      	ldr	r2, [pc, #448]	@ (8004358 <HAL_DMA_IRQHandler+0xc9c>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d018      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a6e      	ldr	r2, [pc, #440]	@ (800435c <HAL_DMA_IRQHandler+0xca0>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d013      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a6d      	ldr	r2, [pc, #436]	@ (8004360 <HAL_DMA_IRQHandler+0xca4>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d00e      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a6b      	ldr	r2, [pc, #428]	@ (8004364 <HAL_DMA_IRQHandler+0xca8>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d009      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a6a      	ldr	r2, [pc, #424]	@ (8004368 <HAL_DMA_IRQHandler+0xcac>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d004      	beq.n	80041ce <HAL_DMA_IRQHandler+0xb12>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a68      	ldr	r2, [pc, #416]	@ (800436c <HAL_DMA_IRQHandler+0xcb0>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d108      	bne.n	80041e0 <HAL_DMA_IRQHandler+0xb24>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f022 0208 	bic.w	r2, r2, #8
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	e007      	b.n	80041f0 <HAL_DMA_IRQHandler+0xb34>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 0204 	bic.w	r2, r2, #4
 80041ee:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	f000 8165 	beq.w	80044c4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004202:	e15f      	b.n	80044c4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004208:	f003 031f 	and.w	r3, r3, #31
 800420c:	2202      	movs	r2, #2
 800420e:	409a      	lsls	r2, r3
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	4013      	ands	r3, r2
 8004214:	2b00      	cmp	r3, #0
 8004216:	f000 80c5 	beq.w	80043a4 <HAL_DMA_IRQHandler+0xce8>
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b00      	cmp	r3, #0
 8004222:	f000 80bf 	beq.w	80043a4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800422a:	f003 031f 	and.w	r3, r3, #31
 800422e:	2202      	movs	r2, #2
 8004230:	409a      	lsls	r2, r3
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d018      	beq.n	8004272 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d109      	bne.n	800425e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424e:	2b00      	cmp	r3, #0
 8004250:	f000 813a 	beq.w	80044c8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800425c:	e134      	b.n	80044c8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004262:	2b00      	cmp	r3, #0
 8004264:	f000 8130 	beq.w	80044c8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004270:	e12a      	b.n	80044c8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	f003 0320 	and.w	r3, r3, #32
 8004278:	2b00      	cmp	r3, #0
 800427a:	f040 8089 	bne.w	8004390 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a2b      	ldr	r2, [pc, #172]	@ (8004330 <HAL_DMA_IRQHandler+0xc74>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d04a      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a29      	ldr	r2, [pc, #164]	@ (8004334 <HAL_DMA_IRQHandler+0xc78>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d045      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a28      	ldr	r2, [pc, #160]	@ (8004338 <HAL_DMA_IRQHandler+0xc7c>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d040      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a26      	ldr	r2, [pc, #152]	@ (800433c <HAL_DMA_IRQHandler+0xc80>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d03b      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a25      	ldr	r2, [pc, #148]	@ (8004340 <HAL_DMA_IRQHandler+0xc84>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d036      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a23      	ldr	r2, [pc, #140]	@ (8004344 <HAL_DMA_IRQHandler+0xc88>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d031      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a22      	ldr	r2, [pc, #136]	@ (8004348 <HAL_DMA_IRQHandler+0xc8c>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d02c      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a20      	ldr	r2, [pc, #128]	@ (800434c <HAL_DMA_IRQHandler+0xc90>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d027      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a1f      	ldr	r2, [pc, #124]	@ (8004350 <HAL_DMA_IRQHandler+0xc94>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d022      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a1d      	ldr	r2, [pc, #116]	@ (8004354 <HAL_DMA_IRQHandler+0xc98>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d01d      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a1c      	ldr	r2, [pc, #112]	@ (8004358 <HAL_DMA_IRQHandler+0xc9c>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d018      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a1a      	ldr	r2, [pc, #104]	@ (800435c <HAL_DMA_IRQHandler+0xca0>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d013      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a19      	ldr	r2, [pc, #100]	@ (8004360 <HAL_DMA_IRQHandler+0xca4>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d00e      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a17      	ldr	r2, [pc, #92]	@ (8004364 <HAL_DMA_IRQHandler+0xca8>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d009      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a16      	ldr	r2, [pc, #88]	@ (8004368 <HAL_DMA_IRQHandler+0xcac>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d004      	beq.n	800431e <HAL_DMA_IRQHandler+0xc62>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a14      	ldr	r2, [pc, #80]	@ (800436c <HAL_DMA_IRQHandler+0xcb0>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d128      	bne.n	8004370 <HAL_DMA_IRQHandler+0xcb4>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f022 0214 	bic.w	r2, r2, #20
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	e027      	b.n	8004380 <HAL_DMA_IRQHandler+0xcc4>
 8004330:	40020010 	.word	0x40020010
 8004334:	40020028 	.word	0x40020028
 8004338:	40020040 	.word	0x40020040
 800433c:	40020058 	.word	0x40020058
 8004340:	40020070 	.word	0x40020070
 8004344:	40020088 	.word	0x40020088
 8004348:	400200a0 	.word	0x400200a0
 800434c:	400200b8 	.word	0x400200b8
 8004350:	40020410 	.word	0x40020410
 8004354:	40020428 	.word	0x40020428
 8004358:	40020440 	.word	0x40020440
 800435c:	40020458 	.word	0x40020458
 8004360:	40020470 	.word	0x40020470
 8004364:	40020488 	.word	0x40020488
 8004368:	400204a0 	.word	0x400204a0
 800436c:	400204b8 	.word	0x400204b8
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f022 020a 	bic.w	r2, r2, #10
 800437e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004394:	2b00      	cmp	r3, #0
 8004396:	f000 8097 	beq.w	80044c8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043a2:	e091      	b.n	80044c8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a8:	f003 031f 	and.w	r3, r3, #31
 80043ac:	2208      	movs	r2, #8
 80043ae:	409a      	lsls	r2, r3
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	4013      	ands	r3, r2
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f000 8088 	beq.w	80044ca <HAL_DMA_IRQHandler+0xe0e>
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	f003 0308 	and.w	r3, r3, #8
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	f000 8082 	beq.w	80044ca <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a41      	ldr	r2, [pc, #260]	@ (80044d0 <HAL_DMA_IRQHandler+0xe14>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d04a      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a3f      	ldr	r2, [pc, #252]	@ (80044d4 <HAL_DMA_IRQHandler+0xe18>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d045      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a3e      	ldr	r2, [pc, #248]	@ (80044d8 <HAL_DMA_IRQHandler+0xe1c>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d040      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a3c      	ldr	r2, [pc, #240]	@ (80044dc <HAL_DMA_IRQHandler+0xe20>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d03b      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a3b      	ldr	r2, [pc, #236]	@ (80044e0 <HAL_DMA_IRQHandler+0xe24>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d036      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a39      	ldr	r2, [pc, #228]	@ (80044e4 <HAL_DMA_IRQHandler+0xe28>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d031      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a38      	ldr	r2, [pc, #224]	@ (80044e8 <HAL_DMA_IRQHandler+0xe2c>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d02c      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a36      	ldr	r2, [pc, #216]	@ (80044ec <HAL_DMA_IRQHandler+0xe30>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d027      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a35      	ldr	r2, [pc, #212]	@ (80044f0 <HAL_DMA_IRQHandler+0xe34>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d022      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a33      	ldr	r2, [pc, #204]	@ (80044f4 <HAL_DMA_IRQHandler+0xe38>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d01d      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a32      	ldr	r2, [pc, #200]	@ (80044f8 <HAL_DMA_IRQHandler+0xe3c>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d018      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a30      	ldr	r2, [pc, #192]	@ (80044fc <HAL_DMA_IRQHandler+0xe40>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d013      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a2f      	ldr	r2, [pc, #188]	@ (8004500 <HAL_DMA_IRQHandler+0xe44>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d00e      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a2d      	ldr	r2, [pc, #180]	@ (8004504 <HAL_DMA_IRQHandler+0xe48>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d009      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a2c      	ldr	r2, [pc, #176]	@ (8004508 <HAL_DMA_IRQHandler+0xe4c>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d004      	beq.n	8004466 <HAL_DMA_IRQHandler+0xdaa>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a2a      	ldr	r2, [pc, #168]	@ (800450c <HAL_DMA_IRQHandler+0xe50>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d108      	bne.n	8004478 <HAL_DMA_IRQHandler+0xdbc>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f022 021c 	bic.w	r2, r2, #28
 8004474:	601a      	str	r2, [r3, #0]
 8004476:	e007      	b.n	8004488 <HAL_DMA_IRQHandler+0xdcc>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f022 020e 	bic.w	r2, r2, #14
 8004486:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800448c:	f003 031f 	and.w	r3, r3, #31
 8004490:	2201      	movs	r2, #1
 8004492:	409a      	lsls	r2, r3
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d009      	beq.n	80044ca <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	4798      	blx	r3
 80044be:	e004      	b.n	80044ca <HAL_DMA_IRQHandler+0xe0e>
          return;
 80044c0:	bf00      	nop
 80044c2:	e002      	b.n	80044ca <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80044c4:	bf00      	nop
 80044c6:	e000      	b.n	80044ca <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80044c8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80044ca:	3728      	adds	r7, #40	@ 0x28
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	40020010 	.word	0x40020010
 80044d4:	40020028 	.word	0x40020028
 80044d8:	40020040 	.word	0x40020040
 80044dc:	40020058 	.word	0x40020058
 80044e0:	40020070 	.word	0x40020070
 80044e4:	40020088 	.word	0x40020088
 80044e8:	400200a0 	.word	0x400200a0
 80044ec:	400200b8 	.word	0x400200b8
 80044f0:	40020410 	.word	0x40020410
 80044f4:	40020428 	.word	0x40020428
 80044f8:	40020440 	.word	0x40020440
 80044fc:	40020458 	.word	0x40020458
 8004500:	40020470 	.word	0x40020470
 8004504:	40020488 	.word	0x40020488
 8004508:	400204a0 	.word	0x400204a0
 800450c:	400204b8 	.word	0x400204b8

08004510 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004510:	b480      	push	{r7}
 8004512:	b087      	sub	sp, #28
 8004514:	af00      	add	r7, sp, #0
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	60b9      	str	r1, [r7, #8]
 800451a:	607a      	str	r2, [r7, #4]
 800451c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004522:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004528:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a7f      	ldr	r2, [pc, #508]	@ (800472c <DMA_SetConfig+0x21c>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d072      	beq.n	800461a <DMA_SetConfig+0x10a>
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a7d      	ldr	r2, [pc, #500]	@ (8004730 <DMA_SetConfig+0x220>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d06d      	beq.n	800461a <DMA_SetConfig+0x10a>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a7c      	ldr	r2, [pc, #496]	@ (8004734 <DMA_SetConfig+0x224>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d068      	beq.n	800461a <DMA_SetConfig+0x10a>
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a7a      	ldr	r2, [pc, #488]	@ (8004738 <DMA_SetConfig+0x228>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d063      	beq.n	800461a <DMA_SetConfig+0x10a>
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a79      	ldr	r2, [pc, #484]	@ (800473c <DMA_SetConfig+0x22c>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d05e      	beq.n	800461a <DMA_SetConfig+0x10a>
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a77      	ldr	r2, [pc, #476]	@ (8004740 <DMA_SetConfig+0x230>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d059      	beq.n	800461a <DMA_SetConfig+0x10a>
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a76      	ldr	r2, [pc, #472]	@ (8004744 <DMA_SetConfig+0x234>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d054      	beq.n	800461a <DMA_SetConfig+0x10a>
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a74      	ldr	r2, [pc, #464]	@ (8004748 <DMA_SetConfig+0x238>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d04f      	beq.n	800461a <DMA_SetConfig+0x10a>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a73      	ldr	r2, [pc, #460]	@ (800474c <DMA_SetConfig+0x23c>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d04a      	beq.n	800461a <DMA_SetConfig+0x10a>
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a71      	ldr	r2, [pc, #452]	@ (8004750 <DMA_SetConfig+0x240>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d045      	beq.n	800461a <DMA_SetConfig+0x10a>
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a70      	ldr	r2, [pc, #448]	@ (8004754 <DMA_SetConfig+0x244>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d040      	beq.n	800461a <DMA_SetConfig+0x10a>
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a6e      	ldr	r2, [pc, #440]	@ (8004758 <DMA_SetConfig+0x248>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d03b      	beq.n	800461a <DMA_SetConfig+0x10a>
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a6d      	ldr	r2, [pc, #436]	@ (800475c <DMA_SetConfig+0x24c>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d036      	beq.n	800461a <DMA_SetConfig+0x10a>
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a6b      	ldr	r2, [pc, #428]	@ (8004760 <DMA_SetConfig+0x250>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d031      	beq.n	800461a <DMA_SetConfig+0x10a>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a6a      	ldr	r2, [pc, #424]	@ (8004764 <DMA_SetConfig+0x254>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d02c      	beq.n	800461a <DMA_SetConfig+0x10a>
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a68      	ldr	r2, [pc, #416]	@ (8004768 <DMA_SetConfig+0x258>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d027      	beq.n	800461a <DMA_SetConfig+0x10a>
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a67      	ldr	r2, [pc, #412]	@ (800476c <DMA_SetConfig+0x25c>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d022      	beq.n	800461a <DMA_SetConfig+0x10a>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a65      	ldr	r2, [pc, #404]	@ (8004770 <DMA_SetConfig+0x260>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d01d      	beq.n	800461a <DMA_SetConfig+0x10a>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a64      	ldr	r2, [pc, #400]	@ (8004774 <DMA_SetConfig+0x264>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d018      	beq.n	800461a <DMA_SetConfig+0x10a>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a62      	ldr	r2, [pc, #392]	@ (8004778 <DMA_SetConfig+0x268>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d013      	beq.n	800461a <DMA_SetConfig+0x10a>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a61      	ldr	r2, [pc, #388]	@ (800477c <DMA_SetConfig+0x26c>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d00e      	beq.n	800461a <DMA_SetConfig+0x10a>
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a5f      	ldr	r2, [pc, #380]	@ (8004780 <DMA_SetConfig+0x270>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d009      	beq.n	800461a <DMA_SetConfig+0x10a>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a5e      	ldr	r2, [pc, #376]	@ (8004784 <DMA_SetConfig+0x274>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d004      	beq.n	800461a <DMA_SetConfig+0x10a>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a5c      	ldr	r2, [pc, #368]	@ (8004788 <DMA_SetConfig+0x278>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d101      	bne.n	800461e <DMA_SetConfig+0x10e>
 800461a:	2301      	movs	r3, #1
 800461c:	e000      	b.n	8004620 <DMA_SetConfig+0x110>
 800461e:	2300      	movs	r3, #0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d00d      	beq.n	8004640 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004628:	68fa      	ldr	r2, [r7, #12]
 800462a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800462c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004632:	2b00      	cmp	r3, #0
 8004634:	d004      	beq.n	8004640 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800463a:	68fa      	ldr	r2, [r7, #12]
 800463c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800463e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a39      	ldr	r2, [pc, #228]	@ (800472c <DMA_SetConfig+0x21c>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d04a      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a38      	ldr	r2, [pc, #224]	@ (8004730 <DMA_SetConfig+0x220>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d045      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a36      	ldr	r2, [pc, #216]	@ (8004734 <DMA_SetConfig+0x224>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d040      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a35      	ldr	r2, [pc, #212]	@ (8004738 <DMA_SetConfig+0x228>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d03b      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a33      	ldr	r2, [pc, #204]	@ (800473c <DMA_SetConfig+0x22c>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d036      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a32      	ldr	r2, [pc, #200]	@ (8004740 <DMA_SetConfig+0x230>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d031      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a30      	ldr	r2, [pc, #192]	@ (8004744 <DMA_SetConfig+0x234>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d02c      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a2f      	ldr	r2, [pc, #188]	@ (8004748 <DMA_SetConfig+0x238>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d027      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a2d      	ldr	r2, [pc, #180]	@ (800474c <DMA_SetConfig+0x23c>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d022      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a2c      	ldr	r2, [pc, #176]	@ (8004750 <DMA_SetConfig+0x240>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d01d      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a2a      	ldr	r2, [pc, #168]	@ (8004754 <DMA_SetConfig+0x244>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d018      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a29      	ldr	r2, [pc, #164]	@ (8004758 <DMA_SetConfig+0x248>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d013      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a27      	ldr	r2, [pc, #156]	@ (800475c <DMA_SetConfig+0x24c>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d00e      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a26      	ldr	r2, [pc, #152]	@ (8004760 <DMA_SetConfig+0x250>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d009      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a24      	ldr	r2, [pc, #144]	@ (8004764 <DMA_SetConfig+0x254>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d004      	beq.n	80046e0 <DMA_SetConfig+0x1d0>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a23      	ldr	r2, [pc, #140]	@ (8004768 <DMA_SetConfig+0x258>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d101      	bne.n	80046e4 <DMA_SetConfig+0x1d4>
 80046e0:	2301      	movs	r3, #1
 80046e2:	e000      	b.n	80046e6 <DMA_SetConfig+0x1d6>
 80046e4:	2300      	movs	r3, #0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d059      	beq.n	800479e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ee:	f003 031f 	and.w	r3, r3, #31
 80046f2:	223f      	movs	r2, #63	@ 0x3f
 80046f4:	409a      	lsls	r2, r3
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004708:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	683a      	ldr	r2, [r7, #0]
 8004710:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	2b40      	cmp	r3, #64	@ 0x40
 8004718:	d138      	bne.n	800478c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68ba      	ldr	r2, [r7, #8]
 8004728:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800472a:	e086      	b.n	800483a <DMA_SetConfig+0x32a>
 800472c:	40020010 	.word	0x40020010
 8004730:	40020028 	.word	0x40020028
 8004734:	40020040 	.word	0x40020040
 8004738:	40020058 	.word	0x40020058
 800473c:	40020070 	.word	0x40020070
 8004740:	40020088 	.word	0x40020088
 8004744:	400200a0 	.word	0x400200a0
 8004748:	400200b8 	.word	0x400200b8
 800474c:	40020410 	.word	0x40020410
 8004750:	40020428 	.word	0x40020428
 8004754:	40020440 	.word	0x40020440
 8004758:	40020458 	.word	0x40020458
 800475c:	40020470 	.word	0x40020470
 8004760:	40020488 	.word	0x40020488
 8004764:	400204a0 	.word	0x400204a0
 8004768:	400204b8 	.word	0x400204b8
 800476c:	58025408 	.word	0x58025408
 8004770:	5802541c 	.word	0x5802541c
 8004774:	58025430 	.word	0x58025430
 8004778:	58025444 	.word	0x58025444
 800477c:	58025458 	.word	0x58025458
 8004780:	5802546c 	.word	0x5802546c
 8004784:	58025480 	.word	0x58025480
 8004788:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	687a      	ldr	r2, [r7, #4]
 800479a:	60da      	str	r2, [r3, #12]
}
 800479c:	e04d      	b.n	800483a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a29      	ldr	r2, [pc, #164]	@ (8004848 <DMA_SetConfig+0x338>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d022      	beq.n	80047ee <DMA_SetConfig+0x2de>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a27      	ldr	r2, [pc, #156]	@ (800484c <DMA_SetConfig+0x33c>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d01d      	beq.n	80047ee <DMA_SetConfig+0x2de>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a26      	ldr	r2, [pc, #152]	@ (8004850 <DMA_SetConfig+0x340>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d018      	beq.n	80047ee <DMA_SetConfig+0x2de>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a24      	ldr	r2, [pc, #144]	@ (8004854 <DMA_SetConfig+0x344>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d013      	beq.n	80047ee <DMA_SetConfig+0x2de>
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a23      	ldr	r2, [pc, #140]	@ (8004858 <DMA_SetConfig+0x348>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d00e      	beq.n	80047ee <DMA_SetConfig+0x2de>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a21      	ldr	r2, [pc, #132]	@ (800485c <DMA_SetConfig+0x34c>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d009      	beq.n	80047ee <DMA_SetConfig+0x2de>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a20      	ldr	r2, [pc, #128]	@ (8004860 <DMA_SetConfig+0x350>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d004      	beq.n	80047ee <DMA_SetConfig+0x2de>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a1e      	ldr	r2, [pc, #120]	@ (8004864 <DMA_SetConfig+0x354>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d101      	bne.n	80047f2 <DMA_SetConfig+0x2e2>
 80047ee:	2301      	movs	r3, #1
 80047f0:	e000      	b.n	80047f4 <DMA_SetConfig+0x2e4>
 80047f2:	2300      	movs	r3, #0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d020      	beq.n	800483a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047fc:	f003 031f 	and.w	r3, r3, #31
 8004800:	2201      	movs	r2, #1
 8004802:	409a      	lsls	r2, r3
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	683a      	ldr	r2, [r7, #0]
 800480e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	2b40      	cmp	r3, #64	@ 0x40
 8004816:	d108      	bne.n	800482a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	60da      	str	r2, [r3, #12]
}
 8004828:	e007      	b.n	800483a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68ba      	ldr	r2, [r7, #8]
 8004830:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	60da      	str	r2, [r3, #12]
}
 800483a:	bf00      	nop
 800483c:	371c      	adds	r7, #28
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	58025408 	.word	0x58025408
 800484c:	5802541c 	.word	0x5802541c
 8004850:	58025430 	.word	0x58025430
 8004854:	58025444 	.word	0x58025444
 8004858:	58025458 	.word	0x58025458
 800485c:	5802546c 	.word	0x5802546c
 8004860:	58025480 	.word	0x58025480
 8004864:	58025494 	.word	0x58025494

08004868 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004868:	b480      	push	{r7}
 800486a:	b085      	sub	sp, #20
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a42      	ldr	r2, [pc, #264]	@ (8004980 <DMA_CalcBaseAndBitshift+0x118>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d04a      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a41      	ldr	r2, [pc, #260]	@ (8004984 <DMA_CalcBaseAndBitshift+0x11c>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d045      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a3f      	ldr	r2, [pc, #252]	@ (8004988 <DMA_CalcBaseAndBitshift+0x120>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d040      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a3e      	ldr	r2, [pc, #248]	@ (800498c <DMA_CalcBaseAndBitshift+0x124>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d03b      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a3c      	ldr	r2, [pc, #240]	@ (8004990 <DMA_CalcBaseAndBitshift+0x128>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d036      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a3b      	ldr	r2, [pc, #236]	@ (8004994 <DMA_CalcBaseAndBitshift+0x12c>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d031      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a39      	ldr	r2, [pc, #228]	@ (8004998 <DMA_CalcBaseAndBitshift+0x130>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d02c      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a38      	ldr	r2, [pc, #224]	@ (800499c <DMA_CalcBaseAndBitshift+0x134>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d027      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a36      	ldr	r2, [pc, #216]	@ (80049a0 <DMA_CalcBaseAndBitshift+0x138>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d022      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a35      	ldr	r2, [pc, #212]	@ (80049a4 <DMA_CalcBaseAndBitshift+0x13c>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d01d      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a33      	ldr	r2, [pc, #204]	@ (80049a8 <DMA_CalcBaseAndBitshift+0x140>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d018      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a32      	ldr	r2, [pc, #200]	@ (80049ac <DMA_CalcBaseAndBitshift+0x144>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d013      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a30      	ldr	r2, [pc, #192]	@ (80049b0 <DMA_CalcBaseAndBitshift+0x148>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d00e      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a2f      	ldr	r2, [pc, #188]	@ (80049b4 <DMA_CalcBaseAndBitshift+0x14c>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d009      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a2d      	ldr	r2, [pc, #180]	@ (80049b8 <DMA_CalcBaseAndBitshift+0x150>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d004      	beq.n	8004910 <DMA_CalcBaseAndBitshift+0xa8>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a2c      	ldr	r2, [pc, #176]	@ (80049bc <DMA_CalcBaseAndBitshift+0x154>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d101      	bne.n	8004914 <DMA_CalcBaseAndBitshift+0xac>
 8004910:	2301      	movs	r3, #1
 8004912:	e000      	b.n	8004916 <DMA_CalcBaseAndBitshift+0xae>
 8004914:	2300      	movs	r3, #0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d024      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	b2db      	uxtb	r3, r3
 8004920:	3b10      	subs	r3, #16
 8004922:	4a27      	ldr	r2, [pc, #156]	@ (80049c0 <DMA_CalcBaseAndBitshift+0x158>)
 8004924:	fba2 2303 	umull	r2, r3, r2, r3
 8004928:	091b      	lsrs	r3, r3, #4
 800492a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f003 0307 	and.w	r3, r3, #7
 8004932:	4a24      	ldr	r2, [pc, #144]	@ (80049c4 <DMA_CalcBaseAndBitshift+0x15c>)
 8004934:	5cd3      	ldrb	r3, [r2, r3]
 8004936:	461a      	mov	r2, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2b03      	cmp	r3, #3
 8004940:	d908      	bls.n	8004954 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	461a      	mov	r2, r3
 8004948:	4b1f      	ldr	r3, [pc, #124]	@ (80049c8 <DMA_CalcBaseAndBitshift+0x160>)
 800494a:	4013      	ands	r3, r2
 800494c:	1d1a      	adds	r2, r3, #4
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	659a      	str	r2, [r3, #88]	@ 0x58
 8004952:	e00d      	b.n	8004970 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	461a      	mov	r2, r3
 800495a:	4b1b      	ldr	r3, [pc, #108]	@ (80049c8 <DMA_CalcBaseAndBitshift+0x160>)
 800495c:	4013      	ands	r3, r2
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	6593      	str	r3, [r2, #88]	@ 0x58
 8004962:	e005      	b.n	8004970 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004974:	4618      	mov	r0, r3
 8004976:	3714      	adds	r7, #20
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr
 8004980:	40020010 	.word	0x40020010
 8004984:	40020028 	.word	0x40020028
 8004988:	40020040 	.word	0x40020040
 800498c:	40020058 	.word	0x40020058
 8004990:	40020070 	.word	0x40020070
 8004994:	40020088 	.word	0x40020088
 8004998:	400200a0 	.word	0x400200a0
 800499c:	400200b8 	.word	0x400200b8
 80049a0:	40020410 	.word	0x40020410
 80049a4:	40020428 	.word	0x40020428
 80049a8:	40020440 	.word	0x40020440
 80049ac:	40020458 	.word	0x40020458
 80049b0:	40020470 	.word	0x40020470
 80049b4:	40020488 	.word	0x40020488
 80049b8:	400204a0 	.word	0x400204a0
 80049bc:	400204b8 	.word	0x400204b8
 80049c0:	aaaaaaab 	.word	0xaaaaaaab
 80049c4:	0800ba60 	.word	0x0800ba60
 80049c8:	fffffc00 	.word	0xfffffc00

080049cc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b085      	sub	sp, #20
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049d4:	2300      	movs	r3, #0
 80049d6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	699b      	ldr	r3, [r3, #24]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d120      	bne.n	8004a22 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e4:	2b03      	cmp	r3, #3
 80049e6:	d858      	bhi.n	8004a9a <DMA_CheckFifoParam+0xce>
 80049e8:	a201      	add	r2, pc, #4	@ (adr r2, 80049f0 <DMA_CheckFifoParam+0x24>)
 80049ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ee:	bf00      	nop
 80049f0:	08004a01 	.word	0x08004a01
 80049f4:	08004a13 	.word	0x08004a13
 80049f8:	08004a01 	.word	0x08004a01
 80049fc:	08004a9b 	.word	0x08004a9b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d048      	beq.n	8004a9e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004a10:	e045      	b.n	8004a9e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a16:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004a1a:	d142      	bne.n	8004aa2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004a20:	e03f      	b.n	8004aa2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a2a:	d123      	bne.n	8004a74 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a30:	2b03      	cmp	r3, #3
 8004a32:	d838      	bhi.n	8004aa6 <DMA_CheckFifoParam+0xda>
 8004a34:	a201      	add	r2, pc, #4	@ (adr r2, 8004a3c <DMA_CheckFifoParam+0x70>)
 8004a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a3a:	bf00      	nop
 8004a3c:	08004a4d 	.word	0x08004a4d
 8004a40:	08004a53 	.word	0x08004a53
 8004a44:	08004a4d 	.word	0x08004a4d
 8004a48:	08004a65 	.word	0x08004a65
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	73fb      	strb	r3, [r7, #15]
        break;
 8004a50:	e030      	b.n	8004ab4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a56:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d025      	beq.n	8004aaa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004a62:	e022      	b.n	8004aaa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a68:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004a6c:	d11f      	bne.n	8004aae <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004a72:	e01c      	b.n	8004aae <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d902      	bls.n	8004a82 <DMA_CheckFifoParam+0xb6>
 8004a7c:	2b03      	cmp	r3, #3
 8004a7e:	d003      	beq.n	8004a88 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004a80:	e018      	b.n	8004ab4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	73fb      	strb	r3, [r7, #15]
        break;
 8004a86:	e015      	b.n	8004ab4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d00e      	beq.n	8004ab2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	73fb      	strb	r3, [r7, #15]
    break;
 8004a98:	e00b      	b.n	8004ab2 <DMA_CheckFifoParam+0xe6>
        break;
 8004a9a:	bf00      	nop
 8004a9c:	e00a      	b.n	8004ab4 <DMA_CheckFifoParam+0xe8>
        break;
 8004a9e:	bf00      	nop
 8004aa0:	e008      	b.n	8004ab4 <DMA_CheckFifoParam+0xe8>
        break;
 8004aa2:	bf00      	nop
 8004aa4:	e006      	b.n	8004ab4 <DMA_CheckFifoParam+0xe8>
        break;
 8004aa6:	bf00      	nop
 8004aa8:	e004      	b.n	8004ab4 <DMA_CheckFifoParam+0xe8>
        break;
 8004aaa:	bf00      	nop
 8004aac:	e002      	b.n	8004ab4 <DMA_CheckFifoParam+0xe8>
        break;
 8004aae:	bf00      	nop
 8004ab0:	e000      	b.n	8004ab4 <DMA_CheckFifoParam+0xe8>
    break;
 8004ab2:	bf00      	nop
    }
  }

  return status;
 8004ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3714      	adds	r7, #20
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop

08004ac4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a38      	ldr	r2, [pc, #224]	@ (8004bb8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d022      	beq.n	8004b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a36      	ldr	r2, [pc, #216]	@ (8004bbc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d01d      	beq.n	8004b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a35      	ldr	r2, [pc, #212]	@ (8004bc0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d018      	beq.n	8004b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a33      	ldr	r2, [pc, #204]	@ (8004bc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d013      	beq.n	8004b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a32      	ldr	r2, [pc, #200]	@ (8004bc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d00e      	beq.n	8004b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a30      	ldr	r2, [pc, #192]	@ (8004bcc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d009      	beq.n	8004b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a2f      	ldr	r2, [pc, #188]	@ (8004bd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d004      	beq.n	8004b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a2d      	ldr	r2, [pc, #180]	@ (8004bd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d101      	bne.n	8004b26 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004b22:	2301      	movs	r3, #1
 8004b24:	e000      	b.n	8004b28 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004b26:	2300      	movs	r3, #0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d01a      	beq.n	8004b62 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	3b08      	subs	r3, #8
 8004b34:	4a28      	ldr	r2, [pc, #160]	@ (8004bd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004b36:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3a:	091b      	lsrs	r3, r3, #4
 8004b3c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004b3e:	68fa      	ldr	r2, [r7, #12]
 8004b40:	4b26      	ldr	r3, [pc, #152]	@ (8004bdc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004b42:	4413      	add	r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	461a      	mov	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a24      	ldr	r2, [pc, #144]	@ (8004be0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004b50:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f003 031f 	and.w	r3, r3, #31
 8004b58:	2201      	movs	r2, #1
 8004b5a:	409a      	lsls	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004b60:	e024      	b.n	8004bac <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	3b10      	subs	r3, #16
 8004b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8004be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b70:	091b      	lsrs	r3, r3, #4
 8004b72:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	4a1c      	ldr	r2, [pc, #112]	@ (8004be8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d806      	bhi.n	8004b8a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	4a1b      	ldr	r2, [pc, #108]	@ (8004bec <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d902      	bls.n	8004b8a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	3308      	adds	r3, #8
 8004b88:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	4b18      	ldr	r3, [pc, #96]	@ (8004bf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004b8e:	4413      	add	r3, r2
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	461a      	mov	r2, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	4a16      	ldr	r2, [pc, #88]	@ (8004bf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004b9c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f003 031f 	and.w	r3, r3, #31
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	409a      	lsls	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004bac:	bf00      	nop
 8004bae:	3714      	adds	r7, #20
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr
 8004bb8:	58025408 	.word	0x58025408
 8004bbc:	5802541c 	.word	0x5802541c
 8004bc0:	58025430 	.word	0x58025430
 8004bc4:	58025444 	.word	0x58025444
 8004bc8:	58025458 	.word	0x58025458
 8004bcc:	5802546c 	.word	0x5802546c
 8004bd0:	58025480 	.word	0x58025480
 8004bd4:	58025494 	.word	0x58025494
 8004bd8:	cccccccd 	.word	0xcccccccd
 8004bdc:	16009600 	.word	0x16009600
 8004be0:	58025880 	.word	0x58025880
 8004be4:	aaaaaaab 	.word	0xaaaaaaab
 8004be8:	400204b8 	.word	0x400204b8
 8004bec:	4002040f 	.word	0x4002040f
 8004bf0:	10008200 	.word	0x10008200
 8004bf4:	40020880 	.word	0x40020880

08004bf8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b085      	sub	sp, #20
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d04a      	beq.n	8004ca4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2b08      	cmp	r3, #8
 8004c12:	d847      	bhi.n	8004ca4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a25      	ldr	r2, [pc, #148]	@ (8004cb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d022      	beq.n	8004c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a24      	ldr	r2, [pc, #144]	@ (8004cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d01d      	beq.n	8004c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a22      	ldr	r2, [pc, #136]	@ (8004cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d018      	beq.n	8004c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a21      	ldr	r2, [pc, #132]	@ (8004cbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d013      	beq.n	8004c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a1f      	ldr	r2, [pc, #124]	@ (8004cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d00e      	beq.n	8004c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8004cc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d009      	beq.n	8004c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a1c      	ldr	r2, [pc, #112]	@ (8004cc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d004      	beq.n	8004c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a1b      	ldr	r2, [pc, #108]	@ (8004ccc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d101      	bne.n	8004c68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004c64:	2301      	movs	r3, #1
 8004c66:	e000      	b.n	8004c6a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004c68:	2300      	movs	r3, #0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00a      	beq.n	8004c84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c6e:	68fa      	ldr	r2, [r7, #12]
 8004c70:	4b17      	ldr	r3, [pc, #92]	@ (8004cd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004c72:	4413      	add	r3, r2
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	461a      	mov	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	4a15      	ldr	r2, [pc, #84]	@ (8004cd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004c80:	671a      	str	r2, [r3, #112]	@ 0x70
 8004c82:	e009      	b.n	8004c98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c84:	68fa      	ldr	r2, [r7, #12]
 8004c86:	4b14      	ldr	r3, [pc, #80]	@ (8004cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004c88:	4413      	add	r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a11      	ldr	r2, [pc, #68]	@ (8004cdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004c96:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	409a      	lsls	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004ca4:	bf00      	nop
 8004ca6:	3714      	adds	r7, #20
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr
 8004cb0:	58025408 	.word	0x58025408
 8004cb4:	5802541c 	.word	0x5802541c
 8004cb8:	58025430 	.word	0x58025430
 8004cbc:	58025444 	.word	0x58025444
 8004cc0:	58025458 	.word	0x58025458
 8004cc4:	5802546c 	.word	0x5802546c
 8004cc8:	58025480 	.word	0x58025480
 8004ccc:	58025494 	.word	0x58025494
 8004cd0:	1600963f 	.word	0x1600963f
 8004cd4:	58025940 	.word	0x58025940
 8004cd8:	1000823f 	.word	0x1000823f
 8004cdc:	40020940 	.word	0x40020940

08004ce0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8004ce8:	4b29      	ldr	r3, [pc, #164]	@ (8004d90 <HAL_PWREx_ConfigSupply+0xb0>)
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	f003 0307 	and.w	r3, r3, #7
 8004cf0:	2b06      	cmp	r3, #6
 8004cf2:	d00a      	beq.n	8004d0a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004cf4:	4b26      	ldr	r3, [pc, #152]	@ (8004d90 <HAL_PWREx_ConfigSupply+0xb0>)
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d001      	beq.n	8004d06 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e040      	b.n	8004d88 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004d06:	2300      	movs	r3, #0
 8004d08:	e03e      	b.n	8004d88 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004d0a:	4b21      	ldr	r3, [pc, #132]	@ (8004d90 <HAL_PWREx_ConfigSupply+0xb0>)
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8004d12:	491f      	ldr	r1, [pc, #124]	@ (8004d90 <HAL_PWREx_ConfigSupply+0xb0>)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004d1a:	f7fc f8f5 	bl	8000f08 <HAL_GetTick>
 8004d1e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004d20:	e009      	b.n	8004d36 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004d22:	f7fc f8f1 	bl	8000f08 <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004d30:	d901      	bls.n	8004d36 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e028      	b.n	8004d88 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004d36:	4b16      	ldr	r3, [pc, #88]	@ (8004d90 <HAL_PWREx_ConfigSupply+0xb0>)
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d42:	d1ee      	bne.n	8004d22 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b1e      	cmp	r3, #30
 8004d48:	d008      	beq.n	8004d5c <HAL_PWREx_ConfigSupply+0x7c>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d4e:	d005      	beq.n	8004d5c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2b1d      	cmp	r3, #29
 8004d54:	d002      	beq.n	8004d5c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2b2d      	cmp	r3, #45	@ 0x2d
 8004d5a:	d114      	bne.n	8004d86 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004d5c:	f7fc f8d4 	bl	8000f08 <HAL_GetTick>
 8004d60:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004d62:	e009      	b.n	8004d78 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004d64:	f7fc f8d0 	bl	8000f08 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004d72:	d901      	bls.n	8004d78 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e007      	b.n	8004d88 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004d78:	4b05      	ldr	r3, [pc, #20]	@ (8004d90 <HAL_PWREx_ConfigSupply+0xb0>)
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d84:	d1ee      	bne.n	8004d64 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3710      	adds	r7, #16
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	58024800 	.word	0x58024800

08004d94 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b08c      	sub	sp, #48	@ 0x30
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d102      	bne.n	8004da8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	f000 bc48 	b.w	8005638 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0301 	and.w	r3, r3, #1
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	f000 8088 	beq.w	8004ec6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004db6:	4b99      	ldr	r3, [pc, #612]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004dc0:	4b96      	ldr	r3, [pc, #600]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dc8:	2b10      	cmp	r3, #16
 8004dca:	d007      	beq.n	8004ddc <HAL_RCC_OscConfig+0x48>
 8004dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dce:	2b18      	cmp	r3, #24
 8004dd0:	d111      	bne.n	8004df6 <HAL_RCC_OscConfig+0x62>
 8004dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd4:	f003 0303 	and.w	r3, r3, #3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d10c      	bne.n	8004df6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ddc:	4b8f      	ldr	r3, [pc, #572]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d06d      	beq.n	8004ec4 <HAL_RCC_OscConfig+0x130>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d169      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	f000 bc21 	b.w	8005638 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dfe:	d106      	bne.n	8004e0e <HAL_RCC_OscConfig+0x7a>
 8004e00:	4b86      	ldr	r3, [pc, #536]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a85      	ldr	r2, [pc, #532]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e0a:	6013      	str	r3, [r2, #0]
 8004e0c:	e02e      	b.n	8004e6c <HAL_RCC_OscConfig+0xd8>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10c      	bne.n	8004e30 <HAL_RCC_OscConfig+0x9c>
 8004e16:	4b81      	ldr	r3, [pc, #516]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a80      	ldr	r2, [pc, #512]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e20:	6013      	str	r3, [r2, #0]
 8004e22:	4b7e      	ldr	r3, [pc, #504]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a7d      	ldr	r2, [pc, #500]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e28:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e2c:	6013      	str	r3, [r2, #0]
 8004e2e:	e01d      	b.n	8004e6c <HAL_RCC_OscConfig+0xd8>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e38:	d10c      	bne.n	8004e54 <HAL_RCC_OscConfig+0xc0>
 8004e3a:	4b78      	ldr	r3, [pc, #480]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a77      	ldr	r2, [pc, #476]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e44:	6013      	str	r3, [r2, #0]
 8004e46:	4b75      	ldr	r3, [pc, #468]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a74      	ldr	r2, [pc, #464]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e50:	6013      	str	r3, [r2, #0]
 8004e52:	e00b      	b.n	8004e6c <HAL_RCC_OscConfig+0xd8>
 8004e54:	4b71      	ldr	r3, [pc, #452]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a70      	ldr	r2, [pc, #448]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e5e:	6013      	str	r3, [r2, #0]
 8004e60:	4b6e      	ldr	r3, [pc, #440]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a6d      	ldr	r2, [pc, #436]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d013      	beq.n	8004e9c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e74:	f7fc f848 	bl	8000f08 <HAL_GetTick>
 8004e78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004e7a:	e008      	b.n	8004e8e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e7c:	f7fc f844 	bl	8000f08 <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	2b64      	cmp	r3, #100	@ 0x64
 8004e88:	d901      	bls.n	8004e8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e3d4      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004e8e:	4b63      	ldr	r3, [pc, #396]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d0f0      	beq.n	8004e7c <HAL_RCC_OscConfig+0xe8>
 8004e9a:	e014      	b.n	8004ec6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e9c:	f7fc f834 	bl	8000f08 <HAL_GetTick>
 8004ea0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004ea2:	e008      	b.n	8004eb6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ea4:	f7fc f830 	bl	8000f08 <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	2b64      	cmp	r3, #100	@ 0x64
 8004eb0:	d901      	bls.n	8004eb6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e3c0      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004eb6:	4b59      	ldr	r3, [pc, #356]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1f0      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x110>
 8004ec2:	e000      	b.n	8004ec6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ec4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0302 	and.w	r3, r3, #2
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	f000 80ca 	beq.w	8005068 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ed4:	4b51      	ldr	r3, [pc, #324]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004ed6:	691b      	ldr	r3, [r3, #16]
 8004ed8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004edc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004ede:	4b4f      	ldr	r3, [pc, #316]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004ee4:	6a3b      	ldr	r3, [r7, #32]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d007      	beq.n	8004efa <HAL_RCC_OscConfig+0x166>
 8004eea:	6a3b      	ldr	r3, [r7, #32]
 8004eec:	2b18      	cmp	r3, #24
 8004eee:	d156      	bne.n	8004f9e <HAL_RCC_OscConfig+0x20a>
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	f003 0303 	and.w	r3, r3, #3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d151      	bne.n	8004f9e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004efa:	4b48      	ldr	r3, [pc, #288]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0304 	and.w	r3, r3, #4
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d005      	beq.n	8004f12 <HAL_RCC_OscConfig+0x17e>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d101      	bne.n	8004f12 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e392      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004f12:	4b42      	ldr	r3, [pc, #264]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f023 0219 	bic.w	r2, r3, #25
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	493f      	ldr	r1, [pc, #252]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f24:	f7fb fff0 	bl	8000f08 <HAL_GetTick>
 8004f28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f2a:	e008      	b.n	8004f3e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f2c:	f7fb ffec 	bl	8000f08 <HAL_GetTick>
 8004f30:	4602      	mov	r2, r0
 8004f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d901      	bls.n	8004f3e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e37c      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f3e:	4b37      	ldr	r3, [pc, #220]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0304 	and.w	r3, r3, #4
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d0f0      	beq.n	8004f2c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f4a:	f7fc f80d 	bl	8000f68 <HAL_GetREVID>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d817      	bhi.n	8004f88 <HAL_RCC_OscConfig+0x1f4>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	2b40      	cmp	r3, #64	@ 0x40
 8004f5e:	d108      	bne.n	8004f72 <HAL_RCC_OscConfig+0x1de>
 8004f60:	4b2e      	ldr	r3, [pc, #184]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004f68:	4a2c      	ldr	r2, [pc, #176]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004f6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f6e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f70:	e07a      	b.n	8005068 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f72:	4b2a      	ldr	r3, [pc, #168]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	031b      	lsls	r3, r3, #12
 8004f80:	4926      	ldr	r1, [pc, #152]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f86:	e06f      	b.n	8005068 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f88:	4b24      	ldr	r3, [pc, #144]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	061b      	lsls	r3, r3, #24
 8004f96:	4921      	ldr	r1, [pc, #132]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f9c:	e064      	b.n	8005068 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d047      	beq.n	8005036 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004fa6:	4b1d      	ldr	r3, [pc, #116]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f023 0219 	bic.w	r2, r3, #25
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	491a      	ldr	r1, [pc, #104]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fb8:	f7fb ffa6 	bl	8000f08 <HAL_GetTick>
 8004fbc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004fbe:	e008      	b.n	8004fd2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fc0:	f7fb ffa2 	bl	8000f08 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e332      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004fd2:	4b12      	ldr	r3, [pc, #72]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0304 	and.w	r3, r3, #4
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d0f0      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fde:	f7fb ffc3 	bl	8000f68 <HAL_GetREVID>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d819      	bhi.n	8005020 <HAL_RCC_OscConfig+0x28c>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	2b40      	cmp	r3, #64	@ 0x40
 8004ff2:	d108      	bne.n	8005006 <HAL_RCC_OscConfig+0x272>
 8004ff4:	4b09      	ldr	r3, [pc, #36]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004ffc:	4a07      	ldr	r2, [pc, #28]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8004ffe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005002:	6053      	str	r3, [r2, #4]
 8005004:	e030      	b.n	8005068 <HAL_RCC_OscConfig+0x2d4>
 8005006:	4b05      	ldr	r3, [pc, #20]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	691b      	ldr	r3, [r3, #16]
 8005012:	031b      	lsls	r3, r3, #12
 8005014:	4901      	ldr	r1, [pc, #4]	@ (800501c <HAL_RCC_OscConfig+0x288>)
 8005016:	4313      	orrs	r3, r2
 8005018:	604b      	str	r3, [r1, #4]
 800501a:	e025      	b.n	8005068 <HAL_RCC_OscConfig+0x2d4>
 800501c:	58024400 	.word	0x58024400
 8005020:	4b9a      	ldr	r3, [pc, #616]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	691b      	ldr	r3, [r3, #16]
 800502c:	061b      	lsls	r3, r3, #24
 800502e:	4997      	ldr	r1, [pc, #604]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005030:	4313      	orrs	r3, r2
 8005032:	604b      	str	r3, [r1, #4]
 8005034:	e018      	b.n	8005068 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005036:	4b95      	ldr	r3, [pc, #596]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a94      	ldr	r2, [pc, #592]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 800503c:	f023 0301 	bic.w	r3, r3, #1
 8005040:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005042:	f7fb ff61 	bl	8000f08 <HAL_GetTick>
 8005046:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005048:	e008      	b.n	800505c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800504a:	f7fb ff5d 	bl	8000f08 <HAL_GetTick>
 800504e:	4602      	mov	r2, r0
 8005050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005052:	1ad3      	subs	r3, r2, r3
 8005054:	2b02      	cmp	r3, #2
 8005056:	d901      	bls.n	800505c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005058:	2303      	movs	r3, #3
 800505a:	e2ed      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800505c:	4b8b      	ldr	r3, [pc, #556]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0304 	and.w	r3, r3, #4
 8005064:	2b00      	cmp	r3, #0
 8005066:	d1f0      	bne.n	800504a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0310 	and.w	r3, r3, #16
 8005070:	2b00      	cmp	r3, #0
 8005072:	f000 80a9 	beq.w	80051c8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005076:	4b85      	ldr	r3, [pc, #532]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005078:	691b      	ldr	r3, [r3, #16]
 800507a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800507e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005080:	4b82      	ldr	r3, [pc, #520]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005084:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	2b08      	cmp	r3, #8
 800508a:	d007      	beq.n	800509c <HAL_RCC_OscConfig+0x308>
 800508c:	69bb      	ldr	r3, [r7, #24]
 800508e:	2b18      	cmp	r3, #24
 8005090:	d13a      	bne.n	8005108 <HAL_RCC_OscConfig+0x374>
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	f003 0303 	and.w	r3, r3, #3
 8005098:	2b01      	cmp	r3, #1
 800509a:	d135      	bne.n	8005108 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800509c:	4b7b      	ldr	r3, [pc, #492]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d005      	beq.n	80050b4 <HAL_RCC_OscConfig+0x320>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	69db      	ldr	r3, [r3, #28]
 80050ac:	2b80      	cmp	r3, #128	@ 0x80
 80050ae:	d001      	beq.n	80050b4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e2c1      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80050b4:	f7fb ff58 	bl	8000f68 <HAL_GetREVID>
 80050b8:	4603      	mov	r3, r0
 80050ba:	f241 0203 	movw	r2, #4099	@ 0x1003
 80050be:	4293      	cmp	r3, r2
 80050c0:	d817      	bhi.n	80050f2 <HAL_RCC_OscConfig+0x35e>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a1b      	ldr	r3, [r3, #32]
 80050c6:	2b20      	cmp	r3, #32
 80050c8:	d108      	bne.n	80050dc <HAL_RCC_OscConfig+0x348>
 80050ca:	4b70      	ldr	r3, [pc, #448]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80050d2:	4a6e      	ldr	r2, [pc, #440]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 80050d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80050d8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80050da:	e075      	b.n	80051c8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80050dc:	4b6b      	ldr	r3, [pc, #428]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	069b      	lsls	r3, r3, #26
 80050ea:	4968      	ldr	r1, [pc, #416]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80050f0:	e06a      	b.n	80051c8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80050f2:	4b66      	ldr	r3, [pc, #408]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a1b      	ldr	r3, [r3, #32]
 80050fe:	061b      	lsls	r3, r3, #24
 8005100:	4962      	ldr	r1, [pc, #392]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005102:	4313      	orrs	r3, r2
 8005104:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005106:	e05f      	b.n	80051c8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	69db      	ldr	r3, [r3, #28]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d042      	beq.n	8005196 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005110:	4b5e      	ldr	r3, [pc, #376]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a5d      	ldr	r2, [pc, #372]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005116:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800511a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800511c:	f7fb fef4 	bl	8000f08 <HAL_GetTick>
 8005120:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005122:	e008      	b.n	8005136 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005124:	f7fb fef0 	bl	8000f08 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	2b02      	cmp	r3, #2
 8005130:	d901      	bls.n	8005136 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	e280      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005136:	4b55      	ldr	r3, [pc, #340]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800513e:	2b00      	cmp	r3, #0
 8005140:	d0f0      	beq.n	8005124 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005142:	f7fb ff11 	bl	8000f68 <HAL_GetREVID>
 8005146:	4603      	mov	r3, r0
 8005148:	f241 0203 	movw	r2, #4099	@ 0x1003
 800514c:	4293      	cmp	r3, r2
 800514e:	d817      	bhi.n	8005180 <HAL_RCC_OscConfig+0x3ec>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	2b20      	cmp	r3, #32
 8005156:	d108      	bne.n	800516a <HAL_RCC_OscConfig+0x3d6>
 8005158:	4b4c      	ldr	r3, [pc, #304]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005160:	4a4a      	ldr	r2, [pc, #296]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005162:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005166:	6053      	str	r3, [r2, #4]
 8005168:	e02e      	b.n	80051c8 <HAL_RCC_OscConfig+0x434>
 800516a:	4b48      	ldr	r3, [pc, #288]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6a1b      	ldr	r3, [r3, #32]
 8005176:	069b      	lsls	r3, r3, #26
 8005178:	4944      	ldr	r1, [pc, #272]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 800517a:	4313      	orrs	r3, r2
 800517c:	604b      	str	r3, [r1, #4]
 800517e:	e023      	b.n	80051c8 <HAL_RCC_OscConfig+0x434>
 8005180:	4b42      	ldr	r3, [pc, #264]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a1b      	ldr	r3, [r3, #32]
 800518c:	061b      	lsls	r3, r3, #24
 800518e:	493f      	ldr	r1, [pc, #252]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005190:	4313      	orrs	r3, r2
 8005192:	60cb      	str	r3, [r1, #12]
 8005194:	e018      	b.n	80051c8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005196:	4b3d      	ldr	r3, [pc, #244]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a3c      	ldr	r2, [pc, #240]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 800519c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051a2:	f7fb feb1 	bl	8000f08 <HAL_GetTick>
 80051a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80051a8:	e008      	b.n	80051bc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80051aa:	f7fb fead 	bl	8000f08 <HAL_GetTick>
 80051ae:	4602      	mov	r2, r0
 80051b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d901      	bls.n	80051bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e23d      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80051bc:	4b33      	ldr	r3, [pc, #204]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d1f0      	bne.n	80051aa <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0308 	and.w	r3, r3, #8
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d036      	beq.n	8005242 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	695b      	ldr	r3, [r3, #20]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d019      	beq.n	8005210 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051dc:	4b2b      	ldr	r3, [pc, #172]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 80051de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051e0:	4a2a      	ldr	r2, [pc, #168]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 80051e2:	f043 0301 	orr.w	r3, r3, #1
 80051e6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051e8:	f7fb fe8e 	bl	8000f08 <HAL_GetTick>
 80051ec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80051ee:	e008      	b.n	8005202 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051f0:	f7fb fe8a 	bl	8000f08 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	d901      	bls.n	8005202 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e21a      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005202:	4b22      	ldr	r3, [pc, #136]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005204:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	2b00      	cmp	r3, #0
 800520c:	d0f0      	beq.n	80051f0 <HAL_RCC_OscConfig+0x45c>
 800520e:	e018      	b.n	8005242 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005210:	4b1e      	ldr	r3, [pc, #120]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005212:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005214:	4a1d      	ldr	r2, [pc, #116]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005216:	f023 0301 	bic.w	r3, r3, #1
 800521a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800521c:	f7fb fe74 	bl	8000f08 <HAL_GetTick>
 8005220:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005222:	e008      	b.n	8005236 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005224:	f7fb fe70 	bl	8000f08 <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	2b02      	cmp	r3, #2
 8005230:	d901      	bls.n	8005236 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e200      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005236:	4b15      	ldr	r3, [pc, #84]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005238:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800523a:	f003 0302 	and.w	r3, r3, #2
 800523e:	2b00      	cmp	r3, #0
 8005240:	d1f0      	bne.n	8005224 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0320 	and.w	r3, r3, #32
 800524a:	2b00      	cmp	r3, #0
 800524c:	d039      	beq.n	80052c2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d01c      	beq.n	8005290 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005256:	4b0d      	ldr	r3, [pc, #52]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a0c      	ldr	r2, [pc, #48]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 800525c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005260:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005262:	f7fb fe51 	bl	8000f08 <HAL_GetTick>
 8005266:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005268:	e008      	b.n	800527c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800526a:	f7fb fe4d 	bl	8000f08 <HAL_GetTick>
 800526e:	4602      	mov	r2, r0
 8005270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	2b02      	cmp	r3, #2
 8005276:	d901      	bls.n	800527c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e1dd      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800527c:	4b03      	ldr	r3, [pc, #12]	@ (800528c <HAL_RCC_OscConfig+0x4f8>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d0f0      	beq.n	800526a <HAL_RCC_OscConfig+0x4d6>
 8005288:	e01b      	b.n	80052c2 <HAL_RCC_OscConfig+0x52e>
 800528a:	bf00      	nop
 800528c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005290:	4b9b      	ldr	r3, [pc, #620]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a9a      	ldr	r2, [pc, #616]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005296:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800529a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800529c:	f7fb fe34 	bl	8000f08 <HAL_GetTick>
 80052a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80052a2:	e008      	b.n	80052b6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052a4:	f7fb fe30 	bl	8000f08 <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	d901      	bls.n	80052b6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80052b2:	2303      	movs	r3, #3
 80052b4:	e1c0      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80052b6:	4b92      	ldr	r3, [pc, #584]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d1f0      	bne.n	80052a4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0304 	and.w	r3, r3, #4
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	f000 8081 	beq.w	80053d2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80052d0:	4b8c      	ldr	r3, [pc, #560]	@ (8005504 <HAL_RCC_OscConfig+0x770>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a8b      	ldr	r2, [pc, #556]	@ (8005504 <HAL_RCC_OscConfig+0x770>)
 80052d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052da:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052dc:	f7fb fe14 	bl	8000f08 <HAL_GetTick>
 80052e0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052e2:	e008      	b.n	80052f6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052e4:	f7fb fe10 	bl	8000f08 <HAL_GetTick>
 80052e8:	4602      	mov	r2, r0
 80052ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	2b64      	cmp	r3, #100	@ 0x64
 80052f0:	d901      	bls.n	80052f6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e1a0      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052f6:	4b83      	ldr	r3, [pc, #524]	@ (8005504 <HAL_RCC_OscConfig+0x770>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d0f0      	beq.n	80052e4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d106      	bne.n	8005318 <HAL_RCC_OscConfig+0x584>
 800530a:	4b7d      	ldr	r3, [pc, #500]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 800530c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800530e:	4a7c      	ldr	r2, [pc, #496]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005310:	f043 0301 	orr.w	r3, r3, #1
 8005314:	6713      	str	r3, [r2, #112]	@ 0x70
 8005316:	e02d      	b.n	8005374 <HAL_RCC_OscConfig+0x5e0>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d10c      	bne.n	800533a <HAL_RCC_OscConfig+0x5a6>
 8005320:	4b77      	ldr	r3, [pc, #476]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005322:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005324:	4a76      	ldr	r2, [pc, #472]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005326:	f023 0301 	bic.w	r3, r3, #1
 800532a:	6713      	str	r3, [r2, #112]	@ 0x70
 800532c:	4b74      	ldr	r3, [pc, #464]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 800532e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005330:	4a73      	ldr	r2, [pc, #460]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005332:	f023 0304 	bic.w	r3, r3, #4
 8005336:	6713      	str	r3, [r2, #112]	@ 0x70
 8005338:	e01c      	b.n	8005374 <HAL_RCC_OscConfig+0x5e0>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	2b05      	cmp	r3, #5
 8005340:	d10c      	bne.n	800535c <HAL_RCC_OscConfig+0x5c8>
 8005342:	4b6f      	ldr	r3, [pc, #444]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005346:	4a6e      	ldr	r2, [pc, #440]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005348:	f043 0304 	orr.w	r3, r3, #4
 800534c:	6713      	str	r3, [r2, #112]	@ 0x70
 800534e:	4b6c      	ldr	r3, [pc, #432]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005352:	4a6b      	ldr	r2, [pc, #428]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005354:	f043 0301 	orr.w	r3, r3, #1
 8005358:	6713      	str	r3, [r2, #112]	@ 0x70
 800535a:	e00b      	b.n	8005374 <HAL_RCC_OscConfig+0x5e0>
 800535c:	4b68      	ldr	r3, [pc, #416]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 800535e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005360:	4a67      	ldr	r2, [pc, #412]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005362:	f023 0301 	bic.w	r3, r3, #1
 8005366:	6713      	str	r3, [r2, #112]	@ 0x70
 8005368:	4b65      	ldr	r3, [pc, #404]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 800536a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800536c:	4a64      	ldr	r2, [pc, #400]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 800536e:	f023 0304 	bic.w	r3, r3, #4
 8005372:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d015      	beq.n	80053a8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800537c:	f7fb fdc4 	bl	8000f08 <HAL_GetTick>
 8005380:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005382:	e00a      	b.n	800539a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005384:	f7fb fdc0 	bl	8000f08 <HAL_GetTick>
 8005388:	4602      	mov	r2, r0
 800538a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005392:	4293      	cmp	r3, r2
 8005394:	d901      	bls.n	800539a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e14e      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800539a:	4b59      	ldr	r3, [pc, #356]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 800539c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800539e:	f003 0302 	and.w	r3, r3, #2
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d0ee      	beq.n	8005384 <HAL_RCC_OscConfig+0x5f0>
 80053a6:	e014      	b.n	80053d2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053a8:	f7fb fdae 	bl	8000f08 <HAL_GetTick>
 80053ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80053ae:	e00a      	b.n	80053c6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053b0:	f7fb fdaa 	bl	8000f08 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053be:	4293      	cmp	r3, r2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e138      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80053c6:	4b4e      	ldr	r3, [pc, #312]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80053c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053ca:	f003 0302 	and.w	r3, r3, #2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d1ee      	bne.n	80053b0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f000 812d 	beq.w	8005636 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80053dc:	4b48      	ldr	r3, [pc, #288]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053e4:	2b18      	cmp	r3, #24
 80053e6:	f000 80bd 	beq.w	8005564 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	f040 809e 	bne.w	8005530 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053f4:	4b42      	ldr	r3, [pc, #264]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a41      	ldr	r2, [pc, #260]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80053fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80053fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005400:	f7fb fd82 	bl	8000f08 <HAL_GetTick>
 8005404:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005406:	e008      	b.n	800541a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005408:	f7fb fd7e 	bl	8000f08 <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	2b02      	cmp	r3, #2
 8005414:	d901      	bls.n	800541a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e10e      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800541a:	4b39      	ldr	r3, [pc, #228]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d1f0      	bne.n	8005408 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005426:	4b36      	ldr	r3, [pc, #216]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005428:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800542a:	4b37      	ldr	r3, [pc, #220]	@ (8005508 <HAL_RCC_OscConfig+0x774>)
 800542c:	4013      	ands	r3, r2
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005436:	0112      	lsls	r2, r2, #4
 8005438:	430a      	orrs	r2, r1
 800543a:	4931      	ldr	r1, [pc, #196]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 800543c:	4313      	orrs	r3, r2
 800543e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005444:	3b01      	subs	r3, #1
 8005446:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800544e:	3b01      	subs	r3, #1
 8005450:	025b      	lsls	r3, r3, #9
 8005452:	b29b      	uxth	r3, r3
 8005454:	431a      	orrs	r2, r3
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800545a:	3b01      	subs	r3, #1
 800545c:	041b      	lsls	r3, r3, #16
 800545e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005462:	431a      	orrs	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005468:	3b01      	subs	r3, #1
 800546a:	061b      	lsls	r3, r3, #24
 800546c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005470:	4923      	ldr	r1, [pc, #140]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005472:	4313      	orrs	r3, r2
 8005474:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005476:	4b22      	ldr	r3, [pc, #136]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800547a:	4a21      	ldr	r2, [pc, #132]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 800547c:	f023 0301 	bic.w	r3, r3, #1
 8005480:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005482:	4b1f      	ldr	r3, [pc, #124]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005484:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005486:	4b21      	ldr	r3, [pc, #132]	@ (800550c <HAL_RCC_OscConfig+0x778>)
 8005488:	4013      	ands	r3, r2
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800548e:	00d2      	lsls	r2, r2, #3
 8005490:	491b      	ldr	r1, [pc, #108]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005492:	4313      	orrs	r3, r2
 8005494:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005496:	4b1a      	ldr	r3, [pc, #104]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 8005498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800549a:	f023 020c 	bic.w	r2, r3, #12
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a2:	4917      	ldr	r1, [pc, #92]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80054a4:	4313      	orrs	r3, r2
 80054a6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80054a8:	4b15      	ldr	r3, [pc, #84]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80054aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ac:	f023 0202 	bic.w	r2, r3, #2
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054b4:	4912      	ldr	r1, [pc, #72]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80054b6:	4313      	orrs	r3, r2
 80054b8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80054ba:	4b11      	ldr	r3, [pc, #68]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80054bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054be:	4a10      	ldr	r2, [pc, #64]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80054c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054c6:	4b0e      	ldr	r3, [pc, #56]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80054c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ca:	4a0d      	ldr	r2, [pc, #52]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80054cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80054d2:	4b0b      	ldr	r3, [pc, #44]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80054d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80054d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80054de:	4b08      	ldr	r3, [pc, #32]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80054e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e2:	4a07      	ldr	r2, [pc, #28]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80054e4:	f043 0301 	orr.w	r3, r3, #1
 80054e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054ea:	4b05      	ldr	r3, [pc, #20]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a04      	ldr	r2, [pc, #16]	@ (8005500 <HAL_RCC_OscConfig+0x76c>)
 80054f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80054f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054f6:	f7fb fd07 	bl	8000f08 <HAL_GetTick>
 80054fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80054fc:	e011      	b.n	8005522 <HAL_RCC_OscConfig+0x78e>
 80054fe:	bf00      	nop
 8005500:	58024400 	.word	0x58024400
 8005504:	58024800 	.word	0x58024800
 8005508:	fffffc0c 	.word	0xfffffc0c
 800550c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005510:	f7fb fcfa 	bl	8000f08 <HAL_GetTick>
 8005514:	4602      	mov	r2, r0
 8005516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	2b02      	cmp	r3, #2
 800551c:	d901      	bls.n	8005522 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e08a      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005522:	4b47      	ldr	r3, [pc, #284]	@ (8005640 <HAL_RCC_OscConfig+0x8ac>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d0f0      	beq.n	8005510 <HAL_RCC_OscConfig+0x77c>
 800552e:	e082      	b.n	8005636 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005530:	4b43      	ldr	r3, [pc, #268]	@ (8005640 <HAL_RCC_OscConfig+0x8ac>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a42      	ldr	r2, [pc, #264]	@ (8005640 <HAL_RCC_OscConfig+0x8ac>)
 8005536:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800553a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800553c:	f7fb fce4 	bl	8000f08 <HAL_GetTick>
 8005540:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005542:	e008      	b.n	8005556 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005544:	f7fb fce0 	bl	8000f08 <HAL_GetTick>
 8005548:	4602      	mov	r2, r0
 800554a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	2b02      	cmp	r3, #2
 8005550:	d901      	bls.n	8005556 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005552:	2303      	movs	r3, #3
 8005554:	e070      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005556:	4b3a      	ldr	r3, [pc, #232]	@ (8005640 <HAL_RCC_OscConfig+0x8ac>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d1f0      	bne.n	8005544 <HAL_RCC_OscConfig+0x7b0>
 8005562:	e068      	b.n	8005636 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005564:	4b36      	ldr	r3, [pc, #216]	@ (8005640 <HAL_RCC_OscConfig+0x8ac>)
 8005566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005568:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800556a:	4b35      	ldr	r3, [pc, #212]	@ (8005640 <HAL_RCC_OscConfig+0x8ac>)
 800556c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800556e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005574:	2b01      	cmp	r3, #1
 8005576:	d031      	beq.n	80055dc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	f003 0203 	and.w	r2, r3, #3
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005582:	429a      	cmp	r2, r3
 8005584:	d12a      	bne.n	80055dc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	091b      	lsrs	r3, r3, #4
 800558a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005592:	429a      	cmp	r2, r3
 8005594:	d122      	bne.n	80055dc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d11a      	bne.n	80055dc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	0a5b      	lsrs	r3, r3, #9
 80055aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055b2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d111      	bne.n	80055dc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	0c1b      	lsrs	r3, r3, #16
 80055bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d108      	bne.n	80055dc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	0e1b      	lsrs	r3, r3, #24
 80055ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055d6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80055d8:	429a      	cmp	r2, r3
 80055da:	d001      	beq.n	80055e0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e02b      	b.n	8005638 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80055e0:	4b17      	ldr	r3, [pc, #92]	@ (8005640 <HAL_RCC_OscConfig+0x8ac>)
 80055e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055e4:	08db      	lsrs	r3, r3, #3
 80055e6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80055ea:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055f0:	693a      	ldr	r2, [r7, #16]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d01f      	beq.n	8005636 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80055f6:	4b12      	ldr	r3, [pc, #72]	@ (8005640 <HAL_RCC_OscConfig+0x8ac>)
 80055f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055fa:	4a11      	ldr	r2, [pc, #68]	@ (8005640 <HAL_RCC_OscConfig+0x8ac>)
 80055fc:	f023 0301 	bic.w	r3, r3, #1
 8005600:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005602:	f7fb fc81 	bl	8000f08 <HAL_GetTick>
 8005606:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005608:	bf00      	nop
 800560a:	f7fb fc7d 	bl	8000f08 <HAL_GetTick>
 800560e:	4602      	mov	r2, r0
 8005610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005612:	4293      	cmp	r3, r2
 8005614:	d0f9      	beq.n	800560a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005616:	4b0a      	ldr	r3, [pc, #40]	@ (8005640 <HAL_RCC_OscConfig+0x8ac>)
 8005618:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800561a:	4b0a      	ldr	r3, [pc, #40]	@ (8005644 <HAL_RCC_OscConfig+0x8b0>)
 800561c:	4013      	ands	r3, r2
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005622:	00d2      	lsls	r2, r2, #3
 8005624:	4906      	ldr	r1, [pc, #24]	@ (8005640 <HAL_RCC_OscConfig+0x8ac>)
 8005626:	4313      	orrs	r3, r2
 8005628:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800562a:	4b05      	ldr	r3, [pc, #20]	@ (8005640 <HAL_RCC_OscConfig+0x8ac>)
 800562c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800562e:	4a04      	ldr	r2, [pc, #16]	@ (8005640 <HAL_RCC_OscConfig+0x8ac>)
 8005630:	f043 0301 	orr.w	r3, r3, #1
 8005634:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3730      	adds	r7, #48	@ 0x30
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}
 8005640:	58024400 	.word	0x58024400
 8005644:	ffff0007 	.word	0xffff0007

08005648 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b086      	sub	sp, #24
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
 8005650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d101      	bne.n	800565c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e19c      	b.n	8005996 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800565c:	4b8a      	ldr	r3, [pc, #552]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 030f 	and.w	r3, r3, #15
 8005664:	683a      	ldr	r2, [r7, #0]
 8005666:	429a      	cmp	r2, r3
 8005668:	d910      	bls.n	800568c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800566a:	4b87      	ldr	r3, [pc, #540]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f023 020f 	bic.w	r2, r3, #15
 8005672:	4985      	ldr	r1, [pc, #532]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	4313      	orrs	r3, r2
 8005678:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800567a:	4b83      	ldr	r3, [pc, #524]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 030f 	and.w	r3, r3, #15
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	429a      	cmp	r2, r3
 8005686:	d001      	beq.n	800568c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e184      	b.n	8005996 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0304 	and.w	r3, r3, #4
 8005694:	2b00      	cmp	r3, #0
 8005696:	d010      	beq.n	80056ba <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	691a      	ldr	r2, [r3, #16]
 800569c:	4b7b      	ldr	r3, [pc, #492]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 800569e:	699b      	ldr	r3, [r3, #24]
 80056a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d908      	bls.n	80056ba <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80056a8:	4b78      	ldr	r3, [pc, #480]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 80056aa:	699b      	ldr	r3, [r3, #24]
 80056ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	691b      	ldr	r3, [r3, #16]
 80056b4:	4975      	ldr	r1, [pc, #468]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 80056b6:	4313      	orrs	r3, r2
 80056b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0308 	and.w	r3, r3, #8
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d010      	beq.n	80056e8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	695a      	ldr	r2, [r3, #20]
 80056ca:	4b70      	ldr	r3, [pc, #448]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 80056cc:	69db      	ldr	r3, [r3, #28]
 80056ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d908      	bls.n	80056e8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80056d6:	4b6d      	ldr	r3, [pc, #436]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 80056d8:	69db      	ldr	r3, [r3, #28]
 80056da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	496a      	ldr	r1, [pc, #424]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 80056e4:	4313      	orrs	r3, r2
 80056e6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0310 	and.w	r3, r3, #16
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d010      	beq.n	8005716 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	699a      	ldr	r2, [r3, #24]
 80056f8:	4b64      	ldr	r3, [pc, #400]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 80056fa:	69db      	ldr	r3, [r3, #28]
 80056fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005700:	429a      	cmp	r2, r3
 8005702:	d908      	bls.n	8005716 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005704:	4b61      	ldr	r3, [pc, #388]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 8005706:	69db      	ldr	r3, [r3, #28]
 8005708:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	699b      	ldr	r3, [r3, #24]
 8005710:	495e      	ldr	r1, [pc, #376]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 8005712:	4313      	orrs	r3, r2
 8005714:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 0320 	and.w	r3, r3, #32
 800571e:	2b00      	cmp	r3, #0
 8005720:	d010      	beq.n	8005744 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	69da      	ldr	r2, [r3, #28]
 8005726:	4b59      	ldr	r3, [pc, #356]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 8005728:	6a1b      	ldr	r3, [r3, #32]
 800572a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800572e:	429a      	cmp	r2, r3
 8005730:	d908      	bls.n	8005744 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005732:	4b56      	ldr	r3, [pc, #344]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	69db      	ldr	r3, [r3, #28]
 800573e:	4953      	ldr	r1, [pc, #332]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 8005740:	4313      	orrs	r3, r2
 8005742:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f003 0302 	and.w	r3, r3, #2
 800574c:	2b00      	cmp	r3, #0
 800574e:	d010      	beq.n	8005772 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	68da      	ldr	r2, [r3, #12]
 8005754:	4b4d      	ldr	r3, [pc, #308]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	f003 030f 	and.w	r3, r3, #15
 800575c:	429a      	cmp	r2, r3
 800575e:	d908      	bls.n	8005772 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005760:	4b4a      	ldr	r3, [pc, #296]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	f023 020f 	bic.w	r2, r3, #15
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	4947      	ldr	r1, [pc, #284]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 800576e:	4313      	orrs	r3, r2
 8005770:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f003 0301 	and.w	r3, r3, #1
 800577a:	2b00      	cmp	r3, #0
 800577c:	d055      	beq.n	800582a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800577e:	4b43      	ldr	r3, [pc, #268]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 8005780:	699b      	ldr	r3, [r3, #24]
 8005782:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	4940      	ldr	r1, [pc, #256]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 800578c:	4313      	orrs	r3, r2
 800578e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	2b02      	cmp	r3, #2
 8005796:	d107      	bne.n	80057a8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005798:	4b3c      	ldr	r3, [pc, #240]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d121      	bne.n	80057e8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e0f6      	b.n	8005996 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	2b03      	cmp	r3, #3
 80057ae:	d107      	bne.n	80057c0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80057b0:	4b36      	ldr	r3, [pc, #216]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d115      	bne.n	80057e8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e0ea      	b.n	8005996 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d107      	bne.n	80057d8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80057c8:	4b30      	ldr	r3, [pc, #192]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d109      	bne.n	80057e8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e0de      	b.n	8005996 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80057d8:	4b2c      	ldr	r3, [pc, #176]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0304 	and.w	r3, r3, #4
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d101      	bne.n	80057e8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e0d6      	b.n	8005996 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80057e8:	4b28      	ldr	r3, [pc, #160]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	f023 0207 	bic.w	r2, r3, #7
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	4925      	ldr	r1, [pc, #148]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057fa:	f7fb fb85 	bl	8000f08 <HAL_GetTick>
 80057fe:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005800:	e00a      	b.n	8005818 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005802:	f7fb fb81 	bl	8000f08 <HAL_GetTick>
 8005806:	4602      	mov	r2, r0
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	1ad3      	subs	r3, r2, r3
 800580c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005810:	4293      	cmp	r3, r2
 8005812:	d901      	bls.n	8005818 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005814:	2303      	movs	r3, #3
 8005816:	e0be      	b.n	8005996 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005818:	4b1c      	ldr	r3, [pc, #112]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 800581a:	691b      	ldr	r3, [r3, #16]
 800581c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	00db      	lsls	r3, r3, #3
 8005826:	429a      	cmp	r2, r3
 8005828:	d1eb      	bne.n	8005802 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 0302 	and.w	r3, r3, #2
 8005832:	2b00      	cmp	r3, #0
 8005834:	d010      	beq.n	8005858 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	68da      	ldr	r2, [r3, #12]
 800583a:	4b14      	ldr	r3, [pc, #80]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	f003 030f 	and.w	r3, r3, #15
 8005842:	429a      	cmp	r2, r3
 8005844:	d208      	bcs.n	8005858 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005846:	4b11      	ldr	r3, [pc, #68]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 8005848:	699b      	ldr	r3, [r3, #24]
 800584a:	f023 020f 	bic.w	r2, r3, #15
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	490e      	ldr	r1, [pc, #56]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 8005854:	4313      	orrs	r3, r2
 8005856:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005858:	4b0b      	ldr	r3, [pc, #44]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 030f 	and.w	r3, r3, #15
 8005860:	683a      	ldr	r2, [r7, #0]
 8005862:	429a      	cmp	r2, r3
 8005864:	d214      	bcs.n	8005890 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005866:	4b08      	ldr	r3, [pc, #32]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f023 020f 	bic.w	r2, r3, #15
 800586e:	4906      	ldr	r1, [pc, #24]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	4313      	orrs	r3, r2
 8005874:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005876:	4b04      	ldr	r3, [pc, #16]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 030f 	and.w	r3, r3, #15
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	429a      	cmp	r2, r3
 8005882:	d005      	beq.n	8005890 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e086      	b.n	8005996 <HAL_RCC_ClockConfig+0x34e>
 8005888:	52002000 	.word	0x52002000
 800588c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0304 	and.w	r3, r3, #4
 8005898:	2b00      	cmp	r3, #0
 800589a:	d010      	beq.n	80058be <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	691a      	ldr	r2, [r3, #16]
 80058a0:	4b3f      	ldr	r3, [pc, #252]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d208      	bcs.n	80058be <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80058ac:	4b3c      	ldr	r3, [pc, #240]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 80058ae:	699b      	ldr	r3, [r3, #24]
 80058b0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	691b      	ldr	r3, [r3, #16]
 80058b8:	4939      	ldr	r1, [pc, #228]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 80058ba:	4313      	orrs	r3, r2
 80058bc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 0308 	and.w	r3, r3, #8
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d010      	beq.n	80058ec <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	695a      	ldr	r2, [r3, #20]
 80058ce:	4b34      	ldr	r3, [pc, #208]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 80058d0:	69db      	ldr	r3, [r3, #28]
 80058d2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d208      	bcs.n	80058ec <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80058da:	4b31      	ldr	r3, [pc, #196]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 80058dc:	69db      	ldr	r3, [r3, #28]
 80058de:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	695b      	ldr	r3, [r3, #20]
 80058e6:	492e      	ldr	r1, [pc, #184]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 80058e8:	4313      	orrs	r3, r2
 80058ea:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 0310 	and.w	r3, r3, #16
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d010      	beq.n	800591a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	699a      	ldr	r2, [r3, #24]
 80058fc:	4b28      	ldr	r3, [pc, #160]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 80058fe:	69db      	ldr	r3, [r3, #28]
 8005900:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005904:	429a      	cmp	r2, r3
 8005906:	d208      	bcs.n	800591a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005908:	4b25      	ldr	r3, [pc, #148]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 800590a:	69db      	ldr	r3, [r3, #28]
 800590c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	699b      	ldr	r3, [r3, #24]
 8005914:	4922      	ldr	r1, [pc, #136]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 8005916:	4313      	orrs	r3, r2
 8005918:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 0320 	and.w	r3, r3, #32
 8005922:	2b00      	cmp	r3, #0
 8005924:	d010      	beq.n	8005948 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	69da      	ldr	r2, [r3, #28]
 800592a:	4b1d      	ldr	r3, [pc, #116]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 800592c:	6a1b      	ldr	r3, [r3, #32]
 800592e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005932:	429a      	cmp	r2, r3
 8005934:	d208      	bcs.n	8005948 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005936:	4b1a      	ldr	r3, [pc, #104]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 8005938:	6a1b      	ldr	r3, [r3, #32]
 800593a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	69db      	ldr	r3, [r3, #28]
 8005942:	4917      	ldr	r1, [pc, #92]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 8005944:	4313      	orrs	r3, r2
 8005946:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005948:	f000 f834 	bl	80059b4 <HAL_RCC_GetSysClockFreq>
 800594c:	4602      	mov	r2, r0
 800594e:	4b14      	ldr	r3, [pc, #80]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	0a1b      	lsrs	r3, r3, #8
 8005954:	f003 030f 	and.w	r3, r3, #15
 8005958:	4912      	ldr	r1, [pc, #72]	@ (80059a4 <HAL_RCC_ClockConfig+0x35c>)
 800595a:	5ccb      	ldrb	r3, [r1, r3]
 800595c:	f003 031f 	and.w	r3, r3, #31
 8005960:	fa22 f303 	lsr.w	r3, r2, r3
 8005964:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005966:	4b0e      	ldr	r3, [pc, #56]	@ (80059a0 <HAL_RCC_ClockConfig+0x358>)
 8005968:	699b      	ldr	r3, [r3, #24]
 800596a:	f003 030f 	and.w	r3, r3, #15
 800596e:	4a0d      	ldr	r2, [pc, #52]	@ (80059a4 <HAL_RCC_ClockConfig+0x35c>)
 8005970:	5cd3      	ldrb	r3, [r2, r3]
 8005972:	f003 031f 	and.w	r3, r3, #31
 8005976:	693a      	ldr	r2, [r7, #16]
 8005978:	fa22 f303 	lsr.w	r3, r2, r3
 800597c:	4a0a      	ldr	r2, [pc, #40]	@ (80059a8 <HAL_RCC_ClockConfig+0x360>)
 800597e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005980:	4a0a      	ldr	r2, [pc, #40]	@ (80059ac <HAL_RCC_ClockConfig+0x364>)
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005986:	4b0a      	ldr	r3, [pc, #40]	@ (80059b0 <HAL_RCC_ClockConfig+0x368>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4618      	mov	r0, r3
 800598c:	f7fb fa72 	bl	8000e74 <HAL_InitTick>
 8005990:	4603      	mov	r3, r0
 8005992:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005994:	7bfb      	ldrb	r3, [r7, #15]
}
 8005996:	4618      	mov	r0, r3
 8005998:	3718      	adds	r7, #24
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	58024400 	.word	0x58024400
 80059a4:	0800ba50 	.word	0x0800ba50
 80059a8:	24000004 	.word	0x24000004
 80059ac:	24000000 	.word	0x24000000
 80059b0:	24000008 	.word	0x24000008

080059b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b089      	sub	sp, #36	@ 0x24
 80059b8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80059ba:	4bb3      	ldr	r3, [pc, #716]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80059c2:	2b18      	cmp	r3, #24
 80059c4:	f200 8155 	bhi.w	8005c72 <HAL_RCC_GetSysClockFreq+0x2be>
 80059c8:	a201      	add	r2, pc, #4	@ (adr r2, 80059d0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80059ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ce:	bf00      	nop
 80059d0:	08005a35 	.word	0x08005a35
 80059d4:	08005c73 	.word	0x08005c73
 80059d8:	08005c73 	.word	0x08005c73
 80059dc:	08005c73 	.word	0x08005c73
 80059e0:	08005c73 	.word	0x08005c73
 80059e4:	08005c73 	.word	0x08005c73
 80059e8:	08005c73 	.word	0x08005c73
 80059ec:	08005c73 	.word	0x08005c73
 80059f0:	08005a5b 	.word	0x08005a5b
 80059f4:	08005c73 	.word	0x08005c73
 80059f8:	08005c73 	.word	0x08005c73
 80059fc:	08005c73 	.word	0x08005c73
 8005a00:	08005c73 	.word	0x08005c73
 8005a04:	08005c73 	.word	0x08005c73
 8005a08:	08005c73 	.word	0x08005c73
 8005a0c:	08005c73 	.word	0x08005c73
 8005a10:	08005a61 	.word	0x08005a61
 8005a14:	08005c73 	.word	0x08005c73
 8005a18:	08005c73 	.word	0x08005c73
 8005a1c:	08005c73 	.word	0x08005c73
 8005a20:	08005c73 	.word	0x08005c73
 8005a24:	08005c73 	.word	0x08005c73
 8005a28:	08005c73 	.word	0x08005c73
 8005a2c:	08005c73 	.word	0x08005c73
 8005a30:	08005a67 	.word	0x08005a67
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a34:	4b94      	ldr	r3, [pc, #592]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f003 0320 	and.w	r3, r3, #32
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d009      	beq.n	8005a54 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005a40:	4b91      	ldr	r3, [pc, #580]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	08db      	lsrs	r3, r3, #3
 8005a46:	f003 0303 	and.w	r3, r3, #3
 8005a4a:	4a90      	ldr	r2, [pc, #576]	@ (8005c8c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005a4c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a50:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005a52:	e111      	b.n	8005c78 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005a54:	4b8d      	ldr	r3, [pc, #564]	@ (8005c8c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005a56:	61bb      	str	r3, [r7, #24]
      break;
 8005a58:	e10e      	b.n	8005c78 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005a5a:	4b8d      	ldr	r3, [pc, #564]	@ (8005c90 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005a5c:	61bb      	str	r3, [r7, #24]
      break;
 8005a5e:	e10b      	b.n	8005c78 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005a60:	4b8c      	ldr	r3, [pc, #560]	@ (8005c94 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005a62:	61bb      	str	r3, [r7, #24]
      break;
 8005a64:	e108      	b.n	8005c78 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005a66:	4b88      	ldr	r3, [pc, #544]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6a:	f003 0303 	and.w	r3, r3, #3
 8005a6e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005a70:	4b85      	ldr	r3, [pc, #532]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a74:	091b      	lsrs	r3, r3, #4
 8005a76:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a7a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005a7c:	4b82      	ldr	r3, [pc, #520]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a80:	f003 0301 	and.w	r3, r3, #1
 8005a84:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005a86:	4b80      	ldr	r3, [pc, #512]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a8a:	08db      	lsrs	r3, r3, #3
 8005a8c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	fb02 f303 	mul.w	r3, r2, r3
 8005a96:	ee07 3a90 	vmov	s15, r3
 8005a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a9e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	f000 80e1 	beq.w	8005c6c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	f000 8083 	beq.w	8005bb8 <HAL_RCC_GetSysClockFreq+0x204>
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	f200 80a1 	bhi.w	8005bfc <HAL_RCC_GetSysClockFreq+0x248>
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d003      	beq.n	8005ac8 <HAL_RCC_GetSysClockFreq+0x114>
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d056      	beq.n	8005b74 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005ac6:	e099      	b.n	8005bfc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ac8:	4b6f      	ldr	r3, [pc, #444]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0320 	and.w	r3, r3, #32
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d02d      	beq.n	8005b30 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ad4:	4b6c      	ldr	r3, [pc, #432]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	08db      	lsrs	r3, r3, #3
 8005ada:	f003 0303 	and.w	r3, r3, #3
 8005ade:	4a6b      	ldr	r2, [pc, #428]	@ (8005c8c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ae4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	ee07 3a90 	vmov	s15, r3
 8005aec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	ee07 3a90 	vmov	s15, r3
 8005af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005afe:	4b62      	ldr	r3, [pc, #392]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b06:	ee07 3a90 	vmov	s15, r3
 8005b0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b12:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005c98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005b16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b2a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005b2e:	e087      	b.n	8005c40 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	ee07 3a90 	vmov	s15, r3
 8005b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b3a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005c9c <HAL_RCC_GetSysClockFreq+0x2e8>
 8005b3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b42:	4b51      	ldr	r3, [pc, #324]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b4a:	ee07 3a90 	vmov	s15, r3
 8005b4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b52:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b56:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005c98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005b5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b6e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005b72:	e065      	b.n	8005c40 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	ee07 3a90 	vmov	s15, r3
 8005b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b7e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005ca0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005b82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b86:	4b40      	ldr	r3, [pc, #256]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b8e:	ee07 3a90 	vmov	s15, r3
 8005b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b96:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b9a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005c98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005b9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ba6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005baa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bb2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005bb6:	e043      	b.n	8005c40 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	ee07 3a90 	vmov	s15, r3
 8005bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bc2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005ca4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005bc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bca:	4b2f      	ldr	r3, [pc, #188]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bd2:	ee07 3a90 	vmov	s15, r3
 8005bd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bda:	ed97 6a02 	vldr	s12, [r7, #8]
 8005bde:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005c98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005be2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005be6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bf6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005bfa:	e021      	b.n	8005c40 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	ee07 3a90 	vmov	s15, r3
 8005c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c06:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005ca0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005c0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c0e:	4b1e      	ldr	r3, [pc, #120]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c16:	ee07 3a90 	vmov	s15, r3
 8005c1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c22:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005c98 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005c26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c3a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005c3e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005c40:	4b11      	ldr	r3, [pc, #68]	@ (8005c88 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c44:	0a5b      	lsrs	r3, r3, #9
 8005c46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	ee07 3a90 	vmov	s15, r3
 8005c54:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005c58:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c64:	ee17 3a90 	vmov	r3, s15
 8005c68:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005c6a:	e005      	b.n	8005c78 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	61bb      	str	r3, [r7, #24]
      break;
 8005c70:	e002      	b.n	8005c78 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005c72:	4b07      	ldr	r3, [pc, #28]	@ (8005c90 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005c74:	61bb      	str	r3, [r7, #24]
      break;
 8005c76:	bf00      	nop
  }

  return sysclockfreq;
 8005c78:	69bb      	ldr	r3, [r7, #24]
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3724      	adds	r7, #36	@ 0x24
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	58024400 	.word	0x58024400
 8005c8c:	03d09000 	.word	0x03d09000
 8005c90:	003d0900 	.word	0x003d0900
 8005c94:	017d7840 	.word	0x017d7840
 8005c98:	46000000 	.word	0x46000000
 8005c9c:	4c742400 	.word	0x4c742400
 8005ca0:	4a742400 	.word	0x4a742400
 8005ca4:	4bbebc20 	.word	0x4bbebc20

08005ca8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005cae:	f7ff fe81 	bl	80059b4 <HAL_RCC_GetSysClockFreq>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	4b10      	ldr	r3, [pc, #64]	@ (8005cf8 <HAL_RCC_GetHCLKFreq+0x50>)
 8005cb6:	699b      	ldr	r3, [r3, #24]
 8005cb8:	0a1b      	lsrs	r3, r3, #8
 8005cba:	f003 030f 	and.w	r3, r3, #15
 8005cbe:	490f      	ldr	r1, [pc, #60]	@ (8005cfc <HAL_RCC_GetHCLKFreq+0x54>)
 8005cc0:	5ccb      	ldrb	r3, [r1, r3]
 8005cc2:	f003 031f 	and.w	r3, r3, #31
 8005cc6:	fa22 f303 	lsr.w	r3, r2, r3
 8005cca:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8005cf8 <HAL_RCC_GetHCLKFreq+0x50>)
 8005cce:	699b      	ldr	r3, [r3, #24]
 8005cd0:	f003 030f 	and.w	r3, r3, #15
 8005cd4:	4a09      	ldr	r2, [pc, #36]	@ (8005cfc <HAL_RCC_GetHCLKFreq+0x54>)
 8005cd6:	5cd3      	ldrb	r3, [r2, r3]
 8005cd8:	f003 031f 	and.w	r3, r3, #31
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	fa22 f303 	lsr.w	r3, r2, r3
 8005ce2:	4a07      	ldr	r2, [pc, #28]	@ (8005d00 <HAL_RCC_GetHCLKFreq+0x58>)
 8005ce4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005ce6:	4a07      	ldr	r2, [pc, #28]	@ (8005d04 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005cec:	4b04      	ldr	r3, [pc, #16]	@ (8005d00 <HAL_RCC_GetHCLKFreq+0x58>)
 8005cee:	681b      	ldr	r3, [r3, #0]
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3708      	adds	r7, #8
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}
 8005cf8:	58024400 	.word	0x58024400
 8005cfc:	0800ba50 	.word	0x0800ba50
 8005d00:	24000004 	.word	0x24000004
 8005d04:	24000000 	.word	0x24000000

08005d08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005d0c:	f7ff ffcc 	bl	8005ca8 <HAL_RCC_GetHCLKFreq>
 8005d10:	4602      	mov	r2, r0
 8005d12:	4b06      	ldr	r3, [pc, #24]	@ (8005d2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d14:	69db      	ldr	r3, [r3, #28]
 8005d16:	091b      	lsrs	r3, r3, #4
 8005d18:	f003 0307 	and.w	r3, r3, #7
 8005d1c:	4904      	ldr	r1, [pc, #16]	@ (8005d30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d1e:	5ccb      	ldrb	r3, [r1, r3]
 8005d20:	f003 031f 	and.w	r3, r3, #31
 8005d24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	bd80      	pop	{r7, pc}
 8005d2c:	58024400 	.word	0x58024400
 8005d30:	0800ba50 	.word	0x0800ba50

08005d34 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d38:	b0ca      	sub	sp, #296	@ 0x128
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005d40:	2300      	movs	r3, #0
 8005d42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005d46:	2300      	movs	r3, #0
 8005d48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d54:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005d58:	2500      	movs	r5, #0
 8005d5a:	ea54 0305 	orrs.w	r3, r4, r5
 8005d5e:	d049      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005d66:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d6a:	d02f      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005d6c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d70:	d828      	bhi.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005d72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d76:	d01a      	beq.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005d78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d7c:	d822      	bhi.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d003      	beq.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005d82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d86:	d007      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005d88:	e01c      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d8a:	4bb8      	ldr	r3, [pc, #736]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8e:	4ab7      	ldr	r2, [pc, #732]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005d90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005d96:	e01a      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d9c:	3308      	adds	r3, #8
 8005d9e:	2102      	movs	r1, #2
 8005da0:	4618      	mov	r0, r3
 8005da2:	f002 fb61 	bl	8008468 <RCCEx_PLL2_Config>
 8005da6:	4603      	mov	r3, r0
 8005da8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005dac:	e00f      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db2:	3328      	adds	r3, #40	@ 0x28
 8005db4:	2102      	movs	r1, #2
 8005db6:	4618      	mov	r0, r3
 8005db8:	f002 fc08 	bl	80085cc <RCCEx_PLL3_Config>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005dc2:	e004      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dca:	e000      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005dcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d10a      	bne.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005dd6:	4ba5      	ldr	r3, [pc, #660]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005dd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dda:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005de4:	4aa1      	ldr	r2, [pc, #644]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005de6:	430b      	orrs	r3, r1
 8005de8:	6513      	str	r3, [r2, #80]	@ 0x50
 8005dea:	e003      	b.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005df0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dfc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005e00:	f04f 0900 	mov.w	r9, #0
 8005e04:	ea58 0309 	orrs.w	r3, r8, r9
 8005e08:	d047      	beq.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e10:	2b04      	cmp	r3, #4
 8005e12:	d82a      	bhi.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005e14:	a201      	add	r2, pc, #4	@ (adr r2, 8005e1c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e1a:	bf00      	nop
 8005e1c:	08005e31 	.word	0x08005e31
 8005e20:	08005e3f 	.word	0x08005e3f
 8005e24:	08005e55 	.word	0x08005e55
 8005e28:	08005e73 	.word	0x08005e73
 8005e2c:	08005e73 	.word	0x08005e73
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e30:	4b8e      	ldr	r3, [pc, #568]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e34:	4a8d      	ldr	r2, [pc, #564]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005e36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005e3c:	e01a      	b.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e42:	3308      	adds	r3, #8
 8005e44:	2100      	movs	r1, #0
 8005e46:	4618      	mov	r0, r3
 8005e48:	f002 fb0e 	bl	8008468 <RCCEx_PLL2_Config>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005e52:	e00f      	b.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e58:	3328      	adds	r3, #40	@ 0x28
 8005e5a:	2100      	movs	r1, #0
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f002 fbb5 	bl	80085cc <RCCEx_PLL3_Config>
 8005e62:	4603      	mov	r3, r0
 8005e64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005e68:	e004      	b.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e70:	e000      	b.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005e72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d10a      	bne.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005e7c:	4b7b      	ldr	r3, [pc, #492]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e80:	f023 0107 	bic.w	r1, r3, #7
 8005e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e8a:	4a78      	ldr	r2, [pc, #480]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005e8c:	430b      	orrs	r3, r1
 8005e8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005e90:	e003      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005ea6:	f04f 0b00 	mov.w	fp, #0
 8005eaa:	ea5a 030b 	orrs.w	r3, sl, fp
 8005eae:	d04c      	beq.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005eb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eba:	d030      	beq.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005ebc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ec0:	d829      	bhi.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005ec2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ec4:	d02d      	beq.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005ec6:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ec8:	d825      	bhi.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005eca:	2b80      	cmp	r3, #128	@ 0x80
 8005ecc:	d018      	beq.n	8005f00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005ece:	2b80      	cmp	r3, #128	@ 0x80
 8005ed0:	d821      	bhi.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d002      	beq.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005ed6:	2b40      	cmp	r3, #64	@ 0x40
 8005ed8:	d007      	beq.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005eda:	e01c      	b.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005edc:	4b63      	ldr	r3, [pc, #396]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee0:	4a62      	ldr	r2, [pc, #392]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ee2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ee6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005ee8:	e01c      	b.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eee:	3308      	adds	r3, #8
 8005ef0:	2100      	movs	r1, #0
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f002 fab8 	bl	8008468 <RCCEx_PLL2_Config>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005efe:	e011      	b.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f04:	3328      	adds	r3, #40	@ 0x28
 8005f06:	2100      	movs	r1, #0
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f002 fb5f 	bl	80085cc <RCCEx_PLL3_Config>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005f14:	e006      	b.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f1c:	e002      	b.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005f1e:	bf00      	nop
 8005f20:	e000      	b.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005f22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d10a      	bne.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005f2c:	4b4f      	ldr	r3, [pc, #316]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f30:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005f34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f3a:	4a4c      	ldr	r2, [pc, #304]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f3c:	430b      	orrs	r3, r1
 8005f3e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005f40:	e003      	b.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f52:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005f56:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005f60:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005f64:	460b      	mov	r3, r1
 8005f66:	4313      	orrs	r3, r2
 8005f68:	d053      	beq.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f6e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005f72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005f76:	d035      	beq.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005f78:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005f7c:	d82e      	bhi.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005f7e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005f82:	d031      	beq.n	8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005f84:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005f88:	d828      	bhi.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005f8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f8e:	d01a      	beq.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005f90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f94:	d822      	bhi.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005f9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005f9e:	d007      	beq.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005fa0:	e01c      	b.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005fa2:	4b32      	ldr	r3, [pc, #200]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa6:	4a31      	ldr	r2, [pc, #196]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005fae:	e01c      	b.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb4:	3308      	adds	r3, #8
 8005fb6:	2100      	movs	r1, #0
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f002 fa55 	bl	8008468 <RCCEx_PLL2_Config>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005fc4:	e011      	b.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fca:	3328      	adds	r3, #40	@ 0x28
 8005fcc:	2100      	movs	r1, #0
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f002 fafc 	bl	80085cc <RCCEx_PLL3_Config>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005fda:	e006      	b.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005fe2:	e002      	b.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005fe4:	bf00      	nop
 8005fe6:	e000      	b.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005fe8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d10b      	bne.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005ff2:	4b1e      	ldr	r3, [pc, #120]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ff6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ffe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006002:	4a1a      	ldr	r2, [pc, #104]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006004:	430b      	orrs	r3, r1
 8006006:	6593      	str	r3, [r2, #88]	@ 0x58
 8006008:	e003      	b.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800600a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800600e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800601e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006022:	2300      	movs	r3, #0
 8006024:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006028:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800602c:	460b      	mov	r3, r1
 800602e:	4313      	orrs	r3, r2
 8006030:	d056      	beq.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006036:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800603a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800603e:	d038      	beq.n	80060b2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006040:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006044:	d831      	bhi.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006046:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800604a:	d034      	beq.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800604c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006050:	d82b      	bhi.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006052:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006056:	d01d      	beq.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006058:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800605c:	d825      	bhi.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800605e:	2b00      	cmp	r3, #0
 8006060:	d006      	beq.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006062:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006066:	d00a      	beq.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006068:	e01f      	b.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800606a:	bf00      	nop
 800606c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006070:	4ba2      	ldr	r3, [pc, #648]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006074:	4aa1      	ldr	r2, [pc, #644]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006076:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800607a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800607c:	e01c      	b.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800607e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006082:	3308      	adds	r3, #8
 8006084:	2100      	movs	r1, #0
 8006086:	4618      	mov	r0, r3
 8006088:	f002 f9ee 	bl	8008468 <RCCEx_PLL2_Config>
 800608c:	4603      	mov	r3, r0
 800608e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006092:	e011      	b.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006098:	3328      	adds	r3, #40	@ 0x28
 800609a:	2100      	movs	r1, #0
 800609c:	4618      	mov	r0, r3
 800609e:	f002 fa95 	bl	80085cc <RCCEx_PLL3_Config>
 80060a2:	4603      	mov	r3, r0
 80060a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80060a8:	e006      	b.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80060b0:	e002      	b.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80060b2:	bf00      	nop
 80060b4:	e000      	b.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80060b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d10b      	bne.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80060c0:	4b8e      	ldr	r3, [pc, #568]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80060c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060c4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80060c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060cc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80060d0:	4a8a      	ldr	r2, [pc, #552]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80060d2:	430b      	orrs	r3, r1
 80060d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80060d6:	e003      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80060e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80060ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80060f0:	2300      	movs	r3, #0
 80060f2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80060f6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80060fa:	460b      	mov	r3, r1
 80060fc:	4313      	orrs	r3, r2
 80060fe:	d03a      	beq.n	8006176 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006106:	2b30      	cmp	r3, #48	@ 0x30
 8006108:	d01f      	beq.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800610a:	2b30      	cmp	r3, #48	@ 0x30
 800610c:	d819      	bhi.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800610e:	2b20      	cmp	r3, #32
 8006110:	d00c      	beq.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006112:	2b20      	cmp	r3, #32
 8006114:	d815      	bhi.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006116:	2b00      	cmp	r3, #0
 8006118:	d019      	beq.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800611a:	2b10      	cmp	r3, #16
 800611c:	d111      	bne.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800611e:	4b77      	ldr	r3, [pc, #476]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006122:	4a76      	ldr	r2, [pc, #472]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006124:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006128:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800612a:	e011      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800612c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006130:	3308      	adds	r3, #8
 8006132:	2102      	movs	r1, #2
 8006134:	4618      	mov	r0, r3
 8006136:	f002 f997 	bl	8008468 <RCCEx_PLL2_Config>
 800613a:	4603      	mov	r3, r0
 800613c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006140:	e006      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006148:	e002      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800614a:	bf00      	nop
 800614c:	e000      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800614e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006154:	2b00      	cmp	r3, #0
 8006156:	d10a      	bne.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006158:	4b68      	ldr	r3, [pc, #416]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800615a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800615c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006166:	4a65      	ldr	r2, [pc, #404]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006168:	430b      	orrs	r3, r1
 800616a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800616c:	e003      	b.n	8006176 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800616e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006172:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800617a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800617e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006182:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006186:	2300      	movs	r3, #0
 8006188:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800618c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006190:	460b      	mov	r3, r1
 8006192:	4313      	orrs	r3, r2
 8006194:	d051      	beq.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800619a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800619c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80061a0:	d035      	beq.n	800620e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80061a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80061a6:	d82e      	bhi.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80061a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80061ac:	d031      	beq.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80061ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80061b2:	d828      	bhi.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80061b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061b8:	d01a      	beq.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80061ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061be:	d822      	bhi.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d003      	beq.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80061c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061c8:	d007      	beq.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80061ca:	e01c      	b.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061cc:	4b4b      	ldr	r3, [pc, #300]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80061ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d0:	4a4a      	ldr	r2, [pc, #296]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80061d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80061d8:	e01c      	b.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80061da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061de:	3308      	adds	r3, #8
 80061e0:	2100      	movs	r1, #0
 80061e2:	4618      	mov	r0, r3
 80061e4:	f002 f940 	bl	8008468 <RCCEx_PLL2_Config>
 80061e8:	4603      	mov	r3, r0
 80061ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80061ee:	e011      	b.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80061f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061f4:	3328      	adds	r3, #40	@ 0x28
 80061f6:	2100      	movs	r1, #0
 80061f8:	4618      	mov	r0, r3
 80061fa:	f002 f9e7 	bl	80085cc <RCCEx_PLL3_Config>
 80061fe:	4603      	mov	r3, r0
 8006200:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006204:	e006      	b.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800620c:	e002      	b.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800620e:	bf00      	nop
 8006210:	e000      	b.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006212:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006214:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006218:	2b00      	cmp	r3, #0
 800621a:	d10a      	bne.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800621c:	4b37      	ldr	r3, [pc, #220]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800621e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006220:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800622a:	4a34      	ldr	r2, [pc, #208]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800622c:	430b      	orrs	r3, r1
 800622e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006230:	e003      	b.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006236:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800623a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800623e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006242:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006246:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800624a:	2300      	movs	r3, #0
 800624c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006250:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006254:	460b      	mov	r3, r1
 8006256:	4313      	orrs	r3, r2
 8006258:	d056      	beq.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800625a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800625e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006260:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006264:	d033      	beq.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006266:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800626a:	d82c      	bhi.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800626c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006270:	d02f      	beq.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006272:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006276:	d826      	bhi.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006278:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800627c:	d02b      	beq.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800627e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006282:	d820      	bhi.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006284:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006288:	d012      	beq.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800628a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800628e:	d81a      	bhi.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006290:	2b00      	cmp	r3, #0
 8006292:	d022      	beq.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006294:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006298:	d115      	bne.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800629a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800629e:	3308      	adds	r3, #8
 80062a0:	2101      	movs	r1, #1
 80062a2:	4618      	mov	r0, r3
 80062a4:	f002 f8e0 	bl	8008468 <RCCEx_PLL2_Config>
 80062a8:	4603      	mov	r3, r0
 80062aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80062ae:	e015      	b.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80062b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062b4:	3328      	adds	r3, #40	@ 0x28
 80062b6:	2101      	movs	r1, #1
 80062b8:	4618      	mov	r0, r3
 80062ba:	f002 f987 	bl	80085cc <RCCEx_PLL3_Config>
 80062be:	4603      	mov	r3, r0
 80062c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80062c4:	e00a      	b.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80062cc:	e006      	b.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80062ce:	bf00      	nop
 80062d0:	e004      	b.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80062d2:	bf00      	nop
 80062d4:	e002      	b.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80062d6:	bf00      	nop
 80062d8:	e000      	b.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80062da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10d      	bne.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80062e4:	4b05      	ldr	r3, [pc, #20]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80062e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062e8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80062ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80062f2:	4a02      	ldr	r2, [pc, #8]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80062f4:	430b      	orrs	r3, r1
 80062f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80062f8:	e006      	b.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80062fa:	bf00      	nop
 80062fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006300:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006304:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800630c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006310:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006314:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006318:	2300      	movs	r3, #0
 800631a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800631e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006322:	460b      	mov	r3, r1
 8006324:	4313      	orrs	r3, r2
 8006326:	d055      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800632c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006330:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006334:	d033      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006336:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800633a:	d82c      	bhi.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800633c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006340:	d02f      	beq.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006342:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006346:	d826      	bhi.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006348:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800634c:	d02b      	beq.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800634e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006352:	d820      	bhi.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006354:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006358:	d012      	beq.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800635a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800635e:	d81a      	bhi.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006360:	2b00      	cmp	r3, #0
 8006362:	d022      	beq.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006364:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006368:	d115      	bne.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800636a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800636e:	3308      	adds	r3, #8
 8006370:	2101      	movs	r1, #1
 8006372:	4618      	mov	r0, r3
 8006374:	f002 f878 	bl	8008468 <RCCEx_PLL2_Config>
 8006378:	4603      	mov	r3, r0
 800637a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800637e:	e015      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006384:	3328      	adds	r3, #40	@ 0x28
 8006386:	2101      	movs	r1, #1
 8006388:	4618      	mov	r0, r3
 800638a:	f002 f91f 	bl	80085cc <RCCEx_PLL3_Config>
 800638e:	4603      	mov	r3, r0
 8006390:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006394:	e00a      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800639c:	e006      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800639e:	bf00      	nop
 80063a0:	e004      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80063a2:	bf00      	nop
 80063a4:	e002      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80063a6:	bf00      	nop
 80063a8:	e000      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80063aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d10b      	bne.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80063b4:	4ba3      	ldr	r3, [pc, #652]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80063b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063b8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80063bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80063c4:	4a9f      	ldr	r2, [pc, #636]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80063c6:	430b      	orrs	r3, r1
 80063c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80063ca:	e003      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80063d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063dc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80063e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80063e4:	2300      	movs	r3, #0
 80063e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80063ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80063ee:	460b      	mov	r3, r1
 80063f0:	4313      	orrs	r3, r2
 80063f2:	d037      	beq.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80063f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80063fe:	d00e      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006400:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006404:	d816      	bhi.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006406:	2b00      	cmp	r3, #0
 8006408:	d018      	beq.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800640a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800640e:	d111      	bne.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006410:	4b8c      	ldr	r3, [pc, #560]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006414:	4a8b      	ldr	r2, [pc, #556]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006416:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800641a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800641c:	e00f      	b.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800641e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006422:	3308      	adds	r3, #8
 8006424:	2101      	movs	r1, #1
 8006426:	4618      	mov	r0, r3
 8006428:	f002 f81e 	bl	8008468 <RCCEx_PLL2_Config>
 800642c:	4603      	mov	r3, r0
 800642e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006432:	e004      	b.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800643a:	e000      	b.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800643c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800643e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006442:	2b00      	cmp	r3, #0
 8006444:	d10a      	bne.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006446:	4b7f      	ldr	r3, [pc, #508]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800644a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800644e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006454:	4a7b      	ldr	r2, [pc, #492]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006456:	430b      	orrs	r3, r1
 8006458:	6513      	str	r3, [r2, #80]	@ 0x50
 800645a:	e003      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800645c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006460:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006470:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006474:	2300      	movs	r3, #0
 8006476:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800647a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800647e:	460b      	mov	r3, r1
 8006480:	4313      	orrs	r3, r2
 8006482:	d039      	beq.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800648a:	2b03      	cmp	r3, #3
 800648c:	d81c      	bhi.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800648e:	a201      	add	r2, pc, #4	@ (adr r2, 8006494 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006494:	080064d1 	.word	0x080064d1
 8006498:	080064a5 	.word	0x080064a5
 800649c:	080064b3 	.word	0x080064b3
 80064a0:	080064d1 	.word	0x080064d1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064a4:	4b67      	ldr	r3, [pc, #412]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80064a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a8:	4a66      	ldr	r2, [pc, #408]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80064aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80064b0:	e00f      	b.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80064b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064b6:	3308      	adds	r3, #8
 80064b8:	2102      	movs	r1, #2
 80064ba:	4618      	mov	r0, r3
 80064bc:	f001 ffd4 	bl	8008468 <RCCEx_PLL2_Config>
 80064c0:	4603      	mov	r3, r0
 80064c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80064c6:	e004      	b.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80064ce:	e000      	b.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80064d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d10a      	bne.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80064da:	4b5a      	ldr	r3, [pc, #360]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80064dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064de:	f023 0103 	bic.w	r1, r3, #3
 80064e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064e8:	4a56      	ldr	r2, [pc, #344]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80064ea:	430b      	orrs	r3, r1
 80064ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80064ee:	e003      	b.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80064f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006500:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006504:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006508:	2300      	movs	r3, #0
 800650a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800650e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006512:	460b      	mov	r3, r1
 8006514:	4313      	orrs	r3, r2
 8006516:	f000 809f 	beq.w	8006658 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800651a:	4b4b      	ldr	r3, [pc, #300]	@ (8006648 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a4a      	ldr	r2, [pc, #296]	@ (8006648 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006520:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006524:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006526:	f7fa fcef 	bl	8000f08 <HAL_GetTick>
 800652a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800652e:	e00b      	b.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006530:	f7fa fcea 	bl	8000f08 <HAL_GetTick>
 8006534:	4602      	mov	r2, r0
 8006536:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800653a:	1ad3      	subs	r3, r2, r3
 800653c:	2b64      	cmp	r3, #100	@ 0x64
 800653e:	d903      	bls.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006540:	2303      	movs	r3, #3
 8006542:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006546:	e005      	b.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006548:	4b3f      	ldr	r3, [pc, #252]	@ (8006648 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006550:	2b00      	cmp	r3, #0
 8006552:	d0ed      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006554:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006558:	2b00      	cmp	r3, #0
 800655a:	d179      	bne.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800655c:	4b39      	ldr	r3, [pc, #228]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800655e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006564:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006568:	4053      	eors	r3, r2
 800656a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800656e:	2b00      	cmp	r3, #0
 8006570:	d015      	beq.n	800659e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006572:	4b34      	ldr	r3, [pc, #208]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006576:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800657a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800657e:	4b31      	ldr	r3, [pc, #196]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006582:	4a30      	ldr	r2, [pc, #192]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006584:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006588:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800658a:	4b2e      	ldr	r3, [pc, #184]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800658c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800658e:	4a2d      	ldr	r2, [pc, #180]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006590:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006594:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006596:	4a2b      	ldr	r2, [pc, #172]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006598:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800659c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800659e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80065a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065aa:	d118      	bne.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065ac:	f7fa fcac 	bl	8000f08 <HAL_GetTick>
 80065b0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80065b4:	e00d      	b.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065b6:	f7fa fca7 	bl	8000f08 <HAL_GetTick>
 80065ba:	4602      	mov	r2, r0
 80065bc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80065c0:	1ad2      	subs	r2, r2, r3
 80065c2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d903      	bls.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80065ca:	2303      	movs	r3, #3
 80065cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80065d0:	e005      	b.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80065d2:	4b1c      	ldr	r3, [pc, #112]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80065d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065d6:	f003 0302 	and.w	r3, r3, #2
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d0eb      	beq.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80065de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d129      	bne.n	800663a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80065e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80065ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065f6:	d10e      	bne.n	8006616 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80065f8:	4b12      	ldr	r3, [pc, #72]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80065fa:	691b      	ldr	r3, [r3, #16]
 80065fc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006604:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006608:	091a      	lsrs	r2, r3, #4
 800660a:	4b10      	ldr	r3, [pc, #64]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800660c:	4013      	ands	r3, r2
 800660e:	4a0d      	ldr	r2, [pc, #52]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006610:	430b      	orrs	r3, r1
 8006612:	6113      	str	r3, [r2, #16]
 8006614:	e005      	b.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006616:	4b0b      	ldr	r3, [pc, #44]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	4a0a      	ldr	r2, [pc, #40]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800661c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006620:	6113      	str	r3, [r2, #16]
 8006622:	4b08      	ldr	r3, [pc, #32]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006624:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800662a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800662e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006632:	4a04      	ldr	r2, [pc, #16]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006634:	430b      	orrs	r3, r1
 8006636:	6713      	str	r3, [r2, #112]	@ 0x70
 8006638:	e00e      	b.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800663a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800663e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006642:	e009      	b.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006644:	58024400 	.word	0x58024400
 8006648:	58024800 	.word	0x58024800
 800664c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006650:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006654:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800665c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006660:	f002 0301 	and.w	r3, r2, #1
 8006664:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006668:	2300      	movs	r3, #0
 800666a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800666e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006672:	460b      	mov	r3, r1
 8006674:	4313      	orrs	r3, r2
 8006676:	f000 8089 	beq.w	800678c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800667a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800667e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006680:	2b28      	cmp	r3, #40	@ 0x28
 8006682:	d86b      	bhi.n	800675c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8006684:	a201      	add	r2, pc, #4	@ (adr r2, 800668c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800668a:	bf00      	nop
 800668c:	08006765 	.word	0x08006765
 8006690:	0800675d 	.word	0x0800675d
 8006694:	0800675d 	.word	0x0800675d
 8006698:	0800675d 	.word	0x0800675d
 800669c:	0800675d 	.word	0x0800675d
 80066a0:	0800675d 	.word	0x0800675d
 80066a4:	0800675d 	.word	0x0800675d
 80066a8:	0800675d 	.word	0x0800675d
 80066ac:	08006731 	.word	0x08006731
 80066b0:	0800675d 	.word	0x0800675d
 80066b4:	0800675d 	.word	0x0800675d
 80066b8:	0800675d 	.word	0x0800675d
 80066bc:	0800675d 	.word	0x0800675d
 80066c0:	0800675d 	.word	0x0800675d
 80066c4:	0800675d 	.word	0x0800675d
 80066c8:	0800675d 	.word	0x0800675d
 80066cc:	08006747 	.word	0x08006747
 80066d0:	0800675d 	.word	0x0800675d
 80066d4:	0800675d 	.word	0x0800675d
 80066d8:	0800675d 	.word	0x0800675d
 80066dc:	0800675d 	.word	0x0800675d
 80066e0:	0800675d 	.word	0x0800675d
 80066e4:	0800675d 	.word	0x0800675d
 80066e8:	0800675d 	.word	0x0800675d
 80066ec:	08006765 	.word	0x08006765
 80066f0:	0800675d 	.word	0x0800675d
 80066f4:	0800675d 	.word	0x0800675d
 80066f8:	0800675d 	.word	0x0800675d
 80066fc:	0800675d 	.word	0x0800675d
 8006700:	0800675d 	.word	0x0800675d
 8006704:	0800675d 	.word	0x0800675d
 8006708:	0800675d 	.word	0x0800675d
 800670c:	08006765 	.word	0x08006765
 8006710:	0800675d 	.word	0x0800675d
 8006714:	0800675d 	.word	0x0800675d
 8006718:	0800675d 	.word	0x0800675d
 800671c:	0800675d 	.word	0x0800675d
 8006720:	0800675d 	.word	0x0800675d
 8006724:	0800675d 	.word	0x0800675d
 8006728:	0800675d 	.word	0x0800675d
 800672c:	08006765 	.word	0x08006765
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006734:	3308      	adds	r3, #8
 8006736:	2101      	movs	r1, #1
 8006738:	4618      	mov	r0, r3
 800673a:	f001 fe95 	bl	8008468 <RCCEx_PLL2_Config>
 800673e:	4603      	mov	r3, r0
 8006740:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006744:	e00f      	b.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800674a:	3328      	adds	r3, #40	@ 0x28
 800674c:	2101      	movs	r1, #1
 800674e:	4618      	mov	r0, r3
 8006750:	f001 ff3c 	bl	80085cc <RCCEx_PLL3_Config>
 8006754:	4603      	mov	r3, r0
 8006756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800675a:	e004      	b.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006762:	e000      	b.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006764:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006766:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800676a:	2b00      	cmp	r3, #0
 800676c:	d10a      	bne.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800676e:	4bbf      	ldr	r3, [pc, #764]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006772:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800677a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800677c:	4abb      	ldr	r2, [pc, #748]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800677e:	430b      	orrs	r3, r1
 8006780:	6553      	str	r3, [r2, #84]	@ 0x54
 8006782:	e003      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006784:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006788:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800678c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006794:	f002 0302 	and.w	r3, r2, #2
 8006798:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800679c:	2300      	movs	r3, #0
 800679e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80067a2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80067a6:	460b      	mov	r3, r1
 80067a8:	4313      	orrs	r3, r2
 80067aa:	d041      	beq.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80067ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80067b2:	2b05      	cmp	r3, #5
 80067b4:	d824      	bhi.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80067b6:	a201      	add	r2, pc, #4	@ (adr r2, 80067bc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80067b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067bc:	08006809 	.word	0x08006809
 80067c0:	080067d5 	.word	0x080067d5
 80067c4:	080067eb 	.word	0x080067eb
 80067c8:	08006809 	.word	0x08006809
 80067cc:	08006809 	.word	0x08006809
 80067d0:	08006809 	.word	0x08006809
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80067d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067d8:	3308      	adds	r3, #8
 80067da:	2101      	movs	r1, #1
 80067dc:	4618      	mov	r0, r3
 80067de:	f001 fe43 	bl	8008468 <RCCEx_PLL2_Config>
 80067e2:	4603      	mov	r3, r0
 80067e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80067e8:	e00f      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80067ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067ee:	3328      	adds	r3, #40	@ 0x28
 80067f0:	2101      	movs	r1, #1
 80067f2:	4618      	mov	r0, r3
 80067f4:	f001 feea 	bl	80085cc <RCCEx_PLL3_Config>
 80067f8:	4603      	mov	r3, r0
 80067fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80067fe:	e004      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006806:	e000      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006808:	bf00      	nop
    }

    if (ret == HAL_OK)
 800680a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800680e:	2b00      	cmp	r3, #0
 8006810:	d10a      	bne.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006812:	4b96      	ldr	r3, [pc, #600]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006816:	f023 0107 	bic.w	r1, r3, #7
 800681a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800681e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006820:	4a92      	ldr	r2, [pc, #584]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006822:	430b      	orrs	r3, r1
 8006824:	6553      	str	r3, [r2, #84]	@ 0x54
 8006826:	e003      	b.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006828:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800682c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006838:	f002 0304 	and.w	r3, r2, #4
 800683c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006840:	2300      	movs	r3, #0
 8006842:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006846:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800684a:	460b      	mov	r3, r1
 800684c:	4313      	orrs	r3, r2
 800684e:	d044      	beq.n	80068da <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006854:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006858:	2b05      	cmp	r3, #5
 800685a:	d825      	bhi.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800685c:	a201      	add	r2, pc, #4	@ (adr r2, 8006864 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800685e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006862:	bf00      	nop
 8006864:	080068b1 	.word	0x080068b1
 8006868:	0800687d 	.word	0x0800687d
 800686c:	08006893 	.word	0x08006893
 8006870:	080068b1 	.word	0x080068b1
 8006874:	080068b1 	.word	0x080068b1
 8006878:	080068b1 	.word	0x080068b1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800687c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006880:	3308      	adds	r3, #8
 8006882:	2101      	movs	r1, #1
 8006884:	4618      	mov	r0, r3
 8006886:	f001 fdef 	bl	8008468 <RCCEx_PLL2_Config>
 800688a:	4603      	mov	r3, r0
 800688c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006890:	e00f      	b.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006896:	3328      	adds	r3, #40	@ 0x28
 8006898:	2101      	movs	r1, #1
 800689a:	4618      	mov	r0, r3
 800689c:	f001 fe96 	bl	80085cc <RCCEx_PLL3_Config>
 80068a0:	4603      	mov	r3, r0
 80068a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80068a6:	e004      	b.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80068ae:	e000      	b.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80068b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d10b      	bne.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80068ba:	4b6c      	ldr	r3, [pc, #432]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80068bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068be:	f023 0107 	bic.w	r1, r3, #7
 80068c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068ca:	4a68      	ldr	r2, [pc, #416]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80068cc:	430b      	orrs	r3, r1
 80068ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80068d0:	e003      	b.n	80068da <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80068da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068e2:	f002 0320 	and.w	r3, r2, #32
 80068e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80068ea:	2300      	movs	r3, #0
 80068ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80068f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80068f4:	460b      	mov	r3, r1
 80068f6:	4313      	orrs	r3, r2
 80068f8:	d055      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80068fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006902:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006906:	d033      	beq.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006908:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800690c:	d82c      	bhi.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800690e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006912:	d02f      	beq.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006914:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006918:	d826      	bhi.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800691a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800691e:	d02b      	beq.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006920:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006924:	d820      	bhi.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006926:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800692a:	d012      	beq.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800692c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006930:	d81a      	bhi.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006932:	2b00      	cmp	r3, #0
 8006934:	d022      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8006936:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800693a:	d115      	bne.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800693c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006940:	3308      	adds	r3, #8
 8006942:	2100      	movs	r1, #0
 8006944:	4618      	mov	r0, r3
 8006946:	f001 fd8f 	bl	8008468 <RCCEx_PLL2_Config>
 800694a:	4603      	mov	r3, r0
 800694c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006950:	e015      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006956:	3328      	adds	r3, #40	@ 0x28
 8006958:	2102      	movs	r1, #2
 800695a:	4618      	mov	r0, r3
 800695c:	f001 fe36 	bl	80085cc <RCCEx_PLL3_Config>
 8006960:	4603      	mov	r3, r0
 8006962:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006966:	e00a      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800696e:	e006      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006970:	bf00      	nop
 8006972:	e004      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006974:	bf00      	nop
 8006976:	e002      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006978:	bf00      	nop
 800697a:	e000      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800697c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800697e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006982:	2b00      	cmp	r3, #0
 8006984:	d10b      	bne.n	800699e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006986:	4b39      	ldr	r3, [pc, #228]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006988:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800698a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800698e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006996:	4a35      	ldr	r2, [pc, #212]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006998:	430b      	orrs	r3, r1
 800699a:	6553      	str	r3, [r2, #84]	@ 0x54
 800699c:	e003      	b.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800699e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80069a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ae:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80069b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80069b6:	2300      	movs	r3, #0
 80069b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80069bc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80069c0:	460b      	mov	r3, r1
 80069c2:	4313      	orrs	r3, r2
 80069c4:	d058      	beq.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80069c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80069ce:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80069d2:	d033      	beq.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80069d4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80069d8:	d82c      	bhi.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80069da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069de:	d02f      	beq.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80069e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069e4:	d826      	bhi.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80069e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80069ea:	d02b      	beq.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80069ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80069f0:	d820      	bhi.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80069f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069f6:	d012      	beq.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80069f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069fc:	d81a      	bhi.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d022      	beq.n	8006a48 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006a02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a06:	d115      	bne.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a0c:	3308      	adds	r3, #8
 8006a0e:	2100      	movs	r1, #0
 8006a10:	4618      	mov	r0, r3
 8006a12:	f001 fd29 	bl	8008468 <RCCEx_PLL2_Config>
 8006a16:	4603      	mov	r3, r0
 8006a18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006a1c:	e015      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a22:	3328      	adds	r3, #40	@ 0x28
 8006a24:	2102      	movs	r1, #2
 8006a26:	4618      	mov	r0, r3
 8006a28:	f001 fdd0 	bl	80085cc <RCCEx_PLL3_Config>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006a32:	e00a      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a3a:	e006      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006a3c:	bf00      	nop
 8006a3e:	e004      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006a40:	bf00      	nop
 8006a42:	e002      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006a44:	bf00      	nop
 8006a46:	e000      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006a48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d10e      	bne.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006a52:	4b06      	ldr	r3, [pc, #24]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a56:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a62:	4a02      	ldr	r2, [pc, #8]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006a64:	430b      	orrs	r3, r1
 8006a66:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a68:	e006      	b.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8006a6a:	bf00      	nop
 8006a6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006a78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a80:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006a84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a88:	2300      	movs	r3, #0
 8006a8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a8e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006a92:	460b      	mov	r3, r1
 8006a94:	4313      	orrs	r3, r2
 8006a96:	d055      	beq.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a9c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006aa0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006aa4:	d033      	beq.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8006aa6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006aaa:	d82c      	bhi.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006aac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ab0:	d02f      	beq.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8006ab2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ab6:	d826      	bhi.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006ab8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006abc:	d02b      	beq.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8006abe:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006ac2:	d820      	bhi.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006ac4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ac8:	d012      	beq.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8006aca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ace:	d81a      	bhi.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d022      	beq.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8006ad4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ad8:	d115      	bne.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ade:	3308      	adds	r3, #8
 8006ae0:	2100      	movs	r1, #0
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f001 fcc0 	bl	8008468 <RCCEx_PLL2_Config>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006aee:	e015      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006af4:	3328      	adds	r3, #40	@ 0x28
 8006af6:	2102      	movs	r1, #2
 8006af8:	4618      	mov	r0, r3
 8006afa:	f001 fd67 	bl	80085cc <RCCEx_PLL3_Config>
 8006afe:	4603      	mov	r3, r0
 8006b00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006b04:	e00a      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b0c:	e006      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006b0e:	bf00      	nop
 8006b10:	e004      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006b12:	bf00      	nop
 8006b14:	e002      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006b16:	bf00      	nop
 8006b18:	e000      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006b1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d10b      	bne.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006b24:	4ba1      	ldr	r3, [pc, #644]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b28:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b30:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006b34:	4a9d      	ldr	r2, [pc, #628]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006b36:	430b      	orrs	r3, r1
 8006b38:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b3a:	e003      	b.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b4c:	f002 0308 	and.w	r3, r2, #8
 8006b50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006b54:	2300      	movs	r3, #0
 8006b56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006b5a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006b5e:	460b      	mov	r3, r1
 8006b60:	4313      	orrs	r3, r2
 8006b62:	d01e      	beq.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b70:	d10c      	bne.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b76:	3328      	adds	r3, #40	@ 0x28
 8006b78:	2102      	movs	r1, #2
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f001 fd26 	bl	80085cc <RCCEx_PLL3_Config>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d002      	beq.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006b8c:	4b87      	ldr	r3, [pc, #540]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b90:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006b94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b9c:	4a83      	ldr	r2, [pc, #524]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006b9e:	430b      	orrs	r3, r1
 8006ba0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006baa:	f002 0310 	and.w	r3, r2, #16
 8006bae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006bb8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006bbc:	460b      	mov	r3, r1
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	d01e      	beq.n	8006c00 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006bca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bce:	d10c      	bne.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006bd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bd4:	3328      	adds	r3, #40	@ 0x28
 8006bd6:	2102      	movs	r1, #2
 8006bd8:	4618      	mov	r0, r3
 8006bda:	f001 fcf7 	bl	80085cc <RCCEx_PLL3_Config>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d002      	beq.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006bea:	4b70      	ldr	r3, [pc, #448]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bf6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006bfa:	4a6c      	ldr	r2, [pc, #432]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006bfc:	430b      	orrs	r3, r1
 8006bfe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c08:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006c0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006c10:	2300      	movs	r3, #0
 8006c12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006c16:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006c1a:	460b      	mov	r3, r1
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	d03e      	beq.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c24:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006c28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c2c:	d022      	beq.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8006c2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c32:	d81b      	bhi.n	8006c6c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d003      	beq.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006c38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c3c:	d00b      	beq.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8006c3e:	e015      	b.n	8006c6c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c44:	3308      	adds	r3, #8
 8006c46:	2100      	movs	r1, #0
 8006c48:	4618      	mov	r0, r3
 8006c4a:	f001 fc0d 	bl	8008468 <RCCEx_PLL2_Config>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006c54:	e00f      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c5a:	3328      	adds	r3, #40	@ 0x28
 8006c5c:	2102      	movs	r1, #2
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f001 fcb4 	bl	80085cc <RCCEx_PLL3_Config>
 8006c64:	4603      	mov	r3, r0
 8006c66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006c6a:	e004      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c72:	e000      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8006c74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d10b      	bne.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006c7e:	4b4b      	ldr	r3, [pc, #300]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c82:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c8a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006c8e:	4a47      	ldr	r2, [pc, #284]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006c90:	430b      	orrs	r3, r1
 8006c92:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c94:	e003      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006caa:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006cac:	2300      	movs	r3, #0
 8006cae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006cb0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006cb4:	460b      	mov	r3, r1
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	d03b      	beq.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006cba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cc2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006cc6:	d01f      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006cc8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006ccc:	d818      	bhi.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8006cce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006cd2:	d003      	beq.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006cd4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006cd8:	d007      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8006cda:	e011      	b.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cdc:	4b33      	ldr	r3, [pc, #204]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce0:	4a32      	ldr	r2, [pc, #200]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006ce2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ce6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006ce8:	e00f      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cee:	3328      	adds	r3, #40	@ 0x28
 8006cf0:	2101      	movs	r1, #1
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f001 fc6a 	bl	80085cc <RCCEx_PLL3_Config>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8006cfe:	e004      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d06:	e000      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006d08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d10b      	bne.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006d12:	4b26      	ldr	r3, [pc, #152]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d16:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d22:	4a22      	ldr	r2, [pc, #136]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006d24:	430b      	orrs	r3, r1
 8006d26:	6553      	str	r3, [r2, #84]	@ 0x54
 8006d28:	e003      	b.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006d3e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d40:	2300      	movs	r3, #0
 8006d42:	677b      	str	r3, [r7, #116]	@ 0x74
 8006d44:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006d48:	460b      	mov	r3, r1
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	d034      	beq.n	8006db8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d003      	beq.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006d58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d5c:	d007      	beq.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8006d5e:	e011      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d60:	4b12      	ldr	r3, [pc, #72]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d64:	4a11      	ldr	r2, [pc, #68]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006d66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006d6c:	e00e      	b.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d72:	3308      	adds	r3, #8
 8006d74:	2102      	movs	r1, #2
 8006d76:	4618      	mov	r0, r3
 8006d78:	f001 fb76 	bl	8008468 <RCCEx_PLL2_Config>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006d82:	e003      	b.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8006d84:	2301      	movs	r3, #1
 8006d86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d10d      	bne.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006d94:	4b05      	ldr	r3, [pc, #20]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006d96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d98:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006da0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006da2:	4a02      	ldr	r2, [pc, #8]	@ (8006dac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006da4:	430b      	orrs	r3, r1
 8006da6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006da8:	e006      	b.n	8006db8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8006daa:	bf00      	nop
 8006dac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006db0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006db4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006dc4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006dca:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006dce:	460b      	mov	r3, r1
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	d00c      	beq.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006dd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dd8:	3328      	adds	r3, #40	@ 0x28
 8006dda:	2102      	movs	r1, #2
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f001 fbf5 	bl	80085cc <RCCEx_PLL3_Config>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d002      	beq.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006de8:	2301      	movs	r3, #1
 8006dea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006dfa:	663b      	str	r3, [r7, #96]	@ 0x60
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	667b      	str	r3, [r7, #100]	@ 0x64
 8006e00:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006e04:	460b      	mov	r3, r1
 8006e06:	4313      	orrs	r3, r2
 8006e08:	d038      	beq.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e16:	d018      	beq.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006e18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e1c:	d811      	bhi.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006e1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e22:	d014      	beq.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006e24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e28:	d80b      	bhi.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d011      	beq.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8006e2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e32:	d106      	bne.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e34:	4bc3      	ldr	r3, [pc, #780]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e38:	4ac2      	ldr	r2, [pc, #776]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006e3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006e40:	e008      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e48:	e004      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006e4a:	bf00      	nop
 8006e4c:	e002      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006e4e:	bf00      	nop
 8006e50:	e000      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006e52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d10b      	bne.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006e5c:	4bb9      	ldr	r3, [pc, #740]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e60:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e6c:	4ab5      	ldr	r2, [pc, #724]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006e6e:	430b      	orrs	r3, r1
 8006e70:	6553      	str	r3, [r2, #84]	@ 0x54
 8006e72:	e003      	b.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e84:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006e88:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e8e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006e92:	460b      	mov	r3, r1
 8006e94:	4313      	orrs	r3, r2
 8006e96:	d009      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006e98:	4baa      	ldr	r3, [pc, #680]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006e9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e9c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006ea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ea6:	4aa7      	ldr	r2, [pc, #668]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ea8:	430b      	orrs	r3, r1
 8006eaa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eb4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006eb8:	653b      	str	r3, [r7, #80]	@ 0x50
 8006eba:	2300      	movs	r3, #0
 8006ebc:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ebe:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006ec2:	460b      	mov	r3, r1
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	d00a      	beq.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006ec8:	4b9e      	ldr	r3, [pc, #632]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006eca:	691b      	ldr	r3, [r3, #16]
 8006ecc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ed4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006ed8:	4a9a      	ldr	r2, [pc, #616]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006eda:	430b      	orrs	r3, r1
 8006edc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006eea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006eec:	2300      	movs	r3, #0
 8006eee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ef0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	d009      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006efa:	4b92      	ldr	r3, [pc, #584]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006efc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006efe:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f08:	4a8e      	ldr	r2, [pc, #568]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f0a:	430b      	orrs	r3, r1
 8006f0c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f16:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006f1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f20:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006f24:	460b      	mov	r3, r1
 8006f26:	4313      	orrs	r3, r2
 8006f28:	d00e      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006f2a:	4b86      	ldr	r3, [pc, #536]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f2c:	691b      	ldr	r3, [r3, #16]
 8006f2e:	4a85      	ldr	r2, [pc, #532]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f30:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006f34:	6113      	str	r3, [r2, #16]
 8006f36:	4b83      	ldr	r3, [pc, #524]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f38:	6919      	ldr	r1, [r3, #16]
 8006f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f3e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006f42:	4a80      	ldr	r2, [pc, #512]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f44:	430b      	orrs	r3, r1
 8006f46:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f50:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006f54:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f56:	2300      	movs	r3, #0
 8006f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f5a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006f5e:	460b      	mov	r3, r1
 8006f60:	4313      	orrs	r3, r2
 8006f62:	d009      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006f64:	4b77      	ldr	r3, [pc, #476]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f68:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f72:	4a74      	ldr	r2, [pc, #464]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f74:	430b      	orrs	r3, r1
 8006f76:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f80:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006f84:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f86:	2300      	movs	r3, #0
 8006f88:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f8a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006f8e:	460b      	mov	r3, r1
 8006f90:	4313      	orrs	r3, r2
 8006f92:	d00a      	beq.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006f94:	4b6b      	ldr	r3, [pc, #428]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f98:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006fa4:	4a67      	ldr	r2, [pc, #412]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006fa6:	430b      	orrs	r3, r1
 8006fa8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb2:	2100      	movs	r1, #0
 8006fb4:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006fb6:	f003 0301 	and.w	r3, r3, #1
 8006fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006fbc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006fc0:	460b      	mov	r3, r1
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	d011      	beq.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fca:	3308      	adds	r3, #8
 8006fcc:	2100      	movs	r1, #0
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f001 fa4a 	bl	8008468 <RCCEx_PLL2_Config>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006fda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d003      	beq.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff2:	2100      	movs	r1, #0
 8006ff4:	6239      	str	r1, [r7, #32]
 8006ff6:	f003 0302 	and.w	r3, r3, #2
 8006ffa:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ffc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007000:	460b      	mov	r3, r1
 8007002:	4313      	orrs	r3, r2
 8007004:	d011      	beq.n	800702a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800700a:	3308      	adds	r3, #8
 800700c:	2101      	movs	r1, #1
 800700e:	4618      	mov	r0, r3
 8007010:	f001 fa2a 	bl	8008468 <RCCEx_PLL2_Config>
 8007014:	4603      	mov	r3, r0
 8007016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800701a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800701e:	2b00      	cmp	r3, #0
 8007020:	d003      	beq.n	800702a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007022:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007026:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800702a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800702e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007032:	2100      	movs	r1, #0
 8007034:	61b9      	str	r1, [r7, #24]
 8007036:	f003 0304 	and.w	r3, r3, #4
 800703a:	61fb      	str	r3, [r7, #28]
 800703c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007040:	460b      	mov	r3, r1
 8007042:	4313      	orrs	r3, r2
 8007044:	d011      	beq.n	800706a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800704a:	3308      	adds	r3, #8
 800704c:	2102      	movs	r1, #2
 800704e:	4618      	mov	r0, r3
 8007050:	f001 fa0a 	bl	8008468 <RCCEx_PLL2_Config>
 8007054:	4603      	mov	r3, r0
 8007056:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800705a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800705e:	2b00      	cmp	r3, #0
 8007060:	d003      	beq.n	800706a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007066:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800706a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800706e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007072:	2100      	movs	r1, #0
 8007074:	6139      	str	r1, [r7, #16]
 8007076:	f003 0308 	and.w	r3, r3, #8
 800707a:	617b      	str	r3, [r7, #20]
 800707c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007080:	460b      	mov	r3, r1
 8007082:	4313      	orrs	r3, r2
 8007084:	d011      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800708a:	3328      	adds	r3, #40	@ 0x28
 800708c:	2100      	movs	r1, #0
 800708e:	4618      	mov	r0, r3
 8007090:	f001 fa9c 	bl	80085cc <RCCEx_PLL3_Config>
 8007094:	4603      	mov	r3, r0
 8007096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800709a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d003      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80070aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b2:	2100      	movs	r1, #0
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	f003 0310 	and.w	r3, r3, #16
 80070ba:	60fb      	str	r3, [r7, #12]
 80070bc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80070c0:	460b      	mov	r3, r1
 80070c2:	4313      	orrs	r3, r2
 80070c4:	d011      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80070c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070ca:	3328      	adds	r3, #40	@ 0x28
 80070cc:	2101      	movs	r1, #1
 80070ce:	4618      	mov	r0, r3
 80070d0:	f001 fa7c 	bl	80085cc <RCCEx_PLL3_Config>
 80070d4:	4603      	mov	r3, r0
 80070d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80070da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d003      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80070ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f2:	2100      	movs	r1, #0
 80070f4:	6039      	str	r1, [r7, #0]
 80070f6:	f003 0320 	and.w	r3, r3, #32
 80070fa:	607b      	str	r3, [r7, #4]
 80070fc:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007100:	460b      	mov	r3, r1
 8007102:	4313      	orrs	r3, r2
 8007104:	d011      	beq.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800710a:	3328      	adds	r3, #40	@ 0x28
 800710c:	2102      	movs	r1, #2
 800710e:	4618      	mov	r0, r3
 8007110:	f001 fa5c 	bl	80085cc <RCCEx_PLL3_Config>
 8007114:	4603      	mov	r3, r0
 8007116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800711a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800711e:	2b00      	cmp	r3, #0
 8007120:	d003      	beq.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007122:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007126:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800712a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800712e:	2b00      	cmp	r3, #0
 8007130:	d101      	bne.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007132:	2300      	movs	r3, #0
 8007134:	e000      	b.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
}
 8007138:	4618      	mov	r0, r3
 800713a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800713e:	46bd      	mov	sp, r7
 8007140:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007144:	58024400 	.word	0x58024400

08007148 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b090      	sub	sp, #64	@ 0x40
 800714c:	af00      	add	r7, sp, #0
 800714e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007152:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007156:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800715a:	430b      	orrs	r3, r1
 800715c:	f040 8094 	bne.w	8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8007160:	4b9e      	ldr	r3, [pc, #632]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007162:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007164:	f003 0307 	and.w	r3, r3, #7
 8007168:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800716a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800716c:	2b04      	cmp	r3, #4
 800716e:	f200 8087 	bhi.w	8007280 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8007172:	a201      	add	r2, pc, #4	@ (adr r2, 8007178 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8007174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007178:	0800718d 	.word	0x0800718d
 800717c:	080071b5 	.word	0x080071b5
 8007180:	080071dd 	.word	0x080071dd
 8007184:	08007279 	.word	0x08007279
 8007188:	08007205 	.word	0x08007205
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800718c:	4b93      	ldr	r3, [pc, #588]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007194:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007198:	d108      	bne.n	80071ac <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800719a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800719e:	4618      	mov	r0, r3
 80071a0:	f001 f810 	bl	80081c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80071a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80071a8:	f000 bd45 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80071ac:	2300      	movs	r3, #0
 80071ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071b0:	f000 bd41 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80071b4:	4b89      	ldr	r3, [pc, #548]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071c0:	d108      	bne.n	80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80071c2:	f107 0318 	add.w	r3, r7, #24
 80071c6:	4618      	mov	r0, r3
 80071c8:	f000 fd54 	bl	8007c74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80071d0:	f000 bd31 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80071d4:	2300      	movs	r3, #0
 80071d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071d8:	f000 bd2d 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80071dc:	4b7f      	ldr	r3, [pc, #508]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80071e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071e8:	d108      	bne.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071ea:	f107 030c 	add.w	r3, r7, #12
 80071ee:	4618      	mov	r0, r3
 80071f0:	f000 fe94 	bl	8007f1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80071f8:	f000 bd1d 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80071fc:	2300      	movs	r3, #0
 80071fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007200:	f000 bd19 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007204:	4b75      	ldr	r3, [pc, #468]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007208:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800720c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800720e:	4b73      	ldr	r3, [pc, #460]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f003 0304 	and.w	r3, r3, #4
 8007216:	2b04      	cmp	r3, #4
 8007218:	d10c      	bne.n	8007234 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800721a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800721c:	2b00      	cmp	r3, #0
 800721e:	d109      	bne.n	8007234 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007220:	4b6e      	ldr	r3, [pc, #440]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	08db      	lsrs	r3, r3, #3
 8007226:	f003 0303 	and.w	r3, r3, #3
 800722a:	4a6d      	ldr	r2, [pc, #436]	@ (80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800722c:	fa22 f303 	lsr.w	r3, r2, r3
 8007230:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007232:	e01f      	b.n	8007274 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007234:	4b69      	ldr	r3, [pc, #420]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800723c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007240:	d106      	bne.n	8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8007242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007244:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007248:	d102      	bne.n	8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800724a:	4b66      	ldr	r3, [pc, #408]	@ (80073e4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800724c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800724e:	e011      	b.n	8007274 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007250:	4b62      	ldr	r3, [pc, #392]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007258:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800725c:	d106      	bne.n	800726c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800725e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007260:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007264:	d102      	bne.n	800726c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007266:	4b60      	ldr	r3, [pc, #384]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007268:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800726a:	e003      	b.n	8007274 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800726c:	2300      	movs	r3, #0
 800726e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007270:	f000 bce1 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007274:	f000 bcdf 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007278:	4b5c      	ldr	r3, [pc, #368]	@ (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800727a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800727c:	f000 bcdb 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007280:	2300      	movs	r3, #0
 8007282:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007284:	f000 bcd7 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8007288:	e9d7 2300 	ldrd	r2, r3, [r7]
 800728c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8007290:	430b      	orrs	r3, r1
 8007292:	f040 80ad 	bne.w	80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8007296:	4b51      	ldr	r3, [pc, #324]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007298:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800729a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800729e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80072a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072a6:	d056      	beq.n	8007356 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80072a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072ae:	f200 8090 	bhi.w	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80072b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b4:	2bc0      	cmp	r3, #192	@ 0xc0
 80072b6:	f000 8088 	beq.w	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80072ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072bc:	2bc0      	cmp	r3, #192	@ 0xc0
 80072be:	f200 8088 	bhi.w	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80072c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c4:	2b80      	cmp	r3, #128	@ 0x80
 80072c6:	d032      	beq.n	800732e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80072c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ca:	2b80      	cmp	r3, #128	@ 0x80
 80072cc:	f200 8081 	bhi.w	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80072d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d003      	beq.n	80072de <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80072d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d8:	2b40      	cmp	r3, #64	@ 0x40
 80072da:	d014      	beq.n	8007306 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80072dc:	e079      	b.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80072de:	4b3f      	ldr	r3, [pc, #252]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072ea:	d108      	bne.n	80072fe <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80072ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80072f0:	4618      	mov	r0, r3
 80072f2:	f000 ff67 	bl	80081c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80072f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80072fa:	f000 bc9c 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80072fe:	2300      	movs	r3, #0
 8007300:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007302:	f000 bc98 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007306:	4b35      	ldr	r3, [pc, #212]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800730e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007312:	d108      	bne.n	8007326 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007314:	f107 0318 	add.w	r3, r7, #24
 8007318:	4618      	mov	r0, r3
 800731a:	f000 fcab 	bl	8007c74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800731e:	69bb      	ldr	r3, [r7, #24]
 8007320:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007322:	f000 bc88 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007326:	2300      	movs	r3, #0
 8007328:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800732a:	f000 bc84 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800732e:	4b2b      	ldr	r3, [pc, #172]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007336:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800733a:	d108      	bne.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800733c:	f107 030c 	add.w	r3, r7, #12
 8007340:	4618      	mov	r0, r3
 8007342:	f000 fdeb 	bl	8007f1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800734a:	f000 bc74 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800734e:	2300      	movs	r3, #0
 8007350:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007352:	f000 bc70 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007356:	4b21      	ldr	r3, [pc, #132]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800735a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800735e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007360:	4b1e      	ldr	r3, [pc, #120]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f003 0304 	and.w	r3, r3, #4
 8007368:	2b04      	cmp	r3, #4
 800736a:	d10c      	bne.n	8007386 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800736c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800736e:	2b00      	cmp	r3, #0
 8007370:	d109      	bne.n	8007386 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007372:	4b1a      	ldr	r3, [pc, #104]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	08db      	lsrs	r3, r3, #3
 8007378:	f003 0303 	and.w	r3, r3, #3
 800737c:	4a18      	ldr	r2, [pc, #96]	@ (80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800737e:	fa22 f303 	lsr.w	r3, r2, r3
 8007382:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007384:	e01f      	b.n	80073c6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007386:	4b15      	ldr	r3, [pc, #84]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800738e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007392:	d106      	bne.n	80073a2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8007394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007396:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800739a:	d102      	bne.n	80073a2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800739c:	4b11      	ldr	r3, [pc, #68]	@ (80073e4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800739e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073a0:	e011      	b.n	80073c6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80073a2:	4b0e      	ldr	r3, [pc, #56]	@ (80073dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073ae:	d106      	bne.n	80073be <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80073b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073b6:	d102      	bne.n	80073be <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80073b8:	4b0b      	ldr	r3, [pc, #44]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80073ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073bc:	e003      	b.n	80073c6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80073be:	2300      	movs	r3, #0
 80073c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80073c2:	f000 bc38 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80073c6:	f000 bc36 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80073ca:	4b08      	ldr	r3, [pc, #32]	@ (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80073cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073ce:	f000 bc32 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80073d2:	2300      	movs	r3, #0
 80073d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073d6:	f000 bc2e 	b.w	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80073da:	bf00      	nop
 80073dc:	58024400 	.word	0x58024400
 80073e0:	03d09000 	.word	0x03d09000
 80073e4:	003d0900 	.word	0x003d0900
 80073e8:	017d7840 	.word	0x017d7840
 80073ec:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80073f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073f4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80073f8:	430b      	orrs	r3, r1
 80073fa:	f040 809c 	bne.w	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80073fe:	4b9e      	ldr	r3, [pc, #632]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007402:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007406:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800740e:	d054      	beq.n	80074ba <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8007410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007412:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007416:	f200 808b 	bhi.w	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800741a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007420:	f000 8083 	beq.w	800752a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8007424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007426:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800742a:	f200 8081 	bhi.w	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800742e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007430:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007434:	d02f      	beq.n	8007496 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8007436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007438:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800743c:	d878      	bhi.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800743e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007440:	2b00      	cmp	r3, #0
 8007442:	d004      	beq.n	800744e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8007444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007446:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800744a:	d012      	beq.n	8007472 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800744c:	e070      	b.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800744e:	4b8a      	ldr	r3, [pc, #552]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007456:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800745a:	d107      	bne.n	800746c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800745c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007460:	4618      	mov	r0, r3
 8007462:	f000 feaf 	bl	80081c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007468:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800746a:	e3e4      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800746c:	2300      	movs	r3, #0
 800746e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007470:	e3e1      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007472:	4b81      	ldr	r3, [pc, #516]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800747a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800747e:	d107      	bne.n	8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007480:	f107 0318 	add.w	r3, r7, #24
 8007484:	4618      	mov	r0, r3
 8007486:	f000 fbf5 	bl	8007c74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800748e:	e3d2      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007490:	2300      	movs	r3, #0
 8007492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007494:	e3cf      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007496:	4b78      	ldr	r3, [pc, #480]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800749e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074a2:	d107      	bne.n	80074b4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074a4:	f107 030c 	add.w	r3, r7, #12
 80074a8:	4618      	mov	r0, r3
 80074aa:	f000 fd37 	bl	8007f1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074b2:	e3c0      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074b4:	2300      	movs	r3, #0
 80074b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074b8:	e3bd      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80074ba:	4b6f      	ldr	r3, [pc, #444]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80074bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80074c2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80074c4:	4b6c      	ldr	r3, [pc, #432]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 0304 	and.w	r3, r3, #4
 80074cc:	2b04      	cmp	r3, #4
 80074ce:	d10c      	bne.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80074d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d109      	bne.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80074d6:	4b68      	ldr	r3, [pc, #416]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	08db      	lsrs	r3, r3, #3
 80074dc:	f003 0303 	and.w	r3, r3, #3
 80074e0:	4a66      	ldr	r2, [pc, #408]	@ (800767c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80074e2:	fa22 f303 	lsr.w	r3, r2, r3
 80074e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074e8:	e01e      	b.n	8007528 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80074ea:	4b63      	ldr	r3, [pc, #396]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074f6:	d106      	bne.n	8007506 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80074f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074fe:	d102      	bne.n	8007506 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007500:	4b5f      	ldr	r3, [pc, #380]	@ (8007680 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8007502:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007504:	e010      	b.n	8007528 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007506:	4b5c      	ldr	r3, [pc, #368]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800750e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007512:	d106      	bne.n	8007522 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8007514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007516:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800751a:	d102      	bne.n	8007522 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800751c:	4b59      	ldr	r3, [pc, #356]	@ (8007684 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800751e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007520:	e002      	b.n	8007528 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007522:	2300      	movs	r3, #0
 8007524:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007526:	e386      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007528:	e385      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800752a:	4b57      	ldr	r3, [pc, #348]	@ (8007688 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800752c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800752e:	e382      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007530:	2300      	movs	r3, #0
 8007532:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007534:	e37f      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007536:	e9d7 2300 	ldrd	r2, r3, [r7]
 800753a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800753e:	430b      	orrs	r3, r1
 8007540:	f040 80a7 	bne.w	8007692 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8007544:	4b4c      	ldr	r3, [pc, #304]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007548:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800754c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800754e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007550:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007554:	d055      	beq.n	8007602 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8007556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007558:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800755c:	f200 8096 	bhi.w	800768c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007562:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007566:	f000 8084 	beq.w	8007672 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800756a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800756c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007570:	f200 808c 	bhi.w	800768c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007576:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800757a:	d030      	beq.n	80075de <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800757c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800757e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007582:	f200 8083 	bhi.w	800768c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007588:	2b00      	cmp	r3, #0
 800758a:	d004      	beq.n	8007596 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800758c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800758e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007592:	d012      	beq.n	80075ba <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8007594:	e07a      	b.n	800768c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007596:	4b38      	ldr	r3, [pc, #224]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800759e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80075a2:	d107      	bne.n	80075b4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80075a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075a8:	4618      	mov	r0, r3
 80075aa:	f000 fe0b 	bl	80081c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80075ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80075b2:	e340      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80075b4:	2300      	movs	r3, #0
 80075b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075b8:	e33d      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80075ba:	4b2f      	ldr	r3, [pc, #188]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075c6:	d107      	bne.n	80075d8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075c8:	f107 0318 	add.w	r3, r7, #24
 80075cc:	4618      	mov	r0, r3
 80075ce:	f000 fb51 	bl	8007c74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80075d6:	e32e      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80075d8:	2300      	movs	r3, #0
 80075da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075dc:	e32b      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80075de:	4b26      	ldr	r3, [pc, #152]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075ea:	d107      	bne.n	80075fc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075ec:	f107 030c 	add.w	r3, r7, #12
 80075f0:	4618      	mov	r0, r3
 80075f2:	f000 fc93 	bl	8007f1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80075fa:	e31c      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80075fc:	2300      	movs	r3, #0
 80075fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007600:	e319      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007602:	4b1d      	ldr	r3, [pc, #116]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007606:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800760a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800760c:	4b1a      	ldr	r3, [pc, #104]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 0304 	and.w	r3, r3, #4
 8007614:	2b04      	cmp	r3, #4
 8007616:	d10c      	bne.n	8007632 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8007618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800761a:	2b00      	cmp	r3, #0
 800761c:	d109      	bne.n	8007632 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800761e:	4b16      	ldr	r3, [pc, #88]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	08db      	lsrs	r3, r3, #3
 8007624:	f003 0303 	and.w	r3, r3, #3
 8007628:	4a14      	ldr	r2, [pc, #80]	@ (800767c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800762a:	fa22 f303 	lsr.w	r3, r2, r3
 800762e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007630:	e01e      	b.n	8007670 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007632:	4b11      	ldr	r3, [pc, #68]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800763a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800763e:	d106      	bne.n	800764e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8007640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007642:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007646:	d102      	bne.n	800764e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007648:	4b0d      	ldr	r3, [pc, #52]	@ (8007680 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800764a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800764c:	e010      	b.n	8007670 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800764e:	4b0a      	ldr	r3, [pc, #40]	@ (8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007656:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800765a:	d106      	bne.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800765c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800765e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007662:	d102      	bne.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007664:	4b07      	ldr	r3, [pc, #28]	@ (8007684 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8007666:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007668:	e002      	b.n	8007670 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800766a:	2300      	movs	r3, #0
 800766c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800766e:	e2e2      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007670:	e2e1      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007672:	4b05      	ldr	r3, [pc, #20]	@ (8007688 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007674:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007676:	e2de      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007678:	58024400 	.word	0x58024400
 800767c:	03d09000 	.word	0x03d09000
 8007680:	003d0900 	.word	0x003d0900
 8007684:	017d7840 	.word	0x017d7840
 8007688:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800768c:	2300      	movs	r3, #0
 800768e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007690:	e2d1      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8007692:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007696:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800769a:	430b      	orrs	r3, r1
 800769c:	f040 809c 	bne.w	80077d8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80076a0:	4b93      	ldr	r3, [pc, #588]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80076a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076a4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80076a8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80076aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80076b0:	d054      	beq.n	800775c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80076b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80076b8:	f200 808b 	bhi.w	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80076bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80076c2:	f000 8083 	beq.w	80077cc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80076c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80076cc:	f200 8081 	bhi.w	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80076d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076d6:	d02f      	beq.n	8007738 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80076d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076de:	d878      	bhi.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80076e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d004      	beq.n	80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80076e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076ec:	d012      	beq.n	8007714 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80076ee:	e070      	b.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80076f0:	4b7f      	ldr	r3, [pc, #508]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80076fc:	d107      	bne.n	800770e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80076fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007702:	4618      	mov	r0, r3
 8007704:	f000 fd5e 	bl	80081c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800770a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800770c:	e293      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800770e:	2300      	movs	r3, #0
 8007710:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007712:	e290      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007714:	4b76      	ldr	r3, [pc, #472]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800771c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007720:	d107      	bne.n	8007732 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007722:	f107 0318 	add.w	r3, r7, #24
 8007726:	4618      	mov	r0, r3
 8007728:	f000 faa4 	bl	8007c74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800772c:	69bb      	ldr	r3, [r7, #24]
 800772e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007730:	e281      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007732:	2300      	movs	r3, #0
 8007734:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007736:	e27e      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007738:	4b6d      	ldr	r3, [pc, #436]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007740:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007744:	d107      	bne.n	8007756 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007746:	f107 030c 	add.w	r3, r7, #12
 800774a:	4618      	mov	r0, r3
 800774c:	f000 fbe6 	bl	8007f1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007754:	e26f      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007756:	2300      	movs	r3, #0
 8007758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800775a:	e26c      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800775c:	4b64      	ldr	r3, [pc, #400]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800775e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007760:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007764:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007766:	4b62      	ldr	r3, [pc, #392]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f003 0304 	and.w	r3, r3, #4
 800776e:	2b04      	cmp	r3, #4
 8007770:	d10c      	bne.n	800778c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8007772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007774:	2b00      	cmp	r3, #0
 8007776:	d109      	bne.n	800778c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007778:	4b5d      	ldr	r3, [pc, #372]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	08db      	lsrs	r3, r3, #3
 800777e:	f003 0303 	and.w	r3, r3, #3
 8007782:	4a5c      	ldr	r2, [pc, #368]	@ (80078f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8007784:	fa22 f303 	lsr.w	r3, r2, r3
 8007788:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800778a:	e01e      	b.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800778c:	4b58      	ldr	r3, [pc, #352]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007794:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007798:	d106      	bne.n	80077a8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800779a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800779c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077a0:	d102      	bne.n	80077a8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80077a2:	4b55      	ldr	r3, [pc, #340]	@ (80078f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80077a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077a6:	e010      	b.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80077a8:	4b51      	ldr	r3, [pc, #324]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077b4:	d106      	bne.n	80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80077b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077bc:	d102      	bne.n	80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80077be:	4b4f      	ldr	r3, [pc, #316]	@ (80078fc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80077c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077c2:	e002      	b.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80077c4:	2300      	movs	r3, #0
 80077c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80077c8:	e235      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80077ca:	e234      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80077cc:	4b4c      	ldr	r3, [pc, #304]	@ (8007900 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80077ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077d0:	e231      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80077d2:	2300      	movs	r3, #0
 80077d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077d6:	e22e      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80077d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077dc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80077e0:	430b      	orrs	r3, r1
 80077e2:	f040 808f 	bne.w	8007904 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80077e6:	4b42      	ldr	r3, [pc, #264]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80077e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077ea:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80077ee:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80077f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80077f6:	d06b      	beq.n	80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80077f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80077fe:	d874      	bhi.n	80078ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007802:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007806:	d056      	beq.n	80078b6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8007808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800780a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800780e:	d86c      	bhi.n	80078ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007812:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007816:	d03b      	beq.n	8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8007818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800781a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800781e:	d864      	bhi.n	80078ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007822:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007826:	d021      	beq.n	800786c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800782a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800782e:	d85c      	bhi.n	80078ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007832:	2b00      	cmp	r3, #0
 8007834:	d004      	beq.n	8007840 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8007836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800783c:	d004      	beq.n	8007848 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800783e:	e054      	b.n	80078ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8007840:	f7fe fa62 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 8007844:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007846:	e1f6      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007848:	4b29      	ldr	r3, [pc, #164]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007850:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007854:	d107      	bne.n	8007866 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007856:	f107 0318 	add.w	r3, r7, #24
 800785a:	4618      	mov	r0, r3
 800785c:	f000 fa0a 	bl	8007c74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007860:	69fb      	ldr	r3, [r7, #28]
 8007862:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007864:	e1e7      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007866:	2300      	movs	r3, #0
 8007868:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800786a:	e1e4      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800786c:	4b20      	ldr	r3, [pc, #128]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007874:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007878:	d107      	bne.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800787a:	f107 030c 	add.w	r3, r7, #12
 800787e:	4618      	mov	r0, r3
 8007880:	f000 fb4c 	bl	8007f1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007888:	e1d5      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800788a:	2300      	movs	r3, #0
 800788c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800788e:	e1d2      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007890:	4b17      	ldr	r3, [pc, #92]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 0304 	and.w	r3, r3, #4
 8007898:	2b04      	cmp	r3, #4
 800789a:	d109      	bne.n	80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800789c:	4b14      	ldr	r3, [pc, #80]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	08db      	lsrs	r3, r3, #3
 80078a2:	f003 0303 	and.w	r3, r3, #3
 80078a6:	4a13      	ldr	r2, [pc, #76]	@ (80078f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80078a8:	fa22 f303 	lsr.w	r3, r2, r3
 80078ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80078ae:	e1c2      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80078b0:	2300      	movs	r3, #0
 80078b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078b4:	e1bf      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80078b6:	4b0e      	ldr	r3, [pc, #56]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078c2:	d102      	bne.n	80078ca <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80078c4:	4b0c      	ldr	r3, [pc, #48]	@ (80078f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80078c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80078c8:	e1b5      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80078ca:	2300      	movs	r3, #0
 80078cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078ce:	e1b2      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80078d0:	4b07      	ldr	r3, [pc, #28]	@ (80078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80078dc:	d102      	bne.n	80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80078de:	4b07      	ldr	r3, [pc, #28]	@ (80078fc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80078e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80078e2:	e1a8      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80078e4:	2300      	movs	r3, #0
 80078e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078e8:	e1a5      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80078ea:	2300      	movs	r3, #0
 80078ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078ee:	e1a2      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80078f0:	58024400 	.word	0x58024400
 80078f4:	03d09000 	.word	0x03d09000
 80078f8:	003d0900 	.word	0x003d0900
 80078fc:	017d7840 	.word	0x017d7840
 8007900:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007904:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007908:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800790c:	430b      	orrs	r3, r1
 800790e:	d173      	bne.n	80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007910:	4b9c      	ldr	r3, [pc, #624]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007914:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007918:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800791a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800791c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007920:	d02f      	beq.n	8007982 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8007922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007924:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007928:	d863      	bhi.n	80079f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800792a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800792c:	2b00      	cmp	r3, #0
 800792e:	d004      	beq.n	800793a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8007930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007932:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007936:	d012      	beq.n	800795e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8007938:	e05b      	b.n	80079f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800793a:	4b92      	ldr	r3, [pc, #584]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007942:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007946:	d107      	bne.n	8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007948:	f107 0318 	add.w	r3, r7, #24
 800794c:	4618      	mov	r0, r3
 800794e:	f000 f991 	bl	8007c74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007952:	69bb      	ldr	r3, [r7, #24]
 8007954:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007956:	e16e      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007958:	2300      	movs	r3, #0
 800795a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800795c:	e16b      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800795e:	4b89      	ldr	r3, [pc, #548]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007966:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800796a:	d107      	bne.n	800797c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800796c:	f107 030c 	add.w	r3, r7, #12
 8007970:	4618      	mov	r0, r3
 8007972:	f000 fad3 	bl	8007f1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800797a:	e15c      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800797c:	2300      	movs	r3, #0
 800797e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007980:	e159      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007982:	4b80      	ldr	r3, [pc, #512]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007986:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800798a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800798c:	4b7d      	ldr	r3, [pc, #500]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f003 0304 	and.w	r3, r3, #4
 8007994:	2b04      	cmp	r3, #4
 8007996:	d10c      	bne.n	80079b2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8007998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800799a:	2b00      	cmp	r3, #0
 800799c:	d109      	bne.n	80079b2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800799e:	4b79      	ldr	r3, [pc, #484]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	08db      	lsrs	r3, r3, #3
 80079a4:	f003 0303 	and.w	r3, r3, #3
 80079a8:	4a77      	ldr	r2, [pc, #476]	@ (8007b88 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80079aa:	fa22 f303 	lsr.w	r3, r2, r3
 80079ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079b0:	e01e      	b.n	80079f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80079b2:	4b74      	ldr	r3, [pc, #464]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079be:	d106      	bne.n	80079ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80079c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079c6:	d102      	bne.n	80079ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80079c8:	4b70      	ldr	r3, [pc, #448]	@ (8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80079ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079cc:	e010      	b.n	80079f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80079ce:	4b6d      	ldr	r3, [pc, #436]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079da:	d106      	bne.n	80079ea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80079dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079e2:	d102      	bne.n	80079ea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80079e4:	4b6a      	ldr	r3, [pc, #424]	@ (8007b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80079e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079e8:	e002      	b.n	80079f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80079ea:	2300      	movs	r3, #0
 80079ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80079ee:	e122      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80079f0:	e121      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80079f2:	2300      	movs	r3, #0
 80079f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079f6:	e11e      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80079f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079fc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007a00:	430b      	orrs	r3, r1
 8007a02:	d133      	bne.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007a04:	4b5f      	ldr	r3, [pc, #380]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a0c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d004      	beq.n	8007a1e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a1a:	d012      	beq.n	8007a42 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8007a1c:	e023      	b.n	8007a66 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007a1e:	4b59      	ldr	r3, [pc, #356]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a26:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007a2a:	d107      	bne.n	8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007a2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007a30:	4618      	mov	r0, r3
 8007a32:	f000 fbc7 	bl	80081c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007a3a:	e0fc      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a40:	e0f9      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007a42:	4b50      	ldr	r3, [pc, #320]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a4e:	d107      	bne.n	8007a60 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a50:	f107 0318 	add.w	r3, r7, #24
 8007a54:	4618      	mov	r0, r3
 8007a56:	f000 f90d 	bl	8007c74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007a5a:	6a3b      	ldr	r3, [r7, #32]
 8007a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007a5e:	e0ea      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007a60:	2300      	movs	r3, #0
 8007a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a64:	e0e7      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007a66:	2300      	movs	r3, #0
 8007a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a6a:	e0e4      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007a6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a70:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007a74:	430b      	orrs	r3, r1
 8007a76:	f040 808d 	bne.w	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8007a7a:	4b42      	ldr	r3, [pc, #264]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a7e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8007a82:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007a8a:	d06b      	beq.n	8007b64 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8007a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007a92:	d874      	bhi.n	8007b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007a94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a9a:	d056      	beq.n	8007b4a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8007a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007aa2:	d86c      	bhi.n	8007b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aa6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007aaa:	d03b      	beq.n	8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8007aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007ab2:	d864      	bhi.n	8007b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007aba:	d021      	beq.n	8007b00 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8007abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007abe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ac2:	d85c      	bhi.n	8007b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d004      	beq.n	8007ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8007aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007acc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ad0:	d004      	beq.n	8007adc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8007ad2:	e054      	b.n	8007b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007ad4:	f000 f8b8 	bl	8007c48 <HAL_RCCEx_GetD3PCLK1Freq>
 8007ad8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007ada:	e0ac      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007adc:	4b29      	ldr	r3, [pc, #164]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ae4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ae8:	d107      	bne.n	8007afa <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007aea:	f107 0318 	add.w	r3, r7, #24
 8007aee:	4618      	mov	r0, r3
 8007af0:	f000 f8c0 	bl	8007c74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007af4:	69fb      	ldr	r3, [r7, #28]
 8007af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007af8:	e09d      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007afa:	2300      	movs	r3, #0
 8007afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007afe:	e09a      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007b00:	4b20      	ldr	r3, [pc, #128]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b0c:	d107      	bne.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b0e:	f107 030c 	add.w	r3, r7, #12
 8007b12:	4618      	mov	r0, r3
 8007b14:	f000 fa02 	bl	8007f1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b1c:	e08b      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b22:	e088      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007b24:	4b17      	ldr	r3, [pc, #92]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 0304 	and.w	r3, r3, #4
 8007b2c:	2b04      	cmp	r3, #4
 8007b2e:	d109      	bne.n	8007b44 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b30:	4b14      	ldr	r3, [pc, #80]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	08db      	lsrs	r3, r3, #3
 8007b36:	f003 0303 	and.w	r3, r3, #3
 8007b3a:	4a13      	ldr	r2, [pc, #76]	@ (8007b88 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007b3c:	fa22 f303 	lsr.w	r3, r2, r3
 8007b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b42:	e078      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b44:	2300      	movs	r3, #0
 8007b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b48:	e075      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b56:	d102      	bne.n	8007b5e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8007b58:	4b0c      	ldr	r3, [pc, #48]	@ (8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8007b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b5c:	e06b      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b62:	e068      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007b64:	4b07      	ldr	r3, [pc, #28]	@ (8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b70:	d102      	bne.n	8007b78 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8007b72:	4b07      	ldr	r3, [pc, #28]	@ (8007b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b76:	e05e      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b7c:	e05b      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b82:	e058      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007b84:	58024400 	.word	0x58024400
 8007b88:	03d09000 	.word	0x03d09000
 8007b8c:	003d0900 	.word	0x003d0900
 8007b90:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8007b94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b98:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8007b9c:	430b      	orrs	r3, r1
 8007b9e:	d148      	bne.n	8007c32 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8007ba0:	4b27      	ldr	r3, [pc, #156]	@ (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007ba2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ba4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007ba8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bb0:	d02a      	beq.n	8007c08 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8007bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bb8:	d838      	bhi.n	8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8007bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d004      	beq.n	8007bca <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8007bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bc6:	d00d      	beq.n	8007be4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8007bc8:	e030      	b.n	8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007bca:	4b1d      	ldr	r3, [pc, #116]	@ (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bd6:	d102      	bne.n	8007bde <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8007bd8:	4b1a      	ldr	r3, [pc, #104]	@ (8007c44 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8007bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007bdc:	e02b      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007bde:	2300      	movs	r3, #0
 8007be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007be2:	e028      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007be4:	4b16      	ldr	r3, [pc, #88]	@ (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007bf0:	d107      	bne.n	8007c02 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007bf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f000 fae4 	bl	80081c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c00:	e019      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c02:	2300      	movs	r3, #0
 8007c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c06:	e016      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007c08:	4b0d      	ldr	r3, [pc, #52]	@ (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c14:	d107      	bne.n	8007c26 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c16:	f107 0318 	add.w	r3, r7, #24
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f000 f82a 	bl	8007c74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c20:	69fb      	ldr	r3, [r7, #28]
 8007c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c24:	e007      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c26:	2300      	movs	r3, #0
 8007c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c2a:	e004      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c30:	e001      	b.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8007c32:	2300      	movs	r3, #0
 8007c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8007c36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3740      	adds	r7, #64	@ 0x40
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}
 8007c40:	58024400 	.word	0x58024400
 8007c44:	017d7840 	.word	0x017d7840

08007c48 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007c4c:	f7fe f82c 	bl	8005ca8 <HAL_RCC_GetHCLKFreq>
 8007c50:	4602      	mov	r2, r0
 8007c52:	4b06      	ldr	r3, [pc, #24]	@ (8007c6c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007c54:	6a1b      	ldr	r3, [r3, #32]
 8007c56:	091b      	lsrs	r3, r3, #4
 8007c58:	f003 0307 	and.w	r3, r3, #7
 8007c5c:	4904      	ldr	r1, [pc, #16]	@ (8007c70 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007c5e:	5ccb      	ldrb	r3, [r1, r3]
 8007c60:	f003 031f 	and.w	r3, r3, #31
 8007c64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	bd80      	pop	{r7, pc}
 8007c6c:	58024400 	.word	0x58024400
 8007c70:	0800ba50 	.word	0x0800ba50

08007c74 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b089      	sub	sp, #36	@ 0x24
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007c7c:	4ba1      	ldr	r3, [pc, #644]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c80:	f003 0303 	and.w	r3, r3, #3
 8007c84:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007c86:	4b9f      	ldr	r3, [pc, #636]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c8a:	0b1b      	lsrs	r3, r3, #12
 8007c8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007c90:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007c92:	4b9c      	ldr	r3, [pc, #624]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c96:	091b      	lsrs	r3, r3, #4
 8007c98:	f003 0301 	and.w	r3, r3, #1
 8007c9c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007c9e:	4b99      	ldr	r3, [pc, #612]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ca0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ca2:	08db      	lsrs	r3, r3, #3
 8007ca4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007ca8:	693a      	ldr	r2, [r7, #16]
 8007caa:	fb02 f303 	mul.w	r3, r2, r3
 8007cae:	ee07 3a90 	vmov	s15, r3
 8007cb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cb6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	f000 8111 	beq.w	8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007cc2:	69bb      	ldr	r3, [r7, #24]
 8007cc4:	2b02      	cmp	r3, #2
 8007cc6:	f000 8083 	beq.w	8007dd0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007cca:	69bb      	ldr	r3, [r7, #24]
 8007ccc:	2b02      	cmp	r3, #2
 8007cce:	f200 80a1 	bhi.w	8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d003      	beq.n	8007ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007cd8:	69bb      	ldr	r3, [r7, #24]
 8007cda:	2b01      	cmp	r3, #1
 8007cdc:	d056      	beq.n	8007d8c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007cde:	e099      	b.n	8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ce0:	4b88      	ldr	r3, [pc, #544]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f003 0320 	and.w	r3, r3, #32
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d02d      	beq.n	8007d48 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007cec:	4b85      	ldr	r3, [pc, #532]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	08db      	lsrs	r3, r3, #3
 8007cf2:	f003 0303 	and.w	r3, r3, #3
 8007cf6:	4a84      	ldr	r2, [pc, #528]	@ (8007f08 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007cf8:	fa22 f303 	lsr.w	r3, r2, r3
 8007cfc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	ee07 3a90 	vmov	s15, r3
 8007d04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d08:	697b      	ldr	r3, [r7, #20]
 8007d0a:	ee07 3a90 	vmov	s15, r3
 8007d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d16:	4b7b      	ldr	r3, [pc, #492]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d1e:	ee07 3a90 	vmov	s15, r3
 8007d22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d26:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d2a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007f0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007d2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d42:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007d46:	e087      	b.n	8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	ee07 3a90 	vmov	s15, r3
 8007d4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d52:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007f10 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007d56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d5a:	4b6a      	ldr	r3, [pc, #424]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d62:	ee07 3a90 	vmov	s15, r3
 8007d66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d6e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007f0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007d72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d8a:	e065      	b.n	8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	ee07 3a90 	vmov	s15, r3
 8007d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d96:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007f14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007d9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d9e:	4b59      	ldr	r3, [pc, #356]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007da2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007da6:	ee07 3a90 	vmov	s15, r3
 8007daa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dae:	ed97 6a03 	vldr	s12, [r7, #12]
 8007db2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007f0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007db6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007dce:	e043      	b.n	8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	ee07 3a90 	vmov	s15, r3
 8007dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dda:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007f18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007dde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007de2:	4b48      	ldr	r3, [pc, #288]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007de6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dea:	ee07 3a90 	vmov	s15, r3
 8007dee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007df2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007df6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007f0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007dfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e12:	e021      	b.n	8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	ee07 3a90 	vmov	s15, r3
 8007e1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e1e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007f14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007e22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e26:	4b37      	ldr	r3, [pc, #220]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e2e:	ee07 3a90 	vmov	s15, r3
 8007e32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e36:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e3a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007f0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007e3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e56:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007e58:	4b2a      	ldr	r3, [pc, #168]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e5c:	0a5b      	lsrs	r3, r3, #9
 8007e5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e62:	ee07 3a90 	vmov	s15, r3
 8007e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e72:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e7e:	ee17 2a90 	vmov	r2, s15
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007e86:	4b1f      	ldr	r3, [pc, #124]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e8a:	0c1b      	lsrs	r3, r3, #16
 8007e8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e90:	ee07 3a90 	vmov	s15, r3
 8007e94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ea0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ea4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ea8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007eac:	ee17 2a90 	vmov	r2, s15
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007eb4:	4b13      	ldr	r3, [pc, #76]	@ (8007f04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eb8:	0e1b      	lsrs	r3, r3, #24
 8007eba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ebe:	ee07 3a90 	vmov	s15, r3
 8007ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ec6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007eca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ece:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ed2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ed6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007eda:	ee17 2a90 	vmov	r2, s15
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007ee2:	e008      	b.n	8007ef6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2200      	movs	r2, #0
 8007eee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	609a      	str	r2, [r3, #8]
}
 8007ef6:	bf00      	nop
 8007ef8:	3724      	adds	r7, #36	@ 0x24
 8007efa:	46bd      	mov	sp, r7
 8007efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f00:	4770      	bx	lr
 8007f02:	bf00      	nop
 8007f04:	58024400 	.word	0x58024400
 8007f08:	03d09000 	.word	0x03d09000
 8007f0c:	46000000 	.word	0x46000000
 8007f10:	4c742400 	.word	0x4c742400
 8007f14:	4a742400 	.word	0x4a742400
 8007f18:	4bbebc20 	.word	0x4bbebc20

08007f1c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b089      	sub	sp, #36	@ 0x24
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f24:	4ba1      	ldr	r3, [pc, #644]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f28:	f003 0303 	and.w	r3, r3, #3
 8007f2c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007f2e:	4b9f      	ldr	r3, [pc, #636]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f32:	0d1b      	lsrs	r3, r3, #20
 8007f34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f38:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007f3a:	4b9c      	ldr	r3, [pc, #624]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f3e:	0a1b      	lsrs	r3, r3, #8
 8007f40:	f003 0301 	and.w	r3, r3, #1
 8007f44:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007f46:	4b99      	ldr	r3, [pc, #612]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f4a:	08db      	lsrs	r3, r3, #3
 8007f4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007f50:	693a      	ldr	r2, [r7, #16]
 8007f52:	fb02 f303 	mul.w	r3, r2, r3
 8007f56:	ee07 3a90 	vmov	s15, r3
 8007f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f5e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f000 8111 	beq.w	800818c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007f6a:	69bb      	ldr	r3, [r7, #24]
 8007f6c:	2b02      	cmp	r3, #2
 8007f6e:	f000 8083 	beq.w	8008078 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	2b02      	cmp	r3, #2
 8007f76:	f200 80a1 	bhi.w	80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007f7a:	69bb      	ldr	r3, [r7, #24]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d003      	beq.n	8007f88 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007f80:	69bb      	ldr	r3, [r7, #24]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d056      	beq.n	8008034 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007f86:	e099      	b.n	80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f88:	4b88      	ldr	r3, [pc, #544]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f003 0320 	and.w	r3, r3, #32
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d02d      	beq.n	8007ff0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007f94:	4b85      	ldr	r3, [pc, #532]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	08db      	lsrs	r3, r3, #3
 8007f9a:	f003 0303 	and.w	r3, r3, #3
 8007f9e:	4a84      	ldr	r2, [pc, #528]	@ (80081b0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007fa0:	fa22 f303 	lsr.w	r3, r2, r3
 8007fa4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	ee07 3a90 	vmov	s15, r3
 8007fac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	ee07 3a90 	vmov	s15, r3
 8007fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fbe:	4b7b      	ldr	r3, [pc, #492]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fc6:	ee07 3a90 	vmov	s15, r3
 8007fca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fce:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fd2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80081b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007fd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007fe2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007fee:	e087      	b.n	8008100 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	ee07 3a90 	vmov	s15, r3
 8007ff6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ffa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80081b8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007ffe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008002:	4b6a      	ldr	r3, [pc, #424]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008006:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800800a:	ee07 3a90 	vmov	s15, r3
 800800e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008012:	ed97 6a03 	vldr	s12, [r7, #12]
 8008016:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80081b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800801a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800801e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008022:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008026:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800802a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800802e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008032:	e065      	b.n	8008100 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	ee07 3a90 	vmov	s15, r3
 800803a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800803e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80081bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008042:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008046:	4b59      	ldr	r3, [pc, #356]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800804a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800804e:	ee07 3a90 	vmov	s15, r3
 8008052:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008056:	ed97 6a03 	vldr	s12, [r7, #12]
 800805a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80081b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800805e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008062:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008066:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800806a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800806e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008072:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008076:	e043      	b.n	8008100 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	ee07 3a90 	vmov	s15, r3
 800807e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008082:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80081c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008086:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800808a:	4b48      	ldr	r3, [pc, #288]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800808c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800808e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008092:	ee07 3a90 	vmov	s15, r3
 8008096:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800809a:	ed97 6a03 	vldr	s12, [r7, #12]
 800809e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80081b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80080a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80080ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80080ba:	e021      	b.n	8008100 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	ee07 3a90 	vmov	s15, r3
 80080c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080c6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80081bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80080ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080ce:	4b37      	ldr	r3, [pc, #220]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80080d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080d6:	ee07 3a90 	vmov	s15, r3
 80080da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080de:	ed97 6a03 	vldr	s12, [r7, #12]
 80080e2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80081b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80080e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80080f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80080fe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008100:	4b2a      	ldr	r3, [pc, #168]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008104:	0a5b      	lsrs	r3, r3, #9
 8008106:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800810a:	ee07 3a90 	vmov	s15, r3
 800810e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008112:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008116:	ee37 7a87 	vadd.f32	s14, s15, s14
 800811a:	edd7 6a07 	vldr	s13, [r7, #28]
 800811e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008122:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008126:	ee17 2a90 	vmov	r2, s15
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800812e:	4b1f      	ldr	r3, [pc, #124]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008132:	0c1b      	lsrs	r3, r3, #16
 8008134:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008138:	ee07 3a90 	vmov	s15, r3
 800813c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008140:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008144:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008148:	edd7 6a07 	vldr	s13, [r7, #28]
 800814c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008150:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008154:	ee17 2a90 	vmov	r2, s15
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800815c:	4b13      	ldr	r3, [pc, #76]	@ (80081ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800815e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008160:	0e1b      	lsrs	r3, r3, #24
 8008162:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008166:	ee07 3a90 	vmov	s15, r3
 800816a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800816e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008172:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008176:	edd7 6a07 	vldr	s13, [r7, #28]
 800817a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800817e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008182:	ee17 2a90 	vmov	r2, s15
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800818a:	e008      	b.n	800819e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2200      	movs	r2, #0
 8008190:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2200      	movs	r2, #0
 8008196:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2200      	movs	r2, #0
 800819c:	609a      	str	r2, [r3, #8]
}
 800819e:	bf00      	nop
 80081a0:	3724      	adds	r7, #36	@ 0x24
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr
 80081aa:	bf00      	nop
 80081ac:	58024400 	.word	0x58024400
 80081b0:	03d09000 	.word	0x03d09000
 80081b4:	46000000 	.word	0x46000000
 80081b8:	4c742400 	.word	0x4c742400
 80081bc:	4a742400 	.word	0x4a742400
 80081c0:	4bbebc20 	.word	0x4bbebc20

080081c4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b089      	sub	sp, #36	@ 0x24
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80081cc:	4ba0      	ldr	r3, [pc, #640]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80081ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081d0:	f003 0303 	and.w	r3, r3, #3
 80081d4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80081d6:	4b9e      	ldr	r3, [pc, #632]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80081d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081da:	091b      	lsrs	r3, r3, #4
 80081dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80081e0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80081e2:	4b9b      	ldr	r3, [pc, #620]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80081e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e6:	f003 0301 	and.w	r3, r3, #1
 80081ea:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80081ec:	4b98      	ldr	r3, [pc, #608]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80081ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081f0:	08db      	lsrs	r3, r3, #3
 80081f2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80081f6:	693a      	ldr	r2, [r7, #16]
 80081f8:	fb02 f303 	mul.w	r3, r2, r3
 80081fc:	ee07 3a90 	vmov	s15, r3
 8008200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008204:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	2b00      	cmp	r3, #0
 800820c:	f000 8111 	beq.w	8008432 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008210:	69bb      	ldr	r3, [r7, #24]
 8008212:	2b02      	cmp	r3, #2
 8008214:	f000 8083 	beq.w	800831e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008218:	69bb      	ldr	r3, [r7, #24]
 800821a:	2b02      	cmp	r3, #2
 800821c:	f200 80a1 	bhi.w	8008362 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008220:	69bb      	ldr	r3, [r7, #24]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d003      	beq.n	800822e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008226:	69bb      	ldr	r3, [r7, #24]
 8008228:	2b01      	cmp	r3, #1
 800822a:	d056      	beq.n	80082da <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800822c:	e099      	b.n	8008362 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800822e:	4b88      	ldr	r3, [pc, #544]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f003 0320 	and.w	r3, r3, #32
 8008236:	2b00      	cmp	r3, #0
 8008238:	d02d      	beq.n	8008296 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800823a:	4b85      	ldr	r3, [pc, #532]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	08db      	lsrs	r3, r3, #3
 8008240:	f003 0303 	and.w	r3, r3, #3
 8008244:	4a83      	ldr	r2, [pc, #524]	@ (8008454 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008246:	fa22 f303 	lsr.w	r3, r2, r3
 800824a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	ee07 3a90 	vmov	s15, r3
 8008252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	ee07 3a90 	vmov	s15, r3
 800825c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008260:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008264:	4b7a      	ldr	r3, [pc, #488]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800826c:	ee07 3a90 	vmov	s15, r3
 8008270:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008274:	ed97 6a03 	vldr	s12, [r7, #12]
 8008278:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8008458 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800827c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008280:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008284:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008288:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800828c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008290:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008294:	e087      	b.n	80083a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	ee07 3a90 	vmov	s15, r3
 800829c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082a0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800845c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80082a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082a8:	4b69      	ldr	r3, [pc, #420]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80082aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082b0:	ee07 3a90 	vmov	s15, r3
 80082b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082b8:	ed97 6a03 	vldr	s12, [r7, #12]
 80082bc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8008458 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80082c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80082d8:	e065      	b.n	80083a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	ee07 3a90 	vmov	s15, r3
 80082e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082e4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8008460 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80082e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082ec:	4b58      	ldr	r3, [pc, #352]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80082ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082f4:	ee07 3a90 	vmov	s15, r3
 80082f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082fc:	ed97 6a03 	vldr	s12, [r7, #12]
 8008300:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8008458 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008304:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008308:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800830c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008310:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008314:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008318:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800831c:	e043      	b.n	80083a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	ee07 3a90 	vmov	s15, r3
 8008324:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008328:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8008464 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800832c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008330:	4b47      	ldr	r3, [pc, #284]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008334:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008338:	ee07 3a90 	vmov	s15, r3
 800833c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008340:	ed97 6a03 	vldr	s12, [r7, #12]
 8008344:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8008458 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008348:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800834c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008350:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008354:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008358:	ee67 7a27 	vmul.f32	s15, s14, s15
 800835c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008360:	e021      	b.n	80083a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	ee07 3a90 	vmov	s15, r3
 8008368:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800836c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800845c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008370:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008374:	4b36      	ldr	r3, [pc, #216]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008376:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008378:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800837c:	ee07 3a90 	vmov	s15, r3
 8008380:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008384:	ed97 6a03 	vldr	s12, [r7, #12]
 8008388:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008458 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800838c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008390:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008394:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008398:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800839c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083a0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80083a4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80083a6:	4b2a      	ldr	r3, [pc, #168]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80083a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083aa:	0a5b      	lsrs	r3, r3, #9
 80083ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083b0:	ee07 3a90 	vmov	s15, r3
 80083b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80083c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80083c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80083c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80083cc:	ee17 2a90 	vmov	r2, s15
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80083d4:	4b1e      	ldr	r3, [pc, #120]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80083d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083d8:	0c1b      	lsrs	r3, r3, #16
 80083da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083de:	ee07 3a90 	vmov	s15, r3
 80083e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80083ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80083f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80083f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80083fa:	ee17 2a90 	vmov	r2, s15
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8008402:	4b13      	ldr	r3, [pc, #76]	@ (8008450 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008406:	0e1b      	lsrs	r3, r3, #24
 8008408:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800840c:	ee07 3a90 	vmov	s15, r3
 8008410:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008414:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008418:	ee37 7a87 	vadd.f32	s14, s15, s14
 800841c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008420:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008424:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008428:	ee17 2a90 	vmov	r2, s15
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008430:	e008      	b.n	8008444 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2200      	movs	r2, #0
 8008436:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2200      	movs	r2, #0
 800843c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2200      	movs	r2, #0
 8008442:	609a      	str	r2, [r3, #8]
}
 8008444:	bf00      	nop
 8008446:	3724      	adds	r7, #36	@ 0x24
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr
 8008450:	58024400 	.word	0x58024400
 8008454:	03d09000 	.word	0x03d09000
 8008458:	46000000 	.word	0x46000000
 800845c:	4c742400 	.word	0x4c742400
 8008460:	4a742400 	.word	0x4a742400
 8008464:	4bbebc20 	.word	0x4bbebc20

08008468 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b084      	sub	sp, #16
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
 8008470:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008472:	2300      	movs	r3, #0
 8008474:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008476:	4b53      	ldr	r3, [pc, #332]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 8008478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800847a:	f003 0303 	and.w	r3, r3, #3
 800847e:	2b03      	cmp	r3, #3
 8008480:	d101      	bne.n	8008486 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e099      	b.n	80085ba <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008486:	4b4f      	ldr	r3, [pc, #316]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a4e      	ldr	r2, [pc, #312]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 800848c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008490:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008492:	f7f8 fd39 	bl	8000f08 <HAL_GetTick>
 8008496:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008498:	e008      	b.n	80084ac <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800849a:	f7f8 fd35 	bl	8000f08 <HAL_GetTick>
 800849e:	4602      	mov	r2, r0
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	1ad3      	subs	r3, r2, r3
 80084a4:	2b02      	cmp	r3, #2
 80084a6:	d901      	bls.n	80084ac <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80084a8:	2303      	movs	r3, #3
 80084aa:	e086      	b.n	80085ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80084ac:	4b45      	ldr	r3, [pc, #276]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d1f0      	bne.n	800849a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80084b8:	4b42      	ldr	r3, [pc, #264]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 80084ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084bc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	031b      	lsls	r3, r3, #12
 80084c6:	493f      	ldr	r1, [pc, #252]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 80084c8:	4313      	orrs	r3, r2
 80084ca:	628b      	str	r3, [r1, #40]	@ 0x28
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	685b      	ldr	r3, [r3, #4]
 80084d0:	3b01      	subs	r3, #1
 80084d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	689b      	ldr	r3, [r3, #8]
 80084da:	3b01      	subs	r3, #1
 80084dc:	025b      	lsls	r3, r3, #9
 80084de:	b29b      	uxth	r3, r3
 80084e0:	431a      	orrs	r2, r3
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	68db      	ldr	r3, [r3, #12]
 80084e6:	3b01      	subs	r3, #1
 80084e8:	041b      	lsls	r3, r3, #16
 80084ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80084ee:	431a      	orrs	r2, r3
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	691b      	ldr	r3, [r3, #16]
 80084f4:	3b01      	subs	r3, #1
 80084f6:	061b      	lsls	r3, r3, #24
 80084f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80084fc:	4931      	ldr	r1, [pc, #196]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 80084fe:	4313      	orrs	r3, r2
 8008500:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008502:	4b30      	ldr	r3, [pc, #192]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 8008504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008506:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	695b      	ldr	r3, [r3, #20]
 800850e:	492d      	ldr	r1, [pc, #180]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 8008510:	4313      	orrs	r3, r2
 8008512:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008514:	4b2b      	ldr	r3, [pc, #172]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 8008516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008518:	f023 0220 	bic.w	r2, r3, #32
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	699b      	ldr	r3, [r3, #24]
 8008520:	4928      	ldr	r1, [pc, #160]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 8008522:	4313      	orrs	r3, r2
 8008524:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008526:	4b27      	ldr	r3, [pc, #156]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 8008528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800852a:	4a26      	ldr	r2, [pc, #152]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 800852c:	f023 0310 	bic.w	r3, r3, #16
 8008530:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008532:	4b24      	ldr	r3, [pc, #144]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 8008534:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008536:	4b24      	ldr	r3, [pc, #144]	@ (80085c8 <RCCEx_PLL2_Config+0x160>)
 8008538:	4013      	ands	r3, r2
 800853a:	687a      	ldr	r2, [r7, #4]
 800853c:	69d2      	ldr	r2, [r2, #28]
 800853e:	00d2      	lsls	r2, r2, #3
 8008540:	4920      	ldr	r1, [pc, #128]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 8008542:	4313      	orrs	r3, r2
 8008544:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008546:	4b1f      	ldr	r3, [pc, #124]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 8008548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800854a:	4a1e      	ldr	r2, [pc, #120]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 800854c:	f043 0310 	orr.w	r3, r3, #16
 8008550:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d106      	bne.n	8008566 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008558:	4b1a      	ldr	r3, [pc, #104]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 800855a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800855c:	4a19      	ldr	r2, [pc, #100]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 800855e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008562:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008564:	e00f      	b.n	8008586 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	2b01      	cmp	r3, #1
 800856a:	d106      	bne.n	800857a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800856c:	4b15      	ldr	r3, [pc, #84]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 800856e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008570:	4a14      	ldr	r2, [pc, #80]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 8008572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008576:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008578:	e005      	b.n	8008586 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800857a:	4b12      	ldr	r3, [pc, #72]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 800857c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800857e:	4a11      	ldr	r2, [pc, #68]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 8008580:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008584:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008586:	4b0f      	ldr	r3, [pc, #60]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a0e      	ldr	r2, [pc, #56]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 800858c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008590:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008592:	f7f8 fcb9 	bl	8000f08 <HAL_GetTick>
 8008596:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008598:	e008      	b.n	80085ac <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800859a:	f7f8 fcb5 	bl	8000f08 <HAL_GetTick>
 800859e:	4602      	mov	r2, r0
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	1ad3      	subs	r3, r2, r3
 80085a4:	2b02      	cmp	r3, #2
 80085a6:	d901      	bls.n	80085ac <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80085a8:	2303      	movs	r3, #3
 80085aa:	e006      	b.n	80085ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80085ac:	4b05      	ldr	r3, [pc, #20]	@ (80085c4 <RCCEx_PLL2_Config+0x15c>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d0f0      	beq.n	800859a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80085b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3710      	adds	r7, #16
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}
 80085c2:	bf00      	nop
 80085c4:	58024400 	.word	0x58024400
 80085c8:	ffff0007 	.word	0xffff0007

080085cc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b084      	sub	sp, #16
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80085d6:	2300      	movs	r3, #0
 80085d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80085da:	4b53      	ldr	r3, [pc, #332]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80085dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085de:	f003 0303 	and.w	r3, r3, #3
 80085e2:	2b03      	cmp	r3, #3
 80085e4:	d101      	bne.n	80085ea <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80085e6:	2301      	movs	r3, #1
 80085e8:	e099      	b.n	800871e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80085ea:	4b4f      	ldr	r3, [pc, #316]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a4e      	ldr	r2, [pc, #312]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80085f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80085f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085f6:	f7f8 fc87 	bl	8000f08 <HAL_GetTick>
 80085fa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80085fc:	e008      	b.n	8008610 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80085fe:	f7f8 fc83 	bl	8000f08 <HAL_GetTick>
 8008602:	4602      	mov	r2, r0
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	1ad3      	subs	r3, r2, r3
 8008608:	2b02      	cmp	r3, #2
 800860a:	d901      	bls.n	8008610 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800860c:	2303      	movs	r3, #3
 800860e:	e086      	b.n	800871e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008610:	4b45      	ldr	r3, [pc, #276]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008618:	2b00      	cmp	r3, #0
 800861a:	d1f0      	bne.n	80085fe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800861c:	4b42      	ldr	r3, [pc, #264]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 800861e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008620:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	051b      	lsls	r3, r3, #20
 800862a:	493f      	ldr	r1, [pc, #252]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 800862c:	4313      	orrs	r3, r2
 800862e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	3b01      	subs	r3, #1
 8008636:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	689b      	ldr	r3, [r3, #8]
 800863e:	3b01      	subs	r3, #1
 8008640:	025b      	lsls	r3, r3, #9
 8008642:	b29b      	uxth	r3, r3
 8008644:	431a      	orrs	r2, r3
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	68db      	ldr	r3, [r3, #12]
 800864a:	3b01      	subs	r3, #1
 800864c:	041b      	lsls	r3, r3, #16
 800864e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008652:	431a      	orrs	r2, r3
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	691b      	ldr	r3, [r3, #16]
 8008658:	3b01      	subs	r3, #1
 800865a:	061b      	lsls	r3, r3, #24
 800865c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008660:	4931      	ldr	r1, [pc, #196]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 8008662:	4313      	orrs	r3, r2
 8008664:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008666:	4b30      	ldr	r3, [pc, #192]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 8008668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800866a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	695b      	ldr	r3, [r3, #20]
 8008672:	492d      	ldr	r1, [pc, #180]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 8008674:	4313      	orrs	r3, r2
 8008676:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008678:	4b2b      	ldr	r3, [pc, #172]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 800867a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800867c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	699b      	ldr	r3, [r3, #24]
 8008684:	4928      	ldr	r1, [pc, #160]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 8008686:	4313      	orrs	r3, r2
 8008688:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800868a:	4b27      	ldr	r3, [pc, #156]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 800868c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800868e:	4a26      	ldr	r2, [pc, #152]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 8008690:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008694:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008696:	4b24      	ldr	r3, [pc, #144]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 8008698:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800869a:	4b24      	ldr	r3, [pc, #144]	@ (800872c <RCCEx_PLL3_Config+0x160>)
 800869c:	4013      	ands	r3, r2
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	69d2      	ldr	r2, [r2, #28]
 80086a2:	00d2      	lsls	r2, r2, #3
 80086a4:	4920      	ldr	r1, [pc, #128]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80086a6:	4313      	orrs	r3, r2
 80086a8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80086aa:	4b1f      	ldr	r3, [pc, #124]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80086ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086ae:	4a1e      	ldr	r2, [pc, #120]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80086b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80086b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d106      	bne.n	80086ca <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80086bc:	4b1a      	ldr	r3, [pc, #104]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80086be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086c0:	4a19      	ldr	r2, [pc, #100]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80086c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80086c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80086c8:	e00f      	b.n	80086ea <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d106      	bne.n	80086de <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80086d0:	4b15      	ldr	r3, [pc, #84]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80086d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086d4:	4a14      	ldr	r2, [pc, #80]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80086d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80086da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80086dc:	e005      	b.n	80086ea <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80086de:	4b12      	ldr	r3, [pc, #72]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80086e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086e2:	4a11      	ldr	r2, [pc, #68]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80086e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80086e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80086ea:	4b0f      	ldr	r3, [pc, #60]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a0e      	ldr	r2, [pc, #56]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 80086f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086f6:	f7f8 fc07 	bl	8000f08 <HAL_GetTick>
 80086fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80086fc:	e008      	b.n	8008710 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80086fe:	f7f8 fc03 	bl	8000f08 <HAL_GetTick>
 8008702:	4602      	mov	r2, r0
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	1ad3      	subs	r3, r2, r3
 8008708:	2b02      	cmp	r3, #2
 800870a:	d901      	bls.n	8008710 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800870c:	2303      	movs	r3, #3
 800870e:	e006      	b.n	800871e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008710:	4b05      	ldr	r3, [pc, #20]	@ (8008728 <RCCEx_PLL3_Config+0x15c>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008718:	2b00      	cmp	r3, #0
 800871a:	d0f0      	beq.n	80086fe <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800871c:	7bfb      	ldrb	r3, [r7, #15]
}
 800871e:	4618      	mov	r0, r3
 8008720:	3710      	adds	r7, #16
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}
 8008726:	bf00      	nop
 8008728:	58024400 	.word	0x58024400
 800872c:	ffff0007 	.word	0xffff0007

08008730 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b082      	sub	sp, #8
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d101      	bne.n	8008742 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	e049      	b.n	80087d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008748:	b2db      	uxtb	r3, r3
 800874a:	2b00      	cmp	r3, #0
 800874c:	d106      	bne.n	800875c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f7f8 f9c0 	bl	8000adc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2202      	movs	r2, #2
 8008760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681a      	ldr	r2, [r3, #0]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	3304      	adds	r3, #4
 800876c:	4619      	mov	r1, r3
 800876e:	4610      	mov	r0, r2
 8008770:	f000 fae0 	bl	8008d34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2201      	movs	r2, #1
 8008778:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2201      	movs	r2, #1
 8008780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2201      	movs	r2, #1
 8008788:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2201      	movs	r2, #1
 8008790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2201      	movs	r2, #1
 8008798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2201      	movs	r2, #1
 80087a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2201      	movs	r2, #1
 80087a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2201      	movs	r2, #1
 80087b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2201      	movs	r2, #1
 80087b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2201      	movs	r2, #1
 80087c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2201      	movs	r2, #1
 80087c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80087d4:	2300      	movs	r3, #0
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3708      	adds	r7, #8
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
	...

080087e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80087e0:	b480      	push	{r7}
 80087e2:	b085      	sub	sp, #20
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087ee:	b2db      	uxtb	r3, r3
 80087f0:	2b01      	cmp	r3, #1
 80087f2:	d001      	beq.n	80087f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	e054      	b.n	80088a2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2202      	movs	r2, #2
 80087fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	68da      	ldr	r2, [r3, #12]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f042 0201 	orr.w	r2, r2, #1
 800880e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a26      	ldr	r2, [pc, #152]	@ (80088b0 <HAL_TIM_Base_Start_IT+0xd0>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d022      	beq.n	8008860 <HAL_TIM_Base_Start_IT+0x80>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008822:	d01d      	beq.n	8008860 <HAL_TIM_Base_Start_IT+0x80>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a22      	ldr	r2, [pc, #136]	@ (80088b4 <HAL_TIM_Base_Start_IT+0xd4>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d018      	beq.n	8008860 <HAL_TIM_Base_Start_IT+0x80>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a21      	ldr	r2, [pc, #132]	@ (80088b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d013      	beq.n	8008860 <HAL_TIM_Base_Start_IT+0x80>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a1f      	ldr	r2, [pc, #124]	@ (80088bc <HAL_TIM_Base_Start_IT+0xdc>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d00e      	beq.n	8008860 <HAL_TIM_Base_Start_IT+0x80>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a1e      	ldr	r2, [pc, #120]	@ (80088c0 <HAL_TIM_Base_Start_IT+0xe0>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d009      	beq.n	8008860 <HAL_TIM_Base_Start_IT+0x80>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a1c      	ldr	r2, [pc, #112]	@ (80088c4 <HAL_TIM_Base_Start_IT+0xe4>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d004      	beq.n	8008860 <HAL_TIM_Base_Start_IT+0x80>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a1b      	ldr	r2, [pc, #108]	@ (80088c8 <HAL_TIM_Base_Start_IT+0xe8>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d115      	bne.n	800888c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	689a      	ldr	r2, [r3, #8]
 8008866:	4b19      	ldr	r3, [pc, #100]	@ (80088cc <HAL_TIM_Base_Start_IT+0xec>)
 8008868:	4013      	ands	r3, r2
 800886a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2b06      	cmp	r3, #6
 8008870:	d015      	beq.n	800889e <HAL_TIM_Base_Start_IT+0xbe>
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008878:	d011      	beq.n	800889e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	681a      	ldr	r2, [r3, #0]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f042 0201 	orr.w	r2, r2, #1
 8008888:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800888a:	e008      	b.n	800889e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f042 0201 	orr.w	r2, r2, #1
 800889a:	601a      	str	r2, [r3, #0]
 800889c:	e000      	b.n	80088a0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800889e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80088a0:	2300      	movs	r3, #0
}
 80088a2:	4618      	mov	r0, r3
 80088a4:	3714      	adds	r7, #20
 80088a6:	46bd      	mov	sp, r7
 80088a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ac:	4770      	bx	lr
 80088ae:	bf00      	nop
 80088b0:	40010000 	.word	0x40010000
 80088b4:	40000400 	.word	0x40000400
 80088b8:	40000800 	.word	0x40000800
 80088bc:	40000c00 	.word	0x40000c00
 80088c0:	40010400 	.word	0x40010400
 80088c4:	40001800 	.word	0x40001800
 80088c8:	40014000 	.word	0x40014000
 80088cc:	00010007 	.word	0x00010007

080088d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b084      	sub	sp, #16
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	68db      	ldr	r3, [r3, #12]
 80088de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	691b      	ldr	r3, [r3, #16]
 80088e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	f003 0302 	and.w	r3, r3, #2
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d020      	beq.n	8008934 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	f003 0302 	and.w	r3, r3, #2
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d01b      	beq.n	8008934 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f06f 0202 	mvn.w	r2, #2
 8008904:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2201      	movs	r2, #1
 800890a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	699b      	ldr	r3, [r3, #24]
 8008912:	f003 0303 	and.w	r3, r3, #3
 8008916:	2b00      	cmp	r3, #0
 8008918:	d003      	beq.n	8008922 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 f9ec 	bl	8008cf8 <HAL_TIM_IC_CaptureCallback>
 8008920:	e005      	b.n	800892e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 f9de 	bl	8008ce4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f000 f9ef 	bl	8008d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	f003 0304 	and.w	r3, r3, #4
 800893a:	2b00      	cmp	r3, #0
 800893c:	d020      	beq.n	8008980 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	f003 0304 	and.w	r3, r3, #4
 8008944:	2b00      	cmp	r3, #0
 8008946:	d01b      	beq.n	8008980 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f06f 0204 	mvn.w	r2, #4
 8008950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2202      	movs	r2, #2
 8008956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	699b      	ldr	r3, [r3, #24]
 800895e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008962:	2b00      	cmp	r3, #0
 8008964:	d003      	beq.n	800896e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f000 f9c6 	bl	8008cf8 <HAL_TIM_IC_CaptureCallback>
 800896c:	e005      	b.n	800897a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 f9b8 	bl	8008ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 f9c9 	bl	8008d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	f003 0308 	and.w	r3, r3, #8
 8008986:	2b00      	cmp	r3, #0
 8008988:	d020      	beq.n	80089cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	f003 0308 	and.w	r3, r3, #8
 8008990:	2b00      	cmp	r3, #0
 8008992:	d01b      	beq.n	80089cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f06f 0208 	mvn.w	r2, #8
 800899c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2204      	movs	r2, #4
 80089a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	69db      	ldr	r3, [r3, #28]
 80089aa:	f003 0303 	and.w	r3, r3, #3
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d003      	beq.n	80089ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f000 f9a0 	bl	8008cf8 <HAL_TIM_IC_CaptureCallback>
 80089b8:	e005      	b.n	80089c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 f992 	bl	8008ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f000 f9a3 	bl	8008d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2200      	movs	r2, #0
 80089ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	f003 0310 	and.w	r3, r3, #16
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d020      	beq.n	8008a18 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f003 0310 	and.w	r3, r3, #16
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d01b      	beq.n	8008a18 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f06f 0210 	mvn.w	r2, #16
 80089e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2208      	movs	r2, #8
 80089ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	69db      	ldr	r3, [r3, #28]
 80089f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d003      	beq.n	8008a06 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f000 f97a 	bl	8008cf8 <HAL_TIM_IC_CaptureCallback>
 8008a04:	e005      	b.n	8008a12 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f000 f96c 	bl	8008ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f000 f97d 	bl	8008d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2200      	movs	r2, #0
 8008a16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	f003 0301 	and.w	r3, r3, #1
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d00c      	beq.n	8008a3c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	f003 0301 	and.w	r3, r3, #1
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d007      	beq.n	8008a3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f06f 0201 	mvn.w	r2, #1
 8008a34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f000 f94a 	bl	8008cd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d104      	bne.n	8008a50 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00c      	beq.n	8008a6a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d007      	beq.n	8008a6a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008a62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f000 fb3b 	bl	80090e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d00c      	beq.n	8008a8e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d007      	beq.n	8008a8e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008a86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 fb33 	bl	80090f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d00c      	beq.n	8008ab2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d007      	beq.n	8008ab2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008aaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f000 f937 	bl	8008d20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	f003 0320 	and.w	r3, r3, #32
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d00c      	beq.n	8008ad6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	f003 0320 	and.w	r3, r3, #32
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d007      	beq.n	8008ad6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f06f 0220 	mvn.w	r2, #32
 8008ace:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f000 fafb 	bl	80090cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ad6:	bf00      	nop
 8008ad8:	3710      	adds	r7, #16
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}
	...

08008ae0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b084      	sub	sp, #16
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008aea:	2300      	movs	r3, #0
 8008aec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d101      	bne.n	8008afc <HAL_TIM_ConfigClockSource+0x1c>
 8008af8:	2302      	movs	r3, #2
 8008afa:	e0dc      	b.n	8008cb6 <HAL_TIM_ConfigClockSource+0x1d6>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2202      	movs	r2, #2
 8008b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	689b      	ldr	r3, [r3, #8]
 8008b12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008b14:	68ba      	ldr	r2, [r7, #8]
 8008b16:	4b6a      	ldr	r3, [pc, #424]	@ (8008cc0 <HAL_TIM_ConfigClockSource+0x1e0>)
 8008b18:	4013      	ands	r3, r2
 8008b1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008b22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68ba      	ldr	r2, [r7, #8]
 8008b2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a64      	ldr	r2, [pc, #400]	@ (8008cc4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	f000 80a9 	beq.w	8008c8a <HAL_TIM_ConfigClockSource+0x1aa>
 8008b38:	4a62      	ldr	r2, [pc, #392]	@ (8008cc4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	f200 80ae 	bhi.w	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
 8008b40:	4a61      	ldr	r2, [pc, #388]	@ (8008cc8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	f000 80a1 	beq.w	8008c8a <HAL_TIM_ConfigClockSource+0x1aa>
 8008b48:	4a5f      	ldr	r2, [pc, #380]	@ (8008cc8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	f200 80a6 	bhi.w	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
 8008b50:	4a5e      	ldr	r2, [pc, #376]	@ (8008ccc <HAL_TIM_ConfigClockSource+0x1ec>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	f000 8099 	beq.w	8008c8a <HAL_TIM_ConfigClockSource+0x1aa>
 8008b58:	4a5c      	ldr	r2, [pc, #368]	@ (8008ccc <HAL_TIM_ConfigClockSource+0x1ec>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	f200 809e 	bhi.w	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
 8008b60:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008b64:	f000 8091 	beq.w	8008c8a <HAL_TIM_ConfigClockSource+0x1aa>
 8008b68:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008b6c:	f200 8096 	bhi.w	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
 8008b70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b74:	f000 8089 	beq.w	8008c8a <HAL_TIM_ConfigClockSource+0x1aa>
 8008b78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b7c:	f200 808e 	bhi.w	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
 8008b80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b84:	d03e      	beq.n	8008c04 <HAL_TIM_ConfigClockSource+0x124>
 8008b86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b8a:	f200 8087 	bhi.w	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
 8008b8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b92:	f000 8086 	beq.w	8008ca2 <HAL_TIM_ConfigClockSource+0x1c2>
 8008b96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b9a:	d87f      	bhi.n	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
 8008b9c:	2b70      	cmp	r3, #112	@ 0x70
 8008b9e:	d01a      	beq.n	8008bd6 <HAL_TIM_ConfigClockSource+0xf6>
 8008ba0:	2b70      	cmp	r3, #112	@ 0x70
 8008ba2:	d87b      	bhi.n	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
 8008ba4:	2b60      	cmp	r3, #96	@ 0x60
 8008ba6:	d050      	beq.n	8008c4a <HAL_TIM_ConfigClockSource+0x16a>
 8008ba8:	2b60      	cmp	r3, #96	@ 0x60
 8008baa:	d877      	bhi.n	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
 8008bac:	2b50      	cmp	r3, #80	@ 0x50
 8008bae:	d03c      	beq.n	8008c2a <HAL_TIM_ConfigClockSource+0x14a>
 8008bb0:	2b50      	cmp	r3, #80	@ 0x50
 8008bb2:	d873      	bhi.n	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
 8008bb4:	2b40      	cmp	r3, #64	@ 0x40
 8008bb6:	d058      	beq.n	8008c6a <HAL_TIM_ConfigClockSource+0x18a>
 8008bb8:	2b40      	cmp	r3, #64	@ 0x40
 8008bba:	d86f      	bhi.n	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
 8008bbc:	2b30      	cmp	r3, #48	@ 0x30
 8008bbe:	d064      	beq.n	8008c8a <HAL_TIM_ConfigClockSource+0x1aa>
 8008bc0:	2b30      	cmp	r3, #48	@ 0x30
 8008bc2:	d86b      	bhi.n	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
 8008bc4:	2b20      	cmp	r3, #32
 8008bc6:	d060      	beq.n	8008c8a <HAL_TIM_ConfigClockSource+0x1aa>
 8008bc8:	2b20      	cmp	r3, #32
 8008bca:	d867      	bhi.n	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d05c      	beq.n	8008c8a <HAL_TIM_ConfigClockSource+0x1aa>
 8008bd0:	2b10      	cmp	r3, #16
 8008bd2:	d05a      	beq.n	8008c8a <HAL_TIM_ConfigClockSource+0x1aa>
 8008bd4:	e062      	b.n	8008c9c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008be6:	f000 f9c3 	bl	8008f70 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	689b      	ldr	r3, [r3, #8]
 8008bf0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008bf8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	68ba      	ldr	r2, [r7, #8]
 8008c00:	609a      	str	r2, [r3, #8]
      break;
 8008c02:	e04f      	b.n	8008ca4 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008c14:	f000 f9ac 	bl	8008f70 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	689a      	ldr	r2, [r3, #8]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008c26:	609a      	str	r2, [r3, #8]
      break;
 8008c28:	e03c      	b.n	8008ca4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c36:	461a      	mov	r2, r3
 8008c38:	f000 f91c 	bl	8008e74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	2150      	movs	r1, #80	@ 0x50
 8008c42:	4618      	mov	r0, r3
 8008c44:	f000 f976 	bl	8008f34 <TIM_ITRx_SetConfig>
      break;
 8008c48:	e02c      	b.n	8008ca4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c56:	461a      	mov	r2, r3
 8008c58:	f000 f93b 	bl	8008ed2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	2160      	movs	r1, #96	@ 0x60
 8008c62:	4618      	mov	r0, r3
 8008c64:	f000 f966 	bl	8008f34 <TIM_ITRx_SetConfig>
      break;
 8008c68:	e01c      	b.n	8008ca4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c76:	461a      	mov	r2, r3
 8008c78:	f000 f8fc 	bl	8008e74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	2140      	movs	r1, #64	@ 0x40
 8008c82:	4618      	mov	r0, r3
 8008c84:	f000 f956 	bl	8008f34 <TIM_ITRx_SetConfig>
      break;
 8008c88:	e00c      	b.n	8008ca4 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4619      	mov	r1, r3
 8008c94:	4610      	mov	r0, r2
 8008c96:	f000 f94d 	bl	8008f34 <TIM_ITRx_SetConfig>
      break;
 8008c9a:	e003      	b.n	8008ca4 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8008ca0:	e000      	b.n	8008ca4 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8008ca2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3710      	adds	r7, #16
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}
 8008cbe:	bf00      	nop
 8008cc0:	ffceff88 	.word	0xffceff88
 8008cc4:	00100040 	.word	0x00100040
 8008cc8:	00100030 	.word	0x00100030
 8008ccc:	00100020 	.word	0x00100020

08008cd0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b083      	sub	sp, #12
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008cd8:	bf00      	nop
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr

08008ce4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b083      	sub	sp, #12
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008cec:	bf00      	nop
 8008cee:	370c      	adds	r7, #12
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf6:	4770      	bx	lr

08008cf8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b083      	sub	sp, #12
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008d00:	bf00      	nop
 8008d02:	370c      	adds	r7, #12
 8008d04:	46bd      	mov	sp, r7
 8008d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0a:	4770      	bx	lr

08008d0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b083      	sub	sp, #12
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008d14:	bf00      	nop
 8008d16:	370c      	adds	r7, #12
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr

08008d20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d28:	bf00      	nop
 8008d2a:	370c      	adds	r7, #12
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr

08008d34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b085      	sub	sp, #20
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	4a43      	ldr	r2, [pc, #268]	@ (8008e54 <TIM_Base_SetConfig+0x120>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d013      	beq.n	8008d74 <TIM_Base_SetConfig+0x40>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d52:	d00f      	beq.n	8008d74 <TIM_Base_SetConfig+0x40>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	4a40      	ldr	r2, [pc, #256]	@ (8008e58 <TIM_Base_SetConfig+0x124>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d00b      	beq.n	8008d74 <TIM_Base_SetConfig+0x40>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	4a3f      	ldr	r2, [pc, #252]	@ (8008e5c <TIM_Base_SetConfig+0x128>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d007      	beq.n	8008d74 <TIM_Base_SetConfig+0x40>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	4a3e      	ldr	r2, [pc, #248]	@ (8008e60 <TIM_Base_SetConfig+0x12c>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d003      	beq.n	8008d74 <TIM_Base_SetConfig+0x40>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	4a3d      	ldr	r2, [pc, #244]	@ (8008e64 <TIM_Base_SetConfig+0x130>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d108      	bne.n	8008d86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	68fa      	ldr	r2, [r7, #12]
 8008d82:	4313      	orrs	r3, r2
 8008d84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	4a32      	ldr	r2, [pc, #200]	@ (8008e54 <TIM_Base_SetConfig+0x120>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d01f      	beq.n	8008dce <TIM_Base_SetConfig+0x9a>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d94:	d01b      	beq.n	8008dce <TIM_Base_SetConfig+0x9a>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	4a2f      	ldr	r2, [pc, #188]	@ (8008e58 <TIM_Base_SetConfig+0x124>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d017      	beq.n	8008dce <TIM_Base_SetConfig+0x9a>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	4a2e      	ldr	r2, [pc, #184]	@ (8008e5c <TIM_Base_SetConfig+0x128>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d013      	beq.n	8008dce <TIM_Base_SetConfig+0x9a>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	4a2d      	ldr	r2, [pc, #180]	@ (8008e60 <TIM_Base_SetConfig+0x12c>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d00f      	beq.n	8008dce <TIM_Base_SetConfig+0x9a>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	4a2c      	ldr	r2, [pc, #176]	@ (8008e64 <TIM_Base_SetConfig+0x130>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d00b      	beq.n	8008dce <TIM_Base_SetConfig+0x9a>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	4a2b      	ldr	r2, [pc, #172]	@ (8008e68 <TIM_Base_SetConfig+0x134>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d007      	beq.n	8008dce <TIM_Base_SetConfig+0x9a>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	4a2a      	ldr	r2, [pc, #168]	@ (8008e6c <TIM_Base_SetConfig+0x138>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d003      	beq.n	8008dce <TIM_Base_SetConfig+0x9a>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4a29      	ldr	r2, [pc, #164]	@ (8008e70 <TIM_Base_SetConfig+0x13c>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d108      	bne.n	8008de0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008dd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	68db      	ldr	r3, [r3, #12]
 8008dda:	68fa      	ldr	r2, [r7, #12]
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	695b      	ldr	r3, [r3, #20]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	689a      	ldr	r2, [r3, #8]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	4a14      	ldr	r2, [pc, #80]	@ (8008e54 <TIM_Base_SetConfig+0x120>)
 8008e02:	4293      	cmp	r3, r2
 8008e04:	d00f      	beq.n	8008e26 <TIM_Base_SetConfig+0xf2>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	4a16      	ldr	r2, [pc, #88]	@ (8008e64 <TIM_Base_SetConfig+0x130>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d00b      	beq.n	8008e26 <TIM_Base_SetConfig+0xf2>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	4a15      	ldr	r2, [pc, #84]	@ (8008e68 <TIM_Base_SetConfig+0x134>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d007      	beq.n	8008e26 <TIM_Base_SetConfig+0xf2>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	4a14      	ldr	r2, [pc, #80]	@ (8008e6c <TIM_Base_SetConfig+0x138>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d003      	beq.n	8008e26 <TIM_Base_SetConfig+0xf2>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	4a13      	ldr	r2, [pc, #76]	@ (8008e70 <TIM_Base_SetConfig+0x13c>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d103      	bne.n	8008e2e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	691a      	ldr	r2, [r3, #16]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f043 0204 	orr.w	r2, r3, #4
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2201      	movs	r2, #1
 8008e3e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	68fa      	ldr	r2, [r7, #12]
 8008e44:	601a      	str	r2, [r3, #0]
}
 8008e46:	bf00      	nop
 8008e48:	3714      	adds	r7, #20
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr
 8008e52:	bf00      	nop
 8008e54:	40010000 	.word	0x40010000
 8008e58:	40000400 	.word	0x40000400
 8008e5c:	40000800 	.word	0x40000800
 8008e60:	40000c00 	.word	0x40000c00
 8008e64:	40010400 	.word	0x40010400
 8008e68:	40014000 	.word	0x40014000
 8008e6c:	40014400 	.word	0x40014400
 8008e70:	40014800 	.word	0x40014800

08008e74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b087      	sub	sp, #28
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	60f8      	str	r0, [r7, #12]
 8008e7c:	60b9      	str	r1, [r7, #8]
 8008e7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	6a1b      	ldr	r3, [r3, #32]
 8008e84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	6a1b      	ldr	r3, [r3, #32]
 8008e8a:	f023 0201 	bic.w	r2, r3, #1
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	699b      	ldr	r3, [r3, #24]
 8008e96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008e9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	011b      	lsls	r3, r3, #4
 8008ea4:	693a      	ldr	r2, [r7, #16]
 8008ea6:	4313      	orrs	r3, r2
 8008ea8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	f023 030a 	bic.w	r3, r3, #10
 8008eb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008eb2:	697a      	ldr	r2, [r7, #20]
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	693a      	ldr	r2, [r7, #16]
 8008ebe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	697a      	ldr	r2, [r7, #20]
 8008ec4:	621a      	str	r2, [r3, #32]
}
 8008ec6:	bf00      	nop
 8008ec8:	371c      	adds	r7, #28
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr

08008ed2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ed2:	b480      	push	{r7}
 8008ed4:	b087      	sub	sp, #28
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	60f8      	str	r0, [r7, #12]
 8008eda:	60b9      	str	r1, [r7, #8]
 8008edc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	6a1b      	ldr	r3, [r3, #32]
 8008ee2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	6a1b      	ldr	r3, [r3, #32]
 8008ee8:	f023 0210 	bic.w	r2, r3, #16
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	699b      	ldr	r3, [r3, #24]
 8008ef4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008efc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	031b      	lsls	r3, r3, #12
 8008f02:	693a      	ldr	r2, [r7, #16]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008f0e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	011b      	lsls	r3, r3, #4
 8008f14:	697a      	ldr	r2, [r7, #20]
 8008f16:	4313      	orrs	r3, r2
 8008f18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	693a      	ldr	r2, [r7, #16]
 8008f1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	697a      	ldr	r2, [r7, #20]
 8008f24:	621a      	str	r2, [r3, #32]
}
 8008f26:	bf00      	nop
 8008f28:	371c      	adds	r7, #28
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr
	...

08008f34 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	689b      	ldr	r3, [r3, #8]
 8008f42:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008f44:	68fa      	ldr	r2, [r7, #12]
 8008f46:	4b09      	ldr	r3, [pc, #36]	@ (8008f6c <TIM_ITRx_SetConfig+0x38>)
 8008f48:	4013      	ands	r3, r2
 8008f4a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008f4c:	683a      	ldr	r2, [r7, #0]
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	4313      	orrs	r3, r2
 8008f52:	f043 0307 	orr.w	r3, r3, #7
 8008f56:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	68fa      	ldr	r2, [r7, #12]
 8008f5c:	609a      	str	r2, [r3, #8]
}
 8008f5e:	bf00      	nop
 8008f60:	3714      	adds	r7, #20
 8008f62:	46bd      	mov	sp, r7
 8008f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f68:	4770      	bx	lr
 8008f6a:	bf00      	nop
 8008f6c:	ffcfff8f 	.word	0xffcfff8f

08008f70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b087      	sub	sp, #28
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	60f8      	str	r0, [r7, #12]
 8008f78:	60b9      	str	r1, [r7, #8]
 8008f7a:	607a      	str	r2, [r7, #4]
 8008f7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	689b      	ldr	r3, [r3, #8]
 8008f82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	021a      	lsls	r2, r3, #8
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	431a      	orrs	r2, r3
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	4313      	orrs	r3, r2
 8008f98:	697a      	ldr	r2, [r7, #20]
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	697a      	ldr	r2, [r7, #20]
 8008fa2:	609a      	str	r2, [r3, #8]
}
 8008fa4:	bf00      	nop
 8008fa6:	371c      	adds	r7, #28
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr

08008fb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b085      	sub	sp, #20
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d101      	bne.n	8008fc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008fc4:	2302      	movs	r3, #2
 8008fc6:	e06d      	b.n	80090a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2201      	movs	r2, #1
 8008fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2202      	movs	r2, #2
 8008fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	689b      	ldr	r3, [r3, #8]
 8008fe6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4a30      	ldr	r2, [pc, #192]	@ (80090b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d004      	beq.n	8008ffc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4a2f      	ldr	r2, [pc, #188]	@ (80090b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	d108      	bne.n	800900e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009002:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	685b      	ldr	r3, [r3, #4]
 8009008:	68fa      	ldr	r2, [r7, #12]
 800900a:	4313      	orrs	r3, r2
 800900c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009014:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	68fa      	ldr	r2, [r7, #12]
 800901c:	4313      	orrs	r3, r2
 800901e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	68fa      	ldr	r2, [r7, #12]
 8009026:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a20      	ldr	r2, [pc, #128]	@ (80090b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d022      	beq.n	8009078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800903a:	d01d      	beq.n	8009078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a1d      	ldr	r2, [pc, #116]	@ (80090b8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d018      	beq.n	8009078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a1c      	ldr	r2, [pc, #112]	@ (80090bc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d013      	beq.n	8009078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a1a      	ldr	r2, [pc, #104]	@ (80090c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d00e      	beq.n	8009078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a15      	ldr	r2, [pc, #84]	@ (80090b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d009      	beq.n	8009078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a16      	ldr	r2, [pc, #88]	@ (80090c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d004      	beq.n	8009078 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4a15      	ldr	r2, [pc, #84]	@ (80090c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d10c      	bne.n	8009092 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800907e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	68ba      	ldr	r2, [r7, #8]
 8009086:	4313      	orrs	r3, r2
 8009088:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	68ba      	ldr	r2, [r7, #8]
 8009090:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2201      	movs	r2, #1
 8009096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2200      	movs	r2, #0
 800909e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80090a2:	2300      	movs	r3, #0
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3714      	adds	r7, #20
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr
 80090b0:	40010000 	.word	0x40010000
 80090b4:	40010400 	.word	0x40010400
 80090b8:	40000400 	.word	0x40000400
 80090bc:	40000800 	.word	0x40000800
 80090c0:	40000c00 	.word	0x40000c00
 80090c4:	40001800 	.word	0x40001800
 80090c8:	40014000 	.word	0x40014000

080090cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b083      	sub	sp, #12
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80090d4:	bf00      	nop
 80090d6:	370c      	adds	r7, #12
 80090d8:	46bd      	mov	sp, r7
 80090da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090de:	4770      	bx	lr

080090e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80090e8:	bf00      	nop
 80090ea:	370c      	adds	r7, #12
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr

080090f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b083      	sub	sp, #12
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80090fc:	bf00      	nop
 80090fe:	370c      	adds	r7, #12
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr

08009108 <__cvt>:
 8009108:	b5f0      	push	{r4, r5, r6, r7, lr}
 800910a:	ed2d 8b02 	vpush	{d8}
 800910e:	eeb0 8b40 	vmov.f64	d8, d0
 8009112:	b085      	sub	sp, #20
 8009114:	4617      	mov	r7, r2
 8009116:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8009118:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800911a:	ee18 2a90 	vmov	r2, s17
 800911e:	f025 0520 	bic.w	r5, r5, #32
 8009122:	2a00      	cmp	r2, #0
 8009124:	bfb6      	itet	lt
 8009126:	222d      	movlt	r2, #45	@ 0x2d
 8009128:	2200      	movge	r2, #0
 800912a:	eeb1 8b40 	vneglt.f64	d8, d0
 800912e:	2d46      	cmp	r5, #70	@ 0x46
 8009130:	460c      	mov	r4, r1
 8009132:	701a      	strb	r2, [r3, #0]
 8009134:	d004      	beq.n	8009140 <__cvt+0x38>
 8009136:	2d45      	cmp	r5, #69	@ 0x45
 8009138:	d100      	bne.n	800913c <__cvt+0x34>
 800913a:	3401      	adds	r4, #1
 800913c:	2102      	movs	r1, #2
 800913e:	e000      	b.n	8009142 <__cvt+0x3a>
 8009140:	2103      	movs	r1, #3
 8009142:	ab03      	add	r3, sp, #12
 8009144:	9301      	str	r3, [sp, #4]
 8009146:	ab02      	add	r3, sp, #8
 8009148:	9300      	str	r3, [sp, #0]
 800914a:	4622      	mov	r2, r4
 800914c:	4633      	mov	r3, r6
 800914e:	eeb0 0b48 	vmov.f64	d0, d8
 8009152:	f000 ff21 	bl	8009f98 <_dtoa_r>
 8009156:	2d47      	cmp	r5, #71	@ 0x47
 8009158:	d114      	bne.n	8009184 <__cvt+0x7c>
 800915a:	07fb      	lsls	r3, r7, #31
 800915c:	d50a      	bpl.n	8009174 <__cvt+0x6c>
 800915e:	1902      	adds	r2, r0, r4
 8009160:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009168:	bf08      	it	eq
 800916a:	9203      	streq	r2, [sp, #12]
 800916c:	2130      	movs	r1, #48	@ 0x30
 800916e:	9b03      	ldr	r3, [sp, #12]
 8009170:	4293      	cmp	r3, r2
 8009172:	d319      	bcc.n	80091a8 <__cvt+0xa0>
 8009174:	9b03      	ldr	r3, [sp, #12]
 8009176:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009178:	1a1b      	subs	r3, r3, r0
 800917a:	6013      	str	r3, [r2, #0]
 800917c:	b005      	add	sp, #20
 800917e:	ecbd 8b02 	vpop	{d8}
 8009182:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009184:	2d46      	cmp	r5, #70	@ 0x46
 8009186:	eb00 0204 	add.w	r2, r0, r4
 800918a:	d1e9      	bne.n	8009160 <__cvt+0x58>
 800918c:	7803      	ldrb	r3, [r0, #0]
 800918e:	2b30      	cmp	r3, #48	@ 0x30
 8009190:	d107      	bne.n	80091a2 <__cvt+0x9a>
 8009192:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800919a:	bf1c      	itt	ne
 800919c:	f1c4 0401 	rsbne	r4, r4, #1
 80091a0:	6034      	strne	r4, [r6, #0]
 80091a2:	6833      	ldr	r3, [r6, #0]
 80091a4:	441a      	add	r2, r3
 80091a6:	e7db      	b.n	8009160 <__cvt+0x58>
 80091a8:	1c5c      	adds	r4, r3, #1
 80091aa:	9403      	str	r4, [sp, #12]
 80091ac:	7019      	strb	r1, [r3, #0]
 80091ae:	e7de      	b.n	800916e <__cvt+0x66>

080091b0 <__exponent>:
 80091b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80091b2:	2900      	cmp	r1, #0
 80091b4:	bfba      	itte	lt
 80091b6:	4249      	neglt	r1, r1
 80091b8:	232d      	movlt	r3, #45	@ 0x2d
 80091ba:	232b      	movge	r3, #43	@ 0x2b
 80091bc:	2909      	cmp	r1, #9
 80091be:	7002      	strb	r2, [r0, #0]
 80091c0:	7043      	strb	r3, [r0, #1]
 80091c2:	dd29      	ble.n	8009218 <__exponent+0x68>
 80091c4:	f10d 0307 	add.w	r3, sp, #7
 80091c8:	461d      	mov	r5, r3
 80091ca:	270a      	movs	r7, #10
 80091cc:	461a      	mov	r2, r3
 80091ce:	fbb1 f6f7 	udiv	r6, r1, r7
 80091d2:	fb07 1416 	mls	r4, r7, r6, r1
 80091d6:	3430      	adds	r4, #48	@ 0x30
 80091d8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80091dc:	460c      	mov	r4, r1
 80091de:	2c63      	cmp	r4, #99	@ 0x63
 80091e0:	f103 33ff 	add.w	r3, r3, #4294967295
 80091e4:	4631      	mov	r1, r6
 80091e6:	dcf1      	bgt.n	80091cc <__exponent+0x1c>
 80091e8:	3130      	adds	r1, #48	@ 0x30
 80091ea:	1e94      	subs	r4, r2, #2
 80091ec:	f803 1c01 	strb.w	r1, [r3, #-1]
 80091f0:	1c41      	adds	r1, r0, #1
 80091f2:	4623      	mov	r3, r4
 80091f4:	42ab      	cmp	r3, r5
 80091f6:	d30a      	bcc.n	800920e <__exponent+0x5e>
 80091f8:	f10d 0309 	add.w	r3, sp, #9
 80091fc:	1a9b      	subs	r3, r3, r2
 80091fe:	42ac      	cmp	r4, r5
 8009200:	bf88      	it	hi
 8009202:	2300      	movhi	r3, #0
 8009204:	3302      	adds	r3, #2
 8009206:	4403      	add	r3, r0
 8009208:	1a18      	subs	r0, r3, r0
 800920a:	b003      	add	sp, #12
 800920c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800920e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009212:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009216:	e7ed      	b.n	80091f4 <__exponent+0x44>
 8009218:	2330      	movs	r3, #48	@ 0x30
 800921a:	3130      	adds	r1, #48	@ 0x30
 800921c:	7083      	strb	r3, [r0, #2]
 800921e:	70c1      	strb	r1, [r0, #3]
 8009220:	1d03      	adds	r3, r0, #4
 8009222:	e7f1      	b.n	8009208 <__exponent+0x58>
 8009224:	0000      	movs	r0, r0
	...

08009228 <_printf_float>:
 8009228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800922c:	b08d      	sub	sp, #52	@ 0x34
 800922e:	460c      	mov	r4, r1
 8009230:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009234:	4616      	mov	r6, r2
 8009236:	461f      	mov	r7, r3
 8009238:	4605      	mov	r5, r0
 800923a:	f000 fdad 	bl	8009d98 <_localeconv_r>
 800923e:	f8d0 b000 	ldr.w	fp, [r0]
 8009242:	4658      	mov	r0, fp
 8009244:	f7f7 f89c 	bl	8000380 <strlen>
 8009248:	2300      	movs	r3, #0
 800924a:	930a      	str	r3, [sp, #40]	@ 0x28
 800924c:	f8d8 3000 	ldr.w	r3, [r8]
 8009250:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009254:	6822      	ldr	r2, [r4, #0]
 8009256:	9005      	str	r0, [sp, #20]
 8009258:	3307      	adds	r3, #7
 800925a:	f023 0307 	bic.w	r3, r3, #7
 800925e:	f103 0108 	add.w	r1, r3, #8
 8009262:	f8c8 1000 	str.w	r1, [r8]
 8009266:	ed93 0b00 	vldr	d0, [r3]
 800926a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80094c8 <_printf_float+0x2a0>
 800926e:	eeb0 7bc0 	vabs.f64	d7, d0
 8009272:	eeb4 7b46 	vcmp.f64	d7, d6
 8009276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800927a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800927e:	dd24      	ble.n	80092ca <_printf_float+0xa2>
 8009280:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009288:	d502      	bpl.n	8009290 <_printf_float+0x68>
 800928a:	232d      	movs	r3, #45	@ 0x2d
 800928c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009290:	498f      	ldr	r1, [pc, #572]	@ (80094d0 <_printf_float+0x2a8>)
 8009292:	4b90      	ldr	r3, [pc, #576]	@ (80094d4 <_printf_float+0x2ac>)
 8009294:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8009298:	bf8c      	ite	hi
 800929a:	4688      	movhi	r8, r1
 800929c:	4698      	movls	r8, r3
 800929e:	f022 0204 	bic.w	r2, r2, #4
 80092a2:	2303      	movs	r3, #3
 80092a4:	6123      	str	r3, [r4, #16]
 80092a6:	6022      	str	r2, [r4, #0]
 80092a8:	f04f 0a00 	mov.w	sl, #0
 80092ac:	9700      	str	r7, [sp, #0]
 80092ae:	4633      	mov	r3, r6
 80092b0:	aa0b      	add	r2, sp, #44	@ 0x2c
 80092b2:	4621      	mov	r1, r4
 80092b4:	4628      	mov	r0, r5
 80092b6:	f000 f9d1 	bl	800965c <_printf_common>
 80092ba:	3001      	adds	r0, #1
 80092bc:	f040 8089 	bne.w	80093d2 <_printf_float+0x1aa>
 80092c0:	f04f 30ff 	mov.w	r0, #4294967295
 80092c4:	b00d      	add	sp, #52	@ 0x34
 80092c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092ca:	eeb4 0b40 	vcmp.f64	d0, d0
 80092ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092d2:	d709      	bvc.n	80092e8 <_printf_float+0xc0>
 80092d4:	ee10 3a90 	vmov	r3, s1
 80092d8:	2b00      	cmp	r3, #0
 80092da:	bfbc      	itt	lt
 80092dc:	232d      	movlt	r3, #45	@ 0x2d
 80092de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80092e2:	497d      	ldr	r1, [pc, #500]	@ (80094d8 <_printf_float+0x2b0>)
 80092e4:	4b7d      	ldr	r3, [pc, #500]	@ (80094dc <_printf_float+0x2b4>)
 80092e6:	e7d5      	b.n	8009294 <_printf_float+0x6c>
 80092e8:	6863      	ldr	r3, [r4, #4]
 80092ea:	1c59      	adds	r1, r3, #1
 80092ec:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80092f0:	d139      	bne.n	8009366 <_printf_float+0x13e>
 80092f2:	2306      	movs	r3, #6
 80092f4:	6063      	str	r3, [r4, #4]
 80092f6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80092fa:	2300      	movs	r3, #0
 80092fc:	6022      	str	r2, [r4, #0]
 80092fe:	9303      	str	r3, [sp, #12]
 8009300:	ab0a      	add	r3, sp, #40	@ 0x28
 8009302:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8009306:	ab09      	add	r3, sp, #36	@ 0x24
 8009308:	9300      	str	r3, [sp, #0]
 800930a:	6861      	ldr	r1, [r4, #4]
 800930c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009310:	4628      	mov	r0, r5
 8009312:	f7ff fef9 	bl	8009108 <__cvt>
 8009316:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800931a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800931c:	4680      	mov	r8, r0
 800931e:	d129      	bne.n	8009374 <_printf_float+0x14c>
 8009320:	1cc8      	adds	r0, r1, #3
 8009322:	db02      	blt.n	800932a <_printf_float+0x102>
 8009324:	6863      	ldr	r3, [r4, #4]
 8009326:	4299      	cmp	r1, r3
 8009328:	dd41      	ble.n	80093ae <_printf_float+0x186>
 800932a:	f1a9 0902 	sub.w	r9, r9, #2
 800932e:	fa5f f989 	uxtb.w	r9, r9
 8009332:	3901      	subs	r1, #1
 8009334:	464a      	mov	r2, r9
 8009336:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800933a:	9109      	str	r1, [sp, #36]	@ 0x24
 800933c:	f7ff ff38 	bl	80091b0 <__exponent>
 8009340:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009342:	1813      	adds	r3, r2, r0
 8009344:	2a01      	cmp	r2, #1
 8009346:	4682      	mov	sl, r0
 8009348:	6123      	str	r3, [r4, #16]
 800934a:	dc02      	bgt.n	8009352 <_printf_float+0x12a>
 800934c:	6822      	ldr	r2, [r4, #0]
 800934e:	07d2      	lsls	r2, r2, #31
 8009350:	d501      	bpl.n	8009356 <_printf_float+0x12e>
 8009352:	3301      	adds	r3, #1
 8009354:	6123      	str	r3, [r4, #16]
 8009356:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800935a:	2b00      	cmp	r3, #0
 800935c:	d0a6      	beq.n	80092ac <_printf_float+0x84>
 800935e:	232d      	movs	r3, #45	@ 0x2d
 8009360:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009364:	e7a2      	b.n	80092ac <_printf_float+0x84>
 8009366:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800936a:	d1c4      	bne.n	80092f6 <_printf_float+0xce>
 800936c:	2b00      	cmp	r3, #0
 800936e:	d1c2      	bne.n	80092f6 <_printf_float+0xce>
 8009370:	2301      	movs	r3, #1
 8009372:	e7bf      	b.n	80092f4 <_printf_float+0xcc>
 8009374:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009378:	d9db      	bls.n	8009332 <_printf_float+0x10a>
 800937a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800937e:	d118      	bne.n	80093b2 <_printf_float+0x18a>
 8009380:	2900      	cmp	r1, #0
 8009382:	6863      	ldr	r3, [r4, #4]
 8009384:	dd0b      	ble.n	800939e <_printf_float+0x176>
 8009386:	6121      	str	r1, [r4, #16]
 8009388:	b913      	cbnz	r3, 8009390 <_printf_float+0x168>
 800938a:	6822      	ldr	r2, [r4, #0]
 800938c:	07d0      	lsls	r0, r2, #31
 800938e:	d502      	bpl.n	8009396 <_printf_float+0x16e>
 8009390:	3301      	adds	r3, #1
 8009392:	440b      	add	r3, r1
 8009394:	6123      	str	r3, [r4, #16]
 8009396:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009398:	f04f 0a00 	mov.w	sl, #0
 800939c:	e7db      	b.n	8009356 <_printf_float+0x12e>
 800939e:	b913      	cbnz	r3, 80093a6 <_printf_float+0x17e>
 80093a0:	6822      	ldr	r2, [r4, #0]
 80093a2:	07d2      	lsls	r2, r2, #31
 80093a4:	d501      	bpl.n	80093aa <_printf_float+0x182>
 80093a6:	3302      	adds	r3, #2
 80093a8:	e7f4      	b.n	8009394 <_printf_float+0x16c>
 80093aa:	2301      	movs	r3, #1
 80093ac:	e7f2      	b.n	8009394 <_printf_float+0x16c>
 80093ae:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80093b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093b4:	4299      	cmp	r1, r3
 80093b6:	db05      	blt.n	80093c4 <_printf_float+0x19c>
 80093b8:	6823      	ldr	r3, [r4, #0]
 80093ba:	6121      	str	r1, [r4, #16]
 80093bc:	07d8      	lsls	r0, r3, #31
 80093be:	d5ea      	bpl.n	8009396 <_printf_float+0x16e>
 80093c0:	1c4b      	adds	r3, r1, #1
 80093c2:	e7e7      	b.n	8009394 <_printf_float+0x16c>
 80093c4:	2900      	cmp	r1, #0
 80093c6:	bfd4      	ite	le
 80093c8:	f1c1 0202 	rsble	r2, r1, #2
 80093cc:	2201      	movgt	r2, #1
 80093ce:	4413      	add	r3, r2
 80093d0:	e7e0      	b.n	8009394 <_printf_float+0x16c>
 80093d2:	6823      	ldr	r3, [r4, #0]
 80093d4:	055a      	lsls	r2, r3, #21
 80093d6:	d407      	bmi.n	80093e8 <_printf_float+0x1c0>
 80093d8:	6923      	ldr	r3, [r4, #16]
 80093da:	4642      	mov	r2, r8
 80093dc:	4631      	mov	r1, r6
 80093de:	4628      	mov	r0, r5
 80093e0:	47b8      	blx	r7
 80093e2:	3001      	adds	r0, #1
 80093e4:	d12a      	bne.n	800943c <_printf_float+0x214>
 80093e6:	e76b      	b.n	80092c0 <_printf_float+0x98>
 80093e8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80093ec:	f240 80e0 	bls.w	80095b0 <_printf_float+0x388>
 80093f0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80093f4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80093f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093fc:	d133      	bne.n	8009466 <_printf_float+0x23e>
 80093fe:	4a38      	ldr	r2, [pc, #224]	@ (80094e0 <_printf_float+0x2b8>)
 8009400:	2301      	movs	r3, #1
 8009402:	4631      	mov	r1, r6
 8009404:	4628      	mov	r0, r5
 8009406:	47b8      	blx	r7
 8009408:	3001      	adds	r0, #1
 800940a:	f43f af59 	beq.w	80092c0 <_printf_float+0x98>
 800940e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009412:	4543      	cmp	r3, r8
 8009414:	db02      	blt.n	800941c <_printf_float+0x1f4>
 8009416:	6823      	ldr	r3, [r4, #0]
 8009418:	07d8      	lsls	r0, r3, #31
 800941a:	d50f      	bpl.n	800943c <_printf_float+0x214>
 800941c:	9b05      	ldr	r3, [sp, #20]
 800941e:	465a      	mov	r2, fp
 8009420:	4631      	mov	r1, r6
 8009422:	4628      	mov	r0, r5
 8009424:	47b8      	blx	r7
 8009426:	3001      	adds	r0, #1
 8009428:	f43f af4a 	beq.w	80092c0 <_printf_float+0x98>
 800942c:	f04f 0900 	mov.w	r9, #0
 8009430:	f108 38ff 	add.w	r8, r8, #4294967295
 8009434:	f104 0a1a 	add.w	sl, r4, #26
 8009438:	45c8      	cmp	r8, r9
 800943a:	dc09      	bgt.n	8009450 <_printf_float+0x228>
 800943c:	6823      	ldr	r3, [r4, #0]
 800943e:	079b      	lsls	r3, r3, #30
 8009440:	f100 8107 	bmi.w	8009652 <_printf_float+0x42a>
 8009444:	68e0      	ldr	r0, [r4, #12]
 8009446:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009448:	4298      	cmp	r0, r3
 800944a:	bfb8      	it	lt
 800944c:	4618      	movlt	r0, r3
 800944e:	e739      	b.n	80092c4 <_printf_float+0x9c>
 8009450:	2301      	movs	r3, #1
 8009452:	4652      	mov	r2, sl
 8009454:	4631      	mov	r1, r6
 8009456:	4628      	mov	r0, r5
 8009458:	47b8      	blx	r7
 800945a:	3001      	adds	r0, #1
 800945c:	f43f af30 	beq.w	80092c0 <_printf_float+0x98>
 8009460:	f109 0901 	add.w	r9, r9, #1
 8009464:	e7e8      	b.n	8009438 <_printf_float+0x210>
 8009466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009468:	2b00      	cmp	r3, #0
 800946a:	dc3b      	bgt.n	80094e4 <_printf_float+0x2bc>
 800946c:	4a1c      	ldr	r2, [pc, #112]	@ (80094e0 <_printf_float+0x2b8>)
 800946e:	2301      	movs	r3, #1
 8009470:	4631      	mov	r1, r6
 8009472:	4628      	mov	r0, r5
 8009474:	47b8      	blx	r7
 8009476:	3001      	adds	r0, #1
 8009478:	f43f af22 	beq.w	80092c0 <_printf_float+0x98>
 800947c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009480:	ea59 0303 	orrs.w	r3, r9, r3
 8009484:	d102      	bne.n	800948c <_printf_float+0x264>
 8009486:	6823      	ldr	r3, [r4, #0]
 8009488:	07d9      	lsls	r1, r3, #31
 800948a:	d5d7      	bpl.n	800943c <_printf_float+0x214>
 800948c:	9b05      	ldr	r3, [sp, #20]
 800948e:	465a      	mov	r2, fp
 8009490:	4631      	mov	r1, r6
 8009492:	4628      	mov	r0, r5
 8009494:	47b8      	blx	r7
 8009496:	3001      	adds	r0, #1
 8009498:	f43f af12 	beq.w	80092c0 <_printf_float+0x98>
 800949c:	f04f 0a00 	mov.w	sl, #0
 80094a0:	f104 0b1a 	add.w	fp, r4, #26
 80094a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094a6:	425b      	negs	r3, r3
 80094a8:	4553      	cmp	r3, sl
 80094aa:	dc01      	bgt.n	80094b0 <_printf_float+0x288>
 80094ac:	464b      	mov	r3, r9
 80094ae:	e794      	b.n	80093da <_printf_float+0x1b2>
 80094b0:	2301      	movs	r3, #1
 80094b2:	465a      	mov	r2, fp
 80094b4:	4631      	mov	r1, r6
 80094b6:	4628      	mov	r0, r5
 80094b8:	47b8      	blx	r7
 80094ba:	3001      	adds	r0, #1
 80094bc:	f43f af00 	beq.w	80092c0 <_printf_float+0x98>
 80094c0:	f10a 0a01 	add.w	sl, sl, #1
 80094c4:	e7ee      	b.n	80094a4 <_printf_float+0x27c>
 80094c6:	bf00      	nop
 80094c8:	ffffffff 	.word	0xffffffff
 80094cc:	7fefffff 	.word	0x7fefffff
 80094d0:	0800ba6c 	.word	0x0800ba6c
 80094d4:	0800ba68 	.word	0x0800ba68
 80094d8:	0800ba74 	.word	0x0800ba74
 80094dc:	0800ba70 	.word	0x0800ba70
 80094e0:	0800ba78 	.word	0x0800ba78
 80094e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80094e6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80094ea:	4553      	cmp	r3, sl
 80094ec:	bfa8      	it	ge
 80094ee:	4653      	movge	r3, sl
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	4699      	mov	r9, r3
 80094f4:	dc37      	bgt.n	8009566 <_printf_float+0x33e>
 80094f6:	2300      	movs	r3, #0
 80094f8:	9307      	str	r3, [sp, #28]
 80094fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80094fe:	f104 021a 	add.w	r2, r4, #26
 8009502:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009504:	9907      	ldr	r1, [sp, #28]
 8009506:	9306      	str	r3, [sp, #24]
 8009508:	eba3 0309 	sub.w	r3, r3, r9
 800950c:	428b      	cmp	r3, r1
 800950e:	dc31      	bgt.n	8009574 <_printf_float+0x34c>
 8009510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009512:	459a      	cmp	sl, r3
 8009514:	dc3b      	bgt.n	800958e <_printf_float+0x366>
 8009516:	6823      	ldr	r3, [r4, #0]
 8009518:	07da      	lsls	r2, r3, #31
 800951a:	d438      	bmi.n	800958e <_printf_float+0x366>
 800951c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800951e:	ebaa 0903 	sub.w	r9, sl, r3
 8009522:	9b06      	ldr	r3, [sp, #24]
 8009524:	ebaa 0303 	sub.w	r3, sl, r3
 8009528:	4599      	cmp	r9, r3
 800952a:	bfa8      	it	ge
 800952c:	4699      	movge	r9, r3
 800952e:	f1b9 0f00 	cmp.w	r9, #0
 8009532:	dc34      	bgt.n	800959e <_printf_float+0x376>
 8009534:	f04f 0800 	mov.w	r8, #0
 8009538:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800953c:	f104 0b1a 	add.w	fp, r4, #26
 8009540:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009542:	ebaa 0303 	sub.w	r3, sl, r3
 8009546:	eba3 0309 	sub.w	r3, r3, r9
 800954a:	4543      	cmp	r3, r8
 800954c:	f77f af76 	ble.w	800943c <_printf_float+0x214>
 8009550:	2301      	movs	r3, #1
 8009552:	465a      	mov	r2, fp
 8009554:	4631      	mov	r1, r6
 8009556:	4628      	mov	r0, r5
 8009558:	47b8      	blx	r7
 800955a:	3001      	adds	r0, #1
 800955c:	f43f aeb0 	beq.w	80092c0 <_printf_float+0x98>
 8009560:	f108 0801 	add.w	r8, r8, #1
 8009564:	e7ec      	b.n	8009540 <_printf_float+0x318>
 8009566:	4642      	mov	r2, r8
 8009568:	4631      	mov	r1, r6
 800956a:	4628      	mov	r0, r5
 800956c:	47b8      	blx	r7
 800956e:	3001      	adds	r0, #1
 8009570:	d1c1      	bne.n	80094f6 <_printf_float+0x2ce>
 8009572:	e6a5      	b.n	80092c0 <_printf_float+0x98>
 8009574:	2301      	movs	r3, #1
 8009576:	4631      	mov	r1, r6
 8009578:	4628      	mov	r0, r5
 800957a:	9206      	str	r2, [sp, #24]
 800957c:	47b8      	blx	r7
 800957e:	3001      	adds	r0, #1
 8009580:	f43f ae9e 	beq.w	80092c0 <_printf_float+0x98>
 8009584:	9b07      	ldr	r3, [sp, #28]
 8009586:	9a06      	ldr	r2, [sp, #24]
 8009588:	3301      	adds	r3, #1
 800958a:	9307      	str	r3, [sp, #28]
 800958c:	e7b9      	b.n	8009502 <_printf_float+0x2da>
 800958e:	9b05      	ldr	r3, [sp, #20]
 8009590:	465a      	mov	r2, fp
 8009592:	4631      	mov	r1, r6
 8009594:	4628      	mov	r0, r5
 8009596:	47b8      	blx	r7
 8009598:	3001      	adds	r0, #1
 800959a:	d1bf      	bne.n	800951c <_printf_float+0x2f4>
 800959c:	e690      	b.n	80092c0 <_printf_float+0x98>
 800959e:	9a06      	ldr	r2, [sp, #24]
 80095a0:	464b      	mov	r3, r9
 80095a2:	4442      	add	r2, r8
 80095a4:	4631      	mov	r1, r6
 80095a6:	4628      	mov	r0, r5
 80095a8:	47b8      	blx	r7
 80095aa:	3001      	adds	r0, #1
 80095ac:	d1c2      	bne.n	8009534 <_printf_float+0x30c>
 80095ae:	e687      	b.n	80092c0 <_printf_float+0x98>
 80095b0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80095b4:	f1b9 0f01 	cmp.w	r9, #1
 80095b8:	dc01      	bgt.n	80095be <_printf_float+0x396>
 80095ba:	07db      	lsls	r3, r3, #31
 80095bc:	d536      	bpl.n	800962c <_printf_float+0x404>
 80095be:	2301      	movs	r3, #1
 80095c0:	4642      	mov	r2, r8
 80095c2:	4631      	mov	r1, r6
 80095c4:	4628      	mov	r0, r5
 80095c6:	47b8      	blx	r7
 80095c8:	3001      	adds	r0, #1
 80095ca:	f43f ae79 	beq.w	80092c0 <_printf_float+0x98>
 80095ce:	9b05      	ldr	r3, [sp, #20]
 80095d0:	465a      	mov	r2, fp
 80095d2:	4631      	mov	r1, r6
 80095d4:	4628      	mov	r0, r5
 80095d6:	47b8      	blx	r7
 80095d8:	3001      	adds	r0, #1
 80095da:	f43f ae71 	beq.w	80092c0 <_printf_float+0x98>
 80095de:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80095e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80095e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ea:	f109 39ff 	add.w	r9, r9, #4294967295
 80095ee:	d018      	beq.n	8009622 <_printf_float+0x3fa>
 80095f0:	464b      	mov	r3, r9
 80095f2:	f108 0201 	add.w	r2, r8, #1
 80095f6:	4631      	mov	r1, r6
 80095f8:	4628      	mov	r0, r5
 80095fa:	47b8      	blx	r7
 80095fc:	3001      	adds	r0, #1
 80095fe:	d10c      	bne.n	800961a <_printf_float+0x3f2>
 8009600:	e65e      	b.n	80092c0 <_printf_float+0x98>
 8009602:	2301      	movs	r3, #1
 8009604:	465a      	mov	r2, fp
 8009606:	4631      	mov	r1, r6
 8009608:	4628      	mov	r0, r5
 800960a:	47b8      	blx	r7
 800960c:	3001      	adds	r0, #1
 800960e:	f43f ae57 	beq.w	80092c0 <_printf_float+0x98>
 8009612:	f108 0801 	add.w	r8, r8, #1
 8009616:	45c8      	cmp	r8, r9
 8009618:	dbf3      	blt.n	8009602 <_printf_float+0x3da>
 800961a:	4653      	mov	r3, sl
 800961c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009620:	e6dc      	b.n	80093dc <_printf_float+0x1b4>
 8009622:	f04f 0800 	mov.w	r8, #0
 8009626:	f104 0b1a 	add.w	fp, r4, #26
 800962a:	e7f4      	b.n	8009616 <_printf_float+0x3ee>
 800962c:	2301      	movs	r3, #1
 800962e:	4642      	mov	r2, r8
 8009630:	e7e1      	b.n	80095f6 <_printf_float+0x3ce>
 8009632:	2301      	movs	r3, #1
 8009634:	464a      	mov	r2, r9
 8009636:	4631      	mov	r1, r6
 8009638:	4628      	mov	r0, r5
 800963a:	47b8      	blx	r7
 800963c:	3001      	adds	r0, #1
 800963e:	f43f ae3f 	beq.w	80092c0 <_printf_float+0x98>
 8009642:	f108 0801 	add.w	r8, r8, #1
 8009646:	68e3      	ldr	r3, [r4, #12]
 8009648:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800964a:	1a5b      	subs	r3, r3, r1
 800964c:	4543      	cmp	r3, r8
 800964e:	dcf0      	bgt.n	8009632 <_printf_float+0x40a>
 8009650:	e6f8      	b.n	8009444 <_printf_float+0x21c>
 8009652:	f04f 0800 	mov.w	r8, #0
 8009656:	f104 0919 	add.w	r9, r4, #25
 800965a:	e7f4      	b.n	8009646 <_printf_float+0x41e>

0800965c <_printf_common>:
 800965c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009660:	4616      	mov	r6, r2
 8009662:	4698      	mov	r8, r3
 8009664:	688a      	ldr	r2, [r1, #8]
 8009666:	690b      	ldr	r3, [r1, #16]
 8009668:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800966c:	4293      	cmp	r3, r2
 800966e:	bfb8      	it	lt
 8009670:	4613      	movlt	r3, r2
 8009672:	6033      	str	r3, [r6, #0]
 8009674:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009678:	4607      	mov	r7, r0
 800967a:	460c      	mov	r4, r1
 800967c:	b10a      	cbz	r2, 8009682 <_printf_common+0x26>
 800967e:	3301      	adds	r3, #1
 8009680:	6033      	str	r3, [r6, #0]
 8009682:	6823      	ldr	r3, [r4, #0]
 8009684:	0699      	lsls	r1, r3, #26
 8009686:	bf42      	ittt	mi
 8009688:	6833      	ldrmi	r3, [r6, #0]
 800968a:	3302      	addmi	r3, #2
 800968c:	6033      	strmi	r3, [r6, #0]
 800968e:	6825      	ldr	r5, [r4, #0]
 8009690:	f015 0506 	ands.w	r5, r5, #6
 8009694:	d106      	bne.n	80096a4 <_printf_common+0x48>
 8009696:	f104 0a19 	add.w	sl, r4, #25
 800969a:	68e3      	ldr	r3, [r4, #12]
 800969c:	6832      	ldr	r2, [r6, #0]
 800969e:	1a9b      	subs	r3, r3, r2
 80096a0:	42ab      	cmp	r3, r5
 80096a2:	dc26      	bgt.n	80096f2 <_printf_common+0x96>
 80096a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80096a8:	6822      	ldr	r2, [r4, #0]
 80096aa:	3b00      	subs	r3, #0
 80096ac:	bf18      	it	ne
 80096ae:	2301      	movne	r3, #1
 80096b0:	0692      	lsls	r2, r2, #26
 80096b2:	d42b      	bmi.n	800970c <_printf_common+0xb0>
 80096b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80096b8:	4641      	mov	r1, r8
 80096ba:	4638      	mov	r0, r7
 80096bc:	47c8      	blx	r9
 80096be:	3001      	adds	r0, #1
 80096c0:	d01e      	beq.n	8009700 <_printf_common+0xa4>
 80096c2:	6823      	ldr	r3, [r4, #0]
 80096c4:	6922      	ldr	r2, [r4, #16]
 80096c6:	f003 0306 	and.w	r3, r3, #6
 80096ca:	2b04      	cmp	r3, #4
 80096cc:	bf02      	ittt	eq
 80096ce:	68e5      	ldreq	r5, [r4, #12]
 80096d0:	6833      	ldreq	r3, [r6, #0]
 80096d2:	1aed      	subeq	r5, r5, r3
 80096d4:	68a3      	ldr	r3, [r4, #8]
 80096d6:	bf0c      	ite	eq
 80096d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80096dc:	2500      	movne	r5, #0
 80096de:	4293      	cmp	r3, r2
 80096e0:	bfc4      	itt	gt
 80096e2:	1a9b      	subgt	r3, r3, r2
 80096e4:	18ed      	addgt	r5, r5, r3
 80096e6:	2600      	movs	r6, #0
 80096e8:	341a      	adds	r4, #26
 80096ea:	42b5      	cmp	r5, r6
 80096ec:	d11a      	bne.n	8009724 <_printf_common+0xc8>
 80096ee:	2000      	movs	r0, #0
 80096f0:	e008      	b.n	8009704 <_printf_common+0xa8>
 80096f2:	2301      	movs	r3, #1
 80096f4:	4652      	mov	r2, sl
 80096f6:	4641      	mov	r1, r8
 80096f8:	4638      	mov	r0, r7
 80096fa:	47c8      	blx	r9
 80096fc:	3001      	adds	r0, #1
 80096fe:	d103      	bne.n	8009708 <_printf_common+0xac>
 8009700:	f04f 30ff 	mov.w	r0, #4294967295
 8009704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009708:	3501      	adds	r5, #1
 800970a:	e7c6      	b.n	800969a <_printf_common+0x3e>
 800970c:	18e1      	adds	r1, r4, r3
 800970e:	1c5a      	adds	r2, r3, #1
 8009710:	2030      	movs	r0, #48	@ 0x30
 8009712:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009716:	4422      	add	r2, r4
 8009718:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800971c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009720:	3302      	adds	r3, #2
 8009722:	e7c7      	b.n	80096b4 <_printf_common+0x58>
 8009724:	2301      	movs	r3, #1
 8009726:	4622      	mov	r2, r4
 8009728:	4641      	mov	r1, r8
 800972a:	4638      	mov	r0, r7
 800972c:	47c8      	blx	r9
 800972e:	3001      	adds	r0, #1
 8009730:	d0e6      	beq.n	8009700 <_printf_common+0xa4>
 8009732:	3601      	adds	r6, #1
 8009734:	e7d9      	b.n	80096ea <_printf_common+0x8e>
	...

08009738 <_printf_i>:
 8009738:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800973c:	7e0f      	ldrb	r7, [r1, #24]
 800973e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009740:	2f78      	cmp	r7, #120	@ 0x78
 8009742:	4691      	mov	r9, r2
 8009744:	4680      	mov	r8, r0
 8009746:	460c      	mov	r4, r1
 8009748:	469a      	mov	sl, r3
 800974a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800974e:	d807      	bhi.n	8009760 <_printf_i+0x28>
 8009750:	2f62      	cmp	r7, #98	@ 0x62
 8009752:	d80a      	bhi.n	800976a <_printf_i+0x32>
 8009754:	2f00      	cmp	r7, #0
 8009756:	f000 80d1 	beq.w	80098fc <_printf_i+0x1c4>
 800975a:	2f58      	cmp	r7, #88	@ 0x58
 800975c:	f000 80b8 	beq.w	80098d0 <_printf_i+0x198>
 8009760:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009764:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009768:	e03a      	b.n	80097e0 <_printf_i+0xa8>
 800976a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800976e:	2b15      	cmp	r3, #21
 8009770:	d8f6      	bhi.n	8009760 <_printf_i+0x28>
 8009772:	a101      	add	r1, pc, #4	@ (adr r1, 8009778 <_printf_i+0x40>)
 8009774:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009778:	080097d1 	.word	0x080097d1
 800977c:	080097e5 	.word	0x080097e5
 8009780:	08009761 	.word	0x08009761
 8009784:	08009761 	.word	0x08009761
 8009788:	08009761 	.word	0x08009761
 800978c:	08009761 	.word	0x08009761
 8009790:	080097e5 	.word	0x080097e5
 8009794:	08009761 	.word	0x08009761
 8009798:	08009761 	.word	0x08009761
 800979c:	08009761 	.word	0x08009761
 80097a0:	08009761 	.word	0x08009761
 80097a4:	080098e3 	.word	0x080098e3
 80097a8:	0800980f 	.word	0x0800980f
 80097ac:	0800989d 	.word	0x0800989d
 80097b0:	08009761 	.word	0x08009761
 80097b4:	08009761 	.word	0x08009761
 80097b8:	08009905 	.word	0x08009905
 80097bc:	08009761 	.word	0x08009761
 80097c0:	0800980f 	.word	0x0800980f
 80097c4:	08009761 	.word	0x08009761
 80097c8:	08009761 	.word	0x08009761
 80097cc:	080098a5 	.word	0x080098a5
 80097d0:	6833      	ldr	r3, [r6, #0]
 80097d2:	1d1a      	adds	r2, r3, #4
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	6032      	str	r2, [r6, #0]
 80097d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80097dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80097e0:	2301      	movs	r3, #1
 80097e2:	e09c      	b.n	800991e <_printf_i+0x1e6>
 80097e4:	6833      	ldr	r3, [r6, #0]
 80097e6:	6820      	ldr	r0, [r4, #0]
 80097e8:	1d19      	adds	r1, r3, #4
 80097ea:	6031      	str	r1, [r6, #0]
 80097ec:	0606      	lsls	r6, r0, #24
 80097ee:	d501      	bpl.n	80097f4 <_printf_i+0xbc>
 80097f0:	681d      	ldr	r5, [r3, #0]
 80097f2:	e003      	b.n	80097fc <_printf_i+0xc4>
 80097f4:	0645      	lsls	r5, r0, #25
 80097f6:	d5fb      	bpl.n	80097f0 <_printf_i+0xb8>
 80097f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80097fc:	2d00      	cmp	r5, #0
 80097fe:	da03      	bge.n	8009808 <_printf_i+0xd0>
 8009800:	232d      	movs	r3, #45	@ 0x2d
 8009802:	426d      	negs	r5, r5
 8009804:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009808:	4858      	ldr	r0, [pc, #352]	@ (800996c <_printf_i+0x234>)
 800980a:	230a      	movs	r3, #10
 800980c:	e011      	b.n	8009832 <_printf_i+0xfa>
 800980e:	6821      	ldr	r1, [r4, #0]
 8009810:	6833      	ldr	r3, [r6, #0]
 8009812:	0608      	lsls	r0, r1, #24
 8009814:	f853 5b04 	ldr.w	r5, [r3], #4
 8009818:	d402      	bmi.n	8009820 <_printf_i+0xe8>
 800981a:	0649      	lsls	r1, r1, #25
 800981c:	bf48      	it	mi
 800981e:	b2ad      	uxthmi	r5, r5
 8009820:	2f6f      	cmp	r7, #111	@ 0x6f
 8009822:	4852      	ldr	r0, [pc, #328]	@ (800996c <_printf_i+0x234>)
 8009824:	6033      	str	r3, [r6, #0]
 8009826:	bf14      	ite	ne
 8009828:	230a      	movne	r3, #10
 800982a:	2308      	moveq	r3, #8
 800982c:	2100      	movs	r1, #0
 800982e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009832:	6866      	ldr	r6, [r4, #4]
 8009834:	60a6      	str	r6, [r4, #8]
 8009836:	2e00      	cmp	r6, #0
 8009838:	db05      	blt.n	8009846 <_printf_i+0x10e>
 800983a:	6821      	ldr	r1, [r4, #0]
 800983c:	432e      	orrs	r6, r5
 800983e:	f021 0104 	bic.w	r1, r1, #4
 8009842:	6021      	str	r1, [r4, #0]
 8009844:	d04b      	beq.n	80098de <_printf_i+0x1a6>
 8009846:	4616      	mov	r6, r2
 8009848:	fbb5 f1f3 	udiv	r1, r5, r3
 800984c:	fb03 5711 	mls	r7, r3, r1, r5
 8009850:	5dc7      	ldrb	r7, [r0, r7]
 8009852:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009856:	462f      	mov	r7, r5
 8009858:	42bb      	cmp	r3, r7
 800985a:	460d      	mov	r5, r1
 800985c:	d9f4      	bls.n	8009848 <_printf_i+0x110>
 800985e:	2b08      	cmp	r3, #8
 8009860:	d10b      	bne.n	800987a <_printf_i+0x142>
 8009862:	6823      	ldr	r3, [r4, #0]
 8009864:	07df      	lsls	r7, r3, #31
 8009866:	d508      	bpl.n	800987a <_printf_i+0x142>
 8009868:	6923      	ldr	r3, [r4, #16]
 800986a:	6861      	ldr	r1, [r4, #4]
 800986c:	4299      	cmp	r1, r3
 800986e:	bfde      	ittt	le
 8009870:	2330      	movle	r3, #48	@ 0x30
 8009872:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009876:	f106 36ff 	addle.w	r6, r6, #4294967295
 800987a:	1b92      	subs	r2, r2, r6
 800987c:	6122      	str	r2, [r4, #16]
 800987e:	f8cd a000 	str.w	sl, [sp]
 8009882:	464b      	mov	r3, r9
 8009884:	aa03      	add	r2, sp, #12
 8009886:	4621      	mov	r1, r4
 8009888:	4640      	mov	r0, r8
 800988a:	f7ff fee7 	bl	800965c <_printf_common>
 800988e:	3001      	adds	r0, #1
 8009890:	d14a      	bne.n	8009928 <_printf_i+0x1f0>
 8009892:	f04f 30ff 	mov.w	r0, #4294967295
 8009896:	b004      	add	sp, #16
 8009898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800989c:	6823      	ldr	r3, [r4, #0]
 800989e:	f043 0320 	orr.w	r3, r3, #32
 80098a2:	6023      	str	r3, [r4, #0]
 80098a4:	4832      	ldr	r0, [pc, #200]	@ (8009970 <_printf_i+0x238>)
 80098a6:	2778      	movs	r7, #120	@ 0x78
 80098a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80098ac:	6823      	ldr	r3, [r4, #0]
 80098ae:	6831      	ldr	r1, [r6, #0]
 80098b0:	061f      	lsls	r7, r3, #24
 80098b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80098b6:	d402      	bmi.n	80098be <_printf_i+0x186>
 80098b8:	065f      	lsls	r7, r3, #25
 80098ba:	bf48      	it	mi
 80098bc:	b2ad      	uxthmi	r5, r5
 80098be:	6031      	str	r1, [r6, #0]
 80098c0:	07d9      	lsls	r1, r3, #31
 80098c2:	bf44      	itt	mi
 80098c4:	f043 0320 	orrmi.w	r3, r3, #32
 80098c8:	6023      	strmi	r3, [r4, #0]
 80098ca:	b11d      	cbz	r5, 80098d4 <_printf_i+0x19c>
 80098cc:	2310      	movs	r3, #16
 80098ce:	e7ad      	b.n	800982c <_printf_i+0xf4>
 80098d0:	4826      	ldr	r0, [pc, #152]	@ (800996c <_printf_i+0x234>)
 80098d2:	e7e9      	b.n	80098a8 <_printf_i+0x170>
 80098d4:	6823      	ldr	r3, [r4, #0]
 80098d6:	f023 0320 	bic.w	r3, r3, #32
 80098da:	6023      	str	r3, [r4, #0]
 80098dc:	e7f6      	b.n	80098cc <_printf_i+0x194>
 80098de:	4616      	mov	r6, r2
 80098e0:	e7bd      	b.n	800985e <_printf_i+0x126>
 80098e2:	6833      	ldr	r3, [r6, #0]
 80098e4:	6825      	ldr	r5, [r4, #0]
 80098e6:	6961      	ldr	r1, [r4, #20]
 80098e8:	1d18      	adds	r0, r3, #4
 80098ea:	6030      	str	r0, [r6, #0]
 80098ec:	062e      	lsls	r6, r5, #24
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	d501      	bpl.n	80098f6 <_printf_i+0x1be>
 80098f2:	6019      	str	r1, [r3, #0]
 80098f4:	e002      	b.n	80098fc <_printf_i+0x1c4>
 80098f6:	0668      	lsls	r0, r5, #25
 80098f8:	d5fb      	bpl.n	80098f2 <_printf_i+0x1ba>
 80098fa:	8019      	strh	r1, [r3, #0]
 80098fc:	2300      	movs	r3, #0
 80098fe:	6123      	str	r3, [r4, #16]
 8009900:	4616      	mov	r6, r2
 8009902:	e7bc      	b.n	800987e <_printf_i+0x146>
 8009904:	6833      	ldr	r3, [r6, #0]
 8009906:	1d1a      	adds	r2, r3, #4
 8009908:	6032      	str	r2, [r6, #0]
 800990a:	681e      	ldr	r6, [r3, #0]
 800990c:	6862      	ldr	r2, [r4, #4]
 800990e:	2100      	movs	r1, #0
 8009910:	4630      	mov	r0, r6
 8009912:	f7f6 fce5 	bl	80002e0 <memchr>
 8009916:	b108      	cbz	r0, 800991c <_printf_i+0x1e4>
 8009918:	1b80      	subs	r0, r0, r6
 800991a:	6060      	str	r0, [r4, #4]
 800991c:	6863      	ldr	r3, [r4, #4]
 800991e:	6123      	str	r3, [r4, #16]
 8009920:	2300      	movs	r3, #0
 8009922:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009926:	e7aa      	b.n	800987e <_printf_i+0x146>
 8009928:	6923      	ldr	r3, [r4, #16]
 800992a:	4632      	mov	r2, r6
 800992c:	4649      	mov	r1, r9
 800992e:	4640      	mov	r0, r8
 8009930:	47d0      	blx	sl
 8009932:	3001      	adds	r0, #1
 8009934:	d0ad      	beq.n	8009892 <_printf_i+0x15a>
 8009936:	6823      	ldr	r3, [r4, #0]
 8009938:	079b      	lsls	r3, r3, #30
 800993a:	d413      	bmi.n	8009964 <_printf_i+0x22c>
 800993c:	68e0      	ldr	r0, [r4, #12]
 800993e:	9b03      	ldr	r3, [sp, #12]
 8009940:	4298      	cmp	r0, r3
 8009942:	bfb8      	it	lt
 8009944:	4618      	movlt	r0, r3
 8009946:	e7a6      	b.n	8009896 <_printf_i+0x15e>
 8009948:	2301      	movs	r3, #1
 800994a:	4632      	mov	r2, r6
 800994c:	4649      	mov	r1, r9
 800994e:	4640      	mov	r0, r8
 8009950:	47d0      	blx	sl
 8009952:	3001      	adds	r0, #1
 8009954:	d09d      	beq.n	8009892 <_printf_i+0x15a>
 8009956:	3501      	adds	r5, #1
 8009958:	68e3      	ldr	r3, [r4, #12]
 800995a:	9903      	ldr	r1, [sp, #12]
 800995c:	1a5b      	subs	r3, r3, r1
 800995e:	42ab      	cmp	r3, r5
 8009960:	dcf2      	bgt.n	8009948 <_printf_i+0x210>
 8009962:	e7eb      	b.n	800993c <_printf_i+0x204>
 8009964:	2500      	movs	r5, #0
 8009966:	f104 0619 	add.w	r6, r4, #25
 800996a:	e7f5      	b.n	8009958 <_printf_i+0x220>
 800996c:	0800ba7a 	.word	0x0800ba7a
 8009970:	0800ba8b 	.word	0x0800ba8b

08009974 <std>:
 8009974:	2300      	movs	r3, #0
 8009976:	b510      	push	{r4, lr}
 8009978:	4604      	mov	r4, r0
 800997a:	e9c0 3300 	strd	r3, r3, [r0]
 800997e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009982:	6083      	str	r3, [r0, #8]
 8009984:	8181      	strh	r1, [r0, #12]
 8009986:	6643      	str	r3, [r0, #100]	@ 0x64
 8009988:	81c2      	strh	r2, [r0, #14]
 800998a:	6183      	str	r3, [r0, #24]
 800998c:	4619      	mov	r1, r3
 800998e:	2208      	movs	r2, #8
 8009990:	305c      	adds	r0, #92	@ 0x5c
 8009992:	f000 f9f9 	bl	8009d88 <memset>
 8009996:	4b0d      	ldr	r3, [pc, #52]	@ (80099cc <std+0x58>)
 8009998:	6263      	str	r3, [r4, #36]	@ 0x24
 800999a:	4b0d      	ldr	r3, [pc, #52]	@ (80099d0 <std+0x5c>)
 800999c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800999e:	4b0d      	ldr	r3, [pc, #52]	@ (80099d4 <std+0x60>)
 80099a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80099a2:	4b0d      	ldr	r3, [pc, #52]	@ (80099d8 <std+0x64>)
 80099a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80099a6:	4b0d      	ldr	r3, [pc, #52]	@ (80099dc <std+0x68>)
 80099a8:	6224      	str	r4, [r4, #32]
 80099aa:	429c      	cmp	r4, r3
 80099ac:	d006      	beq.n	80099bc <std+0x48>
 80099ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80099b2:	4294      	cmp	r4, r2
 80099b4:	d002      	beq.n	80099bc <std+0x48>
 80099b6:	33d0      	adds	r3, #208	@ 0xd0
 80099b8:	429c      	cmp	r4, r3
 80099ba:	d105      	bne.n	80099c8 <std+0x54>
 80099bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80099c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099c4:	f000 ba5c 	b.w	8009e80 <__retarget_lock_init_recursive>
 80099c8:	bd10      	pop	{r4, pc}
 80099ca:	bf00      	nop
 80099cc:	08009bd9 	.word	0x08009bd9
 80099d0:	08009bfb 	.word	0x08009bfb
 80099d4:	08009c33 	.word	0x08009c33
 80099d8:	08009c57 	.word	0x08009c57
 80099dc:	24000334 	.word	0x24000334

080099e0 <stdio_exit_handler>:
 80099e0:	4a02      	ldr	r2, [pc, #8]	@ (80099ec <stdio_exit_handler+0xc>)
 80099e2:	4903      	ldr	r1, [pc, #12]	@ (80099f0 <stdio_exit_handler+0x10>)
 80099e4:	4803      	ldr	r0, [pc, #12]	@ (80099f4 <stdio_exit_handler+0x14>)
 80099e6:	f000 b869 	b.w	8009abc <_fwalk_sglue>
 80099ea:	bf00      	nop
 80099ec:	24000010 	.word	0x24000010
 80099f0:	0800b6d5 	.word	0x0800b6d5
 80099f4:	24000020 	.word	0x24000020

080099f8 <cleanup_stdio>:
 80099f8:	6841      	ldr	r1, [r0, #4]
 80099fa:	4b0c      	ldr	r3, [pc, #48]	@ (8009a2c <cleanup_stdio+0x34>)
 80099fc:	4299      	cmp	r1, r3
 80099fe:	b510      	push	{r4, lr}
 8009a00:	4604      	mov	r4, r0
 8009a02:	d001      	beq.n	8009a08 <cleanup_stdio+0x10>
 8009a04:	f001 fe66 	bl	800b6d4 <_fflush_r>
 8009a08:	68a1      	ldr	r1, [r4, #8]
 8009a0a:	4b09      	ldr	r3, [pc, #36]	@ (8009a30 <cleanup_stdio+0x38>)
 8009a0c:	4299      	cmp	r1, r3
 8009a0e:	d002      	beq.n	8009a16 <cleanup_stdio+0x1e>
 8009a10:	4620      	mov	r0, r4
 8009a12:	f001 fe5f 	bl	800b6d4 <_fflush_r>
 8009a16:	68e1      	ldr	r1, [r4, #12]
 8009a18:	4b06      	ldr	r3, [pc, #24]	@ (8009a34 <cleanup_stdio+0x3c>)
 8009a1a:	4299      	cmp	r1, r3
 8009a1c:	d004      	beq.n	8009a28 <cleanup_stdio+0x30>
 8009a1e:	4620      	mov	r0, r4
 8009a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a24:	f001 be56 	b.w	800b6d4 <_fflush_r>
 8009a28:	bd10      	pop	{r4, pc}
 8009a2a:	bf00      	nop
 8009a2c:	24000334 	.word	0x24000334
 8009a30:	2400039c 	.word	0x2400039c
 8009a34:	24000404 	.word	0x24000404

08009a38 <global_stdio_init.part.0>:
 8009a38:	b510      	push	{r4, lr}
 8009a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8009a68 <global_stdio_init.part.0+0x30>)
 8009a3c:	4c0b      	ldr	r4, [pc, #44]	@ (8009a6c <global_stdio_init.part.0+0x34>)
 8009a3e:	4a0c      	ldr	r2, [pc, #48]	@ (8009a70 <global_stdio_init.part.0+0x38>)
 8009a40:	601a      	str	r2, [r3, #0]
 8009a42:	4620      	mov	r0, r4
 8009a44:	2200      	movs	r2, #0
 8009a46:	2104      	movs	r1, #4
 8009a48:	f7ff ff94 	bl	8009974 <std>
 8009a4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009a50:	2201      	movs	r2, #1
 8009a52:	2109      	movs	r1, #9
 8009a54:	f7ff ff8e 	bl	8009974 <std>
 8009a58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009a5c:	2202      	movs	r2, #2
 8009a5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a62:	2112      	movs	r1, #18
 8009a64:	f7ff bf86 	b.w	8009974 <std>
 8009a68:	2400046c 	.word	0x2400046c
 8009a6c:	24000334 	.word	0x24000334
 8009a70:	080099e1 	.word	0x080099e1

08009a74 <__sfp_lock_acquire>:
 8009a74:	4801      	ldr	r0, [pc, #4]	@ (8009a7c <__sfp_lock_acquire+0x8>)
 8009a76:	f000 ba04 	b.w	8009e82 <__retarget_lock_acquire_recursive>
 8009a7a:	bf00      	nop
 8009a7c:	24000475 	.word	0x24000475

08009a80 <__sfp_lock_release>:
 8009a80:	4801      	ldr	r0, [pc, #4]	@ (8009a88 <__sfp_lock_release+0x8>)
 8009a82:	f000 b9ff 	b.w	8009e84 <__retarget_lock_release_recursive>
 8009a86:	bf00      	nop
 8009a88:	24000475 	.word	0x24000475

08009a8c <__sinit>:
 8009a8c:	b510      	push	{r4, lr}
 8009a8e:	4604      	mov	r4, r0
 8009a90:	f7ff fff0 	bl	8009a74 <__sfp_lock_acquire>
 8009a94:	6a23      	ldr	r3, [r4, #32]
 8009a96:	b11b      	cbz	r3, 8009aa0 <__sinit+0x14>
 8009a98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a9c:	f7ff bff0 	b.w	8009a80 <__sfp_lock_release>
 8009aa0:	4b04      	ldr	r3, [pc, #16]	@ (8009ab4 <__sinit+0x28>)
 8009aa2:	6223      	str	r3, [r4, #32]
 8009aa4:	4b04      	ldr	r3, [pc, #16]	@ (8009ab8 <__sinit+0x2c>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d1f5      	bne.n	8009a98 <__sinit+0xc>
 8009aac:	f7ff ffc4 	bl	8009a38 <global_stdio_init.part.0>
 8009ab0:	e7f2      	b.n	8009a98 <__sinit+0xc>
 8009ab2:	bf00      	nop
 8009ab4:	080099f9 	.word	0x080099f9
 8009ab8:	2400046c 	.word	0x2400046c

08009abc <_fwalk_sglue>:
 8009abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ac0:	4607      	mov	r7, r0
 8009ac2:	4688      	mov	r8, r1
 8009ac4:	4614      	mov	r4, r2
 8009ac6:	2600      	movs	r6, #0
 8009ac8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009acc:	f1b9 0901 	subs.w	r9, r9, #1
 8009ad0:	d505      	bpl.n	8009ade <_fwalk_sglue+0x22>
 8009ad2:	6824      	ldr	r4, [r4, #0]
 8009ad4:	2c00      	cmp	r4, #0
 8009ad6:	d1f7      	bne.n	8009ac8 <_fwalk_sglue+0xc>
 8009ad8:	4630      	mov	r0, r6
 8009ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ade:	89ab      	ldrh	r3, [r5, #12]
 8009ae0:	2b01      	cmp	r3, #1
 8009ae2:	d907      	bls.n	8009af4 <_fwalk_sglue+0x38>
 8009ae4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ae8:	3301      	adds	r3, #1
 8009aea:	d003      	beq.n	8009af4 <_fwalk_sglue+0x38>
 8009aec:	4629      	mov	r1, r5
 8009aee:	4638      	mov	r0, r7
 8009af0:	47c0      	blx	r8
 8009af2:	4306      	orrs	r6, r0
 8009af4:	3568      	adds	r5, #104	@ 0x68
 8009af6:	e7e9      	b.n	8009acc <_fwalk_sglue+0x10>

08009af8 <iprintf>:
 8009af8:	b40f      	push	{r0, r1, r2, r3}
 8009afa:	b507      	push	{r0, r1, r2, lr}
 8009afc:	4906      	ldr	r1, [pc, #24]	@ (8009b18 <iprintf+0x20>)
 8009afe:	ab04      	add	r3, sp, #16
 8009b00:	6808      	ldr	r0, [r1, #0]
 8009b02:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b06:	6881      	ldr	r1, [r0, #8]
 8009b08:	9301      	str	r3, [sp, #4]
 8009b0a:	f001 fc47 	bl	800b39c <_vfiprintf_r>
 8009b0e:	b003      	add	sp, #12
 8009b10:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b14:	b004      	add	sp, #16
 8009b16:	4770      	bx	lr
 8009b18:	2400001c 	.word	0x2400001c

08009b1c <_puts_r>:
 8009b1c:	6a03      	ldr	r3, [r0, #32]
 8009b1e:	b570      	push	{r4, r5, r6, lr}
 8009b20:	6884      	ldr	r4, [r0, #8]
 8009b22:	4605      	mov	r5, r0
 8009b24:	460e      	mov	r6, r1
 8009b26:	b90b      	cbnz	r3, 8009b2c <_puts_r+0x10>
 8009b28:	f7ff ffb0 	bl	8009a8c <__sinit>
 8009b2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b2e:	07db      	lsls	r3, r3, #31
 8009b30:	d405      	bmi.n	8009b3e <_puts_r+0x22>
 8009b32:	89a3      	ldrh	r3, [r4, #12]
 8009b34:	0598      	lsls	r0, r3, #22
 8009b36:	d402      	bmi.n	8009b3e <_puts_r+0x22>
 8009b38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b3a:	f000 f9a2 	bl	8009e82 <__retarget_lock_acquire_recursive>
 8009b3e:	89a3      	ldrh	r3, [r4, #12]
 8009b40:	0719      	lsls	r1, r3, #28
 8009b42:	d502      	bpl.n	8009b4a <_puts_r+0x2e>
 8009b44:	6923      	ldr	r3, [r4, #16]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d135      	bne.n	8009bb6 <_puts_r+0x9a>
 8009b4a:	4621      	mov	r1, r4
 8009b4c:	4628      	mov	r0, r5
 8009b4e:	f000 f8c5 	bl	8009cdc <__swsetup_r>
 8009b52:	b380      	cbz	r0, 8009bb6 <_puts_r+0x9a>
 8009b54:	f04f 35ff 	mov.w	r5, #4294967295
 8009b58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b5a:	07da      	lsls	r2, r3, #31
 8009b5c:	d405      	bmi.n	8009b6a <_puts_r+0x4e>
 8009b5e:	89a3      	ldrh	r3, [r4, #12]
 8009b60:	059b      	lsls	r3, r3, #22
 8009b62:	d402      	bmi.n	8009b6a <_puts_r+0x4e>
 8009b64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b66:	f000 f98d 	bl	8009e84 <__retarget_lock_release_recursive>
 8009b6a:	4628      	mov	r0, r5
 8009b6c:	bd70      	pop	{r4, r5, r6, pc}
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	da04      	bge.n	8009b7c <_puts_r+0x60>
 8009b72:	69a2      	ldr	r2, [r4, #24]
 8009b74:	429a      	cmp	r2, r3
 8009b76:	dc17      	bgt.n	8009ba8 <_puts_r+0x8c>
 8009b78:	290a      	cmp	r1, #10
 8009b7a:	d015      	beq.n	8009ba8 <_puts_r+0x8c>
 8009b7c:	6823      	ldr	r3, [r4, #0]
 8009b7e:	1c5a      	adds	r2, r3, #1
 8009b80:	6022      	str	r2, [r4, #0]
 8009b82:	7019      	strb	r1, [r3, #0]
 8009b84:	68a3      	ldr	r3, [r4, #8]
 8009b86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009b8a:	3b01      	subs	r3, #1
 8009b8c:	60a3      	str	r3, [r4, #8]
 8009b8e:	2900      	cmp	r1, #0
 8009b90:	d1ed      	bne.n	8009b6e <_puts_r+0x52>
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	da11      	bge.n	8009bba <_puts_r+0x9e>
 8009b96:	4622      	mov	r2, r4
 8009b98:	210a      	movs	r1, #10
 8009b9a:	4628      	mov	r0, r5
 8009b9c:	f000 f85f 	bl	8009c5e <__swbuf_r>
 8009ba0:	3001      	adds	r0, #1
 8009ba2:	d0d7      	beq.n	8009b54 <_puts_r+0x38>
 8009ba4:	250a      	movs	r5, #10
 8009ba6:	e7d7      	b.n	8009b58 <_puts_r+0x3c>
 8009ba8:	4622      	mov	r2, r4
 8009baa:	4628      	mov	r0, r5
 8009bac:	f000 f857 	bl	8009c5e <__swbuf_r>
 8009bb0:	3001      	adds	r0, #1
 8009bb2:	d1e7      	bne.n	8009b84 <_puts_r+0x68>
 8009bb4:	e7ce      	b.n	8009b54 <_puts_r+0x38>
 8009bb6:	3e01      	subs	r6, #1
 8009bb8:	e7e4      	b.n	8009b84 <_puts_r+0x68>
 8009bba:	6823      	ldr	r3, [r4, #0]
 8009bbc:	1c5a      	adds	r2, r3, #1
 8009bbe:	6022      	str	r2, [r4, #0]
 8009bc0:	220a      	movs	r2, #10
 8009bc2:	701a      	strb	r2, [r3, #0]
 8009bc4:	e7ee      	b.n	8009ba4 <_puts_r+0x88>
	...

08009bc8 <puts>:
 8009bc8:	4b02      	ldr	r3, [pc, #8]	@ (8009bd4 <puts+0xc>)
 8009bca:	4601      	mov	r1, r0
 8009bcc:	6818      	ldr	r0, [r3, #0]
 8009bce:	f7ff bfa5 	b.w	8009b1c <_puts_r>
 8009bd2:	bf00      	nop
 8009bd4:	2400001c 	.word	0x2400001c

08009bd8 <__sread>:
 8009bd8:	b510      	push	{r4, lr}
 8009bda:	460c      	mov	r4, r1
 8009bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009be0:	f000 f900 	bl	8009de4 <_read_r>
 8009be4:	2800      	cmp	r0, #0
 8009be6:	bfab      	itete	ge
 8009be8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009bea:	89a3      	ldrhlt	r3, [r4, #12]
 8009bec:	181b      	addge	r3, r3, r0
 8009bee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009bf2:	bfac      	ite	ge
 8009bf4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009bf6:	81a3      	strhlt	r3, [r4, #12]
 8009bf8:	bd10      	pop	{r4, pc}

08009bfa <__swrite>:
 8009bfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bfe:	461f      	mov	r7, r3
 8009c00:	898b      	ldrh	r3, [r1, #12]
 8009c02:	05db      	lsls	r3, r3, #23
 8009c04:	4605      	mov	r5, r0
 8009c06:	460c      	mov	r4, r1
 8009c08:	4616      	mov	r6, r2
 8009c0a:	d505      	bpl.n	8009c18 <__swrite+0x1e>
 8009c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c10:	2302      	movs	r3, #2
 8009c12:	2200      	movs	r2, #0
 8009c14:	f000 f8d4 	bl	8009dc0 <_lseek_r>
 8009c18:	89a3      	ldrh	r3, [r4, #12]
 8009c1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009c22:	81a3      	strh	r3, [r4, #12]
 8009c24:	4632      	mov	r2, r6
 8009c26:	463b      	mov	r3, r7
 8009c28:	4628      	mov	r0, r5
 8009c2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c2e:	f000 b8eb 	b.w	8009e08 <_write_r>

08009c32 <__sseek>:
 8009c32:	b510      	push	{r4, lr}
 8009c34:	460c      	mov	r4, r1
 8009c36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c3a:	f000 f8c1 	bl	8009dc0 <_lseek_r>
 8009c3e:	1c43      	adds	r3, r0, #1
 8009c40:	89a3      	ldrh	r3, [r4, #12]
 8009c42:	bf15      	itete	ne
 8009c44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009c46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009c4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009c4e:	81a3      	strheq	r3, [r4, #12]
 8009c50:	bf18      	it	ne
 8009c52:	81a3      	strhne	r3, [r4, #12]
 8009c54:	bd10      	pop	{r4, pc}

08009c56 <__sclose>:
 8009c56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c5a:	f000 b8a1 	b.w	8009da0 <_close_r>

08009c5e <__swbuf_r>:
 8009c5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c60:	460e      	mov	r6, r1
 8009c62:	4614      	mov	r4, r2
 8009c64:	4605      	mov	r5, r0
 8009c66:	b118      	cbz	r0, 8009c70 <__swbuf_r+0x12>
 8009c68:	6a03      	ldr	r3, [r0, #32]
 8009c6a:	b90b      	cbnz	r3, 8009c70 <__swbuf_r+0x12>
 8009c6c:	f7ff ff0e 	bl	8009a8c <__sinit>
 8009c70:	69a3      	ldr	r3, [r4, #24]
 8009c72:	60a3      	str	r3, [r4, #8]
 8009c74:	89a3      	ldrh	r3, [r4, #12]
 8009c76:	071a      	lsls	r2, r3, #28
 8009c78:	d501      	bpl.n	8009c7e <__swbuf_r+0x20>
 8009c7a:	6923      	ldr	r3, [r4, #16]
 8009c7c:	b943      	cbnz	r3, 8009c90 <__swbuf_r+0x32>
 8009c7e:	4621      	mov	r1, r4
 8009c80:	4628      	mov	r0, r5
 8009c82:	f000 f82b 	bl	8009cdc <__swsetup_r>
 8009c86:	b118      	cbz	r0, 8009c90 <__swbuf_r+0x32>
 8009c88:	f04f 37ff 	mov.w	r7, #4294967295
 8009c8c:	4638      	mov	r0, r7
 8009c8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c90:	6823      	ldr	r3, [r4, #0]
 8009c92:	6922      	ldr	r2, [r4, #16]
 8009c94:	1a98      	subs	r0, r3, r2
 8009c96:	6963      	ldr	r3, [r4, #20]
 8009c98:	b2f6      	uxtb	r6, r6
 8009c9a:	4283      	cmp	r3, r0
 8009c9c:	4637      	mov	r7, r6
 8009c9e:	dc05      	bgt.n	8009cac <__swbuf_r+0x4e>
 8009ca0:	4621      	mov	r1, r4
 8009ca2:	4628      	mov	r0, r5
 8009ca4:	f001 fd16 	bl	800b6d4 <_fflush_r>
 8009ca8:	2800      	cmp	r0, #0
 8009caa:	d1ed      	bne.n	8009c88 <__swbuf_r+0x2a>
 8009cac:	68a3      	ldr	r3, [r4, #8]
 8009cae:	3b01      	subs	r3, #1
 8009cb0:	60a3      	str	r3, [r4, #8]
 8009cb2:	6823      	ldr	r3, [r4, #0]
 8009cb4:	1c5a      	adds	r2, r3, #1
 8009cb6:	6022      	str	r2, [r4, #0]
 8009cb8:	701e      	strb	r6, [r3, #0]
 8009cba:	6962      	ldr	r2, [r4, #20]
 8009cbc:	1c43      	adds	r3, r0, #1
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	d004      	beq.n	8009ccc <__swbuf_r+0x6e>
 8009cc2:	89a3      	ldrh	r3, [r4, #12]
 8009cc4:	07db      	lsls	r3, r3, #31
 8009cc6:	d5e1      	bpl.n	8009c8c <__swbuf_r+0x2e>
 8009cc8:	2e0a      	cmp	r6, #10
 8009cca:	d1df      	bne.n	8009c8c <__swbuf_r+0x2e>
 8009ccc:	4621      	mov	r1, r4
 8009cce:	4628      	mov	r0, r5
 8009cd0:	f001 fd00 	bl	800b6d4 <_fflush_r>
 8009cd4:	2800      	cmp	r0, #0
 8009cd6:	d0d9      	beq.n	8009c8c <__swbuf_r+0x2e>
 8009cd8:	e7d6      	b.n	8009c88 <__swbuf_r+0x2a>
	...

08009cdc <__swsetup_r>:
 8009cdc:	b538      	push	{r3, r4, r5, lr}
 8009cde:	4b29      	ldr	r3, [pc, #164]	@ (8009d84 <__swsetup_r+0xa8>)
 8009ce0:	4605      	mov	r5, r0
 8009ce2:	6818      	ldr	r0, [r3, #0]
 8009ce4:	460c      	mov	r4, r1
 8009ce6:	b118      	cbz	r0, 8009cf0 <__swsetup_r+0x14>
 8009ce8:	6a03      	ldr	r3, [r0, #32]
 8009cea:	b90b      	cbnz	r3, 8009cf0 <__swsetup_r+0x14>
 8009cec:	f7ff fece 	bl	8009a8c <__sinit>
 8009cf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cf4:	0719      	lsls	r1, r3, #28
 8009cf6:	d422      	bmi.n	8009d3e <__swsetup_r+0x62>
 8009cf8:	06da      	lsls	r2, r3, #27
 8009cfa:	d407      	bmi.n	8009d0c <__swsetup_r+0x30>
 8009cfc:	2209      	movs	r2, #9
 8009cfe:	602a      	str	r2, [r5, #0]
 8009d00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d04:	81a3      	strh	r3, [r4, #12]
 8009d06:	f04f 30ff 	mov.w	r0, #4294967295
 8009d0a:	e033      	b.n	8009d74 <__swsetup_r+0x98>
 8009d0c:	0758      	lsls	r0, r3, #29
 8009d0e:	d512      	bpl.n	8009d36 <__swsetup_r+0x5a>
 8009d10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d12:	b141      	cbz	r1, 8009d26 <__swsetup_r+0x4a>
 8009d14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d18:	4299      	cmp	r1, r3
 8009d1a:	d002      	beq.n	8009d22 <__swsetup_r+0x46>
 8009d1c:	4628      	mov	r0, r5
 8009d1e:	f000 fe99 	bl	800aa54 <_free_r>
 8009d22:	2300      	movs	r3, #0
 8009d24:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d26:	89a3      	ldrh	r3, [r4, #12]
 8009d28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009d2c:	81a3      	strh	r3, [r4, #12]
 8009d2e:	2300      	movs	r3, #0
 8009d30:	6063      	str	r3, [r4, #4]
 8009d32:	6923      	ldr	r3, [r4, #16]
 8009d34:	6023      	str	r3, [r4, #0]
 8009d36:	89a3      	ldrh	r3, [r4, #12]
 8009d38:	f043 0308 	orr.w	r3, r3, #8
 8009d3c:	81a3      	strh	r3, [r4, #12]
 8009d3e:	6923      	ldr	r3, [r4, #16]
 8009d40:	b94b      	cbnz	r3, 8009d56 <__swsetup_r+0x7a>
 8009d42:	89a3      	ldrh	r3, [r4, #12]
 8009d44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009d48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d4c:	d003      	beq.n	8009d56 <__swsetup_r+0x7a>
 8009d4e:	4621      	mov	r1, r4
 8009d50:	4628      	mov	r0, r5
 8009d52:	f001 fd0d 	bl	800b770 <__smakebuf_r>
 8009d56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d5a:	f013 0201 	ands.w	r2, r3, #1
 8009d5e:	d00a      	beq.n	8009d76 <__swsetup_r+0x9a>
 8009d60:	2200      	movs	r2, #0
 8009d62:	60a2      	str	r2, [r4, #8]
 8009d64:	6962      	ldr	r2, [r4, #20]
 8009d66:	4252      	negs	r2, r2
 8009d68:	61a2      	str	r2, [r4, #24]
 8009d6a:	6922      	ldr	r2, [r4, #16]
 8009d6c:	b942      	cbnz	r2, 8009d80 <__swsetup_r+0xa4>
 8009d6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d72:	d1c5      	bne.n	8009d00 <__swsetup_r+0x24>
 8009d74:	bd38      	pop	{r3, r4, r5, pc}
 8009d76:	0799      	lsls	r1, r3, #30
 8009d78:	bf58      	it	pl
 8009d7a:	6962      	ldrpl	r2, [r4, #20]
 8009d7c:	60a2      	str	r2, [r4, #8]
 8009d7e:	e7f4      	b.n	8009d6a <__swsetup_r+0x8e>
 8009d80:	2000      	movs	r0, #0
 8009d82:	e7f7      	b.n	8009d74 <__swsetup_r+0x98>
 8009d84:	2400001c 	.word	0x2400001c

08009d88 <memset>:
 8009d88:	4402      	add	r2, r0
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	d100      	bne.n	8009d92 <memset+0xa>
 8009d90:	4770      	bx	lr
 8009d92:	f803 1b01 	strb.w	r1, [r3], #1
 8009d96:	e7f9      	b.n	8009d8c <memset+0x4>

08009d98 <_localeconv_r>:
 8009d98:	4800      	ldr	r0, [pc, #0]	@ (8009d9c <_localeconv_r+0x4>)
 8009d9a:	4770      	bx	lr
 8009d9c:	2400015c 	.word	0x2400015c

08009da0 <_close_r>:
 8009da0:	b538      	push	{r3, r4, r5, lr}
 8009da2:	4d06      	ldr	r5, [pc, #24]	@ (8009dbc <_close_r+0x1c>)
 8009da4:	2300      	movs	r3, #0
 8009da6:	4604      	mov	r4, r0
 8009da8:	4608      	mov	r0, r1
 8009daa:	602b      	str	r3, [r5, #0]
 8009dac:	f7f6 ff8f 	bl	8000cce <_close>
 8009db0:	1c43      	adds	r3, r0, #1
 8009db2:	d102      	bne.n	8009dba <_close_r+0x1a>
 8009db4:	682b      	ldr	r3, [r5, #0]
 8009db6:	b103      	cbz	r3, 8009dba <_close_r+0x1a>
 8009db8:	6023      	str	r3, [r4, #0]
 8009dba:	bd38      	pop	{r3, r4, r5, pc}
 8009dbc:	24000470 	.word	0x24000470

08009dc0 <_lseek_r>:
 8009dc0:	b538      	push	{r3, r4, r5, lr}
 8009dc2:	4d07      	ldr	r5, [pc, #28]	@ (8009de0 <_lseek_r+0x20>)
 8009dc4:	4604      	mov	r4, r0
 8009dc6:	4608      	mov	r0, r1
 8009dc8:	4611      	mov	r1, r2
 8009dca:	2200      	movs	r2, #0
 8009dcc:	602a      	str	r2, [r5, #0]
 8009dce:	461a      	mov	r2, r3
 8009dd0:	f7f6 ffa4 	bl	8000d1c <_lseek>
 8009dd4:	1c43      	adds	r3, r0, #1
 8009dd6:	d102      	bne.n	8009dde <_lseek_r+0x1e>
 8009dd8:	682b      	ldr	r3, [r5, #0]
 8009dda:	b103      	cbz	r3, 8009dde <_lseek_r+0x1e>
 8009ddc:	6023      	str	r3, [r4, #0]
 8009dde:	bd38      	pop	{r3, r4, r5, pc}
 8009de0:	24000470 	.word	0x24000470

08009de4 <_read_r>:
 8009de4:	b538      	push	{r3, r4, r5, lr}
 8009de6:	4d07      	ldr	r5, [pc, #28]	@ (8009e04 <_read_r+0x20>)
 8009de8:	4604      	mov	r4, r0
 8009dea:	4608      	mov	r0, r1
 8009dec:	4611      	mov	r1, r2
 8009dee:	2200      	movs	r2, #0
 8009df0:	602a      	str	r2, [r5, #0]
 8009df2:	461a      	mov	r2, r3
 8009df4:	f7f6 ff32 	bl	8000c5c <_read>
 8009df8:	1c43      	adds	r3, r0, #1
 8009dfa:	d102      	bne.n	8009e02 <_read_r+0x1e>
 8009dfc:	682b      	ldr	r3, [r5, #0]
 8009dfe:	b103      	cbz	r3, 8009e02 <_read_r+0x1e>
 8009e00:	6023      	str	r3, [r4, #0]
 8009e02:	bd38      	pop	{r3, r4, r5, pc}
 8009e04:	24000470 	.word	0x24000470

08009e08 <_write_r>:
 8009e08:	b538      	push	{r3, r4, r5, lr}
 8009e0a:	4d07      	ldr	r5, [pc, #28]	@ (8009e28 <_write_r+0x20>)
 8009e0c:	4604      	mov	r4, r0
 8009e0e:	4608      	mov	r0, r1
 8009e10:	4611      	mov	r1, r2
 8009e12:	2200      	movs	r2, #0
 8009e14:	602a      	str	r2, [r5, #0]
 8009e16:	461a      	mov	r2, r3
 8009e18:	f7f6 ff3d 	bl	8000c96 <_write>
 8009e1c:	1c43      	adds	r3, r0, #1
 8009e1e:	d102      	bne.n	8009e26 <_write_r+0x1e>
 8009e20:	682b      	ldr	r3, [r5, #0]
 8009e22:	b103      	cbz	r3, 8009e26 <_write_r+0x1e>
 8009e24:	6023      	str	r3, [r4, #0]
 8009e26:	bd38      	pop	{r3, r4, r5, pc}
 8009e28:	24000470 	.word	0x24000470

08009e2c <__errno>:
 8009e2c:	4b01      	ldr	r3, [pc, #4]	@ (8009e34 <__errno+0x8>)
 8009e2e:	6818      	ldr	r0, [r3, #0]
 8009e30:	4770      	bx	lr
 8009e32:	bf00      	nop
 8009e34:	2400001c 	.word	0x2400001c

08009e38 <__libc_init_array>:
 8009e38:	b570      	push	{r4, r5, r6, lr}
 8009e3a:	4d0d      	ldr	r5, [pc, #52]	@ (8009e70 <__libc_init_array+0x38>)
 8009e3c:	4c0d      	ldr	r4, [pc, #52]	@ (8009e74 <__libc_init_array+0x3c>)
 8009e3e:	1b64      	subs	r4, r4, r5
 8009e40:	10a4      	asrs	r4, r4, #2
 8009e42:	2600      	movs	r6, #0
 8009e44:	42a6      	cmp	r6, r4
 8009e46:	d109      	bne.n	8009e5c <__libc_init_array+0x24>
 8009e48:	4d0b      	ldr	r5, [pc, #44]	@ (8009e78 <__libc_init_array+0x40>)
 8009e4a:	4c0c      	ldr	r4, [pc, #48]	@ (8009e7c <__libc_init_array+0x44>)
 8009e4c:	f001 fdbc 	bl	800b9c8 <_init>
 8009e50:	1b64      	subs	r4, r4, r5
 8009e52:	10a4      	asrs	r4, r4, #2
 8009e54:	2600      	movs	r6, #0
 8009e56:	42a6      	cmp	r6, r4
 8009e58:	d105      	bne.n	8009e66 <__libc_init_array+0x2e>
 8009e5a:	bd70      	pop	{r4, r5, r6, pc}
 8009e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e60:	4798      	blx	r3
 8009e62:	3601      	adds	r6, #1
 8009e64:	e7ee      	b.n	8009e44 <__libc_init_array+0xc>
 8009e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e6a:	4798      	blx	r3
 8009e6c:	3601      	adds	r6, #1
 8009e6e:	e7f2      	b.n	8009e56 <__libc_init_array+0x1e>
 8009e70:	0800bde4 	.word	0x0800bde4
 8009e74:	0800bde4 	.word	0x0800bde4
 8009e78:	0800bde4 	.word	0x0800bde4
 8009e7c:	0800bde8 	.word	0x0800bde8

08009e80 <__retarget_lock_init_recursive>:
 8009e80:	4770      	bx	lr

08009e82 <__retarget_lock_acquire_recursive>:
 8009e82:	4770      	bx	lr

08009e84 <__retarget_lock_release_recursive>:
 8009e84:	4770      	bx	lr

08009e86 <quorem>:
 8009e86:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e8a:	6903      	ldr	r3, [r0, #16]
 8009e8c:	690c      	ldr	r4, [r1, #16]
 8009e8e:	42a3      	cmp	r3, r4
 8009e90:	4607      	mov	r7, r0
 8009e92:	db7e      	blt.n	8009f92 <quorem+0x10c>
 8009e94:	3c01      	subs	r4, #1
 8009e96:	f101 0814 	add.w	r8, r1, #20
 8009e9a:	00a3      	lsls	r3, r4, #2
 8009e9c:	f100 0514 	add.w	r5, r0, #20
 8009ea0:	9300      	str	r3, [sp, #0]
 8009ea2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ea6:	9301      	str	r3, [sp, #4]
 8009ea8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009eac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009eb0:	3301      	adds	r3, #1
 8009eb2:	429a      	cmp	r2, r3
 8009eb4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009eb8:	fbb2 f6f3 	udiv	r6, r2, r3
 8009ebc:	d32e      	bcc.n	8009f1c <quorem+0x96>
 8009ebe:	f04f 0a00 	mov.w	sl, #0
 8009ec2:	46c4      	mov	ip, r8
 8009ec4:	46ae      	mov	lr, r5
 8009ec6:	46d3      	mov	fp, sl
 8009ec8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009ecc:	b298      	uxth	r0, r3
 8009ece:	fb06 a000 	mla	r0, r6, r0, sl
 8009ed2:	0c02      	lsrs	r2, r0, #16
 8009ed4:	0c1b      	lsrs	r3, r3, #16
 8009ed6:	fb06 2303 	mla	r3, r6, r3, r2
 8009eda:	f8de 2000 	ldr.w	r2, [lr]
 8009ede:	b280      	uxth	r0, r0
 8009ee0:	b292      	uxth	r2, r2
 8009ee2:	1a12      	subs	r2, r2, r0
 8009ee4:	445a      	add	r2, fp
 8009ee6:	f8de 0000 	ldr.w	r0, [lr]
 8009eea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009eee:	b29b      	uxth	r3, r3
 8009ef0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009ef4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009ef8:	b292      	uxth	r2, r2
 8009efa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009efe:	45e1      	cmp	r9, ip
 8009f00:	f84e 2b04 	str.w	r2, [lr], #4
 8009f04:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009f08:	d2de      	bcs.n	8009ec8 <quorem+0x42>
 8009f0a:	9b00      	ldr	r3, [sp, #0]
 8009f0c:	58eb      	ldr	r3, [r5, r3]
 8009f0e:	b92b      	cbnz	r3, 8009f1c <quorem+0x96>
 8009f10:	9b01      	ldr	r3, [sp, #4]
 8009f12:	3b04      	subs	r3, #4
 8009f14:	429d      	cmp	r5, r3
 8009f16:	461a      	mov	r2, r3
 8009f18:	d32f      	bcc.n	8009f7a <quorem+0xf4>
 8009f1a:	613c      	str	r4, [r7, #16]
 8009f1c:	4638      	mov	r0, r7
 8009f1e:	f001 f90b 	bl	800b138 <__mcmp>
 8009f22:	2800      	cmp	r0, #0
 8009f24:	db25      	blt.n	8009f72 <quorem+0xec>
 8009f26:	4629      	mov	r1, r5
 8009f28:	2000      	movs	r0, #0
 8009f2a:	f858 2b04 	ldr.w	r2, [r8], #4
 8009f2e:	f8d1 c000 	ldr.w	ip, [r1]
 8009f32:	fa1f fe82 	uxth.w	lr, r2
 8009f36:	fa1f f38c 	uxth.w	r3, ip
 8009f3a:	eba3 030e 	sub.w	r3, r3, lr
 8009f3e:	4403      	add	r3, r0
 8009f40:	0c12      	lsrs	r2, r2, #16
 8009f42:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009f46:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f50:	45c1      	cmp	r9, r8
 8009f52:	f841 3b04 	str.w	r3, [r1], #4
 8009f56:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009f5a:	d2e6      	bcs.n	8009f2a <quorem+0xa4>
 8009f5c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f60:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f64:	b922      	cbnz	r2, 8009f70 <quorem+0xea>
 8009f66:	3b04      	subs	r3, #4
 8009f68:	429d      	cmp	r5, r3
 8009f6a:	461a      	mov	r2, r3
 8009f6c:	d30b      	bcc.n	8009f86 <quorem+0x100>
 8009f6e:	613c      	str	r4, [r7, #16]
 8009f70:	3601      	adds	r6, #1
 8009f72:	4630      	mov	r0, r6
 8009f74:	b003      	add	sp, #12
 8009f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f7a:	6812      	ldr	r2, [r2, #0]
 8009f7c:	3b04      	subs	r3, #4
 8009f7e:	2a00      	cmp	r2, #0
 8009f80:	d1cb      	bne.n	8009f1a <quorem+0x94>
 8009f82:	3c01      	subs	r4, #1
 8009f84:	e7c6      	b.n	8009f14 <quorem+0x8e>
 8009f86:	6812      	ldr	r2, [r2, #0]
 8009f88:	3b04      	subs	r3, #4
 8009f8a:	2a00      	cmp	r2, #0
 8009f8c:	d1ef      	bne.n	8009f6e <quorem+0xe8>
 8009f8e:	3c01      	subs	r4, #1
 8009f90:	e7ea      	b.n	8009f68 <quorem+0xe2>
 8009f92:	2000      	movs	r0, #0
 8009f94:	e7ee      	b.n	8009f74 <quorem+0xee>
	...

08009f98 <_dtoa_r>:
 8009f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f9c:	ed2d 8b02 	vpush	{d8}
 8009fa0:	69c7      	ldr	r7, [r0, #28]
 8009fa2:	b091      	sub	sp, #68	@ 0x44
 8009fa4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009fa8:	ec55 4b10 	vmov	r4, r5, d0
 8009fac:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8009fae:	9107      	str	r1, [sp, #28]
 8009fb0:	4681      	mov	r9, r0
 8009fb2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009fb4:	930d      	str	r3, [sp, #52]	@ 0x34
 8009fb6:	b97f      	cbnz	r7, 8009fd8 <_dtoa_r+0x40>
 8009fb8:	2010      	movs	r0, #16
 8009fba:	f000 fd95 	bl	800aae8 <malloc>
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	f8c9 001c 	str.w	r0, [r9, #28]
 8009fc4:	b920      	cbnz	r0, 8009fd0 <_dtoa_r+0x38>
 8009fc6:	4ba0      	ldr	r3, [pc, #640]	@ (800a248 <_dtoa_r+0x2b0>)
 8009fc8:	21ef      	movs	r1, #239	@ 0xef
 8009fca:	48a0      	ldr	r0, [pc, #640]	@ (800a24c <_dtoa_r+0x2b4>)
 8009fcc:	f001 fc4c 	bl	800b868 <__assert_func>
 8009fd0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009fd4:	6007      	str	r7, [r0, #0]
 8009fd6:	60c7      	str	r7, [r0, #12]
 8009fd8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009fdc:	6819      	ldr	r1, [r3, #0]
 8009fde:	b159      	cbz	r1, 8009ff8 <_dtoa_r+0x60>
 8009fe0:	685a      	ldr	r2, [r3, #4]
 8009fe2:	604a      	str	r2, [r1, #4]
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	4093      	lsls	r3, r2
 8009fe8:	608b      	str	r3, [r1, #8]
 8009fea:	4648      	mov	r0, r9
 8009fec:	f000 fe72 	bl	800acd4 <_Bfree>
 8009ff0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	601a      	str	r2, [r3, #0]
 8009ff8:	1e2b      	subs	r3, r5, #0
 8009ffa:	bfbb      	ittet	lt
 8009ffc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a000:	9303      	strlt	r3, [sp, #12]
 800a002:	2300      	movge	r3, #0
 800a004:	2201      	movlt	r2, #1
 800a006:	bfac      	ite	ge
 800a008:	6033      	strge	r3, [r6, #0]
 800a00a:	6032      	strlt	r2, [r6, #0]
 800a00c:	4b90      	ldr	r3, [pc, #576]	@ (800a250 <_dtoa_r+0x2b8>)
 800a00e:	9e03      	ldr	r6, [sp, #12]
 800a010:	43b3      	bics	r3, r6
 800a012:	d110      	bne.n	800a036 <_dtoa_r+0x9e>
 800a014:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a016:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a01a:	6013      	str	r3, [r2, #0]
 800a01c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800a020:	4323      	orrs	r3, r4
 800a022:	f000 84e6 	beq.w	800a9f2 <_dtoa_r+0xa5a>
 800a026:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a028:	4f8a      	ldr	r7, [pc, #552]	@ (800a254 <_dtoa_r+0x2bc>)
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	f000 84e8 	beq.w	800aa00 <_dtoa_r+0xa68>
 800a030:	1cfb      	adds	r3, r7, #3
 800a032:	f000 bce3 	b.w	800a9fc <_dtoa_r+0xa64>
 800a036:	ed9d 8b02 	vldr	d8, [sp, #8]
 800a03a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a03e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a042:	d10a      	bne.n	800a05a <_dtoa_r+0xc2>
 800a044:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a046:	2301      	movs	r3, #1
 800a048:	6013      	str	r3, [r2, #0]
 800a04a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a04c:	b113      	cbz	r3, 800a054 <_dtoa_r+0xbc>
 800a04e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a050:	4b81      	ldr	r3, [pc, #516]	@ (800a258 <_dtoa_r+0x2c0>)
 800a052:	6013      	str	r3, [r2, #0]
 800a054:	4f81      	ldr	r7, [pc, #516]	@ (800a25c <_dtoa_r+0x2c4>)
 800a056:	f000 bcd3 	b.w	800aa00 <_dtoa_r+0xa68>
 800a05a:	aa0e      	add	r2, sp, #56	@ 0x38
 800a05c:	a90f      	add	r1, sp, #60	@ 0x3c
 800a05e:	4648      	mov	r0, r9
 800a060:	eeb0 0b48 	vmov.f64	d0, d8
 800a064:	f001 f918 	bl	800b298 <__d2b>
 800a068:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800a06c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a06e:	9001      	str	r0, [sp, #4]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d045      	beq.n	800a100 <_dtoa_r+0x168>
 800a074:	eeb0 7b48 	vmov.f64	d7, d8
 800a078:	ee18 1a90 	vmov	r1, s17
 800a07c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800a080:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800a084:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800a088:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a08c:	2500      	movs	r5, #0
 800a08e:	ee07 1a90 	vmov	s15, r1
 800a092:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800a096:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800a230 <_dtoa_r+0x298>
 800a09a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a09e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800a238 <_dtoa_r+0x2a0>
 800a0a2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a0a6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800a240 <_dtoa_r+0x2a8>
 800a0aa:	ee07 3a90 	vmov	s15, r3
 800a0ae:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800a0b2:	eeb0 7b46 	vmov.f64	d7, d6
 800a0b6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800a0ba:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a0be:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a0c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0c6:	ee16 8a90 	vmov	r8, s13
 800a0ca:	d508      	bpl.n	800a0de <_dtoa_r+0x146>
 800a0cc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a0d0:	eeb4 6b47 	vcmp.f64	d6, d7
 800a0d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0d8:	bf18      	it	ne
 800a0da:	f108 38ff 	addne.w	r8, r8, #4294967295
 800a0de:	f1b8 0f16 	cmp.w	r8, #22
 800a0e2:	d82b      	bhi.n	800a13c <_dtoa_r+0x1a4>
 800a0e4:	495e      	ldr	r1, [pc, #376]	@ (800a260 <_dtoa_r+0x2c8>)
 800a0e6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800a0ea:	ed91 7b00 	vldr	d7, [r1]
 800a0ee:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a0f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0f6:	d501      	bpl.n	800a0fc <_dtoa_r+0x164>
 800a0f8:	f108 38ff 	add.w	r8, r8, #4294967295
 800a0fc:	2100      	movs	r1, #0
 800a0fe:	e01e      	b.n	800a13e <_dtoa_r+0x1a6>
 800a100:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a102:	4413      	add	r3, r2
 800a104:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800a108:	2920      	cmp	r1, #32
 800a10a:	bfc1      	itttt	gt
 800a10c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800a110:	408e      	lslgt	r6, r1
 800a112:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800a116:	fa24 f101 	lsrgt.w	r1, r4, r1
 800a11a:	bfd6      	itet	le
 800a11c:	f1c1 0120 	rsble	r1, r1, #32
 800a120:	4331      	orrgt	r1, r6
 800a122:	fa04 f101 	lslle.w	r1, r4, r1
 800a126:	ee07 1a90 	vmov	s15, r1
 800a12a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a12e:	3b01      	subs	r3, #1
 800a130:	ee17 1a90 	vmov	r1, s15
 800a134:	2501      	movs	r5, #1
 800a136:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800a13a:	e7a8      	b.n	800a08e <_dtoa_r+0xf6>
 800a13c:	2101      	movs	r1, #1
 800a13e:	1ad2      	subs	r2, r2, r3
 800a140:	1e53      	subs	r3, r2, #1
 800a142:	9306      	str	r3, [sp, #24]
 800a144:	bf45      	ittet	mi
 800a146:	f1c2 0301 	rsbmi	r3, r2, #1
 800a14a:	9304      	strmi	r3, [sp, #16]
 800a14c:	2300      	movpl	r3, #0
 800a14e:	2300      	movmi	r3, #0
 800a150:	bf4c      	ite	mi
 800a152:	9306      	strmi	r3, [sp, #24]
 800a154:	9304      	strpl	r3, [sp, #16]
 800a156:	f1b8 0f00 	cmp.w	r8, #0
 800a15a:	910c      	str	r1, [sp, #48]	@ 0x30
 800a15c:	db18      	blt.n	800a190 <_dtoa_r+0x1f8>
 800a15e:	9b06      	ldr	r3, [sp, #24]
 800a160:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800a164:	4443      	add	r3, r8
 800a166:	9306      	str	r3, [sp, #24]
 800a168:	2300      	movs	r3, #0
 800a16a:	9a07      	ldr	r2, [sp, #28]
 800a16c:	2a09      	cmp	r2, #9
 800a16e:	d845      	bhi.n	800a1fc <_dtoa_r+0x264>
 800a170:	2a05      	cmp	r2, #5
 800a172:	bfc4      	itt	gt
 800a174:	3a04      	subgt	r2, #4
 800a176:	9207      	strgt	r2, [sp, #28]
 800a178:	9a07      	ldr	r2, [sp, #28]
 800a17a:	f1a2 0202 	sub.w	r2, r2, #2
 800a17e:	bfcc      	ite	gt
 800a180:	2400      	movgt	r4, #0
 800a182:	2401      	movle	r4, #1
 800a184:	2a03      	cmp	r2, #3
 800a186:	d844      	bhi.n	800a212 <_dtoa_r+0x27a>
 800a188:	e8df f002 	tbb	[pc, r2]
 800a18c:	0b173634 	.word	0x0b173634
 800a190:	9b04      	ldr	r3, [sp, #16]
 800a192:	2200      	movs	r2, #0
 800a194:	eba3 0308 	sub.w	r3, r3, r8
 800a198:	9304      	str	r3, [sp, #16]
 800a19a:	920a      	str	r2, [sp, #40]	@ 0x28
 800a19c:	f1c8 0300 	rsb	r3, r8, #0
 800a1a0:	e7e3      	b.n	800a16a <_dtoa_r+0x1d2>
 800a1a2:	2201      	movs	r2, #1
 800a1a4:	9208      	str	r2, [sp, #32]
 800a1a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1a8:	eb08 0b02 	add.w	fp, r8, r2
 800a1ac:	f10b 0a01 	add.w	sl, fp, #1
 800a1b0:	4652      	mov	r2, sl
 800a1b2:	2a01      	cmp	r2, #1
 800a1b4:	bfb8      	it	lt
 800a1b6:	2201      	movlt	r2, #1
 800a1b8:	e006      	b.n	800a1c8 <_dtoa_r+0x230>
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	9208      	str	r2, [sp, #32]
 800a1be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1c0:	2a00      	cmp	r2, #0
 800a1c2:	dd29      	ble.n	800a218 <_dtoa_r+0x280>
 800a1c4:	4693      	mov	fp, r2
 800a1c6:	4692      	mov	sl, r2
 800a1c8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800a1cc:	2100      	movs	r1, #0
 800a1ce:	2004      	movs	r0, #4
 800a1d0:	f100 0614 	add.w	r6, r0, #20
 800a1d4:	4296      	cmp	r6, r2
 800a1d6:	d926      	bls.n	800a226 <_dtoa_r+0x28e>
 800a1d8:	6079      	str	r1, [r7, #4]
 800a1da:	4648      	mov	r0, r9
 800a1dc:	9305      	str	r3, [sp, #20]
 800a1de:	f000 fd39 	bl	800ac54 <_Balloc>
 800a1e2:	9b05      	ldr	r3, [sp, #20]
 800a1e4:	4607      	mov	r7, r0
 800a1e6:	2800      	cmp	r0, #0
 800a1e8:	d13e      	bne.n	800a268 <_dtoa_r+0x2d0>
 800a1ea:	4b1e      	ldr	r3, [pc, #120]	@ (800a264 <_dtoa_r+0x2cc>)
 800a1ec:	4602      	mov	r2, r0
 800a1ee:	f240 11af 	movw	r1, #431	@ 0x1af
 800a1f2:	e6ea      	b.n	8009fca <_dtoa_r+0x32>
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	e7e1      	b.n	800a1bc <_dtoa_r+0x224>
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	e7d3      	b.n	800a1a4 <_dtoa_r+0x20c>
 800a1fc:	2401      	movs	r4, #1
 800a1fe:	2200      	movs	r2, #0
 800a200:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a204:	f04f 3bff 	mov.w	fp, #4294967295
 800a208:	2100      	movs	r1, #0
 800a20a:	46da      	mov	sl, fp
 800a20c:	2212      	movs	r2, #18
 800a20e:	9109      	str	r1, [sp, #36]	@ 0x24
 800a210:	e7da      	b.n	800a1c8 <_dtoa_r+0x230>
 800a212:	2201      	movs	r2, #1
 800a214:	9208      	str	r2, [sp, #32]
 800a216:	e7f5      	b.n	800a204 <_dtoa_r+0x26c>
 800a218:	f04f 0b01 	mov.w	fp, #1
 800a21c:	46da      	mov	sl, fp
 800a21e:	465a      	mov	r2, fp
 800a220:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800a224:	e7d0      	b.n	800a1c8 <_dtoa_r+0x230>
 800a226:	3101      	adds	r1, #1
 800a228:	0040      	lsls	r0, r0, #1
 800a22a:	e7d1      	b.n	800a1d0 <_dtoa_r+0x238>
 800a22c:	f3af 8000 	nop.w
 800a230:	636f4361 	.word	0x636f4361
 800a234:	3fd287a7 	.word	0x3fd287a7
 800a238:	8b60c8b3 	.word	0x8b60c8b3
 800a23c:	3fc68a28 	.word	0x3fc68a28
 800a240:	509f79fb 	.word	0x509f79fb
 800a244:	3fd34413 	.word	0x3fd34413
 800a248:	0800baa9 	.word	0x0800baa9
 800a24c:	0800bac0 	.word	0x0800bac0
 800a250:	7ff00000 	.word	0x7ff00000
 800a254:	0800baa5 	.word	0x0800baa5
 800a258:	0800ba79 	.word	0x0800ba79
 800a25c:	0800ba78 	.word	0x0800ba78
 800a260:	0800bc10 	.word	0x0800bc10
 800a264:	0800bb18 	.word	0x0800bb18
 800a268:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800a26c:	f1ba 0f0e 	cmp.w	sl, #14
 800a270:	6010      	str	r0, [r2, #0]
 800a272:	d86e      	bhi.n	800a352 <_dtoa_r+0x3ba>
 800a274:	2c00      	cmp	r4, #0
 800a276:	d06c      	beq.n	800a352 <_dtoa_r+0x3ba>
 800a278:	f1b8 0f00 	cmp.w	r8, #0
 800a27c:	f340 80b4 	ble.w	800a3e8 <_dtoa_r+0x450>
 800a280:	4ac8      	ldr	r2, [pc, #800]	@ (800a5a4 <_dtoa_r+0x60c>)
 800a282:	f008 010f 	and.w	r1, r8, #15
 800a286:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a28a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800a28e:	ed92 7b00 	vldr	d7, [r2]
 800a292:	ea4f 1128 	mov.w	r1, r8, asr #4
 800a296:	f000 809b 	beq.w	800a3d0 <_dtoa_r+0x438>
 800a29a:	4ac3      	ldr	r2, [pc, #780]	@ (800a5a8 <_dtoa_r+0x610>)
 800a29c:	ed92 6b08 	vldr	d6, [r2, #32]
 800a2a0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800a2a4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a2a8:	f001 010f 	and.w	r1, r1, #15
 800a2ac:	2203      	movs	r2, #3
 800a2ae:	48be      	ldr	r0, [pc, #760]	@ (800a5a8 <_dtoa_r+0x610>)
 800a2b0:	2900      	cmp	r1, #0
 800a2b2:	f040 808f 	bne.w	800a3d4 <_dtoa_r+0x43c>
 800a2b6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a2ba:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a2be:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a2c2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a2c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a2c8:	2900      	cmp	r1, #0
 800a2ca:	f000 80b3 	beq.w	800a434 <_dtoa_r+0x49c>
 800a2ce:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800a2d2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a2d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2da:	f140 80ab 	bpl.w	800a434 <_dtoa_r+0x49c>
 800a2de:	f1ba 0f00 	cmp.w	sl, #0
 800a2e2:	f000 80a7 	beq.w	800a434 <_dtoa_r+0x49c>
 800a2e6:	f1bb 0f00 	cmp.w	fp, #0
 800a2ea:	dd30      	ble.n	800a34e <_dtoa_r+0x3b6>
 800a2ec:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800a2f0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a2f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a2f8:	f108 31ff 	add.w	r1, r8, #4294967295
 800a2fc:	9105      	str	r1, [sp, #20]
 800a2fe:	3201      	adds	r2, #1
 800a300:	465c      	mov	r4, fp
 800a302:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a306:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800a30a:	ee07 2a90 	vmov	s15, r2
 800a30e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a312:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a316:	ee15 2a90 	vmov	r2, s11
 800a31a:	ec51 0b15 	vmov	r0, r1, d5
 800a31e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800a322:	2c00      	cmp	r4, #0
 800a324:	f040 808a 	bne.w	800a43c <_dtoa_r+0x4a4>
 800a328:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800a32c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a330:	ec41 0b17 	vmov	d7, r0, r1
 800a334:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a33c:	f300 826a 	bgt.w	800a814 <_dtoa_r+0x87c>
 800a340:	eeb1 7b47 	vneg.f64	d7, d7
 800a344:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a34c:	d423      	bmi.n	800a396 <_dtoa_r+0x3fe>
 800a34e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a352:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a354:	2a00      	cmp	r2, #0
 800a356:	f2c0 8129 	blt.w	800a5ac <_dtoa_r+0x614>
 800a35a:	f1b8 0f0e 	cmp.w	r8, #14
 800a35e:	f300 8125 	bgt.w	800a5ac <_dtoa_r+0x614>
 800a362:	4b90      	ldr	r3, [pc, #576]	@ (800a5a4 <_dtoa_r+0x60c>)
 800a364:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a368:	ed93 6b00 	vldr	d6, [r3]
 800a36c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a36e:	2b00      	cmp	r3, #0
 800a370:	f280 80c8 	bge.w	800a504 <_dtoa_r+0x56c>
 800a374:	f1ba 0f00 	cmp.w	sl, #0
 800a378:	f300 80c4 	bgt.w	800a504 <_dtoa_r+0x56c>
 800a37c:	d10b      	bne.n	800a396 <_dtoa_r+0x3fe>
 800a37e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800a382:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a386:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a38a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a38e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a392:	f2c0 823c 	blt.w	800a80e <_dtoa_r+0x876>
 800a396:	2400      	movs	r4, #0
 800a398:	4625      	mov	r5, r4
 800a39a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a39c:	43db      	mvns	r3, r3
 800a39e:	9305      	str	r3, [sp, #20]
 800a3a0:	463e      	mov	r6, r7
 800a3a2:	f04f 0800 	mov.w	r8, #0
 800a3a6:	4621      	mov	r1, r4
 800a3a8:	4648      	mov	r0, r9
 800a3aa:	f000 fc93 	bl	800acd4 <_Bfree>
 800a3ae:	2d00      	cmp	r5, #0
 800a3b0:	f000 80a2 	beq.w	800a4f8 <_dtoa_r+0x560>
 800a3b4:	f1b8 0f00 	cmp.w	r8, #0
 800a3b8:	d005      	beq.n	800a3c6 <_dtoa_r+0x42e>
 800a3ba:	45a8      	cmp	r8, r5
 800a3bc:	d003      	beq.n	800a3c6 <_dtoa_r+0x42e>
 800a3be:	4641      	mov	r1, r8
 800a3c0:	4648      	mov	r0, r9
 800a3c2:	f000 fc87 	bl	800acd4 <_Bfree>
 800a3c6:	4629      	mov	r1, r5
 800a3c8:	4648      	mov	r0, r9
 800a3ca:	f000 fc83 	bl	800acd4 <_Bfree>
 800a3ce:	e093      	b.n	800a4f8 <_dtoa_r+0x560>
 800a3d0:	2202      	movs	r2, #2
 800a3d2:	e76c      	b.n	800a2ae <_dtoa_r+0x316>
 800a3d4:	07cc      	lsls	r4, r1, #31
 800a3d6:	d504      	bpl.n	800a3e2 <_dtoa_r+0x44a>
 800a3d8:	ed90 6b00 	vldr	d6, [r0]
 800a3dc:	3201      	adds	r2, #1
 800a3de:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a3e2:	1049      	asrs	r1, r1, #1
 800a3e4:	3008      	adds	r0, #8
 800a3e6:	e763      	b.n	800a2b0 <_dtoa_r+0x318>
 800a3e8:	d022      	beq.n	800a430 <_dtoa_r+0x498>
 800a3ea:	f1c8 0100 	rsb	r1, r8, #0
 800a3ee:	4a6d      	ldr	r2, [pc, #436]	@ (800a5a4 <_dtoa_r+0x60c>)
 800a3f0:	f001 000f 	and.w	r0, r1, #15
 800a3f4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a3f8:	ed92 7b00 	vldr	d7, [r2]
 800a3fc:	ee28 7b07 	vmul.f64	d7, d8, d7
 800a400:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a404:	4868      	ldr	r0, [pc, #416]	@ (800a5a8 <_dtoa_r+0x610>)
 800a406:	1109      	asrs	r1, r1, #4
 800a408:	2400      	movs	r4, #0
 800a40a:	2202      	movs	r2, #2
 800a40c:	b929      	cbnz	r1, 800a41a <_dtoa_r+0x482>
 800a40e:	2c00      	cmp	r4, #0
 800a410:	f43f af57 	beq.w	800a2c2 <_dtoa_r+0x32a>
 800a414:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a418:	e753      	b.n	800a2c2 <_dtoa_r+0x32a>
 800a41a:	07ce      	lsls	r6, r1, #31
 800a41c:	d505      	bpl.n	800a42a <_dtoa_r+0x492>
 800a41e:	ed90 6b00 	vldr	d6, [r0]
 800a422:	3201      	adds	r2, #1
 800a424:	2401      	movs	r4, #1
 800a426:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a42a:	1049      	asrs	r1, r1, #1
 800a42c:	3008      	adds	r0, #8
 800a42e:	e7ed      	b.n	800a40c <_dtoa_r+0x474>
 800a430:	2202      	movs	r2, #2
 800a432:	e746      	b.n	800a2c2 <_dtoa_r+0x32a>
 800a434:	f8cd 8014 	str.w	r8, [sp, #20]
 800a438:	4654      	mov	r4, sl
 800a43a:	e762      	b.n	800a302 <_dtoa_r+0x36a>
 800a43c:	4a59      	ldr	r2, [pc, #356]	@ (800a5a4 <_dtoa_r+0x60c>)
 800a43e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800a442:	ed12 4b02 	vldr	d4, [r2, #-8]
 800a446:	9a08      	ldr	r2, [sp, #32]
 800a448:	ec41 0b17 	vmov	d7, r0, r1
 800a44c:	443c      	add	r4, r7
 800a44e:	b34a      	cbz	r2, 800a4a4 <_dtoa_r+0x50c>
 800a450:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800a454:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800a458:	463e      	mov	r6, r7
 800a45a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a45e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800a462:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a466:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a46a:	ee14 2a90 	vmov	r2, s9
 800a46e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a472:	3230      	adds	r2, #48	@ 0x30
 800a474:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a478:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a47c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a480:	f806 2b01 	strb.w	r2, [r6], #1
 800a484:	d438      	bmi.n	800a4f8 <_dtoa_r+0x560>
 800a486:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a48a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a48e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a492:	d46e      	bmi.n	800a572 <_dtoa_r+0x5da>
 800a494:	42a6      	cmp	r6, r4
 800a496:	f43f af5a 	beq.w	800a34e <_dtoa_r+0x3b6>
 800a49a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a49e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a4a2:	e7e0      	b.n	800a466 <_dtoa_r+0x4ce>
 800a4a4:	4621      	mov	r1, r4
 800a4a6:	463e      	mov	r6, r7
 800a4a8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a4ac:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800a4b0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a4b4:	ee14 2a90 	vmov	r2, s9
 800a4b8:	3230      	adds	r2, #48	@ 0x30
 800a4ba:	f806 2b01 	strb.w	r2, [r6], #1
 800a4be:	42a6      	cmp	r6, r4
 800a4c0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a4c4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a4c8:	d119      	bne.n	800a4fe <_dtoa_r+0x566>
 800a4ca:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800a4ce:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a4d2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a4d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4da:	dc4a      	bgt.n	800a572 <_dtoa_r+0x5da>
 800a4dc:	ee35 5b47 	vsub.f64	d5, d5, d7
 800a4e0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800a4e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4e8:	f57f af31 	bpl.w	800a34e <_dtoa_r+0x3b6>
 800a4ec:	460e      	mov	r6, r1
 800a4ee:	3901      	subs	r1, #1
 800a4f0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a4f4:	2b30      	cmp	r3, #48	@ 0x30
 800a4f6:	d0f9      	beq.n	800a4ec <_dtoa_r+0x554>
 800a4f8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a4fc:	e027      	b.n	800a54e <_dtoa_r+0x5b6>
 800a4fe:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a502:	e7d5      	b.n	800a4b0 <_dtoa_r+0x518>
 800a504:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a508:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800a50c:	463e      	mov	r6, r7
 800a50e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a512:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a516:	ee15 3a10 	vmov	r3, s10
 800a51a:	3330      	adds	r3, #48	@ 0x30
 800a51c:	f806 3b01 	strb.w	r3, [r6], #1
 800a520:	1bf3      	subs	r3, r6, r7
 800a522:	459a      	cmp	sl, r3
 800a524:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a528:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a52c:	d132      	bne.n	800a594 <_dtoa_r+0x5fc>
 800a52e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a532:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a53a:	dc18      	bgt.n	800a56e <_dtoa_r+0x5d6>
 800a53c:	eeb4 7b46 	vcmp.f64	d7, d6
 800a540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a544:	d103      	bne.n	800a54e <_dtoa_r+0x5b6>
 800a546:	ee15 3a10 	vmov	r3, s10
 800a54a:	07db      	lsls	r3, r3, #31
 800a54c:	d40f      	bmi.n	800a56e <_dtoa_r+0x5d6>
 800a54e:	9901      	ldr	r1, [sp, #4]
 800a550:	4648      	mov	r0, r9
 800a552:	f000 fbbf 	bl	800acd4 <_Bfree>
 800a556:	2300      	movs	r3, #0
 800a558:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a55a:	7033      	strb	r3, [r6, #0]
 800a55c:	f108 0301 	add.w	r3, r8, #1
 800a560:	6013      	str	r3, [r2, #0]
 800a562:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a564:	2b00      	cmp	r3, #0
 800a566:	f000 824b 	beq.w	800aa00 <_dtoa_r+0xa68>
 800a56a:	601e      	str	r6, [r3, #0]
 800a56c:	e248      	b.n	800aa00 <_dtoa_r+0xa68>
 800a56e:	f8cd 8014 	str.w	r8, [sp, #20]
 800a572:	4633      	mov	r3, r6
 800a574:	461e      	mov	r6, r3
 800a576:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a57a:	2a39      	cmp	r2, #57	@ 0x39
 800a57c:	d106      	bne.n	800a58c <_dtoa_r+0x5f4>
 800a57e:	429f      	cmp	r7, r3
 800a580:	d1f8      	bne.n	800a574 <_dtoa_r+0x5dc>
 800a582:	9a05      	ldr	r2, [sp, #20]
 800a584:	3201      	adds	r2, #1
 800a586:	9205      	str	r2, [sp, #20]
 800a588:	2230      	movs	r2, #48	@ 0x30
 800a58a:	703a      	strb	r2, [r7, #0]
 800a58c:	781a      	ldrb	r2, [r3, #0]
 800a58e:	3201      	adds	r2, #1
 800a590:	701a      	strb	r2, [r3, #0]
 800a592:	e7b1      	b.n	800a4f8 <_dtoa_r+0x560>
 800a594:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a598:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a59c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5a0:	d1b5      	bne.n	800a50e <_dtoa_r+0x576>
 800a5a2:	e7d4      	b.n	800a54e <_dtoa_r+0x5b6>
 800a5a4:	0800bc10 	.word	0x0800bc10
 800a5a8:	0800bbe8 	.word	0x0800bbe8
 800a5ac:	9908      	ldr	r1, [sp, #32]
 800a5ae:	2900      	cmp	r1, #0
 800a5b0:	f000 80e9 	beq.w	800a786 <_dtoa_r+0x7ee>
 800a5b4:	9907      	ldr	r1, [sp, #28]
 800a5b6:	2901      	cmp	r1, #1
 800a5b8:	f300 80cb 	bgt.w	800a752 <_dtoa_r+0x7ba>
 800a5bc:	2d00      	cmp	r5, #0
 800a5be:	f000 80c4 	beq.w	800a74a <_dtoa_r+0x7b2>
 800a5c2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a5c6:	9e04      	ldr	r6, [sp, #16]
 800a5c8:	461c      	mov	r4, r3
 800a5ca:	9305      	str	r3, [sp, #20]
 800a5cc:	9b04      	ldr	r3, [sp, #16]
 800a5ce:	4413      	add	r3, r2
 800a5d0:	9304      	str	r3, [sp, #16]
 800a5d2:	9b06      	ldr	r3, [sp, #24]
 800a5d4:	2101      	movs	r1, #1
 800a5d6:	4413      	add	r3, r2
 800a5d8:	4648      	mov	r0, r9
 800a5da:	9306      	str	r3, [sp, #24]
 800a5dc:	f000 fc2e 	bl	800ae3c <__i2b>
 800a5e0:	9b05      	ldr	r3, [sp, #20]
 800a5e2:	4605      	mov	r5, r0
 800a5e4:	b166      	cbz	r6, 800a600 <_dtoa_r+0x668>
 800a5e6:	9a06      	ldr	r2, [sp, #24]
 800a5e8:	2a00      	cmp	r2, #0
 800a5ea:	dd09      	ble.n	800a600 <_dtoa_r+0x668>
 800a5ec:	42b2      	cmp	r2, r6
 800a5ee:	9904      	ldr	r1, [sp, #16]
 800a5f0:	bfa8      	it	ge
 800a5f2:	4632      	movge	r2, r6
 800a5f4:	1a89      	subs	r1, r1, r2
 800a5f6:	9104      	str	r1, [sp, #16]
 800a5f8:	9906      	ldr	r1, [sp, #24]
 800a5fa:	1ab6      	subs	r6, r6, r2
 800a5fc:	1a8a      	subs	r2, r1, r2
 800a5fe:	9206      	str	r2, [sp, #24]
 800a600:	b30b      	cbz	r3, 800a646 <_dtoa_r+0x6ae>
 800a602:	9a08      	ldr	r2, [sp, #32]
 800a604:	2a00      	cmp	r2, #0
 800a606:	f000 80c5 	beq.w	800a794 <_dtoa_r+0x7fc>
 800a60a:	2c00      	cmp	r4, #0
 800a60c:	f000 80bf 	beq.w	800a78e <_dtoa_r+0x7f6>
 800a610:	4629      	mov	r1, r5
 800a612:	4622      	mov	r2, r4
 800a614:	4648      	mov	r0, r9
 800a616:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a618:	f000 fcc8 	bl	800afac <__pow5mult>
 800a61c:	9a01      	ldr	r2, [sp, #4]
 800a61e:	4601      	mov	r1, r0
 800a620:	4605      	mov	r5, r0
 800a622:	4648      	mov	r0, r9
 800a624:	f000 fc20 	bl	800ae68 <__multiply>
 800a628:	9901      	ldr	r1, [sp, #4]
 800a62a:	9005      	str	r0, [sp, #20]
 800a62c:	4648      	mov	r0, r9
 800a62e:	f000 fb51 	bl	800acd4 <_Bfree>
 800a632:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a634:	1b1b      	subs	r3, r3, r4
 800a636:	f000 80b0 	beq.w	800a79a <_dtoa_r+0x802>
 800a63a:	9905      	ldr	r1, [sp, #20]
 800a63c:	461a      	mov	r2, r3
 800a63e:	4648      	mov	r0, r9
 800a640:	f000 fcb4 	bl	800afac <__pow5mult>
 800a644:	9001      	str	r0, [sp, #4]
 800a646:	2101      	movs	r1, #1
 800a648:	4648      	mov	r0, r9
 800a64a:	f000 fbf7 	bl	800ae3c <__i2b>
 800a64e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a650:	4604      	mov	r4, r0
 800a652:	2b00      	cmp	r3, #0
 800a654:	f000 81da 	beq.w	800aa0c <_dtoa_r+0xa74>
 800a658:	461a      	mov	r2, r3
 800a65a:	4601      	mov	r1, r0
 800a65c:	4648      	mov	r0, r9
 800a65e:	f000 fca5 	bl	800afac <__pow5mult>
 800a662:	9b07      	ldr	r3, [sp, #28]
 800a664:	2b01      	cmp	r3, #1
 800a666:	4604      	mov	r4, r0
 800a668:	f300 80a0 	bgt.w	800a7ac <_dtoa_r+0x814>
 800a66c:	9b02      	ldr	r3, [sp, #8]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	f040 8096 	bne.w	800a7a0 <_dtoa_r+0x808>
 800a674:	9b03      	ldr	r3, [sp, #12]
 800a676:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a67a:	2a00      	cmp	r2, #0
 800a67c:	f040 8092 	bne.w	800a7a4 <_dtoa_r+0x80c>
 800a680:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a684:	0d12      	lsrs	r2, r2, #20
 800a686:	0512      	lsls	r2, r2, #20
 800a688:	2a00      	cmp	r2, #0
 800a68a:	f000 808d 	beq.w	800a7a8 <_dtoa_r+0x810>
 800a68e:	9b04      	ldr	r3, [sp, #16]
 800a690:	3301      	adds	r3, #1
 800a692:	9304      	str	r3, [sp, #16]
 800a694:	9b06      	ldr	r3, [sp, #24]
 800a696:	3301      	adds	r3, #1
 800a698:	9306      	str	r3, [sp, #24]
 800a69a:	2301      	movs	r3, #1
 800a69c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a69e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	f000 81b9 	beq.w	800aa18 <_dtoa_r+0xa80>
 800a6a6:	6922      	ldr	r2, [r4, #16]
 800a6a8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a6ac:	6910      	ldr	r0, [r2, #16]
 800a6ae:	f000 fb79 	bl	800ada4 <__hi0bits>
 800a6b2:	f1c0 0020 	rsb	r0, r0, #32
 800a6b6:	9b06      	ldr	r3, [sp, #24]
 800a6b8:	4418      	add	r0, r3
 800a6ba:	f010 001f 	ands.w	r0, r0, #31
 800a6be:	f000 8081 	beq.w	800a7c4 <_dtoa_r+0x82c>
 800a6c2:	f1c0 0220 	rsb	r2, r0, #32
 800a6c6:	2a04      	cmp	r2, #4
 800a6c8:	dd73      	ble.n	800a7b2 <_dtoa_r+0x81a>
 800a6ca:	9b04      	ldr	r3, [sp, #16]
 800a6cc:	f1c0 001c 	rsb	r0, r0, #28
 800a6d0:	4403      	add	r3, r0
 800a6d2:	9304      	str	r3, [sp, #16]
 800a6d4:	9b06      	ldr	r3, [sp, #24]
 800a6d6:	4406      	add	r6, r0
 800a6d8:	4403      	add	r3, r0
 800a6da:	9306      	str	r3, [sp, #24]
 800a6dc:	9b04      	ldr	r3, [sp, #16]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	dd05      	ble.n	800a6ee <_dtoa_r+0x756>
 800a6e2:	9901      	ldr	r1, [sp, #4]
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	4648      	mov	r0, r9
 800a6e8:	f000 fcba 	bl	800b060 <__lshift>
 800a6ec:	9001      	str	r0, [sp, #4]
 800a6ee:	9b06      	ldr	r3, [sp, #24]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	dd05      	ble.n	800a700 <_dtoa_r+0x768>
 800a6f4:	4621      	mov	r1, r4
 800a6f6:	461a      	mov	r2, r3
 800a6f8:	4648      	mov	r0, r9
 800a6fa:	f000 fcb1 	bl	800b060 <__lshift>
 800a6fe:	4604      	mov	r4, r0
 800a700:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a702:	2b00      	cmp	r3, #0
 800a704:	d060      	beq.n	800a7c8 <_dtoa_r+0x830>
 800a706:	9801      	ldr	r0, [sp, #4]
 800a708:	4621      	mov	r1, r4
 800a70a:	f000 fd15 	bl	800b138 <__mcmp>
 800a70e:	2800      	cmp	r0, #0
 800a710:	da5a      	bge.n	800a7c8 <_dtoa_r+0x830>
 800a712:	f108 33ff 	add.w	r3, r8, #4294967295
 800a716:	9305      	str	r3, [sp, #20]
 800a718:	9901      	ldr	r1, [sp, #4]
 800a71a:	2300      	movs	r3, #0
 800a71c:	220a      	movs	r2, #10
 800a71e:	4648      	mov	r0, r9
 800a720:	f000 fafa 	bl	800ad18 <__multadd>
 800a724:	9b08      	ldr	r3, [sp, #32]
 800a726:	9001      	str	r0, [sp, #4]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	f000 8177 	beq.w	800aa1c <_dtoa_r+0xa84>
 800a72e:	4629      	mov	r1, r5
 800a730:	2300      	movs	r3, #0
 800a732:	220a      	movs	r2, #10
 800a734:	4648      	mov	r0, r9
 800a736:	f000 faef 	bl	800ad18 <__multadd>
 800a73a:	f1bb 0f00 	cmp.w	fp, #0
 800a73e:	4605      	mov	r5, r0
 800a740:	dc6e      	bgt.n	800a820 <_dtoa_r+0x888>
 800a742:	9b07      	ldr	r3, [sp, #28]
 800a744:	2b02      	cmp	r3, #2
 800a746:	dc48      	bgt.n	800a7da <_dtoa_r+0x842>
 800a748:	e06a      	b.n	800a820 <_dtoa_r+0x888>
 800a74a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a74c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a750:	e739      	b.n	800a5c6 <_dtoa_r+0x62e>
 800a752:	f10a 34ff 	add.w	r4, sl, #4294967295
 800a756:	42a3      	cmp	r3, r4
 800a758:	db07      	blt.n	800a76a <_dtoa_r+0x7d2>
 800a75a:	f1ba 0f00 	cmp.w	sl, #0
 800a75e:	eba3 0404 	sub.w	r4, r3, r4
 800a762:	db0b      	blt.n	800a77c <_dtoa_r+0x7e4>
 800a764:	9e04      	ldr	r6, [sp, #16]
 800a766:	4652      	mov	r2, sl
 800a768:	e72f      	b.n	800a5ca <_dtoa_r+0x632>
 800a76a:	1ae2      	subs	r2, r4, r3
 800a76c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a76e:	9e04      	ldr	r6, [sp, #16]
 800a770:	4413      	add	r3, r2
 800a772:	930a      	str	r3, [sp, #40]	@ 0x28
 800a774:	4652      	mov	r2, sl
 800a776:	4623      	mov	r3, r4
 800a778:	2400      	movs	r4, #0
 800a77a:	e726      	b.n	800a5ca <_dtoa_r+0x632>
 800a77c:	9a04      	ldr	r2, [sp, #16]
 800a77e:	eba2 060a 	sub.w	r6, r2, sl
 800a782:	2200      	movs	r2, #0
 800a784:	e721      	b.n	800a5ca <_dtoa_r+0x632>
 800a786:	9e04      	ldr	r6, [sp, #16]
 800a788:	9d08      	ldr	r5, [sp, #32]
 800a78a:	461c      	mov	r4, r3
 800a78c:	e72a      	b.n	800a5e4 <_dtoa_r+0x64c>
 800a78e:	9a01      	ldr	r2, [sp, #4]
 800a790:	9205      	str	r2, [sp, #20]
 800a792:	e752      	b.n	800a63a <_dtoa_r+0x6a2>
 800a794:	9901      	ldr	r1, [sp, #4]
 800a796:	461a      	mov	r2, r3
 800a798:	e751      	b.n	800a63e <_dtoa_r+0x6a6>
 800a79a:	9b05      	ldr	r3, [sp, #20]
 800a79c:	9301      	str	r3, [sp, #4]
 800a79e:	e752      	b.n	800a646 <_dtoa_r+0x6ae>
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	e77b      	b.n	800a69c <_dtoa_r+0x704>
 800a7a4:	9b02      	ldr	r3, [sp, #8]
 800a7a6:	e779      	b.n	800a69c <_dtoa_r+0x704>
 800a7a8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a7aa:	e778      	b.n	800a69e <_dtoa_r+0x706>
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a7b0:	e779      	b.n	800a6a6 <_dtoa_r+0x70e>
 800a7b2:	d093      	beq.n	800a6dc <_dtoa_r+0x744>
 800a7b4:	9b04      	ldr	r3, [sp, #16]
 800a7b6:	321c      	adds	r2, #28
 800a7b8:	4413      	add	r3, r2
 800a7ba:	9304      	str	r3, [sp, #16]
 800a7bc:	9b06      	ldr	r3, [sp, #24]
 800a7be:	4416      	add	r6, r2
 800a7c0:	4413      	add	r3, r2
 800a7c2:	e78a      	b.n	800a6da <_dtoa_r+0x742>
 800a7c4:	4602      	mov	r2, r0
 800a7c6:	e7f5      	b.n	800a7b4 <_dtoa_r+0x81c>
 800a7c8:	f1ba 0f00 	cmp.w	sl, #0
 800a7cc:	f8cd 8014 	str.w	r8, [sp, #20]
 800a7d0:	46d3      	mov	fp, sl
 800a7d2:	dc21      	bgt.n	800a818 <_dtoa_r+0x880>
 800a7d4:	9b07      	ldr	r3, [sp, #28]
 800a7d6:	2b02      	cmp	r3, #2
 800a7d8:	dd1e      	ble.n	800a818 <_dtoa_r+0x880>
 800a7da:	f1bb 0f00 	cmp.w	fp, #0
 800a7de:	f47f addc 	bne.w	800a39a <_dtoa_r+0x402>
 800a7e2:	4621      	mov	r1, r4
 800a7e4:	465b      	mov	r3, fp
 800a7e6:	2205      	movs	r2, #5
 800a7e8:	4648      	mov	r0, r9
 800a7ea:	f000 fa95 	bl	800ad18 <__multadd>
 800a7ee:	4601      	mov	r1, r0
 800a7f0:	4604      	mov	r4, r0
 800a7f2:	9801      	ldr	r0, [sp, #4]
 800a7f4:	f000 fca0 	bl	800b138 <__mcmp>
 800a7f8:	2800      	cmp	r0, #0
 800a7fa:	f77f adce 	ble.w	800a39a <_dtoa_r+0x402>
 800a7fe:	463e      	mov	r6, r7
 800a800:	2331      	movs	r3, #49	@ 0x31
 800a802:	f806 3b01 	strb.w	r3, [r6], #1
 800a806:	9b05      	ldr	r3, [sp, #20]
 800a808:	3301      	adds	r3, #1
 800a80a:	9305      	str	r3, [sp, #20]
 800a80c:	e5c9      	b.n	800a3a2 <_dtoa_r+0x40a>
 800a80e:	f8cd 8014 	str.w	r8, [sp, #20]
 800a812:	4654      	mov	r4, sl
 800a814:	4625      	mov	r5, r4
 800a816:	e7f2      	b.n	800a7fe <_dtoa_r+0x866>
 800a818:	9b08      	ldr	r3, [sp, #32]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	f000 8102 	beq.w	800aa24 <_dtoa_r+0xa8c>
 800a820:	2e00      	cmp	r6, #0
 800a822:	dd05      	ble.n	800a830 <_dtoa_r+0x898>
 800a824:	4629      	mov	r1, r5
 800a826:	4632      	mov	r2, r6
 800a828:	4648      	mov	r0, r9
 800a82a:	f000 fc19 	bl	800b060 <__lshift>
 800a82e:	4605      	mov	r5, r0
 800a830:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a832:	2b00      	cmp	r3, #0
 800a834:	d058      	beq.n	800a8e8 <_dtoa_r+0x950>
 800a836:	6869      	ldr	r1, [r5, #4]
 800a838:	4648      	mov	r0, r9
 800a83a:	f000 fa0b 	bl	800ac54 <_Balloc>
 800a83e:	4606      	mov	r6, r0
 800a840:	b928      	cbnz	r0, 800a84e <_dtoa_r+0x8b6>
 800a842:	4b82      	ldr	r3, [pc, #520]	@ (800aa4c <_dtoa_r+0xab4>)
 800a844:	4602      	mov	r2, r0
 800a846:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a84a:	f7ff bbbe 	b.w	8009fca <_dtoa_r+0x32>
 800a84e:	692a      	ldr	r2, [r5, #16]
 800a850:	3202      	adds	r2, #2
 800a852:	0092      	lsls	r2, r2, #2
 800a854:	f105 010c 	add.w	r1, r5, #12
 800a858:	300c      	adds	r0, #12
 800a85a:	f000 fff7 	bl	800b84c <memcpy>
 800a85e:	2201      	movs	r2, #1
 800a860:	4631      	mov	r1, r6
 800a862:	4648      	mov	r0, r9
 800a864:	f000 fbfc 	bl	800b060 <__lshift>
 800a868:	1c7b      	adds	r3, r7, #1
 800a86a:	9304      	str	r3, [sp, #16]
 800a86c:	eb07 030b 	add.w	r3, r7, fp
 800a870:	9309      	str	r3, [sp, #36]	@ 0x24
 800a872:	9b02      	ldr	r3, [sp, #8]
 800a874:	f003 0301 	and.w	r3, r3, #1
 800a878:	46a8      	mov	r8, r5
 800a87a:	9308      	str	r3, [sp, #32]
 800a87c:	4605      	mov	r5, r0
 800a87e:	9b04      	ldr	r3, [sp, #16]
 800a880:	9801      	ldr	r0, [sp, #4]
 800a882:	4621      	mov	r1, r4
 800a884:	f103 3bff 	add.w	fp, r3, #4294967295
 800a888:	f7ff fafd 	bl	8009e86 <quorem>
 800a88c:	4641      	mov	r1, r8
 800a88e:	9002      	str	r0, [sp, #8]
 800a890:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800a894:	9801      	ldr	r0, [sp, #4]
 800a896:	f000 fc4f 	bl	800b138 <__mcmp>
 800a89a:	462a      	mov	r2, r5
 800a89c:	9006      	str	r0, [sp, #24]
 800a89e:	4621      	mov	r1, r4
 800a8a0:	4648      	mov	r0, r9
 800a8a2:	f000 fc65 	bl	800b170 <__mdiff>
 800a8a6:	68c2      	ldr	r2, [r0, #12]
 800a8a8:	4606      	mov	r6, r0
 800a8aa:	b9fa      	cbnz	r2, 800a8ec <_dtoa_r+0x954>
 800a8ac:	4601      	mov	r1, r0
 800a8ae:	9801      	ldr	r0, [sp, #4]
 800a8b0:	f000 fc42 	bl	800b138 <__mcmp>
 800a8b4:	4602      	mov	r2, r0
 800a8b6:	4631      	mov	r1, r6
 800a8b8:	4648      	mov	r0, r9
 800a8ba:	920a      	str	r2, [sp, #40]	@ 0x28
 800a8bc:	f000 fa0a 	bl	800acd4 <_Bfree>
 800a8c0:	9b07      	ldr	r3, [sp, #28]
 800a8c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a8c4:	9e04      	ldr	r6, [sp, #16]
 800a8c6:	ea42 0103 	orr.w	r1, r2, r3
 800a8ca:	9b08      	ldr	r3, [sp, #32]
 800a8cc:	4319      	orrs	r1, r3
 800a8ce:	d10f      	bne.n	800a8f0 <_dtoa_r+0x958>
 800a8d0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a8d4:	d028      	beq.n	800a928 <_dtoa_r+0x990>
 800a8d6:	9b06      	ldr	r3, [sp, #24]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	dd02      	ble.n	800a8e2 <_dtoa_r+0x94a>
 800a8dc:	9b02      	ldr	r3, [sp, #8]
 800a8de:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800a8e2:	f88b a000 	strb.w	sl, [fp]
 800a8e6:	e55e      	b.n	800a3a6 <_dtoa_r+0x40e>
 800a8e8:	4628      	mov	r0, r5
 800a8ea:	e7bd      	b.n	800a868 <_dtoa_r+0x8d0>
 800a8ec:	2201      	movs	r2, #1
 800a8ee:	e7e2      	b.n	800a8b6 <_dtoa_r+0x91e>
 800a8f0:	9b06      	ldr	r3, [sp, #24]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	db04      	blt.n	800a900 <_dtoa_r+0x968>
 800a8f6:	9907      	ldr	r1, [sp, #28]
 800a8f8:	430b      	orrs	r3, r1
 800a8fa:	9908      	ldr	r1, [sp, #32]
 800a8fc:	430b      	orrs	r3, r1
 800a8fe:	d120      	bne.n	800a942 <_dtoa_r+0x9aa>
 800a900:	2a00      	cmp	r2, #0
 800a902:	ddee      	ble.n	800a8e2 <_dtoa_r+0x94a>
 800a904:	9901      	ldr	r1, [sp, #4]
 800a906:	2201      	movs	r2, #1
 800a908:	4648      	mov	r0, r9
 800a90a:	f000 fba9 	bl	800b060 <__lshift>
 800a90e:	4621      	mov	r1, r4
 800a910:	9001      	str	r0, [sp, #4]
 800a912:	f000 fc11 	bl	800b138 <__mcmp>
 800a916:	2800      	cmp	r0, #0
 800a918:	dc03      	bgt.n	800a922 <_dtoa_r+0x98a>
 800a91a:	d1e2      	bne.n	800a8e2 <_dtoa_r+0x94a>
 800a91c:	f01a 0f01 	tst.w	sl, #1
 800a920:	d0df      	beq.n	800a8e2 <_dtoa_r+0x94a>
 800a922:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a926:	d1d9      	bne.n	800a8dc <_dtoa_r+0x944>
 800a928:	2339      	movs	r3, #57	@ 0x39
 800a92a:	f88b 3000 	strb.w	r3, [fp]
 800a92e:	4633      	mov	r3, r6
 800a930:	461e      	mov	r6, r3
 800a932:	3b01      	subs	r3, #1
 800a934:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a938:	2a39      	cmp	r2, #57	@ 0x39
 800a93a:	d052      	beq.n	800a9e2 <_dtoa_r+0xa4a>
 800a93c:	3201      	adds	r2, #1
 800a93e:	701a      	strb	r2, [r3, #0]
 800a940:	e531      	b.n	800a3a6 <_dtoa_r+0x40e>
 800a942:	2a00      	cmp	r2, #0
 800a944:	dd07      	ble.n	800a956 <_dtoa_r+0x9be>
 800a946:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a94a:	d0ed      	beq.n	800a928 <_dtoa_r+0x990>
 800a94c:	f10a 0301 	add.w	r3, sl, #1
 800a950:	f88b 3000 	strb.w	r3, [fp]
 800a954:	e527      	b.n	800a3a6 <_dtoa_r+0x40e>
 800a956:	9b04      	ldr	r3, [sp, #16]
 800a958:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a95a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800a95e:	4293      	cmp	r3, r2
 800a960:	d029      	beq.n	800a9b6 <_dtoa_r+0xa1e>
 800a962:	9901      	ldr	r1, [sp, #4]
 800a964:	2300      	movs	r3, #0
 800a966:	220a      	movs	r2, #10
 800a968:	4648      	mov	r0, r9
 800a96a:	f000 f9d5 	bl	800ad18 <__multadd>
 800a96e:	45a8      	cmp	r8, r5
 800a970:	9001      	str	r0, [sp, #4]
 800a972:	f04f 0300 	mov.w	r3, #0
 800a976:	f04f 020a 	mov.w	r2, #10
 800a97a:	4641      	mov	r1, r8
 800a97c:	4648      	mov	r0, r9
 800a97e:	d107      	bne.n	800a990 <_dtoa_r+0x9f8>
 800a980:	f000 f9ca 	bl	800ad18 <__multadd>
 800a984:	4680      	mov	r8, r0
 800a986:	4605      	mov	r5, r0
 800a988:	9b04      	ldr	r3, [sp, #16]
 800a98a:	3301      	adds	r3, #1
 800a98c:	9304      	str	r3, [sp, #16]
 800a98e:	e776      	b.n	800a87e <_dtoa_r+0x8e6>
 800a990:	f000 f9c2 	bl	800ad18 <__multadd>
 800a994:	4629      	mov	r1, r5
 800a996:	4680      	mov	r8, r0
 800a998:	2300      	movs	r3, #0
 800a99a:	220a      	movs	r2, #10
 800a99c:	4648      	mov	r0, r9
 800a99e:	f000 f9bb 	bl	800ad18 <__multadd>
 800a9a2:	4605      	mov	r5, r0
 800a9a4:	e7f0      	b.n	800a988 <_dtoa_r+0x9f0>
 800a9a6:	f1bb 0f00 	cmp.w	fp, #0
 800a9aa:	bfcc      	ite	gt
 800a9ac:	465e      	movgt	r6, fp
 800a9ae:	2601      	movle	r6, #1
 800a9b0:	443e      	add	r6, r7
 800a9b2:	f04f 0800 	mov.w	r8, #0
 800a9b6:	9901      	ldr	r1, [sp, #4]
 800a9b8:	2201      	movs	r2, #1
 800a9ba:	4648      	mov	r0, r9
 800a9bc:	f000 fb50 	bl	800b060 <__lshift>
 800a9c0:	4621      	mov	r1, r4
 800a9c2:	9001      	str	r0, [sp, #4]
 800a9c4:	f000 fbb8 	bl	800b138 <__mcmp>
 800a9c8:	2800      	cmp	r0, #0
 800a9ca:	dcb0      	bgt.n	800a92e <_dtoa_r+0x996>
 800a9cc:	d102      	bne.n	800a9d4 <_dtoa_r+0xa3c>
 800a9ce:	f01a 0f01 	tst.w	sl, #1
 800a9d2:	d1ac      	bne.n	800a92e <_dtoa_r+0x996>
 800a9d4:	4633      	mov	r3, r6
 800a9d6:	461e      	mov	r6, r3
 800a9d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9dc:	2a30      	cmp	r2, #48	@ 0x30
 800a9de:	d0fa      	beq.n	800a9d6 <_dtoa_r+0xa3e>
 800a9e0:	e4e1      	b.n	800a3a6 <_dtoa_r+0x40e>
 800a9e2:	429f      	cmp	r7, r3
 800a9e4:	d1a4      	bne.n	800a930 <_dtoa_r+0x998>
 800a9e6:	9b05      	ldr	r3, [sp, #20]
 800a9e8:	3301      	adds	r3, #1
 800a9ea:	9305      	str	r3, [sp, #20]
 800a9ec:	2331      	movs	r3, #49	@ 0x31
 800a9ee:	703b      	strb	r3, [r7, #0]
 800a9f0:	e4d9      	b.n	800a3a6 <_dtoa_r+0x40e>
 800a9f2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a9f4:	4f16      	ldr	r7, [pc, #88]	@ (800aa50 <_dtoa_r+0xab8>)
 800a9f6:	b11b      	cbz	r3, 800aa00 <_dtoa_r+0xa68>
 800a9f8:	f107 0308 	add.w	r3, r7, #8
 800a9fc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a9fe:	6013      	str	r3, [r2, #0]
 800aa00:	4638      	mov	r0, r7
 800aa02:	b011      	add	sp, #68	@ 0x44
 800aa04:	ecbd 8b02 	vpop	{d8}
 800aa08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa0c:	9b07      	ldr	r3, [sp, #28]
 800aa0e:	2b01      	cmp	r3, #1
 800aa10:	f77f ae2c 	ble.w	800a66c <_dtoa_r+0x6d4>
 800aa14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa16:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa18:	2001      	movs	r0, #1
 800aa1a:	e64c      	b.n	800a6b6 <_dtoa_r+0x71e>
 800aa1c:	f1bb 0f00 	cmp.w	fp, #0
 800aa20:	f77f aed8 	ble.w	800a7d4 <_dtoa_r+0x83c>
 800aa24:	463e      	mov	r6, r7
 800aa26:	9801      	ldr	r0, [sp, #4]
 800aa28:	4621      	mov	r1, r4
 800aa2a:	f7ff fa2c 	bl	8009e86 <quorem>
 800aa2e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800aa32:	f806 ab01 	strb.w	sl, [r6], #1
 800aa36:	1bf2      	subs	r2, r6, r7
 800aa38:	4593      	cmp	fp, r2
 800aa3a:	ddb4      	ble.n	800a9a6 <_dtoa_r+0xa0e>
 800aa3c:	9901      	ldr	r1, [sp, #4]
 800aa3e:	2300      	movs	r3, #0
 800aa40:	220a      	movs	r2, #10
 800aa42:	4648      	mov	r0, r9
 800aa44:	f000 f968 	bl	800ad18 <__multadd>
 800aa48:	9001      	str	r0, [sp, #4]
 800aa4a:	e7ec      	b.n	800aa26 <_dtoa_r+0xa8e>
 800aa4c:	0800bb18 	.word	0x0800bb18
 800aa50:	0800ba9c 	.word	0x0800ba9c

0800aa54 <_free_r>:
 800aa54:	b538      	push	{r3, r4, r5, lr}
 800aa56:	4605      	mov	r5, r0
 800aa58:	2900      	cmp	r1, #0
 800aa5a:	d041      	beq.n	800aae0 <_free_r+0x8c>
 800aa5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa60:	1f0c      	subs	r4, r1, #4
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	bfb8      	it	lt
 800aa66:	18e4      	addlt	r4, r4, r3
 800aa68:	f000 f8e8 	bl	800ac3c <__malloc_lock>
 800aa6c:	4a1d      	ldr	r2, [pc, #116]	@ (800aae4 <_free_r+0x90>)
 800aa6e:	6813      	ldr	r3, [r2, #0]
 800aa70:	b933      	cbnz	r3, 800aa80 <_free_r+0x2c>
 800aa72:	6063      	str	r3, [r4, #4]
 800aa74:	6014      	str	r4, [r2, #0]
 800aa76:	4628      	mov	r0, r5
 800aa78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa7c:	f000 b8e4 	b.w	800ac48 <__malloc_unlock>
 800aa80:	42a3      	cmp	r3, r4
 800aa82:	d908      	bls.n	800aa96 <_free_r+0x42>
 800aa84:	6820      	ldr	r0, [r4, #0]
 800aa86:	1821      	adds	r1, r4, r0
 800aa88:	428b      	cmp	r3, r1
 800aa8a:	bf01      	itttt	eq
 800aa8c:	6819      	ldreq	r1, [r3, #0]
 800aa8e:	685b      	ldreq	r3, [r3, #4]
 800aa90:	1809      	addeq	r1, r1, r0
 800aa92:	6021      	streq	r1, [r4, #0]
 800aa94:	e7ed      	b.n	800aa72 <_free_r+0x1e>
 800aa96:	461a      	mov	r2, r3
 800aa98:	685b      	ldr	r3, [r3, #4]
 800aa9a:	b10b      	cbz	r3, 800aaa0 <_free_r+0x4c>
 800aa9c:	42a3      	cmp	r3, r4
 800aa9e:	d9fa      	bls.n	800aa96 <_free_r+0x42>
 800aaa0:	6811      	ldr	r1, [r2, #0]
 800aaa2:	1850      	adds	r0, r2, r1
 800aaa4:	42a0      	cmp	r0, r4
 800aaa6:	d10b      	bne.n	800aac0 <_free_r+0x6c>
 800aaa8:	6820      	ldr	r0, [r4, #0]
 800aaaa:	4401      	add	r1, r0
 800aaac:	1850      	adds	r0, r2, r1
 800aaae:	4283      	cmp	r3, r0
 800aab0:	6011      	str	r1, [r2, #0]
 800aab2:	d1e0      	bne.n	800aa76 <_free_r+0x22>
 800aab4:	6818      	ldr	r0, [r3, #0]
 800aab6:	685b      	ldr	r3, [r3, #4]
 800aab8:	6053      	str	r3, [r2, #4]
 800aaba:	4408      	add	r0, r1
 800aabc:	6010      	str	r0, [r2, #0]
 800aabe:	e7da      	b.n	800aa76 <_free_r+0x22>
 800aac0:	d902      	bls.n	800aac8 <_free_r+0x74>
 800aac2:	230c      	movs	r3, #12
 800aac4:	602b      	str	r3, [r5, #0]
 800aac6:	e7d6      	b.n	800aa76 <_free_r+0x22>
 800aac8:	6820      	ldr	r0, [r4, #0]
 800aaca:	1821      	adds	r1, r4, r0
 800aacc:	428b      	cmp	r3, r1
 800aace:	bf04      	itt	eq
 800aad0:	6819      	ldreq	r1, [r3, #0]
 800aad2:	685b      	ldreq	r3, [r3, #4]
 800aad4:	6063      	str	r3, [r4, #4]
 800aad6:	bf04      	itt	eq
 800aad8:	1809      	addeq	r1, r1, r0
 800aada:	6021      	streq	r1, [r4, #0]
 800aadc:	6054      	str	r4, [r2, #4]
 800aade:	e7ca      	b.n	800aa76 <_free_r+0x22>
 800aae0:	bd38      	pop	{r3, r4, r5, pc}
 800aae2:	bf00      	nop
 800aae4:	2400047c 	.word	0x2400047c

0800aae8 <malloc>:
 800aae8:	4b02      	ldr	r3, [pc, #8]	@ (800aaf4 <malloc+0xc>)
 800aaea:	4601      	mov	r1, r0
 800aaec:	6818      	ldr	r0, [r3, #0]
 800aaee:	f000 b825 	b.w	800ab3c <_malloc_r>
 800aaf2:	bf00      	nop
 800aaf4:	2400001c 	.word	0x2400001c

0800aaf8 <sbrk_aligned>:
 800aaf8:	b570      	push	{r4, r5, r6, lr}
 800aafa:	4e0f      	ldr	r6, [pc, #60]	@ (800ab38 <sbrk_aligned+0x40>)
 800aafc:	460c      	mov	r4, r1
 800aafe:	6831      	ldr	r1, [r6, #0]
 800ab00:	4605      	mov	r5, r0
 800ab02:	b911      	cbnz	r1, 800ab0a <sbrk_aligned+0x12>
 800ab04:	f000 fe92 	bl	800b82c <_sbrk_r>
 800ab08:	6030      	str	r0, [r6, #0]
 800ab0a:	4621      	mov	r1, r4
 800ab0c:	4628      	mov	r0, r5
 800ab0e:	f000 fe8d 	bl	800b82c <_sbrk_r>
 800ab12:	1c43      	adds	r3, r0, #1
 800ab14:	d103      	bne.n	800ab1e <sbrk_aligned+0x26>
 800ab16:	f04f 34ff 	mov.w	r4, #4294967295
 800ab1a:	4620      	mov	r0, r4
 800ab1c:	bd70      	pop	{r4, r5, r6, pc}
 800ab1e:	1cc4      	adds	r4, r0, #3
 800ab20:	f024 0403 	bic.w	r4, r4, #3
 800ab24:	42a0      	cmp	r0, r4
 800ab26:	d0f8      	beq.n	800ab1a <sbrk_aligned+0x22>
 800ab28:	1a21      	subs	r1, r4, r0
 800ab2a:	4628      	mov	r0, r5
 800ab2c:	f000 fe7e 	bl	800b82c <_sbrk_r>
 800ab30:	3001      	adds	r0, #1
 800ab32:	d1f2      	bne.n	800ab1a <sbrk_aligned+0x22>
 800ab34:	e7ef      	b.n	800ab16 <sbrk_aligned+0x1e>
 800ab36:	bf00      	nop
 800ab38:	24000478 	.word	0x24000478

0800ab3c <_malloc_r>:
 800ab3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab40:	1ccd      	adds	r5, r1, #3
 800ab42:	f025 0503 	bic.w	r5, r5, #3
 800ab46:	3508      	adds	r5, #8
 800ab48:	2d0c      	cmp	r5, #12
 800ab4a:	bf38      	it	cc
 800ab4c:	250c      	movcc	r5, #12
 800ab4e:	2d00      	cmp	r5, #0
 800ab50:	4606      	mov	r6, r0
 800ab52:	db01      	blt.n	800ab58 <_malloc_r+0x1c>
 800ab54:	42a9      	cmp	r1, r5
 800ab56:	d904      	bls.n	800ab62 <_malloc_r+0x26>
 800ab58:	230c      	movs	r3, #12
 800ab5a:	6033      	str	r3, [r6, #0]
 800ab5c:	2000      	movs	r0, #0
 800ab5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ac38 <_malloc_r+0xfc>
 800ab66:	f000 f869 	bl	800ac3c <__malloc_lock>
 800ab6a:	f8d8 3000 	ldr.w	r3, [r8]
 800ab6e:	461c      	mov	r4, r3
 800ab70:	bb44      	cbnz	r4, 800abc4 <_malloc_r+0x88>
 800ab72:	4629      	mov	r1, r5
 800ab74:	4630      	mov	r0, r6
 800ab76:	f7ff ffbf 	bl	800aaf8 <sbrk_aligned>
 800ab7a:	1c43      	adds	r3, r0, #1
 800ab7c:	4604      	mov	r4, r0
 800ab7e:	d158      	bne.n	800ac32 <_malloc_r+0xf6>
 800ab80:	f8d8 4000 	ldr.w	r4, [r8]
 800ab84:	4627      	mov	r7, r4
 800ab86:	2f00      	cmp	r7, #0
 800ab88:	d143      	bne.n	800ac12 <_malloc_r+0xd6>
 800ab8a:	2c00      	cmp	r4, #0
 800ab8c:	d04b      	beq.n	800ac26 <_malloc_r+0xea>
 800ab8e:	6823      	ldr	r3, [r4, #0]
 800ab90:	4639      	mov	r1, r7
 800ab92:	4630      	mov	r0, r6
 800ab94:	eb04 0903 	add.w	r9, r4, r3
 800ab98:	f000 fe48 	bl	800b82c <_sbrk_r>
 800ab9c:	4581      	cmp	r9, r0
 800ab9e:	d142      	bne.n	800ac26 <_malloc_r+0xea>
 800aba0:	6821      	ldr	r1, [r4, #0]
 800aba2:	1a6d      	subs	r5, r5, r1
 800aba4:	4629      	mov	r1, r5
 800aba6:	4630      	mov	r0, r6
 800aba8:	f7ff ffa6 	bl	800aaf8 <sbrk_aligned>
 800abac:	3001      	adds	r0, #1
 800abae:	d03a      	beq.n	800ac26 <_malloc_r+0xea>
 800abb0:	6823      	ldr	r3, [r4, #0]
 800abb2:	442b      	add	r3, r5
 800abb4:	6023      	str	r3, [r4, #0]
 800abb6:	f8d8 3000 	ldr.w	r3, [r8]
 800abba:	685a      	ldr	r2, [r3, #4]
 800abbc:	bb62      	cbnz	r2, 800ac18 <_malloc_r+0xdc>
 800abbe:	f8c8 7000 	str.w	r7, [r8]
 800abc2:	e00f      	b.n	800abe4 <_malloc_r+0xa8>
 800abc4:	6822      	ldr	r2, [r4, #0]
 800abc6:	1b52      	subs	r2, r2, r5
 800abc8:	d420      	bmi.n	800ac0c <_malloc_r+0xd0>
 800abca:	2a0b      	cmp	r2, #11
 800abcc:	d917      	bls.n	800abfe <_malloc_r+0xc2>
 800abce:	1961      	adds	r1, r4, r5
 800abd0:	42a3      	cmp	r3, r4
 800abd2:	6025      	str	r5, [r4, #0]
 800abd4:	bf18      	it	ne
 800abd6:	6059      	strne	r1, [r3, #4]
 800abd8:	6863      	ldr	r3, [r4, #4]
 800abda:	bf08      	it	eq
 800abdc:	f8c8 1000 	streq.w	r1, [r8]
 800abe0:	5162      	str	r2, [r4, r5]
 800abe2:	604b      	str	r3, [r1, #4]
 800abe4:	4630      	mov	r0, r6
 800abe6:	f000 f82f 	bl	800ac48 <__malloc_unlock>
 800abea:	f104 000b 	add.w	r0, r4, #11
 800abee:	1d23      	adds	r3, r4, #4
 800abf0:	f020 0007 	bic.w	r0, r0, #7
 800abf4:	1ac2      	subs	r2, r0, r3
 800abf6:	bf1c      	itt	ne
 800abf8:	1a1b      	subne	r3, r3, r0
 800abfa:	50a3      	strne	r3, [r4, r2]
 800abfc:	e7af      	b.n	800ab5e <_malloc_r+0x22>
 800abfe:	6862      	ldr	r2, [r4, #4]
 800ac00:	42a3      	cmp	r3, r4
 800ac02:	bf0c      	ite	eq
 800ac04:	f8c8 2000 	streq.w	r2, [r8]
 800ac08:	605a      	strne	r2, [r3, #4]
 800ac0a:	e7eb      	b.n	800abe4 <_malloc_r+0xa8>
 800ac0c:	4623      	mov	r3, r4
 800ac0e:	6864      	ldr	r4, [r4, #4]
 800ac10:	e7ae      	b.n	800ab70 <_malloc_r+0x34>
 800ac12:	463c      	mov	r4, r7
 800ac14:	687f      	ldr	r7, [r7, #4]
 800ac16:	e7b6      	b.n	800ab86 <_malloc_r+0x4a>
 800ac18:	461a      	mov	r2, r3
 800ac1a:	685b      	ldr	r3, [r3, #4]
 800ac1c:	42a3      	cmp	r3, r4
 800ac1e:	d1fb      	bne.n	800ac18 <_malloc_r+0xdc>
 800ac20:	2300      	movs	r3, #0
 800ac22:	6053      	str	r3, [r2, #4]
 800ac24:	e7de      	b.n	800abe4 <_malloc_r+0xa8>
 800ac26:	230c      	movs	r3, #12
 800ac28:	6033      	str	r3, [r6, #0]
 800ac2a:	4630      	mov	r0, r6
 800ac2c:	f000 f80c 	bl	800ac48 <__malloc_unlock>
 800ac30:	e794      	b.n	800ab5c <_malloc_r+0x20>
 800ac32:	6005      	str	r5, [r0, #0]
 800ac34:	e7d6      	b.n	800abe4 <_malloc_r+0xa8>
 800ac36:	bf00      	nop
 800ac38:	2400047c 	.word	0x2400047c

0800ac3c <__malloc_lock>:
 800ac3c:	4801      	ldr	r0, [pc, #4]	@ (800ac44 <__malloc_lock+0x8>)
 800ac3e:	f7ff b920 	b.w	8009e82 <__retarget_lock_acquire_recursive>
 800ac42:	bf00      	nop
 800ac44:	24000474 	.word	0x24000474

0800ac48 <__malloc_unlock>:
 800ac48:	4801      	ldr	r0, [pc, #4]	@ (800ac50 <__malloc_unlock+0x8>)
 800ac4a:	f7ff b91b 	b.w	8009e84 <__retarget_lock_release_recursive>
 800ac4e:	bf00      	nop
 800ac50:	24000474 	.word	0x24000474

0800ac54 <_Balloc>:
 800ac54:	b570      	push	{r4, r5, r6, lr}
 800ac56:	69c6      	ldr	r6, [r0, #28]
 800ac58:	4604      	mov	r4, r0
 800ac5a:	460d      	mov	r5, r1
 800ac5c:	b976      	cbnz	r6, 800ac7c <_Balloc+0x28>
 800ac5e:	2010      	movs	r0, #16
 800ac60:	f7ff ff42 	bl	800aae8 <malloc>
 800ac64:	4602      	mov	r2, r0
 800ac66:	61e0      	str	r0, [r4, #28]
 800ac68:	b920      	cbnz	r0, 800ac74 <_Balloc+0x20>
 800ac6a:	4b18      	ldr	r3, [pc, #96]	@ (800accc <_Balloc+0x78>)
 800ac6c:	4818      	ldr	r0, [pc, #96]	@ (800acd0 <_Balloc+0x7c>)
 800ac6e:	216b      	movs	r1, #107	@ 0x6b
 800ac70:	f000 fdfa 	bl	800b868 <__assert_func>
 800ac74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac78:	6006      	str	r6, [r0, #0]
 800ac7a:	60c6      	str	r6, [r0, #12]
 800ac7c:	69e6      	ldr	r6, [r4, #28]
 800ac7e:	68f3      	ldr	r3, [r6, #12]
 800ac80:	b183      	cbz	r3, 800aca4 <_Balloc+0x50>
 800ac82:	69e3      	ldr	r3, [r4, #28]
 800ac84:	68db      	ldr	r3, [r3, #12]
 800ac86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ac8a:	b9b8      	cbnz	r0, 800acbc <_Balloc+0x68>
 800ac8c:	2101      	movs	r1, #1
 800ac8e:	fa01 f605 	lsl.w	r6, r1, r5
 800ac92:	1d72      	adds	r2, r6, #5
 800ac94:	0092      	lsls	r2, r2, #2
 800ac96:	4620      	mov	r0, r4
 800ac98:	f000 fe04 	bl	800b8a4 <_calloc_r>
 800ac9c:	b160      	cbz	r0, 800acb8 <_Balloc+0x64>
 800ac9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aca2:	e00e      	b.n	800acc2 <_Balloc+0x6e>
 800aca4:	2221      	movs	r2, #33	@ 0x21
 800aca6:	2104      	movs	r1, #4
 800aca8:	4620      	mov	r0, r4
 800acaa:	f000 fdfb 	bl	800b8a4 <_calloc_r>
 800acae:	69e3      	ldr	r3, [r4, #28]
 800acb0:	60f0      	str	r0, [r6, #12]
 800acb2:	68db      	ldr	r3, [r3, #12]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d1e4      	bne.n	800ac82 <_Balloc+0x2e>
 800acb8:	2000      	movs	r0, #0
 800acba:	bd70      	pop	{r4, r5, r6, pc}
 800acbc:	6802      	ldr	r2, [r0, #0]
 800acbe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800acc2:	2300      	movs	r3, #0
 800acc4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800acc8:	e7f7      	b.n	800acba <_Balloc+0x66>
 800acca:	bf00      	nop
 800accc:	0800baa9 	.word	0x0800baa9
 800acd0:	0800bb29 	.word	0x0800bb29

0800acd4 <_Bfree>:
 800acd4:	b570      	push	{r4, r5, r6, lr}
 800acd6:	69c6      	ldr	r6, [r0, #28]
 800acd8:	4605      	mov	r5, r0
 800acda:	460c      	mov	r4, r1
 800acdc:	b976      	cbnz	r6, 800acfc <_Bfree+0x28>
 800acde:	2010      	movs	r0, #16
 800ace0:	f7ff ff02 	bl	800aae8 <malloc>
 800ace4:	4602      	mov	r2, r0
 800ace6:	61e8      	str	r0, [r5, #28]
 800ace8:	b920      	cbnz	r0, 800acf4 <_Bfree+0x20>
 800acea:	4b09      	ldr	r3, [pc, #36]	@ (800ad10 <_Bfree+0x3c>)
 800acec:	4809      	ldr	r0, [pc, #36]	@ (800ad14 <_Bfree+0x40>)
 800acee:	218f      	movs	r1, #143	@ 0x8f
 800acf0:	f000 fdba 	bl	800b868 <__assert_func>
 800acf4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800acf8:	6006      	str	r6, [r0, #0]
 800acfa:	60c6      	str	r6, [r0, #12]
 800acfc:	b13c      	cbz	r4, 800ad0e <_Bfree+0x3a>
 800acfe:	69eb      	ldr	r3, [r5, #28]
 800ad00:	6862      	ldr	r2, [r4, #4]
 800ad02:	68db      	ldr	r3, [r3, #12]
 800ad04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ad08:	6021      	str	r1, [r4, #0]
 800ad0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ad0e:	bd70      	pop	{r4, r5, r6, pc}
 800ad10:	0800baa9 	.word	0x0800baa9
 800ad14:	0800bb29 	.word	0x0800bb29

0800ad18 <__multadd>:
 800ad18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad1c:	690d      	ldr	r5, [r1, #16]
 800ad1e:	4607      	mov	r7, r0
 800ad20:	460c      	mov	r4, r1
 800ad22:	461e      	mov	r6, r3
 800ad24:	f101 0c14 	add.w	ip, r1, #20
 800ad28:	2000      	movs	r0, #0
 800ad2a:	f8dc 3000 	ldr.w	r3, [ip]
 800ad2e:	b299      	uxth	r1, r3
 800ad30:	fb02 6101 	mla	r1, r2, r1, r6
 800ad34:	0c1e      	lsrs	r6, r3, #16
 800ad36:	0c0b      	lsrs	r3, r1, #16
 800ad38:	fb02 3306 	mla	r3, r2, r6, r3
 800ad3c:	b289      	uxth	r1, r1
 800ad3e:	3001      	adds	r0, #1
 800ad40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ad44:	4285      	cmp	r5, r0
 800ad46:	f84c 1b04 	str.w	r1, [ip], #4
 800ad4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ad4e:	dcec      	bgt.n	800ad2a <__multadd+0x12>
 800ad50:	b30e      	cbz	r6, 800ad96 <__multadd+0x7e>
 800ad52:	68a3      	ldr	r3, [r4, #8]
 800ad54:	42ab      	cmp	r3, r5
 800ad56:	dc19      	bgt.n	800ad8c <__multadd+0x74>
 800ad58:	6861      	ldr	r1, [r4, #4]
 800ad5a:	4638      	mov	r0, r7
 800ad5c:	3101      	adds	r1, #1
 800ad5e:	f7ff ff79 	bl	800ac54 <_Balloc>
 800ad62:	4680      	mov	r8, r0
 800ad64:	b928      	cbnz	r0, 800ad72 <__multadd+0x5a>
 800ad66:	4602      	mov	r2, r0
 800ad68:	4b0c      	ldr	r3, [pc, #48]	@ (800ad9c <__multadd+0x84>)
 800ad6a:	480d      	ldr	r0, [pc, #52]	@ (800ada0 <__multadd+0x88>)
 800ad6c:	21ba      	movs	r1, #186	@ 0xba
 800ad6e:	f000 fd7b 	bl	800b868 <__assert_func>
 800ad72:	6922      	ldr	r2, [r4, #16]
 800ad74:	3202      	adds	r2, #2
 800ad76:	f104 010c 	add.w	r1, r4, #12
 800ad7a:	0092      	lsls	r2, r2, #2
 800ad7c:	300c      	adds	r0, #12
 800ad7e:	f000 fd65 	bl	800b84c <memcpy>
 800ad82:	4621      	mov	r1, r4
 800ad84:	4638      	mov	r0, r7
 800ad86:	f7ff ffa5 	bl	800acd4 <_Bfree>
 800ad8a:	4644      	mov	r4, r8
 800ad8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ad90:	3501      	adds	r5, #1
 800ad92:	615e      	str	r6, [r3, #20]
 800ad94:	6125      	str	r5, [r4, #16]
 800ad96:	4620      	mov	r0, r4
 800ad98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad9c:	0800bb18 	.word	0x0800bb18
 800ada0:	0800bb29 	.word	0x0800bb29

0800ada4 <__hi0bits>:
 800ada4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ada8:	4603      	mov	r3, r0
 800adaa:	bf36      	itet	cc
 800adac:	0403      	lslcc	r3, r0, #16
 800adae:	2000      	movcs	r0, #0
 800adb0:	2010      	movcc	r0, #16
 800adb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800adb6:	bf3c      	itt	cc
 800adb8:	021b      	lslcc	r3, r3, #8
 800adba:	3008      	addcc	r0, #8
 800adbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800adc0:	bf3c      	itt	cc
 800adc2:	011b      	lslcc	r3, r3, #4
 800adc4:	3004      	addcc	r0, #4
 800adc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800adca:	bf3c      	itt	cc
 800adcc:	009b      	lslcc	r3, r3, #2
 800adce:	3002      	addcc	r0, #2
 800add0:	2b00      	cmp	r3, #0
 800add2:	db05      	blt.n	800ade0 <__hi0bits+0x3c>
 800add4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800add8:	f100 0001 	add.w	r0, r0, #1
 800addc:	bf08      	it	eq
 800adde:	2020      	moveq	r0, #32
 800ade0:	4770      	bx	lr

0800ade2 <__lo0bits>:
 800ade2:	6803      	ldr	r3, [r0, #0]
 800ade4:	4602      	mov	r2, r0
 800ade6:	f013 0007 	ands.w	r0, r3, #7
 800adea:	d00b      	beq.n	800ae04 <__lo0bits+0x22>
 800adec:	07d9      	lsls	r1, r3, #31
 800adee:	d421      	bmi.n	800ae34 <__lo0bits+0x52>
 800adf0:	0798      	lsls	r0, r3, #30
 800adf2:	bf49      	itett	mi
 800adf4:	085b      	lsrmi	r3, r3, #1
 800adf6:	089b      	lsrpl	r3, r3, #2
 800adf8:	2001      	movmi	r0, #1
 800adfa:	6013      	strmi	r3, [r2, #0]
 800adfc:	bf5c      	itt	pl
 800adfe:	6013      	strpl	r3, [r2, #0]
 800ae00:	2002      	movpl	r0, #2
 800ae02:	4770      	bx	lr
 800ae04:	b299      	uxth	r1, r3
 800ae06:	b909      	cbnz	r1, 800ae0c <__lo0bits+0x2a>
 800ae08:	0c1b      	lsrs	r3, r3, #16
 800ae0a:	2010      	movs	r0, #16
 800ae0c:	b2d9      	uxtb	r1, r3
 800ae0e:	b909      	cbnz	r1, 800ae14 <__lo0bits+0x32>
 800ae10:	3008      	adds	r0, #8
 800ae12:	0a1b      	lsrs	r3, r3, #8
 800ae14:	0719      	lsls	r1, r3, #28
 800ae16:	bf04      	itt	eq
 800ae18:	091b      	lsreq	r3, r3, #4
 800ae1a:	3004      	addeq	r0, #4
 800ae1c:	0799      	lsls	r1, r3, #30
 800ae1e:	bf04      	itt	eq
 800ae20:	089b      	lsreq	r3, r3, #2
 800ae22:	3002      	addeq	r0, #2
 800ae24:	07d9      	lsls	r1, r3, #31
 800ae26:	d403      	bmi.n	800ae30 <__lo0bits+0x4e>
 800ae28:	085b      	lsrs	r3, r3, #1
 800ae2a:	f100 0001 	add.w	r0, r0, #1
 800ae2e:	d003      	beq.n	800ae38 <__lo0bits+0x56>
 800ae30:	6013      	str	r3, [r2, #0]
 800ae32:	4770      	bx	lr
 800ae34:	2000      	movs	r0, #0
 800ae36:	4770      	bx	lr
 800ae38:	2020      	movs	r0, #32
 800ae3a:	4770      	bx	lr

0800ae3c <__i2b>:
 800ae3c:	b510      	push	{r4, lr}
 800ae3e:	460c      	mov	r4, r1
 800ae40:	2101      	movs	r1, #1
 800ae42:	f7ff ff07 	bl	800ac54 <_Balloc>
 800ae46:	4602      	mov	r2, r0
 800ae48:	b928      	cbnz	r0, 800ae56 <__i2b+0x1a>
 800ae4a:	4b05      	ldr	r3, [pc, #20]	@ (800ae60 <__i2b+0x24>)
 800ae4c:	4805      	ldr	r0, [pc, #20]	@ (800ae64 <__i2b+0x28>)
 800ae4e:	f240 1145 	movw	r1, #325	@ 0x145
 800ae52:	f000 fd09 	bl	800b868 <__assert_func>
 800ae56:	2301      	movs	r3, #1
 800ae58:	6144      	str	r4, [r0, #20]
 800ae5a:	6103      	str	r3, [r0, #16]
 800ae5c:	bd10      	pop	{r4, pc}
 800ae5e:	bf00      	nop
 800ae60:	0800bb18 	.word	0x0800bb18
 800ae64:	0800bb29 	.word	0x0800bb29

0800ae68 <__multiply>:
 800ae68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae6c:	4617      	mov	r7, r2
 800ae6e:	690a      	ldr	r2, [r1, #16]
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	429a      	cmp	r2, r3
 800ae74:	bfa8      	it	ge
 800ae76:	463b      	movge	r3, r7
 800ae78:	4689      	mov	r9, r1
 800ae7a:	bfa4      	itt	ge
 800ae7c:	460f      	movge	r7, r1
 800ae7e:	4699      	movge	r9, r3
 800ae80:	693d      	ldr	r5, [r7, #16]
 800ae82:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	6879      	ldr	r1, [r7, #4]
 800ae8a:	eb05 060a 	add.w	r6, r5, sl
 800ae8e:	42b3      	cmp	r3, r6
 800ae90:	b085      	sub	sp, #20
 800ae92:	bfb8      	it	lt
 800ae94:	3101      	addlt	r1, #1
 800ae96:	f7ff fedd 	bl	800ac54 <_Balloc>
 800ae9a:	b930      	cbnz	r0, 800aeaa <__multiply+0x42>
 800ae9c:	4602      	mov	r2, r0
 800ae9e:	4b41      	ldr	r3, [pc, #260]	@ (800afa4 <__multiply+0x13c>)
 800aea0:	4841      	ldr	r0, [pc, #260]	@ (800afa8 <__multiply+0x140>)
 800aea2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800aea6:	f000 fcdf 	bl	800b868 <__assert_func>
 800aeaa:	f100 0414 	add.w	r4, r0, #20
 800aeae:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800aeb2:	4623      	mov	r3, r4
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	4573      	cmp	r3, lr
 800aeb8:	d320      	bcc.n	800aefc <__multiply+0x94>
 800aeba:	f107 0814 	add.w	r8, r7, #20
 800aebe:	f109 0114 	add.w	r1, r9, #20
 800aec2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800aec6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800aeca:	9302      	str	r3, [sp, #8]
 800aecc:	1beb      	subs	r3, r5, r7
 800aece:	3b15      	subs	r3, #21
 800aed0:	f023 0303 	bic.w	r3, r3, #3
 800aed4:	3304      	adds	r3, #4
 800aed6:	3715      	adds	r7, #21
 800aed8:	42bd      	cmp	r5, r7
 800aeda:	bf38      	it	cc
 800aedc:	2304      	movcc	r3, #4
 800aede:	9301      	str	r3, [sp, #4]
 800aee0:	9b02      	ldr	r3, [sp, #8]
 800aee2:	9103      	str	r1, [sp, #12]
 800aee4:	428b      	cmp	r3, r1
 800aee6:	d80c      	bhi.n	800af02 <__multiply+0x9a>
 800aee8:	2e00      	cmp	r6, #0
 800aeea:	dd03      	ble.n	800aef4 <__multiply+0x8c>
 800aeec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d055      	beq.n	800afa0 <__multiply+0x138>
 800aef4:	6106      	str	r6, [r0, #16]
 800aef6:	b005      	add	sp, #20
 800aef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aefc:	f843 2b04 	str.w	r2, [r3], #4
 800af00:	e7d9      	b.n	800aeb6 <__multiply+0x4e>
 800af02:	f8b1 a000 	ldrh.w	sl, [r1]
 800af06:	f1ba 0f00 	cmp.w	sl, #0
 800af0a:	d01f      	beq.n	800af4c <__multiply+0xe4>
 800af0c:	46c4      	mov	ip, r8
 800af0e:	46a1      	mov	r9, r4
 800af10:	2700      	movs	r7, #0
 800af12:	f85c 2b04 	ldr.w	r2, [ip], #4
 800af16:	f8d9 3000 	ldr.w	r3, [r9]
 800af1a:	fa1f fb82 	uxth.w	fp, r2
 800af1e:	b29b      	uxth	r3, r3
 800af20:	fb0a 330b 	mla	r3, sl, fp, r3
 800af24:	443b      	add	r3, r7
 800af26:	f8d9 7000 	ldr.w	r7, [r9]
 800af2a:	0c12      	lsrs	r2, r2, #16
 800af2c:	0c3f      	lsrs	r7, r7, #16
 800af2e:	fb0a 7202 	mla	r2, sl, r2, r7
 800af32:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800af36:	b29b      	uxth	r3, r3
 800af38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af3c:	4565      	cmp	r5, ip
 800af3e:	f849 3b04 	str.w	r3, [r9], #4
 800af42:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800af46:	d8e4      	bhi.n	800af12 <__multiply+0xaa>
 800af48:	9b01      	ldr	r3, [sp, #4]
 800af4a:	50e7      	str	r7, [r4, r3]
 800af4c:	9b03      	ldr	r3, [sp, #12]
 800af4e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800af52:	3104      	adds	r1, #4
 800af54:	f1b9 0f00 	cmp.w	r9, #0
 800af58:	d020      	beq.n	800af9c <__multiply+0x134>
 800af5a:	6823      	ldr	r3, [r4, #0]
 800af5c:	4647      	mov	r7, r8
 800af5e:	46a4      	mov	ip, r4
 800af60:	f04f 0a00 	mov.w	sl, #0
 800af64:	f8b7 b000 	ldrh.w	fp, [r7]
 800af68:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800af6c:	fb09 220b 	mla	r2, r9, fp, r2
 800af70:	4452      	add	r2, sl
 800af72:	b29b      	uxth	r3, r3
 800af74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af78:	f84c 3b04 	str.w	r3, [ip], #4
 800af7c:	f857 3b04 	ldr.w	r3, [r7], #4
 800af80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af84:	f8bc 3000 	ldrh.w	r3, [ip]
 800af88:	fb09 330a 	mla	r3, r9, sl, r3
 800af8c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800af90:	42bd      	cmp	r5, r7
 800af92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af96:	d8e5      	bhi.n	800af64 <__multiply+0xfc>
 800af98:	9a01      	ldr	r2, [sp, #4]
 800af9a:	50a3      	str	r3, [r4, r2]
 800af9c:	3404      	adds	r4, #4
 800af9e:	e79f      	b.n	800aee0 <__multiply+0x78>
 800afa0:	3e01      	subs	r6, #1
 800afa2:	e7a1      	b.n	800aee8 <__multiply+0x80>
 800afa4:	0800bb18 	.word	0x0800bb18
 800afa8:	0800bb29 	.word	0x0800bb29

0800afac <__pow5mult>:
 800afac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afb0:	4615      	mov	r5, r2
 800afb2:	f012 0203 	ands.w	r2, r2, #3
 800afb6:	4607      	mov	r7, r0
 800afb8:	460e      	mov	r6, r1
 800afba:	d007      	beq.n	800afcc <__pow5mult+0x20>
 800afbc:	4c25      	ldr	r4, [pc, #148]	@ (800b054 <__pow5mult+0xa8>)
 800afbe:	3a01      	subs	r2, #1
 800afc0:	2300      	movs	r3, #0
 800afc2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800afc6:	f7ff fea7 	bl	800ad18 <__multadd>
 800afca:	4606      	mov	r6, r0
 800afcc:	10ad      	asrs	r5, r5, #2
 800afce:	d03d      	beq.n	800b04c <__pow5mult+0xa0>
 800afd0:	69fc      	ldr	r4, [r7, #28]
 800afd2:	b97c      	cbnz	r4, 800aff4 <__pow5mult+0x48>
 800afd4:	2010      	movs	r0, #16
 800afd6:	f7ff fd87 	bl	800aae8 <malloc>
 800afda:	4602      	mov	r2, r0
 800afdc:	61f8      	str	r0, [r7, #28]
 800afde:	b928      	cbnz	r0, 800afec <__pow5mult+0x40>
 800afe0:	4b1d      	ldr	r3, [pc, #116]	@ (800b058 <__pow5mult+0xac>)
 800afe2:	481e      	ldr	r0, [pc, #120]	@ (800b05c <__pow5mult+0xb0>)
 800afe4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800afe8:	f000 fc3e 	bl	800b868 <__assert_func>
 800afec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aff0:	6004      	str	r4, [r0, #0]
 800aff2:	60c4      	str	r4, [r0, #12]
 800aff4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800aff8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800affc:	b94c      	cbnz	r4, 800b012 <__pow5mult+0x66>
 800affe:	f240 2171 	movw	r1, #625	@ 0x271
 800b002:	4638      	mov	r0, r7
 800b004:	f7ff ff1a 	bl	800ae3c <__i2b>
 800b008:	2300      	movs	r3, #0
 800b00a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b00e:	4604      	mov	r4, r0
 800b010:	6003      	str	r3, [r0, #0]
 800b012:	f04f 0900 	mov.w	r9, #0
 800b016:	07eb      	lsls	r3, r5, #31
 800b018:	d50a      	bpl.n	800b030 <__pow5mult+0x84>
 800b01a:	4631      	mov	r1, r6
 800b01c:	4622      	mov	r2, r4
 800b01e:	4638      	mov	r0, r7
 800b020:	f7ff ff22 	bl	800ae68 <__multiply>
 800b024:	4631      	mov	r1, r6
 800b026:	4680      	mov	r8, r0
 800b028:	4638      	mov	r0, r7
 800b02a:	f7ff fe53 	bl	800acd4 <_Bfree>
 800b02e:	4646      	mov	r6, r8
 800b030:	106d      	asrs	r5, r5, #1
 800b032:	d00b      	beq.n	800b04c <__pow5mult+0xa0>
 800b034:	6820      	ldr	r0, [r4, #0]
 800b036:	b938      	cbnz	r0, 800b048 <__pow5mult+0x9c>
 800b038:	4622      	mov	r2, r4
 800b03a:	4621      	mov	r1, r4
 800b03c:	4638      	mov	r0, r7
 800b03e:	f7ff ff13 	bl	800ae68 <__multiply>
 800b042:	6020      	str	r0, [r4, #0]
 800b044:	f8c0 9000 	str.w	r9, [r0]
 800b048:	4604      	mov	r4, r0
 800b04a:	e7e4      	b.n	800b016 <__pow5mult+0x6a>
 800b04c:	4630      	mov	r0, r6
 800b04e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b052:	bf00      	nop
 800b054:	0800bbdc 	.word	0x0800bbdc
 800b058:	0800baa9 	.word	0x0800baa9
 800b05c:	0800bb29 	.word	0x0800bb29

0800b060 <__lshift>:
 800b060:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b064:	460c      	mov	r4, r1
 800b066:	6849      	ldr	r1, [r1, #4]
 800b068:	6923      	ldr	r3, [r4, #16]
 800b06a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b06e:	68a3      	ldr	r3, [r4, #8]
 800b070:	4607      	mov	r7, r0
 800b072:	4691      	mov	r9, r2
 800b074:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b078:	f108 0601 	add.w	r6, r8, #1
 800b07c:	42b3      	cmp	r3, r6
 800b07e:	db0b      	blt.n	800b098 <__lshift+0x38>
 800b080:	4638      	mov	r0, r7
 800b082:	f7ff fde7 	bl	800ac54 <_Balloc>
 800b086:	4605      	mov	r5, r0
 800b088:	b948      	cbnz	r0, 800b09e <__lshift+0x3e>
 800b08a:	4602      	mov	r2, r0
 800b08c:	4b28      	ldr	r3, [pc, #160]	@ (800b130 <__lshift+0xd0>)
 800b08e:	4829      	ldr	r0, [pc, #164]	@ (800b134 <__lshift+0xd4>)
 800b090:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b094:	f000 fbe8 	bl	800b868 <__assert_func>
 800b098:	3101      	adds	r1, #1
 800b09a:	005b      	lsls	r3, r3, #1
 800b09c:	e7ee      	b.n	800b07c <__lshift+0x1c>
 800b09e:	2300      	movs	r3, #0
 800b0a0:	f100 0114 	add.w	r1, r0, #20
 800b0a4:	f100 0210 	add.w	r2, r0, #16
 800b0a8:	4618      	mov	r0, r3
 800b0aa:	4553      	cmp	r3, sl
 800b0ac:	db33      	blt.n	800b116 <__lshift+0xb6>
 800b0ae:	6920      	ldr	r0, [r4, #16]
 800b0b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b0b4:	f104 0314 	add.w	r3, r4, #20
 800b0b8:	f019 091f 	ands.w	r9, r9, #31
 800b0bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b0c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b0c4:	d02b      	beq.n	800b11e <__lshift+0xbe>
 800b0c6:	f1c9 0e20 	rsb	lr, r9, #32
 800b0ca:	468a      	mov	sl, r1
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	6818      	ldr	r0, [r3, #0]
 800b0d0:	fa00 f009 	lsl.w	r0, r0, r9
 800b0d4:	4310      	orrs	r0, r2
 800b0d6:	f84a 0b04 	str.w	r0, [sl], #4
 800b0da:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0de:	459c      	cmp	ip, r3
 800b0e0:	fa22 f20e 	lsr.w	r2, r2, lr
 800b0e4:	d8f3      	bhi.n	800b0ce <__lshift+0x6e>
 800b0e6:	ebac 0304 	sub.w	r3, ip, r4
 800b0ea:	3b15      	subs	r3, #21
 800b0ec:	f023 0303 	bic.w	r3, r3, #3
 800b0f0:	3304      	adds	r3, #4
 800b0f2:	f104 0015 	add.w	r0, r4, #21
 800b0f6:	4560      	cmp	r0, ip
 800b0f8:	bf88      	it	hi
 800b0fa:	2304      	movhi	r3, #4
 800b0fc:	50ca      	str	r2, [r1, r3]
 800b0fe:	b10a      	cbz	r2, 800b104 <__lshift+0xa4>
 800b100:	f108 0602 	add.w	r6, r8, #2
 800b104:	3e01      	subs	r6, #1
 800b106:	4638      	mov	r0, r7
 800b108:	612e      	str	r6, [r5, #16]
 800b10a:	4621      	mov	r1, r4
 800b10c:	f7ff fde2 	bl	800acd4 <_Bfree>
 800b110:	4628      	mov	r0, r5
 800b112:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b116:	f842 0f04 	str.w	r0, [r2, #4]!
 800b11a:	3301      	adds	r3, #1
 800b11c:	e7c5      	b.n	800b0aa <__lshift+0x4a>
 800b11e:	3904      	subs	r1, #4
 800b120:	f853 2b04 	ldr.w	r2, [r3], #4
 800b124:	f841 2f04 	str.w	r2, [r1, #4]!
 800b128:	459c      	cmp	ip, r3
 800b12a:	d8f9      	bhi.n	800b120 <__lshift+0xc0>
 800b12c:	e7ea      	b.n	800b104 <__lshift+0xa4>
 800b12e:	bf00      	nop
 800b130:	0800bb18 	.word	0x0800bb18
 800b134:	0800bb29 	.word	0x0800bb29

0800b138 <__mcmp>:
 800b138:	690a      	ldr	r2, [r1, #16]
 800b13a:	4603      	mov	r3, r0
 800b13c:	6900      	ldr	r0, [r0, #16]
 800b13e:	1a80      	subs	r0, r0, r2
 800b140:	b530      	push	{r4, r5, lr}
 800b142:	d10e      	bne.n	800b162 <__mcmp+0x2a>
 800b144:	3314      	adds	r3, #20
 800b146:	3114      	adds	r1, #20
 800b148:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b14c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b150:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b154:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b158:	4295      	cmp	r5, r2
 800b15a:	d003      	beq.n	800b164 <__mcmp+0x2c>
 800b15c:	d205      	bcs.n	800b16a <__mcmp+0x32>
 800b15e:	f04f 30ff 	mov.w	r0, #4294967295
 800b162:	bd30      	pop	{r4, r5, pc}
 800b164:	42a3      	cmp	r3, r4
 800b166:	d3f3      	bcc.n	800b150 <__mcmp+0x18>
 800b168:	e7fb      	b.n	800b162 <__mcmp+0x2a>
 800b16a:	2001      	movs	r0, #1
 800b16c:	e7f9      	b.n	800b162 <__mcmp+0x2a>
	...

0800b170 <__mdiff>:
 800b170:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b174:	4689      	mov	r9, r1
 800b176:	4606      	mov	r6, r0
 800b178:	4611      	mov	r1, r2
 800b17a:	4648      	mov	r0, r9
 800b17c:	4614      	mov	r4, r2
 800b17e:	f7ff ffdb 	bl	800b138 <__mcmp>
 800b182:	1e05      	subs	r5, r0, #0
 800b184:	d112      	bne.n	800b1ac <__mdiff+0x3c>
 800b186:	4629      	mov	r1, r5
 800b188:	4630      	mov	r0, r6
 800b18a:	f7ff fd63 	bl	800ac54 <_Balloc>
 800b18e:	4602      	mov	r2, r0
 800b190:	b928      	cbnz	r0, 800b19e <__mdiff+0x2e>
 800b192:	4b3f      	ldr	r3, [pc, #252]	@ (800b290 <__mdiff+0x120>)
 800b194:	f240 2137 	movw	r1, #567	@ 0x237
 800b198:	483e      	ldr	r0, [pc, #248]	@ (800b294 <__mdiff+0x124>)
 800b19a:	f000 fb65 	bl	800b868 <__assert_func>
 800b19e:	2301      	movs	r3, #1
 800b1a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b1a4:	4610      	mov	r0, r2
 800b1a6:	b003      	add	sp, #12
 800b1a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1ac:	bfbc      	itt	lt
 800b1ae:	464b      	movlt	r3, r9
 800b1b0:	46a1      	movlt	r9, r4
 800b1b2:	4630      	mov	r0, r6
 800b1b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b1b8:	bfba      	itte	lt
 800b1ba:	461c      	movlt	r4, r3
 800b1bc:	2501      	movlt	r5, #1
 800b1be:	2500      	movge	r5, #0
 800b1c0:	f7ff fd48 	bl	800ac54 <_Balloc>
 800b1c4:	4602      	mov	r2, r0
 800b1c6:	b918      	cbnz	r0, 800b1d0 <__mdiff+0x60>
 800b1c8:	4b31      	ldr	r3, [pc, #196]	@ (800b290 <__mdiff+0x120>)
 800b1ca:	f240 2145 	movw	r1, #581	@ 0x245
 800b1ce:	e7e3      	b.n	800b198 <__mdiff+0x28>
 800b1d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b1d4:	6926      	ldr	r6, [r4, #16]
 800b1d6:	60c5      	str	r5, [r0, #12]
 800b1d8:	f109 0310 	add.w	r3, r9, #16
 800b1dc:	f109 0514 	add.w	r5, r9, #20
 800b1e0:	f104 0e14 	add.w	lr, r4, #20
 800b1e4:	f100 0b14 	add.w	fp, r0, #20
 800b1e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b1ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b1f0:	9301      	str	r3, [sp, #4]
 800b1f2:	46d9      	mov	r9, fp
 800b1f4:	f04f 0c00 	mov.w	ip, #0
 800b1f8:	9b01      	ldr	r3, [sp, #4]
 800b1fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b1fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b202:	9301      	str	r3, [sp, #4]
 800b204:	fa1f f38a 	uxth.w	r3, sl
 800b208:	4619      	mov	r1, r3
 800b20a:	b283      	uxth	r3, r0
 800b20c:	1acb      	subs	r3, r1, r3
 800b20e:	0c00      	lsrs	r0, r0, #16
 800b210:	4463      	add	r3, ip
 800b212:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b216:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b21a:	b29b      	uxth	r3, r3
 800b21c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b220:	4576      	cmp	r6, lr
 800b222:	f849 3b04 	str.w	r3, [r9], #4
 800b226:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b22a:	d8e5      	bhi.n	800b1f8 <__mdiff+0x88>
 800b22c:	1b33      	subs	r3, r6, r4
 800b22e:	3b15      	subs	r3, #21
 800b230:	f023 0303 	bic.w	r3, r3, #3
 800b234:	3415      	adds	r4, #21
 800b236:	3304      	adds	r3, #4
 800b238:	42a6      	cmp	r6, r4
 800b23a:	bf38      	it	cc
 800b23c:	2304      	movcc	r3, #4
 800b23e:	441d      	add	r5, r3
 800b240:	445b      	add	r3, fp
 800b242:	461e      	mov	r6, r3
 800b244:	462c      	mov	r4, r5
 800b246:	4544      	cmp	r4, r8
 800b248:	d30e      	bcc.n	800b268 <__mdiff+0xf8>
 800b24a:	f108 0103 	add.w	r1, r8, #3
 800b24e:	1b49      	subs	r1, r1, r5
 800b250:	f021 0103 	bic.w	r1, r1, #3
 800b254:	3d03      	subs	r5, #3
 800b256:	45a8      	cmp	r8, r5
 800b258:	bf38      	it	cc
 800b25a:	2100      	movcc	r1, #0
 800b25c:	440b      	add	r3, r1
 800b25e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b262:	b191      	cbz	r1, 800b28a <__mdiff+0x11a>
 800b264:	6117      	str	r7, [r2, #16]
 800b266:	e79d      	b.n	800b1a4 <__mdiff+0x34>
 800b268:	f854 1b04 	ldr.w	r1, [r4], #4
 800b26c:	46e6      	mov	lr, ip
 800b26e:	0c08      	lsrs	r0, r1, #16
 800b270:	fa1c fc81 	uxtah	ip, ip, r1
 800b274:	4471      	add	r1, lr
 800b276:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b27a:	b289      	uxth	r1, r1
 800b27c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b280:	f846 1b04 	str.w	r1, [r6], #4
 800b284:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b288:	e7dd      	b.n	800b246 <__mdiff+0xd6>
 800b28a:	3f01      	subs	r7, #1
 800b28c:	e7e7      	b.n	800b25e <__mdiff+0xee>
 800b28e:	bf00      	nop
 800b290:	0800bb18 	.word	0x0800bb18
 800b294:	0800bb29 	.word	0x0800bb29

0800b298 <__d2b>:
 800b298:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b29c:	460f      	mov	r7, r1
 800b29e:	2101      	movs	r1, #1
 800b2a0:	ec59 8b10 	vmov	r8, r9, d0
 800b2a4:	4616      	mov	r6, r2
 800b2a6:	f7ff fcd5 	bl	800ac54 <_Balloc>
 800b2aa:	4604      	mov	r4, r0
 800b2ac:	b930      	cbnz	r0, 800b2bc <__d2b+0x24>
 800b2ae:	4602      	mov	r2, r0
 800b2b0:	4b23      	ldr	r3, [pc, #140]	@ (800b340 <__d2b+0xa8>)
 800b2b2:	4824      	ldr	r0, [pc, #144]	@ (800b344 <__d2b+0xac>)
 800b2b4:	f240 310f 	movw	r1, #783	@ 0x30f
 800b2b8:	f000 fad6 	bl	800b868 <__assert_func>
 800b2bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b2c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b2c4:	b10d      	cbz	r5, 800b2ca <__d2b+0x32>
 800b2c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b2ca:	9301      	str	r3, [sp, #4]
 800b2cc:	f1b8 0300 	subs.w	r3, r8, #0
 800b2d0:	d023      	beq.n	800b31a <__d2b+0x82>
 800b2d2:	4668      	mov	r0, sp
 800b2d4:	9300      	str	r3, [sp, #0]
 800b2d6:	f7ff fd84 	bl	800ade2 <__lo0bits>
 800b2da:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b2de:	b1d0      	cbz	r0, 800b316 <__d2b+0x7e>
 800b2e0:	f1c0 0320 	rsb	r3, r0, #32
 800b2e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b2e8:	430b      	orrs	r3, r1
 800b2ea:	40c2      	lsrs	r2, r0
 800b2ec:	6163      	str	r3, [r4, #20]
 800b2ee:	9201      	str	r2, [sp, #4]
 800b2f0:	9b01      	ldr	r3, [sp, #4]
 800b2f2:	61a3      	str	r3, [r4, #24]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	bf0c      	ite	eq
 800b2f8:	2201      	moveq	r2, #1
 800b2fa:	2202      	movne	r2, #2
 800b2fc:	6122      	str	r2, [r4, #16]
 800b2fe:	b1a5      	cbz	r5, 800b32a <__d2b+0x92>
 800b300:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b304:	4405      	add	r5, r0
 800b306:	603d      	str	r5, [r7, #0]
 800b308:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b30c:	6030      	str	r0, [r6, #0]
 800b30e:	4620      	mov	r0, r4
 800b310:	b003      	add	sp, #12
 800b312:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b316:	6161      	str	r1, [r4, #20]
 800b318:	e7ea      	b.n	800b2f0 <__d2b+0x58>
 800b31a:	a801      	add	r0, sp, #4
 800b31c:	f7ff fd61 	bl	800ade2 <__lo0bits>
 800b320:	9b01      	ldr	r3, [sp, #4]
 800b322:	6163      	str	r3, [r4, #20]
 800b324:	3020      	adds	r0, #32
 800b326:	2201      	movs	r2, #1
 800b328:	e7e8      	b.n	800b2fc <__d2b+0x64>
 800b32a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b32e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b332:	6038      	str	r0, [r7, #0]
 800b334:	6918      	ldr	r0, [r3, #16]
 800b336:	f7ff fd35 	bl	800ada4 <__hi0bits>
 800b33a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b33e:	e7e5      	b.n	800b30c <__d2b+0x74>
 800b340:	0800bb18 	.word	0x0800bb18
 800b344:	0800bb29 	.word	0x0800bb29

0800b348 <__sfputc_r>:
 800b348:	6893      	ldr	r3, [r2, #8]
 800b34a:	3b01      	subs	r3, #1
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	b410      	push	{r4}
 800b350:	6093      	str	r3, [r2, #8]
 800b352:	da08      	bge.n	800b366 <__sfputc_r+0x1e>
 800b354:	6994      	ldr	r4, [r2, #24]
 800b356:	42a3      	cmp	r3, r4
 800b358:	db01      	blt.n	800b35e <__sfputc_r+0x16>
 800b35a:	290a      	cmp	r1, #10
 800b35c:	d103      	bne.n	800b366 <__sfputc_r+0x1e>
 800b35e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b362:	f7fe bc7c 	b.w	8009c5e <__swbuf_r>
 800b366:	6813      	ldr	r3, [r2, #0]
 800b368:	1c58      	adds	r0, r3, #1
 800b36a:	6010      	str	r0, [r2, #0]
 800b36c:	7019      	strb	r1, [r3, #0]
 800b36e:	4608      	mov	r0, r1
 800b370:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b374:	4770      	bx	lr

0800b376 <__sfputs_r>:
 800b376:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b378:	4606      	mov	r6, r0
 800b37a:	460f      	mov	r7, r1
 800b37c:	4614      	mov	r4, r2
 800b37e:	18d5      	adds	r5, r2, r3
 800b380:	42ac      	cmp	r4, r5
 800b382:	d101      	bne.n	800b388 <__sfputs_r+0x12>
 800b384:	2000      	movs	r0, #0
 800b386:	e007      	b.n	800b398 <__sfputs_r+0x22>
 800b388:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b38c:	463a      	mov	r2, r7
 800b38e:	4630      	mov	r0, r6
 800b390:	f7ff ffda 	bl	800b348 <__sfputc_r>
 800b394:	1c43      	adds	r3, r0, #1
 800b396:	d1f3      	bne.n	800b380 <__sfputs_r+0xa>
 800b398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b39c <_vfiprintf_r>:
 800b39c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3a0:	460d      	mov	r5, r1
 800b3a2:	b09d      	sub	sp, #116	@ 0x74
 800b3a4:	4614      	mov	r4, r2
 800b3a6:	4698      	mov	r8, r3
 800b3a8:	4606      	mov	r6, r0
 800b3aa:	b118      	cbz	r0, 800b3b4 <_vfiprintf_r+0x18>
 800b3ac:	6a03      	ldr	r3, [r0, #32]
 800b3ae:	b90b      	cbnz	r3, 800b3b4 <_vfiprintf_r+0x18>
 800b3b0:	f7fe fb6c 	bl	8009a8c <__sinit>
 800b3b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3b6:	07d9      	lsls	r1, r3, #31
 800b3b8:	d405      	bmi.n	800b3c6 <_vfiprintf_r+0x2a>
 800b3ba:	89ab      	ldrh	r3, [r5, #12]
 800b3bc:	059a      	lsls	r2, r3, #22
 800b3be:	d402      	bmi.n	800b3c6 <_vfiprintf_r+0x2a>
 800b3c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3c2:	f7fe fd5e 	bl	8009e82 <__retarget_lock_acquire_recursive>
 800b3c6:	89ab      	ldrh	r3, [r5, #12]
 800b3c8:	071b      	lsls	r3, r3, #28
 800b3ca:	d501      	bpl.n	800b3d0 <_vfiprintf_r+0x34>
 800b3cc:	692b      	ldr	r3, [r5, #16]
 800b3ce:	b99b      	cbnz	r3, 800b3f8 <_vfiprintf_r+0x5c>
 800b3d0:	4629      	mov	r1, r5
 800b3d2:	4630      	mov	r0, r6
 800b3d4:	f7fe fc82 	bl	8009cdc <__swsetup_r>
 800b3d8:	b170      	cbz	r0, 800b3f8 <_vfiprintf_r+0x5c>
 800b3da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3dc:	07dc      	lsls	r4, r3, #31
 800b3de:	d504      	bpl.n	800b3ea <_vfiprintf_r+0x4e>
 800b3e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b3e4:	b01d      	add	sp, #116	@ 0x74
 800b3e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3ea:	89ab      	ldrh	r3, [r5, #12]
 800b3ec:	0598      	lsls	r0, r3, #22
 800b3ee:	d4f7      	bmi.n	800b3e0 <_vfiprintf_r+0x44>
 800b3f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3f2:	f7fe fd47 	bl	8009e84 <__retarget_lock_release_recursive>
 800b3f6:	e7f3      	b.n	800b3e0 <_vfiprintf_r+0x44>
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3fc:	2320      	movs	r3, #32
 800b3fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b402:	f8cd 800c 	str.w	r8, [sp, #12]
 800b406:	2330      	movs	r3, #48	@ 0x30
 800b408:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b5b8 <_vfiprintf_r+0x21c>
 800b40c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b410:	f04f 0901 	mov.w	r9, #1
 800b414:	4623      	mov	r3, r4
 800b416:	469a      	mov	sl, r3
 800b418:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b41c:	b10a      	cbz	r2, 800b422 <_vfiprintf_r+0x86>
 800b41e:	2a25      	cmp	r2, #37	@ 0x25
 800b420:	d1f9      	bne.n	800b416 <_vfiprintf_r+0x7a>
 800b422:	ebba 0b04 	subs.w	fp, sl, r4
 800b426:	d00b      	beq.n	800b440 <_vfiprintf_r+0xa4>
 800b428:	465b      	mov	r3, fp
 800b42a:	4622      	mov	r2, r4
 800b42c:	4629      	mov	r1, r5
 800b42e:	4630      	mov	r0, r6
 800b430:	f7ff ffa1 	bl	800b376 <__sfputs_r>
 800b434:	3001      	adds	r0, #1
 800b436:	f000 80a7 	beq.w	800b588 <_vfiprintf_r+0x1ec>
 800b43a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b43c:	445a      	add	r2, fp
 800b43e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b440:	f89a 3000 	ldrb.w	r3, [sl]
 800b444:	2b00      	cmp	r3, #0
 800b446:	f000 809f 	beq.w	800b588 <_vfiprintf_r+0x1ec>
 800b44a:	2300      	movs	r3, #0
 800b44c:	f04f 32ff 	mov.w	r2, #4294967295
 800b450:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b454:	f10a 0a01 	add.w	sl, sl, #1
 800b458:	9304      	str	r3, [sp, #16]
 800b45a:	9307      	str	r3, [sp, #28]
 800b45c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b460:	931a      	str	r3, [sp, #104]	@ 0x68
 800b462:	4654      	mov	r4, sl
 800b464:	2205      	movs	r2, #5
 800b466:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b46a:	4853      	ldr	r0, [pc, #332]	@ (800b5b8 <_vfiprintf_r+0x21c>)
 800b46c:	f7f4 ff38 	bl	80002e0 <memchr>
 800b470:	9a04      	ldr	r2, [sp, #16]
 800b472:	b9d8      	cbnz	r0, 800b4ac <_vfiprintf_r+0x110>
 800b474:	06d1      	lsls	r1, r2, #27
 800b476:	bf44      	itt	mi
 800b478:	2320      	movmi	r3, #32
 800b47a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b47e:	0713      	lsls	r3, r2, #28
 800b480:	bf44      	itt	mi
 800b482:	232b      	movmi	r3, #43	@ 0x2b
 800b484:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b488:	f89a 3000 	ldrb.w	r3, [sl]
 800b48c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b48e:	d015      	beq.n	800b4bc <_vfiprintf_r+0x120>
 800b490:	9a07      	ldr	r2, [sp, #28]
 800b492:	4654      	mov	r4, sl
 800b494:	2000      	movs	r0, #0
 800b496:	f04f 0c0a 	mov.w	ip, #10
 800b49a:	4621      	mov	r1, r4
 800b49c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4a0:	3b30      	subs	r3, #48	@ 0x30
 800b4a2:	2b09      	cmp	r3, #9
 800b4a4:	d94b      	bls.n	800b53e <_vfiprintf_r+0x1a2>
 800b4a6:	b1b0      	cbz	r0, 800b4d6 <_vfiprintf_r+0x13a>
 800b4a8:	9207      	str	r2, [sp, #28]
 800b4aa:	e014      	b.n	800b4d6 <_vfiprintf_r+0x13a>
 800b4ac:	eba0 0308 	sub.w	r3, r0, r8
 800b4b0:	fa09 f303 	lsl.w	r3, r9, r3
 800b4b4:	4313      	orrs	r3, r2
 800b4b6:	9304      	str	r3, [sp, #16]
 800b4b8:	46a2      	mov	sl, r4
 800b4ba:	e7d2      	b.n	800b462 <_vfiprintf_r+0xc6>
 800b4bc:	9b03      	ldr	r3, [sp, #12]
 800b4be:	1d19      	adds	r1, r3, #4
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	9103      	str	r1, [sp, #12]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	bfbb      	ittet	lt
 800b4c8:	425b      	neglt	r3, r3
 800b4ca:	f042 0202 	orrlt.w	r2, r2, #2
 800b4ce:	9307      	strge	r3, [sp, #28]
 800b4d0:	9307      	strlt	r3, [sp, #28]
 800b4d2:	bfb8      	it	lt
 800b4d4:	9204      	strlt	r2, [sp, #16]
 800b4d6:	7823      	ldrb	r3, [r4, #0]
 800b4d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800b4da:	d10a      	bne.n	800b4f2 <_vfiprintf_r+0x156>
 800b4dc:	7863      	ldrb	r3, [r4, #1]
 800b4de:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4e0:	d132      	bne.n	800b548 <_vfiprintf_r+0x1ac>
 800b4e2:	9b03      	ldr	r3, [sp, #12]
 800b4e4:	1d1a      	adds	r2, r3, #4
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	9203      	str	r2, [sp, #12]
 800b4ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b4ee:	3402      	adds	r4, #2
 800b4f0:	9305      	str	r3, [sp, #20]
 800b4f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b5c8 <_vfiprintf_r+0x22c>
 800b4f6:	7821      	ldrb	r1, [r4, #0]
 800b4f8:	2203      	movs	r2, #3
 800b4fa:	4650      	mov	r0, sl
 800b4fc:	f7f4 fef0 	bl	80002e0 <memchr>
 800b500:	b138      	cbz	r0, 800b512 <_vfiprintf_r+0x176>
 800b502:	9b04      	ldr	r3, [sp, #16]
 800b504:	eba0 000a 	sub.w	r0, r0, sl
 800b508:	2240      	movs	r2, #64	@ 0x40
 800b50a:	4082      	lsls	r2, r0
 800b50c:	4313      	orrs	r3, r2
 800b50e:	3401      	adds	r4, #1
 800b510:	9304      	str	r3, [sp, #16]
 800b512:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b516:	4829      	ldr	r0, [pc, #164]	@ (800b5bc <_vfiprintf_r+0x220>)
 800b518:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b51c:	2206      	movs	r2, #6
 800b51e:	f7f4 fedf 	bl	80002e0 <memchr>
 800b522:	2800      	cmp	r0, #0
 800b524:	d03f      	beq.n	800b5a6 <_vfiprintf_r+0x20a>
 800b526:	4b26      	ldr	r3, [pc, #152]	@ (800b5c0 <_vfiprintf_r+0x224>)
 800b528:	bb1b      	cbnz	r3, 800b572 <_vfiprintf_r+0x1d6>
 800b52a:	9b03      	ldr	r3, [sp, #12]
 800b52c:	3307      	adds	r3, #7
 800b52e:	f023 0307 	bic.w	r3, r3, #7
 800b532:	3308      	adds	r3, #8
 800b534:	9303      	str	r3, [sp, #12]
 800b536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b538:	443b      	add	r3, r7
 800b53a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b53c:	e76a      	b.n	800b414 <_vfiprintf_r+0x78>
 800b53e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b542:	460c      	mov	r4, r1
 800b544:	2001      	movs	r0, #1
 800b546:	e7a8      	b.n	800b49a <_vfiprintf_r+0xfe>
 800b548:	2300      	movs	r3, #0
 800b54a:	3401      	adds	r4, #1
 800b54c:	9305      	str	r3, [sp, #20]
 800b54e:	4619      	mov	r1, r3
 800b550:	f04f 0c0a 	mov.w	ip, #10
 800b554:	4620      	mov	r0, r4
 800b556:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b55a:	3a30      	subs	r2, #48	@ 0x30
 800b55c:	2a09      	cmp	r2, #9
 800b55e:	d903      	bls.n	800b568 <_vfiprintf_r+0x1cc>
 800b560:	2b00      	cmp	r3, #0
 800b562:	d0c6      	beq.n	800b4f2 <_vfiprintf_r+0x156>
 800b564:	9105      	str	r1, [sp, #20]
 800b566:	e7c4      	b.n	800b4f2 <_vfiprintf_r+0x156>
 800b568:	fb0c 2101 	mla	r1, ip, r1, r2
 800b56c:	4604      	mov	r4, r0
 800b56e:	2301      	movs	r3, #1
 800b570:	e7f0      	b.n	800b554 <_vfiprintf_r+0x1b8>
 800b572:	ab03      	add	r3, sp, #12
 800b574:	9300      	str	r3, [sp, #0]
 800b576:	462a      	mov	r2, r5
 800b578:	4b12      	ldr	r3, [pc, #72]	@ (800b5c4 <_vfiprintf_r+0x228>)
 800b57a:	a904      	add	r1, sp, #16
 800b57c:	4630      	mov	r0, r6
 800b57e:	f7fd fe53 	bl	8009228 <_printf_float>
 800b582:	4607      	mov	r7, r0
 800b584:	1c78      	adds	r0, r7, #1
 800b586:	d1d6      	bne.n	800b536 <_vfiprintf_r+0x19a>
 800b588:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b58a:	07d9      	lsls	r1, r3, #31
 800b58c:	d405      	bmi.n	800b59a <_vfiprintf_r+0x1fe>
 800b58e:	89ab      	ldrh	r3, [r5, #12]
 800b590:	059a      	lsls	r2, r3, #22
 800b592:	d402      	bmi.n	800b59a <_vfiprintf_r+0x1fe>
 800b594:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b596:	f7fe fc75 	bl	8009e84 <__retarget_lock_release_recursive>
 800b59a:	89ab      	ldrh	r3, [r5, #12]
 800b59c:	065b      	lsls	r3, r3, #25
 800b59e:	f53f af1f 	bmi.w	800b3e0 <_vfiprintf_r+0x44>
 800b5a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5a4:	e71e      	b.n	800b3e4 <_vfiprintf_r+0x48>
 800b5a6:	ab03      	add	r3, sp, #12
 800b5a8:	9300      	str	r3, [sp, #0]
 800b5aa:	462a      	mov	r2, r5
 800b5ac:	4b05      	ldr	r3, [pc, #20]	@ (800b5c4 <_vfiprintf_r+0x228>)
 800b5ae:	a904      	add	r1, sp, #16
 800b5b0:	4630      	mov	r0, r6
 800b5b2:	f7fe f8c1 	bl	8009738 <_printf_i>
 800b5b6:	e7e4      	b.n	800b582 <_vfiprintf_r+0x1e6>
 800b5b8:	0800bb82 	.word	0x0800bb82
 800b5bc:	0800bb8c 	.word	0x0800bb8c
 800b5c0:	08009229 	.word	0x08009229
 800b5c4:	0800b377 	.word	0x0800b377
 800b5c8:	0800bb88 	.word	0x0800bb88

0800b5cc <__sflush_r>:
 800b5cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b5d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5d4:	0716      	lsls	r6, r2, #28
 800b5d6:	4605      	mov	r5, r0
 800b5d8:	460c      	mov	r4, r1
 800b5da:	d454      	bmi.n	800b686 <__sflush_r+0xba>
 800b5dc:	684b      	ldr	r3, [r1, #4]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	dc02      	bgt.n	800b5e8 <__sflush_r+0x1c>
 800b5e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	dd48      	ble.n	800b67a <__sflush_r+0xae>
 800b5e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b5ea:	2e00      	cmp	r6, #0
 800b5ec:	d045      	beq.n	800b67a <__sflush_r+0xae>
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b5f4:	682f      	ldr	r7, [r5, #0]
 800b5f6:	6a21      	ldr	r1, [r4, #32]
 800b5f8:	602b      	str	r3, [r5, #0]
 800b5fa:	d030      	beq.n	800b65e <__sflush_r+0x92>
 800b5fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b5fe:	89a3      	ldrh	r3, [r4, #12]
 800b600:	0759      	lsls	r1, r3, #29
 800b602:	d505      	bpl.n	800b610 <__sflush_r+0x44>
 800b604:	6863      	ldr	r3, [r4, #4]
 800b606:	1ad2      	subs	r2, r2, r3
 800b608:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b60a:	b10b      	cbz	r3, 800b610 <__sflush_r+0x44>
 800b60c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b60e:	1ad2      	subs	r2, r2, r3
 800b610:	2300      	movs	r3, #0
 800b612:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b614:	6a21      	ldr	r1, [r4, #32]
 800b616:	4628      	mov	r0, r5
 800b618:	47b0      	blx	r6
 800b61a:	1c43      	adds	r3, r0, #1
 800b61c:	89a3      	ldrh	r3, [r4, #12]
 800b61e:	d106      	bne.n	800b62e <__sflush_r+0x62>
 800b620:	6829      	ldr	r1, [r5, #0]
 800b622:	291d      	cmp	r1, #29
 800b624:	d82b      	bhi.n	800b67e <__sflush_r+0xb2>
 800b626:	4a2a      	ldr	r2, [pc, #168]	@ (800b6d0 <__sflush_r+0x104>)
 800b628:	40ca      	lsrs	r2, r1
 800b62a:	07d6      	lsls	r6, r2, #31
 800b62c:	d527      	bpl.n	800b67e <__sflush_r+0xb2>
 800b62e:	2200      	movs	r2, #0
 800b630:	6062      	str	r2, [r4, #4]
 800b632:	04d9      	lsls	r1, r3, #19
 800b634:	6922      	ldr	r2, [r4, #16]
 800b636:	6022      	str	r2, [r4, #0]
 800b638:	d504      	bpl.n	800b644 <__sflush_r+0x78>
 800b63a:	1c42      	adds	r2, r0, #1
 800b63c:	d101      	bne.n	800b642 <__sflush_r+0x76>
 800b63e:	682b      	ldr	r3, [r5, #0]
 800b640:	b903      	cbnz	r3, 800b644 <__sflush_r+0x78>
 800b642:	6560      	str	r0, [r4, #84]	@ 0x54
 800b644:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b646:	602f      	str	r7, [r5, #0]
 800b648:	b1b9      	cbz	r1, 800b67a <__sflush_r+0xae>
 800b64a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b64e:	4299      	cmp	r1, r3
 800b650:	d002      	beq.n	800b658 <__sflush_r+0x8c>
 800b652:	4628      	mov	r0, r5
 800b654:	f7ff f9fe 	bl	800aa54 <_free_r>
 800b658:	2300      	movs	r3, #0
 800b65a:	6363      	str	r3, [r4, #52]	@ 0x34
 800b65c:	e00d      	b.n	800b67a <__sflush_r+0xae>
 800b65e:	2301      	movs	r3, #1
 800b660:	4628      	mov	r0, r5
 800b662:	47b0      	blx	r6
 800b664:	4602      	mov	r2, r0
 800b666:	1c50      	adds	r0, r2, #1
 800b668:	d1c9      	bne.n	800b5fe <__sflush_r+0x32>
 800b66a:	682b      	ldr	r3, [r5, #0]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d0c6      	beq.n	800b5fe <__sflush_r+0x32>
 800b670:	2b1d      	cmp	r3, #29
 800b672:	d001      	beq.n	800b678 <__sflush_r+0xac>
 800b674:	2b16      	cmp	r3, #22
 800b676:	d11e      	bne.n	800b6b6 <__sflush_r+0xea>
 800b678:	602f      	str	r7, [r5, #0]
 800b67a:	2000      	movs	r0, #0
 800b67c:	e022      	b.n	800b6c4 <__sflush_r+0xf8>
 800b67e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b682:	b21b      	sxth	r3, r3
 800b684:	e01b      	b.n	800b6be <__sflush_r+0xf2>
 800b686:	690f      	ldr	r7, [r1, #16]
 800b688:	2f00      	cmp	r7, #0
 800b68a:	d0f6      	beq.n	800b67a <__sflush_r+0xae>
 800b68c:	0793      	lsls	r3, r2, #30
 800b68e:	680e      	ldr	r6, [r1, #0]
 800b690:	bf08      	it	eq
 800b692:	694b      	ldreq	r3, [r1, #20]
 800b694:	600f      	str	r7, [r1, #0]
 800b696:	bf18      	it	ne
 800b698:	2300      	movne	r3, #0
 800b69a:	eba6 0807 	sub.w	r8, r6, r7
 800b69e:	608b      	str	r3, [r1, #8]
 800b6a0:	f1b8 0f00 	cmp.w	r8, #0
 800b6a4:	dde9      	ble.n	800b67a <__sflush_r+0xae>
 800b6a6:	6a21      	ldr	r1, [r4, #32]
 800b6a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b6aa:	4643      	mov	r3, r8
 800b6ac:	463a      	mov	r2, r7
 800b6ae:	4628      	mov	r0, r5
 800b6b0:	47b0      	blx	r6
 800b6b2:	2800      	cmp	r0, #0
 800b6b4:	dc08      	bgt.n	800b6c8 <__sflush_r+0xfc>
 800b6b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6be:	81a3      	strh	r3, [r4, #12]
 800b6c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b6c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6c8:	4407      	add	r7, r0
 800b6ca:	eba8 0800 	sub.w	r8, r8, r0
 800b6ce:	e7e7      	b.n	800b6a0 <__sflush_r+0xd4>
 800b6d0:	20400001 	.word	0x20400001

0800b6d4 <_fflush_r>:
 800b6d4:	b538      	push	{r3, r4, r5, lr}
 800b6d6:	690b      	ldr	r3, [r1, #16]
 800b6d8:	4605      	mov	r5, r0
 800b6da:	460c      	mov	r4, r1
 800b6dc:	b913      	cbnz	r3, 800b6e4 <_fflush_r+0x10>
 800b6de:	2500      	movs	r5, #0
 800b6e0:	4628      	mov	r0, r5
 800b6e2:	bd38      	pop	{r3, r4, r5, pc}
 800b6e4:	b118      	cbz	r0, 800b6ee <_fflush_r+0x1a>
 800b6e6:	6a03      	ldr	r3, [r0, #32]
 800b6e8:	b90b      	cbnz	r3, 800b6ee <_fflush_r+0x1a>
 800b6ea:	f7fe f9cf 	bl	8009a8c <__sinit>
 800b6ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d0f3      	beq.n	800b6de <_fflush_r+0xa>
 800b6f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b6f8:	07d0      	lsls	r0, r2, #31
 800b6fa:	d404      	bmi.n	800b706 <_fflush_r+0x32>
 800b6fc:	0599      	lsls	r1, r3, #22
 800b6fe:	d402      	bmi.n	800b706 <_fflush_r+0x32>
 800b700:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b702:	f7fe fbbe 	bl	8009e82 <__retarget_lock_acquire_recursive>
 800b706:	4628      	mov	r0, r5
 800b708:	4621      	mov	r1, r4
 800b70a:	f7ff ff5f 	bl	800b5cc <__sflush_r>
 800b70e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b710:	07da      	lsls	r2, r3, #31
 800b712:	4605      	mov	r5, r0
 800b714:	d4e4      	bmi.n	800b6e0 <_fflush_r+0xc>
 800b716:	89a3      	ldrh	r3, [r4, #12]
 800b718:	059b      	lsls	r3, r3, #22
 800b71a:	d4e1      	bmi.n	800b6e0 <_fflush_r+0xc>
 800b71c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b71e:	f7fe fbb1 	bl	8009e84 <__retarget_lock_release_recursive>
 800b722:	e7dd      	b.n	800b6e0 <_fflush_r+0xc>

0800b724 <__swhatbuf_r>:
 800b724:	b570      	push	{r4, r5, r6, lr}
 800b726:	460c      	mov	r4, r1
 800b728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b72c:	2900      	cmp	r1, #0
 800b72e:	b096      	sub	sp, #88	@ 0x58
 800b730:	4615      	mov	r5, r2
 800b732:	461e      	mov	r6, r3
 800b734:	da0d      	bge.n	800b752 <__swhatbuf_r+0x2e>
 800b736:	89a3      	ldrh	r3, [r4, #12]
 800b738:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b73c:	f04f 0100 	mov.w	r1, #0
 800b740:	bf14      	ite	ne
 800b742:	2340      	movne	r3, #64	@ 0x40
 800b744:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b748:	2000      	movs	r0, #0
 800b74a:	6031      	str	r1, [r6, #0]
 800b74c:	602b      	str	r3, [r5, #0]
 800b74e:	b016      	add	sp, #88	@ 0x58
 800b750:	bd70      	pop	{r4, r5, r6, pc}
 800b752:	466a      	mov	r2, sp
 800b754:	f000 f848 	bl	800b7e8 <_fstat_r>
 800b758:	2800      	cmp	r0, #0
 800b75a:	dbec      	blt.n	800b736 <__swhatbuf_r+0x12>
 800b75c:	9901      	ldr	r1, [sp, #4]
 800b75e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b762:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b766:	4259      	negs	r1, r3
 800b768:	4159      	adcs	r1, r3
 800b76a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b76e:	e7eb      	b.n	800b748 <__swhatbuf_r+0x24>

0800b770 <__smakebuf_r>:
 800b770:	898b      	ldrh	r3, [r1, #12]
 800b772:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b774:	079d      	lsls	r5, r3, #30
 800b776:	4606      	mov	r6, r0
 800b778:	460c      	mov	r4, r1
 800b77a:	d507      	bpl.n	800b78c <__smakebuf_r+0x1c>
 800b77c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b780:	6023      	str	r3, [r4, #0]
 800b782:	6123      	str	r3, [r4, #16]
 800b784:	2301      	movs	r3, #1
 800b786:	6163      	str	r3, [r4, #20]
 800b788:	b003      	add	sp, #12
 800b78a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b78c:	ab01      	add	r3, sp, #4
 800b78e:	466a      	mov	r2, sp
 800b790:	f7ff ffc8 	bl	800b724 <__swhatbuf_r>
 800b794:	9f00      	ldr	r7, [sp, #0]
 800b796:	4605      	mov	r5, r0
 800b798:	4639      	mov	r1, r7
 800b79a:	4630      	mov	r0, r6
 800b79c:	f7ff f9ce 	bl	800ab3c <_malloc_r>
 800b7a0:	b948      	cbnz	r0, 800b7b6 <__smakebuf_r+0x46>
 800b7a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7a6:	059a      	lsls	r2, r3, #22
 800b7a8:	d4ee      	bmi.n	800b788 <__smakebuf_r+0x18>
 800b7aa:	f023 0303 	bic.w	r3, r3, #3
 800b7ae:	f043 0302 	orr.w	r3, r3, #2
 800b7b2:	81a3      	strh	r3, [r4, #12]
 800b7b4:	e7e2      	b.n	800b77c <__smakebuf_r+0xc>
 800b7b6:	89a3      	ldrh	r3, [r4, #12]
 800b7b8:	6020      	str	r0, [r4, #0]
 800b7ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7be:	81a3      	strh	r3, [r4, #12]
 800b7c0:	9b01      	ldr	r3, [sp, #4]
 800b7c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b7c6:	b15b      	cbz	r3, 800b7e0 <__smakebuf_r+0x70>
 800b7c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b7cc:	4630      	mov	r0, r6
 800b7ce:	f000 f81d 	bl	800b80c <_isatty_r>
 800b7d2:	b128      	cbz	r0, 800b7e0 <__smakebuf_r+0x70>
 800b7d4:	89a3      	ldrh	r3, [r4, #12]
 800b7d6:	f023 0303 	bic.w	r3, r3, #3
 800b7da:	f043 0301 	orr.w	r3, r3, #1
 800b7de:	81a3      	strh	r3, [r4, #12]
 800b7e0:	89a3      	ldrh	r3, [r4, #12]
 800b7e2:	431d      	orrs	r5, r3
 800b7e4:	81a5      	strh	r5, [r4, #12]
 800b7e6:	e7cf      	b.n	800b788 <__smakebuf_r+0x18>

0800b7e8 <_fstat_r>:
 800b7e8:	b538      	push	{r3, r4, r5, lr}
 800b7ea:	4d07      	ldr	r5, [pc, #28]	@ (800b808 <_fstat_r+0x20>)
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	4604      	mov	r4, r0
 800b7f0:	4608      	mov	r0, r1
 800b7f2:	4611      	mov	r1, r2
 800b7f4:	602b      	str	r3, [r5, #0]
 800b7f6:	f7f5 fa76 	bl	8000ce6 <_fstat>
 800b7fa:	1c43      	adds	r3, r0, #1
 800b7fc:	d102      	bne.n	800b804 <_fstat_r+0x1c>
 800b7fe:	682b      	ldr	r3, [r5, #0]
 800b800:	b103      	cbz	r3, 800b804 <_fstat_r+0x1c>
 800b802:	6023      	str	r3, [r4, #0]
 800b804:	bd38      	pop	{r3, r4, r5, pc}
 800b806:	bf00      	nop
 800b808:	24000470 	.word	0x24000470

0800b80c <_isatty_r>:
 800b80c:	b538      	push	{r3, r4, r5, lr}
 800b80e:	4d06      	ldr	r5, [pc, #24]	@ (800b828 <_isatty_r+0x1c>)
 800b810:	2300      	movs	r3, #0
 800b812:	4604      	mov	r4, r0
 800b814:	4608      	mov	r0, r1
 800b816:	602b      	str	r3, [r5, #0]
 800b818:	f7f5 fa75 	bl	8000d06 <_isatty>
 800b81c:	1c43      	adds	r3, r0, #1
 800b81e:	d102      	bne.n	800b826 <_isatty_r+0x1a>
 800b820:	682b      	ldr	r3, [r5, #0]
 800b822:	b103      	cbz	r3, 800b826 <_isatty_r+0x1a>
 800b824:	6023      	str	r3, [r4, #0]
 800b826:	bd38      	pop	{r3, r4, r5, pc}
 800b828:	24000470 	.word	0x24000470

0800b82c <_sbrk_r>:
 800b82c:	b538      	push	{r3, r4, r5, lr}
 800b82e:	4d06      	ldr	r5, [pc, #24]	@ (800b848 <_sbrk_r+0x1c>)
 800b830:	2300      	movs	r3, #0
 800b832:	4604      	mov	r4, r0
 800b834:	4608      	mov	r0, r1
 800b836:	602b      	str	r3, [r5, #0]
 800b838:	f7f5 fa7e 	bl	8000d38 <_sbrk>
 800b83c:	1c43      	adds	r3, r0, #1
 800b83e:	d102      	bne.n	800b846 <_sbrk_r+0x1a>
 800b840:	682b      	ldr	r3, [r5, #0]
 800b842:	b103      	cbz	r3, 800b846 <_sbrk_r+0x1a>
 800b844:	6023      	str	r3, [r4, #0]
 800b846:	bd38      	pop	{r3, r4, r5, pc}
 800b848:	24000470 	.word	0x24000470

0800b84c <memcpy>:
 800b84c:	440a      	add	r2, r1
 800b84e:	4291      	cmp	r1, r2
 800b850:	f100 33ff 	add.w	r3, r0, #4294967295
 800b854:	d100      	bne.n	800b858 <memcpy+0xc>
 800b856:	4770      	bx	lr
 800b858:	b510      	push	{r4, lr}
 800b85a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b85e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b862:	4291      	cmp	r1, r2
 800b864:	d1f9      	bne.n	800b85a <memcpy+0xe>
 800b866:	bd10      	pop	{r4, pc}

0800b868 <__assert_func>:
 800b868:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b86a:	4614      	mov	r4, r2
 800b86c:	461a      	mov	r2, r3
 800b86e:	4b09      	ldr	r3, [pc, #36]	@ (800b894 <__assert_func+0x2c>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4605      	mov	r5, r0
 800b874:	68d8      	ldr	r0, [r3, #12]
 800b876:	b14c      	cbz	r4, 800b88c <__assert_func+0x24>
 800b878:	4b07      	ldr	r3, [pc, #28]	@ (800b898 <__assert_func+0x30>)
 800b87a:	9100      	str	r1, [sp, #0]
 800b87c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b880:	4906      	ldr	r1, [pc, #24]	@ (800b89c <__assert_func+0x34>)
 800b882:	462b      	mov	r3, r5
 800b884:	f000 f842 	bl	800b90c <fiprintf>
 800b888:	f000 f852 	bl	800b930 <abort>
 800b88c:	4b04      	ldr	r3, [pc, #16]	@ (800b8a0 <__assert_func+0x38>)
 800b88e:	461c      	mov	r4, r3
 800b890:	e7f3      	b.n	800b87a <__assert_func+0x12>
 800b892:	bf00      	nop
 800b894:	2400001c 	.word	0x2400001c
 800b898:	0800bb9d 	.word	0x0800bb9d
 800b89c:	0800bbaa 	.word	0x0800bbaa
 800b8a0:	0800bbd8 	.word	0x0800bbd8

0800b8a4 <_calloc_r>:
 800b8a4:	b570      	push	{r4, r5, r6, lr}
 800b8a6:	fba1 5402 	umull	r5, r4, r1, r2
 800b8aa:	b934      	cbnz	r4, 800b8ba <_calloc_r+0x16>
 800b8ac:	4629      	mov	r1, r5
 800b8ae:	f7ff f945 	bl	800ab3c <_malloc_r>
 800b8b2:	4606      	mov	r6, r0
 800b8b4:	b928      	cbnz	r0, 800b8c2 <_calloc_r+0x1e>
 800b8b6:	4630      	mov	r0, r6
 800b8b8:	bd70      	pop	{r4, r5, r6, pc}
 800b8ba:	220c      	movs	r2, #12
 800b8bc:	6002      	str	r2, [r0, #0]
 800b8be:	2600      	movs	r6, #0
 800b8c0:	e7f9      	b.n	800b8b6 <_calloc_r+0x12>
 800b8c2:	462a      	mov	r2, r5
 800b8c4:	4621      	mov	r1, r4
 800b8c6:	f7fe fa5f 	bl	8009d88 <memset>
 800b8ca:	e7f4      	b.n	800b8b6 <_calloc_r+0x12>

0800b8cc <__ascii_mbtowc>:
 800b8cc:	b082      	sub	sp, #8
 800b8ce:	b901      	cbnz	r1, 800b8d2 <__ascii_mbtowc+0x6>
 800b8d0:	a901      	add	r1, sp, #4
 800b8d2:	b142      	cbz	r2, 800b8e6 <__ascii_mbtowc+0x1a>
 800b8d4:	b14b      	cbz	r3, 800b8ea <__ascii_mbtowc+0x1e>
 800b8d6:	7813      	ldrb	r3, [r2, #0]
 800b8d8:	600b      	str	r3, [r1, #0]
 800b8da:	7812      	ldrb	r2, [r2, #0]
 800b8dc:	1e10      	subs	r0, r2, #0
 800b8de:	bf18      	it	ne
 800b8e0:	2001      	movne	r0, #1
 800b8e2:	b002      	add	sp, #8
 800b8e4:	4770      	bx	lr
 800b8e6:	4610      	mov	r0, r2
 800b8e8:	e7fb      	b.n	800b8e2 <__ascii_mbtowc+0x16>
 800b8ea:	f06f 0001 	mvn.w	r0, #1
 800b8ee:	e7f8      	b.n	800b8e2 <__ascii_mbtowc+0x16>

0800b8f0 <__ascii_wctomb>:
 800b8f0:	4603      	mov	r3, r0
 800b8f2:	4608      	mov	r0, r1
 800b8f4:	b141      	cbz	r1, 800b908 <__ascii_wctomb+0x18>
 800b8f6:	2aff      	cmp	r2, #255	@ 0xff
 800b8f8:	d904      	bls.n	800b904 <__ascii_wctomb+0x14>
 800b8fa:	228a      	movs	r2, #138	@ 0x8a
 800b8fc:	601a      	str	r2, [r3, #0]
 800b8fe:	f04f 30ff 	mov.w	r0, #4294967295
 800b902:	4770      	bx	lr
 800b904:	700a      	strb	r2, [r1, #0]
 800b906:	2001      	movs	r0, #1
 800b908:	4770      	bx	lr
	...

0800b90c <fiprintf>:
 800b90c:	b40e      	push	{r1, r2, r3}
 800b90e:	b503      	push	{r0, r1, lr}
 800b910:	4601      	mov	r1, r0
 800b912:	ab03      	add	r3, sp, #12
 800b914:	4805      	ldr	r0, [pc, #20]	@ (800b92c <fiprintf+0x20>)
 800b916:	f853 2b04 	ldr.w	r2, [r3], #4
 800b91a:	6800      	ldr	r0, [r0, #0]
 800b91c:	9301      	str	r3, [sp, #4]
 800b91e:	f7ff fd3d 	bl	800b39c <_vfiprintf_r>
 800b922:	b002      	add	sp, #8
 800b924:	f85d eb04 	ldr.w	lr, [sp], #4
 800b928:	b003      	add	sp, #12
 800b92a:	4770      	bx	lr
 800b92c:	2400001c 	.word	0x2400001c

0800b930 <abort>:
 800b930:	b508      	push	{r3, lr}
 800b932:	2006      	movs	r0, #6
 800b934:	f000 f82c 	bl	800b990 <raise>
 800b938:	2001      	movs	r0, #1
 800b93a:	f7f5 f984 	bl	8000c46 <_exit>

0800b93e <_raise_r>:
 800b93e:	291f      	cmp	r1, #31
 800b940:	b538      	push	{r3, r4, r5, lr}
 800b942:	4605      	mov	r5, r0
 800b944:	460c      	mov	r4, r1
 800b946:	d904      	bls.n	800b952 <_raise_r+0x14>
 800b948:	2316      	movs	r3, #22
 800b94a:	6003      	str	r3, [r0, #0]
 800b94c:	f04f 30ff 	mov.w	r0, #4294967295
 800b950:	bd38      	pop	{r3, r4, r5, pc}
 800b952:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b954:	b112      	cbz	r2, 800b95c <_raise_r+0x1e>
 800b956:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b95a:	b94b      	cbnz	r3, 800b970 <_raise_r+0x32>
 800b95c:	4628      	mov	r0, r5
 800b95e:	f000 f831 	bl	800b9c4 <_getpid_r>
 800b962:	4622      	mov	r2, r4
 800b964:	4601      	mov	r1, r0
 800b966:	4628      	mov	r0, r5
 800b968:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b96c:	f000 b818 	b.w	800b9a0 <_kill_r>
 800b970:	2b01      	cmp	r3, #1
 800b972:	d00a      	beq.n	800b98a <_raise_r+0x4c>
 800b974:	1c59      	adds	r1, r3, #1
 800b976:	d103      	bne.n	800b980 <_raise_r+0x42>
 800b978:	2316      	movs	r3, #22
 800b97a:	6003      	str	r3, [r0, #0]
 800b97c:	2001      	movs	r0, #1
 800b97e:	e7e7      	b.n	800b950 <_raise_r+0x12>
 800b980:	2100      	movs	r1, #0
 800b982:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b986:	4620      	mov	r0, r4
 800b988:	4798      	blx	r3
 800b98a:	2000      	movs	r0, #0
 800b98c:	e7e0      	b.n	800b950 <_raise_r+0x12>
	...

0800b990 <raise>:
 800b990:	4b02      	ldr	r3, [pc, #8]	@ (800b99c <raise+0xc>)
 800b992:	4601      	mov	r1, r0
 800b994:	6818      	ldr	r0, [r3, #0]
 800b996:	f7ff bfd2 	b.w	800b93e <_raise_r>
 800b99a:	bf00      	nop
 800b99c:	2400001c 	.word	0x2400001c

0800b9a0 <_kill_r>:
 800b9a0:	b538      	push	{r3, r4, r5, lr}
 800b9a2:	4d07      	ldr	r5, [pc, #28]	@ (800b9c0 <_kill_r+0x20>)
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	4604      	mov	r4, r0
 800b9a8:	4608      	mov	r0, r1
 800b9aa:	4611      	mov	r1, r2
 800b9ac:	602b      	str	r3, [r5, #0]
 800b9ae:	f7f5 f93a 	bl	8000c26 <_kill>
 800b9b2:	1c43      	adds	r3, r0, #1
 800b9b4:	d102      	bne.n	800b9bc <_kill_r+0x1c>
 800b9b6:	682b      	ldr	r3, [r5, #0]
 800b9b8:	b103      	cbz	r3, 800b9bc <_kill_r+0x1c>
 800b9ba:	6023      	str	r3, [r4, #0]
 800b9bc:	bd38      	pop	{r3, r4, r5, pc}
 800b9be:	bf00      	nop
 800b9c0:	24000470 	.word	0x24000470

0800b9c4 <_getpid_r>:
 800b9c4:	f7f5 b927 	b.w	8000c16 <_getpid>

0800b9c8 <_init>:
 800b9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9ca:	bf00      	nop
 800b9cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9ce:	bc08      	pop	{r3}
 800b9d0:	469e      	mov	lr, r3
 800b9d2:	4770      	bx	lr

0800b9d4 <_fini>:
 800b9d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9d6:	bf00      	nop
 800b9d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9da:	bc08      	pop	{r3}
 800b9dc:	469e      	mov	lr, r3
 800b9de:	4770      	bx	lr
