<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterPressure.cpp source code [llvm/llvm/lib/CodeGen/RegisterPressure.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/RegisterPressure.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='RegisterPressure.cpp.html'>RegisterPressure.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegisterPressure.cpp - Dynamic Register Pressure -------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the RegisterPressure class which can be used to track</i></td></tr>
<tr><th id="10">10</th><td><i>// MachineInstr level register pressure.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBundle.h.html">"llvm/CodeGen/MachineInstrBundle.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../include/c++/7/cstring.html">&lt;cstring&gt;</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i class="doc" data-doc="_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_">/// Increase pressure for each pressure set provided by TargetRegisterInfo.</i></td></tr>
<tr><th id="50">50</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_" title='increaseSetPressure' data-type='void increaseSetPressure(std::vector&lt;unsigned int&gt; &amp; CurrSetPressure, const llvm::MachineRegisterInfo &amp; MRI, unsigned int Reg, llvm::LaneBitmask PrevMask, llvm::LaneBitmask NewMask)' data-ref="_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_">increaseSetPressure</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="1CurrSetPressure" title='CurrSetPressure' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="1CurrSetPressure">CurrSetPressure</dfn>,</td></tr>
<tr><th id="51">51</th><td>                                <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="2MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="2MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="3Reg" title='Reg' data-type='unsigned int' data-ref="3Reg">Reg</dfn>,</td></tr>
<tr><th id="52">52</th><td>                                <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="4PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="4PrevMask">PrevMask</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col5 decl" id="5NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="5NewMask">NewMask</dfn>) {</td></tr>
<tr><th id="53">53</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((PrevMask &amp; ~NewMask).none() &amp;&amp; &quot;Must not remove bits&quot;) ? void (0) : __assert_fail (&quot;(PrevMask &amp; ~NewMask).none() &amp;&amp; \&quot;Must not remove bits\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 53, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col4 ref" href="#4PrevMask" title='PrevMask' data-ref="4PrevMask">PrevMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col5 ref" href="#5NewMask" title='NewMask' data-ref="5NewMask">NewMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>() &amp;&amp; <q>"Must not remove bits"</q>);</td></tr>
<tr><th id="54">54</th><td>  <b>if</b> (<a class="local col4 ref" href="#4PrevMask" title='PrevMask' data-ref="4PrevMask">PrevMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>() || <a class="local col5 ref" href="#5NewMask" title='NewMask' data-ref="5NewMask">NewMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="55">55</th><td>    <b>return</b>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::PSetIterator" title='llvm::PSetIterator' data-ref="llvm::PSetIterator">PSetIterator</a> <dfn class="local col6 decl" id="6PSetI" title='PSetI' data-type='llvm::PSetIterator' data-ref="6PSetI">PSetI</dfn> = <a class="local col2 ref" href="#2MRI" title='MRI' data-ref="2MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj" title='llvm::MachineRegisterInfo::getPressureSets' data-ref="_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj">getPressureSets</a>(<a class="local col3 ref" href="#3Reg" title='Reg' data-ref="3Reg">Reg</a>);</td></tr>
<tr><th id="58">58</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="7Weight" title='Weight' data-type='unsigned int' data-ref="7Weight">Weight</dfn> = <a class="local col6 ref" href="#6PSetI" title='PSetI' data-ref="6PSetI">PSetI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator9getWeightEv" title='llvm::PSetIterator::getWeight' data-ref="_ZNK4llvm12PSetIterator9getWeightEv">getWeight</a>();</td></tr>
<tr><th id="59">59</th><td>  <b>for</b> (; <a class="local col6 ref" href="#6PSetI" title='PSetI' data-ref="6PSetI">PSetI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator7isValidEv" title='llvm::PSetIterator::isValid' data-ref="_ZNK4llvm12PSetIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm12PSetIteratorppEv" title='llvm::PSetIterator::operator++' data-ref="_ZN4llvm12PSetIteratorppEv">++</a><a class="local col6 ref" href="#6PSetI" title='PSetI' data-ref="6PSetI">PSetI</a>)</td></tr>
<tr><th id="60">60</th><td>    <a class="local col1 ref" href="#1CurrSetPressure" title='CurrSetPressure' data-ref="1CurrSetPressure">CurrSetPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col6 ref" href="#6PSetI" title='PSetI' data-ref="6PSetI">PSetI</a>]</a> += <a class="local col7 ref" href="#7Weight" title='Weight' data-ref="7Weight">Weight</a>;</td></tr>
<tr><th id="61">61</th><td>}</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i class="doc" data-doc="_ZL19decreaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_">/// Decrease pressure for each pressure set provided by TargetRegisterInfo.</i></td></tr>
<tr><th id="64">64</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL19decreaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_" title='decreaseSetPressure' data-type='void decreaseSetPressure(std::vector&lt;unsigned int&gt; &amp; CurrSetPressure, const llvm::MachineRegisterInfo &amp; MRI, unsigned int Reg, llvm::LaneBitmask PrevMask, llvm::LaneBitmask NewMask)' data-ref="_ZL19decreaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_">decreaseSetPressure</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="8CurrSetPressure" title='CurrSetPressure' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="8CurrSetPressure">CurrSetPressure</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="9MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="9MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10Reg" title='Reg' data-type='unsigned int' data-ref="10Reg">Reg</dfn>,</td></tr>
<tr><th id="66">66</th><td>                                <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="11PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="11PrevMask">PrevMask</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="12NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="12NewMask">NewMask</dfn>) {</td></tr>
<tr><th id="67">67</th><td>  <i>//assert((NewMask &amp; !PrevMask) == 0 &amp;&amp; "Must not add bits");</i></td></tr>
<tr><th id="68">68</th><td>  <b>if</b> (<a class="local col2 ref" href="#12NewMask" title='NewMask' data-ref="12NewMask">NewMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>() || <a class="local col1 ref" href="#11PrevMask" title='PrevMask' data-ref="11PrevMask">PrevMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="69">69</th><td>    <b>return</b>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::PSetIterator" title='llvm::PSetIterator' data-ref="llvm::PSetIterator">PSetIterator</a> <dfn class="local col3 decl" id="13PSetI" title='PSetI' data-type='llvm::PSetIterator' data-ref="13PSetI">PSetI</dfn> = <a class="local col9 ref" href="#9MRI" title='MRI' data-ref="9MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj" title='llvm::MachineRegisterInfo::getPressureSets' data-ref="_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj">getPressureSets</a>(<a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg">Reg</a>);</td></tr>
<tr><th id="72">72</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="14Weight" title='Weight' data-type='unsigned int' data-ref="14Weight">Weight</dfn> = <a class="local col3 ref" href="#13PSetI" title='PSetI' data-ref="13PSetI">PSetI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator9getWeightEv" title='llvm::PSetIterator::getWeight' data-ref="_ZNK4llvm12PSetIterator9getWeightEv">getWeight</a>();</td></tr>
<tr><th id="73">73</th><td>  <b>for</b> (; <a class="local col3 ref" href="#13PSetI" title='PSetI' data-ref="13PSetI">PSetI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator7isValidEv" title='llvm::PSetIterator::isValid' data-ref="_ZNK4llvm12PSetIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm12PSetIteratorppEv" title='llvm::PSetIterator::operator++' data-ref="_ZN4llvm12PSetIteratorppEv">++</a><a class="local col3 ref" href="#13PSetI" title='PSetI' data-ref="13PSetI">PSetI</a>) {</td></tr>
<tr><th id="74">74</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurrSetPressure[*PSetI] &gt;= Weight &amp;&amp; &quot;register pressure underflow&quot;) ? void (0) : __assert_fail (&quot;CurrSetPressure[*PSetI] &gt;= Weight &amp;&amp; \&quot;register pressure underflow\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 74, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#8CurrSetPressure" title='CurrSetPressure' data-ref="8CurrSetPressure">CurrSetPressure</a>[<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col3 ref" href="#13PSetI" title='PSetI' data-ref="13PSetI">PSetI</a>] &gt;= <a class="local col4 ref" href="#14Weight" title='Weight' data-ref="14Weight">Weight</a> &amp;&amp; <q>"register pressure underflow"</q>);</td></tr>
<tr><th id="75">75</th><td>    <a class="local col8 ref" href="#8CurrSetPressure" title='CurrSetPressure' data-ref="8CurrSetPressure">CurrSetPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col3 ref" href="#13PSetI" title='PSetI' data-ref="13PSetI">PSetI</a>]</a> -= <a class="local col4 ref" href="#14Weight" title='Weight' data-ref="14Weight">Weight</a>;</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td>}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#<span data-ppcond="79">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="80">80</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="81">81</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" title='llvm::dumpRegSetPressure' data-ref="_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE">dumpRegSetPressure</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col5 decl" id="15SetPressure" title='SetPressure' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="15SetPressure">SetPressure</dfn>,</td></tr>
<tr><th id="82">82</th><td>                              <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="16TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="16TRI">TRI</dfn>) {</td></tr>
<tr><th id="83">83</th><td>  <em>bool</em> <dfn class="local col7 decl" id="17Empty" title='Empty' data-type='bool' data-ref="17Empty">Empty</dfn> = <b>true</b>;</td></tr>
<tr><th id="84">84</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="18i" title='i' data-type='unsigned int' data-ref="18i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="19e" title='e' data-type='unsigned int' data-ref="19e">e</dfn> = <a class="local col5 ref" href="#15SetPressure" title='SetPressure' data-ref="15SetPressure">SetPressure</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a> &lt; <a class="local col9 ref" href="#19e" title='e' data-ref="19e">e</a>; ++<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>) {</td></tr>
<tr><th id="85">85</th><td>    <b>if</b> (<a class="local col5 ref" href="#15SetPressure" title='SetPressure' data-ref="15SetPressure">SetPressure</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>]</a> != <var>0</var>) {</td></tr>
<tr><th id="86">86</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col6 ref" href="#16TRI" title='TRI' data-ref="16TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#15SetPressure" title='SetPressure' data-ref="15SetPressure">SetPressure</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#18i" title='i' data-ref="18i">i</a>]</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="87">87</th><td>      <a class="local col7 ref" href="#17Empty" title='Empty' data-ref="17Empty">Empty</a> = <b>false</b>;</td></tr>
<tr><th id="88">88</th><td>    }</td></tr>
<tr><th id="89">89</th><td>  }</td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (<a class="local col7 ref" href="#17Empty" title='Empty' data-ref="17Empty">Empty</a>)</td></tr>
<tr><th id="91">91</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="92">92</th><td>}</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="95">95</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure" title='llvm::RegisterPressure' data-ref="llvm::RegisterPressure">RegisterPressure</a>::<dfn class="decl def" id="_ZNK4llvm16RegisterPressure4dumpEPKNS_18TargetRegisterInfoE" title='llvm::RegisterPressure::dump' data-ref="_ZNK4llvm16RegisterPressure4dumpEPKNS_18TargetRegisterInfoE">dump</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="20TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="20TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="96">96</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Max Pressure: "</q>;</td></tr>
<tr><th id="97">97</th><td>  <a class="ref" href="#_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" title='llvm::dumpRegSetPressure' data-ref="_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE">dumpRegSetPressure</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>, <a class="local col0 ref" href="#20TRI" title='TRI' data-ref="20TRI">TRI</a>);</td></tr>
<tr><th id="98">98</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Live In: "</q>;</td></tr>
<tr><th id="99">99</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col1 decl" id="21P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="21P">P</dfn> : <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a>) {</td></tr>
<tr><th id="100">100</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printVRegOrUnit' data-ref="_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE">printVRegOrUnit</a>(<a class="local col1 ref" href="#21P" title='P' data-ref="21P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>, <a class="local col0 ref" href="#20TRI" title='TRI' data-ref="20TRI">TRI</a>);</td></tr>
<tr><th id="101">101</th><td>    <b>if</b> (!<a class="local col1 ref" href="#21P" title='P' data-ref="21P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3allEv" title='llvm::LaneBitmask::all' data-ref="_ZNK4llvm11LaneBitmask3allEv">all</a>())</td></tr>
<tr><th id="102">102</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#21P" title='P' data-ref="21P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="103">103</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd>;</td></tr>
<tr><th id="104">104</th><td>  }</td></tr>
<tr><th id="105">105</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="106">106</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Live Out: "</q>;</td></tr>
<tr><th id="107">107</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col2 decl" id="22P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="22P">P</dfn> : <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a>) {</td></tr>
<tr><th id="108">108</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printVRegOrUnit' data-ref="_ZN4llvm15printVRegOrUnitEjPKNS_18TargetRegisterInfoE">printVRegOrUnit</a>(<a class="local col2 ref" href="#22P" title='P' data-ref="22P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>, <a class="local col0 ref" href="#20TRI" title='TRI' data-ref="20TRI">TRI</a>);</td></tr>
<tr><th id="109">109</th><td>    <b>if</b> (!<a class="local col2 ref" href="#22P" title='P' data-ref="22P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3allEv" title='llvm::LaneBitmask::all' data-ref="_ZNK4llvm11LaneBitmask3allEv">all</a>())</td></tr>
<tr><th id="110">110</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#22P" title='P' data-ref="22P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="111">111</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd>;</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="114">114</th><td>}</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="117">117</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZNK4llvm18RegPressureTracker4dumpEv" title='llvm::RegPressureTracker::dump' data-ref="_ZNK4llvm18RegPressureTracker4dumpEv">dump</dfn>() <em>const</em> {</td></tr>
<tr><th id="118">118</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm18RegPressureTracker11isTopClosedEv" title='llvm::RegPressureTracker::isTopClosed' data-ref="_ZNK4llvm18RegPressureTracker11isTopClosedEv">isTopClosed</a>() || !<a class="member" href="#_ZNK4llvm18RegPressureTracker14isBottomClosedEv" title='llvm::RegPressureTracker::isBottomClosed' data-ref="_ZNK4llvm18RegPressureTracker14isBottomClosedEv">isBottomClosed</a>()) {</td></tr>
<tr><th id="119">119</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Curr Pressure: "</q>;</td></tr>
<tr><th id="120">120</th><td>    <a class="ref" href="#_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" title='llvm::dumpRegSetPressure' data-ref="_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE">dumpRegSetPressure</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>);</td></tr>
<tr><th id="121">121</th><td>  }</td></tr>
<tr><th id="122">122</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="#_ZNK4llvm16RegisterPressure4dumpEPKNS_18TargetRegisterInfoE" title='llvm::RegisterPressure::dump' data-ref="_ZNK4llvm16RegisterPressure4dumpEPKNS_18TargetRegisterInfoE">dump</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>);</td></tr>
<tr><th id="123">123</th><td>}</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><a class="macro" href="../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a></td></tr>
<tr><th id="126">126</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a>::<dfn class="decl def" id="_ZNK4llvm12PressureDiff4dumpERKNS_18TargetRegisterInfoE" title='llvm::PressureDiff::dump' data-ref="_ZNK4llvm12PressureDiff4dumpERKNS_18TargetRegisterInfoE">dump</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="23TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="23TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="127">127</th><td>  <em>const</em> <em>char</em> *<dfn class="local col4 decl" id="24sep" title='sep' data-type='const char *' data-ref="24sep">sep</dfn> = <q>""</q>;</td></tr>
<tr><th id="128">128</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> &amp;<dfn class="local col5 decl" id="25Change" title='Change' data-type='const llvm::PressureChange &amp;' data-ref="25Change">Change</dfn> : *<b>this</b>) {</td></tr>
<tr><th id="129">129</th><td>    <b>if</b> (!<a class="local col5 ref" href="#25Change" title='Change' data-ref="25Change">Change</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>())</td></tr>
<tr><th id="130">130</th><td>      <b>break</b>;</td></tr>
<tr><th id="131">131</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col4 ref" href="#24sep" title='sep' data-ref="24sep">sep</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col3 ref" href="#23TRI" title='TRI' data-ref="23TRI">TRI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col5 ref" href="#25Change" title='Change' data-ref="25Change">Change</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>())</td></tr>
<tr><th id="132">132</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col5 ref" href="#25Change" title='Change' data-ref="25Change">Change</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>();</td></tr>
<tr><th id="133">133</th><td>    <a class="local col4 ref" href="#24sep" title='sep' data-ref="24sep">sep</a> = <q>"    "</q>;</td></tr>
<tr><th id="134">134</th><td>  }</td></tr>
<tr><th id="135">135</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="136">136</th><td>}</td></tr>
<tr><th id="137">137</th><td><u>#<span data-ppcond="79">endif</span></u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::increaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_">increaseRegPressure</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="26RegUnit" title='RegUnit' data-type='unsigned int' data-ref="26RegUnit">RegUnit</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                             <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="27PreviousMask" title='PreviousMask' data-type='llvm::LaneBitmask' data-ref="27PreviousMask">PreviousMask</dfn>,</td></tr>
<tr><th id="141">141</th><td>                                             <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="28NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="28NewMask">NewMask</dfn>) {</td></tr>
<tr><th id="142">142</th><td>  <b>if</b> (<a class="local col7 ref" href="#27PreviousMask" title='PreviousMask' data-ref="27PreviousMask">PreviousMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>() || <a class="local col8 ref" href="#28NewMask" title='NewMask' data-ref="28NewMask">NewMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="143">143</th><td>    <b>return</b>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::PSetIterator" title='llvm::PSetIterator' data-ref="llvm::PSetIterator">PSetIterator</a> <dfn class="local col9 decl" id="29PSetI" title='PSetI' data-type='llvm::PSetIterator' data-ref="29PSetI">PSetI</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj" title='llvm::MachineRegisterInfo::getPressureSets' data-ref="_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj">getPressureSets</a>(<a class="local col6 ref" href="#26RegUnit" title='RegUnit' data-ref="26RegUnit">RegUnit</a>);</td></tr>
<tr><th id="146">146</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30Weight" title='Weight' data-type='unsigned int' data-ref="30Weight">Weight</dfn> = <a class="local col9 ref" href="#29PSetI" title='PSetI' data-ref="29PSetI">PSetI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator9getWeightEv" title='llvm::PSetIterator::getWeight' data-ref="_ZNK4llvm12PSetIterator9getWeightEv">getWeight</a>();</td></tr>
<tr><th id="147">147</th><td>  <b>for</b> (; <a class="local col9 ref" href="#29PSetI" title='PSetI' data-ref="29PSetI">PSetI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator7isValidEv" title='llvm::PSetIterator::isValid' data-ref="_ZNK4llvm12PSetIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm12PSetIteratorppEv" title='llvm::PSetIterator::operator++' data-ref="_ZN4llvm12PSetIteratorppEv">++</a><a class="local col9 ref" href="#29PSetI" title='PSetI' data-ref="29PSetI">PSetI</a>) {</td></tr>
<tr><th id="148">148</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col9 ref" href="#29PSetI" title='PSetI' data-ref="29PSetI">PSetI</a>]</a> += <a class="local col0 ref" href="#30Weight" title='Weight' data-ref="30Weight">Weight</a>;</td></tr>
<tr><th id="149">149</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col9 ref" href="#29PSetI" title='PSetI' data-ref="29PSetI">PSetI</a>]</a> =</td></tr>
<tr><th id="150">150</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col9 ref" href="#29PSetI" title='PSetI' data-ref="29PSetI">PSetI</a>]</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col9 ref" href="#29PSetI" title='PSetI' data-ref="29PSetI">PSetI</a>]</a>);</td></tr>
<tr><th id="151">151</th><td>  }</td></tr>
<tr><th id="152">152</th><td>}</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::decreaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_">decreaseRegPressure</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="31RegUnit" title='RegUnit' data-type='unsigned int' data-ref="31RegUnit">RegUnit</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                             <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="32PreviousMask" title='PreviousMask' data-type='llvm::LaneBitmask' data-ref="32PreviousMask">PreviousMask</dfn>,</td></tr>
<tr><th id="156">156</th><td>                                             <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="33NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="33NewMask">NewMask</dfn>) {</td></tr>
<tr><th id="157">157</th><td>  <a class="tu ref" href="#_ZL19decreaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_" title='decreaseSetPressure' data-use='c' data-ref="_ZL19decreaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_">decreaseSetPressure</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a></span>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="local col1 ref" href="#31RegUnit" title='RegUnit' data-ref="31RegUnit">RegUnit</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#32PreviousMask" title='PreviousMask' data-ref="32PreviousMask">PreviousMask</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#33NewMask" title='NewMask' data-ref="33NewMask">NewMask</a>);</td></tr>
<tr><th id="158">158</th><td>}</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><i class="doc">/// Clear the result so it can be used for another round of pressure tracking.</i></td></tr>
<tr><th id="161">161</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a>::<dfn class="decl def" id="_ZN4llvm16IntervalPressure5resetEv" title='llvm::IntervalPressure::reset' data-ref="_ZN4llvm16IntervalPressure5resetEv">reset</dfn>() {</td></tr>
<tr><th id="162">162</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure::TopIdx" title='llvm::IntervalPressure::TopIdx' data-ref="llvm::IntervalPressure::TopIdx">TopIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure::BottomIdx" title='llvm::IntervalPressure::BottomIdx' data-ref="llvm::IntervalPressure::BottomIdx">BottomIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a><a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev">(</a>);</td></tr>
<tr><th id="163">163</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="164">164</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="165">165</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="166">166</th><td>}</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i class="doc">/// Clear the result so it can be used for another round of pressure tracking.</i></td></tr>
<tr><th id="169">169</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure">RegionPressure</a>::<dfn class="decl def" id="_ZN4llvm14RegionPressure5resetEv" title='llvm::RegionPressure::reset' data-ref="_ZN4llvm14RegionPressure5resetEv">reset</dfn>() {</td></tr>
<tr><th id="170">170</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure::TopPos" title='llvm::RegionPressure::TopPos' data-ref="llvm::RegionPressure::TopPos">TopPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSERKS3_">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure::BottomPos" title='llvm::RegionPressure::BottomPos' data-ref="llvm::RegionPressure::BottomPos">BottomPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev">(</a>);</td></tr>
<tr><th id="171">171</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="172">172</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="173">173</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i class="doc">/// If the current top is not less than or equal to the next index, open it.</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">/// We happen to need the SlotIndex for the next top for pressure update.</i></td></tr>
<tr><th id="178">178</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a>::<dfn class="decl def" id="_ZN4llvm16IntervalPressure7openTopENS_9SlotIndexE" title='llvm::IntervalPressure::openTop' data-ref="_ZN4llvm16IntervalPressure7openTopENS_9SlotIndexE">openTop</dfn>(<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col4 decl" id="34NextTop" title='NextTop' data-type='llvm::SlotIndex' data-ref="34NextTop">NextTop</dfn>) {</td></tr>
<tr><th id="179">179</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure::TopIdx" title='llvm::IntervalPressure::TopIdx' data-ref="llvm::IntervalPressure::TopIdx">TopIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexleES0_" title='llvm::SlotIndex::operator&lt;=' data-ref="_ZNK4llvm9SlotIndexleES0_">&lt;=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#34NextTop" title='NextTop' data-ref="34NextTop">NextTop</a>)</td></tr>
<tr><th id="180">180</th><td>    <b>return</b>;</td></tr>
<tr><th id="181">181</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure::TopIdx" title='llvm::IntervalPressure::TopIdx' data-ref="llvm::IntervalPressure::TopIdx">TopIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a><a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev">(</a>);</td></tr>
<tr><th id="182">182</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="183">183</th><td>}</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i class="doc">/// If the current top is the previous instruction (before receding), open it.</i></td></tr>
<tr><th id="186">186</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure">RegionPressure</a>::<dfn class="decl def" id="_ZN4llvm14RegionPressure7openTopENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegionPressure::openTop' data-ref="_ZN4llvm14RegionPressure7openTopENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">openTop</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col5 decl" id="35PrevTop" title='PrevTop' data-type='MachineBasicBlock::const_iterator' data-ref="35PrevTop">PrevTop</dfn>) {</td></tr>
<tr><th id="187">187</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure::TopPos" title='llvm::RegionPressure::TopPos' data-ref="llvm::RegionPressure::TopPos">TopPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#35PrevTop" title='PrevTop' data-ref="35PrevTop">PrevTop</a>)</td></tr>
<tr><th id="188">188</th><td>    <b>return</b>;</td></tr>
<tr><th id="189">189</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure::TopPos" title='llvm::RegionPressure::TopPos' data-ref="llvm::RegionPressure::TopPos">TopPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev">(</a>);</td></tr>
<tr><th id="190">190</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="191">191</th><td>}</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><i class="doc">/// If the current bottom is not greater than the previous index, open it.</i></td></tr>
<tr><th id="194">194</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a>::<dfn class="decl def" id="_ZN4llvm16IntervalPressure10openBottomENS_9SlotIndexE" title='llvm::IntervalPressure::openBottom' data-ref="_ZN4llvm16IntervalPressure10openBottomENS_9SlotIndexE">openBottom</dfn>(<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="36PrevBottom" title='PrevBottom' data-type='llvm::SlotIndex' data-ref="36PrevBottom">PrevBottom</dfn>) {</td></tr>
<tr><th id="195">195</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure::BottomIdx" title='llvm::IntervalPressure::BottomIdx' data-ref="llvm::IntervalPressure::BottomIdx">BottomIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgtES0_" title='llvm::SlotIndex::operator&gt;' data-ref="_ZNK4llvm9SlotIndexgtES0_">&gt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#36PrevBottom" title='PrevBottom' data-ref="36PrevBottom">PrevBottom</a>)</td></tr>
<tr><th id="196">196</th><td>    <b>return</b>;</td></tr>
<tr><th id="197">197</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure::BottomIdx" title='llvm::IntervalPressure::BottomIdx' data-ref="llvm::IntervalPressure::BottomIdx">BottomIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a><a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev">(</a>);</td></tr>
<tr><th id="198">198</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="199">199</th><td>}</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i class="doc">/// If the current bottom is the previous instr (before advancing), open it.</i></td></tr>
<tr><th id="202">202</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure">RegionPressure</a>::<dfn class="decl def" id="_ZN4llvm14RegionPressure10openBottomENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegionPressure::openBottom' data-ref="_ZN4llvm14RegionPressure10openBottomENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">openBottom</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col7 decl" id="37PrevBottom" title='PrevBottom' data-type='MachineBasicBlock::const_iterator' data-ref="37PrevBottom">PrevBottom</dfn>) {</td></tr>
<tr><th id="203">203</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure::BottomPos" title='llvm::RegionPressure::BottomPos' data-ref="llvm::RegionPressure::BottomPos">BottomPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#37PrevBottom" title='PrevBottom' data-ref="37PrevBottom">PrevBottom</a>)</td></tr>
<tr><th id="204">204</th><td>    <b>return</b>;</td></tr>
<tr><th id="205">205</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure::BottomPos" title='llvm::RegionPressure::BottomPos' data-ref="llvm::RegionPressure::BottomPos">BottomPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev">(</a>);</td></tr>
<tr><th id="206">206</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="207">207</th><td>}</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::LiveRegSet" title='llvm::LiveRegSet' data-ref="llvm::LiveRegSet">LiveRegSet</a>::<dfn class="decl def" id="_ZN4llvm10LiveRegSet4initERKNS_19MachineRegisterInfoE" title='llvm::LiveRegSet::init' data-ref="_ZN4llvm10LiveRegSet4initERKNS_19MachineRegisterInfoE">init</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="38MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="38MRI">MRI</dfn>) {</td></tr>
<tr><th id="210">210</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="39TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="39TRI">TRI</dfn> = *<a class="local col8 ref" href="#38MRI" title='MRI' data-ref="38MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="211">211</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="40NumRegUnits" title='NumRegUnits' data-type='unsigned int' data-ref="40NumRegUnits">NumRegUnits</dfn> = <a class="local col9 ref" href="#39TRI" title='TRI' data-ref="39TRI">TRI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>();</td></tr>
<tr><th id="212">212</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="41NumVirtRegs" title='NumVirtRegs' data-type='unsigned int' data-ref="41NumVirtRegs">NumVirtRegs</dfn> = <a class="local col8 ref" href="#38MRI" title='MRI' data-ref="38MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>();</td></tr>
<tr><th id="213">213</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::LiveRegSet::Regs" title='llvm::LiveRegSet::Regs' data-ref="llvm::LiveRegSet::Regs">Regs</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet11setUniverseEj" title='llvm::SparseSet::setUniverse' data-ref="_ZN4llvm9SparseSet11setUniverseEj">setUniverse</a>(<a class="local col0 ref" href="#40NumRegUnits" title='NumRegUnits' data-ref="40NumRegUnits">NumRegUnits</a> + <a class="local col1 ref" href="#41NumVirtRegs" title='NumVirtRegs' data-ref="41NumVirtRegs">NumVirtRegs</a>);</td></tr>
<tr><th id="214">214</th><td>  <b>this</b>-&gt;<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::LiveRegSet::NumRegUnits" title='llvm::LiveRegSet::NumRegUnits' data-ref="llvm::LiveRegSet::NumRegUnits">NumRegUnits</a> = <a class="local col0 ref" href="#40NumRegUnits" title='NumRegUnits' data-ref="40NumRegUnits">NumRegUnits</a>;</td></tr>
<tr><th id="215">215</th><td>}</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::LiveRegSet" title='llvm::LiveRegSet' data-ref="llvm::LiveRegSet">LiveRegSet</a>::<dfn class="decl def" id="_ZN4llvm10LiveRegSet5clearEv" title='llvm::LiveRegSet::clear' data-ref="_ZN4llvm10LiveRegSet5clearEv">clear</dfn>() {</td></tr>
<tr><th id="218">218</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::LiveRegSet::Regs" title='llvm::LiveRegSet::Regs' data-ref="llvm::LiveRegSet::Regs">Regs</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="219">219</th><td>}</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><em>static</em> <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> *<dfn class="tu decl def" id="_ZL12getLiveRangeRKN4llvm13LiveIntervalsEj" title='getLiveRange' data-type='const llvm::LiveRange * getLiveRange(const llvm::LiveIntervals &amp; LIS, unsigned int Reg)' data-ref="_ZL12getLiveRangeRKN4llvm13LiveIntervalsEj">getLiveRange</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col2 decl" id="42LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="42LIS">LIS</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43Reg" title='Reg' data-type='unsigned int' data-ref="43Reg">Reg</dfn>) {</td></tr>
<tr><th id="222">222</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#43Reg" title='Reg' data-ref="43Reg">Reg</a>))</td></tr>
<tr><th id="223">223</th><td>    <b>return</b> &amp;<a class="local col2 ref" href="#42LIS" title='LIS' data-ref="42LIS">LIS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZNK4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col3 ref" href="#43Reg" title='Reg' data-ref="43Reg">Reg</a>);</td></tr>
<tr><th id="224">224</th><td>  <b>return</b> <a class="local col2 ref" href="#42LIS" title='LIS' data-ref="42LIS">LIS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals16getCachedRegUnitEj" title='llvm::LiveIntervals::getCachedRegUnit' data-ref="_ZNK4llvm13LiveIntervals16getCachedRegUnitEj">getCachedRegUnit</a>(<a class="local col3 ref" href="#43Reg" title='Reg' data-ref="43Reg">Reg</a>);</td></tr>
<tr><th id="225">225</th><td>}</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker5resetEv" title='llvm::RegPressureTracker::reset' data-ref="_ZN4llvm18RegPressureTracker5resetEv">reset</dfn>() {</td></tr>
<tr><th id="228">228</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MBB" title='llvm::RegPressureTracker::MBB' data-ref="llvm::RegPressureTracker::MBB">MBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="229">229</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a> = <b>nullptr</b>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="232">232</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveThruPressure" title='llvm::RegPressureTracker::LiveThruPressure' data-ref="llvm::RegPressureTracker::LiveThruPressure">LiveThruPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="233">233</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>)</td></tr>
<tr><th id="236">236</th><td>    <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="#_ZN4llvm16IntervalPressure5resetEv" title='llvm::IntervalPressure::reset' data-ref="_ZN4llvm16IntervalPressure5resetEv">reset</a>();</td></tr>
<tr><th id="237">237</th><td>  <b>else</b></td></tr>
<tr><th id="238">238</th><td>    <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure">RegionPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="#_ZN4llvm14RegionPressure5resetEv" title='llvm::RegionPressure::reset' data-ref="_ZN4llvm14RegionPressure5resetEv">reset</a>();</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="#_ZN4llvm10LiveRegSet5clearEv" title='llvm::LiveRegSet::clear' data-ref="_ZN4llvm10LiveRegSet5clearEv">clear</a>();</td></tr>
<tr><th id="241">241</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::UntiedDefs" title='llvm::RegPressureTracker::UntiedDefs' data-ref="llvm::RegPressureTracker::UntiedDefs">UntiedDefs</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="242">242</th><td>}</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i class="doc">/// Setup the RegPressureTracker.</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">///</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">/// TODO: Add support for pressure without LiveIntervals.</i></td></tr>
<tr><th id="247">247</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404" title='llvm::RegPressureTracker::init' data-ref="_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404">init</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="44mf" title='mf' data-type='const llvm::MachineFunction *' data-ref="44mf">mf</dfn>,</td></tr>
<tr><th id="248">248</th><td>                              <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> *<dfn class="local col5 decl" id="45rci" title='rci' data-type='const llvm::RegisterClassInfo *' data-ref="45rci">rci</dfn>,</td></tr>
<tr><th id="249">249</th><td>                              <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col6 decl" id="46lis" title='lis' data-type='const llvm::LiveIntervals *' data-ref="46lis">lis</dfn>,</td></tr>
<tr><th id="250">250</th><td>                              <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="47mbb" title='mbb' data-type='const llvm::MachineBasicBlock *' data-ref="47mbb">mbb</dfn>,</td></tr>
<tr><th id="251">251</th><td>                              <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col8 decl" id="48pos" title='pos' data-type='MachineBasicBlock::const_iterator' data-ref="48pos">pos</dfn>,</td></tr>
<tr><th id="252">252</th><td>                              <em>bool</em> <dfn class="local col9 decl" id="49TrackLaneMasks" title='TrackLaneMasks' data-type='bool' data-ref="49TrackLaneMasks">TrackLaneMasks</dfn>, <em>bool</em> <dfn class="local col0 decl" id="50TrackUntiedDefs" title='TrackUntiedDefs' data-type='bool' data-ref="50TrackUntiedDefs">TrackUntiedDefs</dfn>) {</td></tr>
<tr><th id="253">253</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker5resetEv" title='llvm::RegPressureTracker::reset' data-ref="_ZN4llvm18RegPressureTracker5resetEv">reset</a>();</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MF" title='llvm::RegPressureTracker::MF' data-ref="llvm::RegPressureTracker::MF">MF</a> = <a class="local col4 ref" href="#44mf" title='mf' data-ref="44mf">mf</a>;</td></tr>
<tr><th id="256">256</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MF" title='llvm::RegPressureTracker::MF' data-ref="llvm::RegPressureTracker::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="257">257</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RCI" title='llvm::RegPressureTracker::RCI' data-ref="llvm::RegPressureTracker::RCI">RCI</a> = <a class="local col5 ref" href="#45rci" title='rci' data-ref="45rci">rci</a>;</td></tr>
<tr><th id="258">258</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a> = &amp;<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MF" title='llvm::RegPressureTracker::MF' data-ref="llvm::RegPressureTracker::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="259">259</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MBB" title='llvm::RegPressureTracker::MBB' data-ref="llvm::RegPressureTracker::MBB">MBB</a> = <a class="local col7 ref" href="#47mbb" title='mbb' data-ref="47mbb">mbb</a>;</td></tr>
<tr><th id="260">260</th><td>  <b>this</b>-&gt;<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackUntiedDefs" title='llvm::RegPressureTracker::TrackUntiedDefs' data-ref="llvm::RegPressureTracker::TrackUntiedDefs">TrackUntiedDefs</a> = <a class="local col0 ref" href="#50TrackUntiedDefs" title='TrackUntiedDefs' data-ref="50TrackUntiedDefs">TrackUntiedDefs</a>;</td></tr>
<tr><th id="261">261</th><td>  <b>this</b>-&gt;<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a> = <a class="local col9 ref" href="#49TrackLaneMasks" title='TrackLaneMasks' data-ref="49TrackLaneMasks">TrackLaneMasks</a>;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>) {</td></tr>
<tr><th id="264">264</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (lis &amp;&amp; &quot;IntervalPressure requires LiveIntervals&quot;) ? void (0) : __assert_fail (&quot;lis &amp;&amp; \&quot;IntervalPressure requires LiveIntervals\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 264, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#46lis" title='lis' data-ref="46lis">lis</a> &amp;&amp; <q>"IntervalPressure requires LiveIntervals"</q>);</td></tr>
<tr><th id="265">265</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a> = <a class="local col6 ref" href="#46lis" title='lis' data-ref="46lis">lis</a>;</td></tr>
<tr><th id="266">266</th><td>  }</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSERKS3_">=</a> <a class="local col8 ref" href="#48pos" title='pos' data-ref="48pos">pos</a>;</td></tr>
<tr><th id="269">269</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6assignEmRKT_" title='std::vector::assign' data-ref="_ZNSt6vector6assignEmRKT_">assign</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getNumRegPressureSetsEv" title='llvm::TargetRegisterInfo::getNumRegPressureSets' data-ref="_ZNK4llvm18TargetRegisterInfo21getNumRegPressureSetsEv">getNumRegPressureSets</a>(), <var>0</var>);</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a> <a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="#_ZN4llvm10LiveRegSet4initERKNS_19MachineRegisterInfoE" title='llvm::LiveRegSet::init' data-ref="_ZN4llvm10LiveRegSet4initERKNS_19MachineRegisterInfoE">init</a>(*<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>);</td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (<a class="local col0 ref" href="#50TrackUntiedDefs" title='TrackUntiedDefs' data-ref="50TrackUntiedDefs">TrackUntiedDefs</a>)</td></tr>
<tr><th id="275">275</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::UntiedDefs" title='llvm::RegPressureTracker::UntiedDefs' data-ref="llvm::RegPressureTracker::UntiedDefs">UntiedDefs</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet11setUniverseEj" title='llvm::SparseSet::setUniverse' data-ref="_ZN4llvm9SparseSet11setUniverseEj">setUniverse</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>());</td></tr>
<tr><th id="276">276</th><td>}</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i class="doc">/// Does this pressure result have a valid top position and live ins.</i></td></tr>
<tr><th id="279">279</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZNK4llvm18RegPressureTracker11isTopClosedEv" title='llvm::RegPressureTracker::isTopClosed' data-ref="_ZNK4llvm18RegPressureTracker11isTopClosedEv">isTopClosed</dfn>() <em>const</em> {</td></tr>
<tr><th id="280">280</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>)</td></tr>
<tr><th id="281">281</th><td>    <b>return</b> <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure::TopIdx" title='llvm::IntervalPressure::TopIdx' data-ref="llvm::IntervalPressure::TopIdx">TopIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>();</td></tr>
<tr><th id="282">282</th><td>  <b>return</b> (<b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure">RegionPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure::TopPos" title='llvm::RegionPressure::TopPos' data-ref="llvm::RegionPressure::TopPos">TopPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a></td></tr>
<tr><th id="283">283</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev">(</a>));</td></tr>
<tr><th id="284">284</th><td>}</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><i class="doc">/// Does this pressure result have a valid bottom position and live outs.</i></td></tr>
<tr><th id="287">287</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZNK4llvm18RegPressureTracker14isBottomClosedEv" title='llvm::RegPressureTracker::isBottomClosed' data-ref="_ZNK4llvm18RegPressureTracker14isBottomClosedEv">isBottomClosed</dfn>() <em>const</em> {</td></tr>
<tr><th id="288">288</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>)</td></tr>
<tr><th id="289">289</th><td>    <b>return</b> <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure::BottomIdx" title='llvm::IntervalPressure::BottomIdx' data-ref="llvm::IntervalPressure::BottomIdx">BottomIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>();</td></tr>
<tr><th id="290">290</th><td>  <b>return</b> (<b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure">RegionPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure::BottomPos" title='llvm::RegionPressure::BottomPos' data-ref="llvm::RegionPressure::BottomPos">BottomPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a></td></tr>
<tr><th id="291">291</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev">(</a>));</td></tr>
<tr><th id="292">292</th><td>}</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZNK4llvm18RegPressureTracker11getCurrSlotEv" title='llvm::RegPressureTracker::getCurrSlot' data-ref="_ZNK4llvm18RegPressureTracker11getCurrSlotEv">getCurrSlot</dfn>() <em>const</em> {</td></tr>
<tr><th id="295">295</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col1 decl" id="51IdxPos" title='IdxPos' data-type='MachineBasicBlock::const_iterator' data-ref="51IdxPos">IdxPos</dfn> =</td></tr>
<tr><th id="296">296</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm28skipDebugInstructionsForwardET_S0_" title='llvm::skipDebugInstructionsForward' data-ref="_ZN4llvm28skipDebugInstructionsForwardET_S0_">skipDebugInstructionsForward</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MBB" title='llvm::RegPressureTracker::MBB' data-ref="llvm::RegPressureTracker::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="297">297</th><td>  <b>if</b> (<a class="local col1 ref" href="#51IdxPos" title='IdxPos' data-ref="51IdxPos">IdxPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MBB" title='llvm::RegPressureTracker::MBB' data-ref="llvm::RegPressureTracker::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="298">298</th><td>    <b>return</b> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MBB" title='llvm::RegPressureTracker::MBB' data-ref="llvm::RegPressureTracker::MBB">MBB</a>);</td></tr>
<tr><th id="299">299</th><td>  <b>return</b> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#51IdxPos" title='IdxPos' data-ref="51IdxPos">IdxPos</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="300">300</th><td>}</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><i class="doc">/// Set the boundary for the top of the region and summarize live ins.</i></td></tr>
<tr><th id="303">303</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker8closeTopEv" title='llvm::RegPressureTracker::closeTop' data-ref="_ZN4llvm18RegPressureTracker8closeTopEv">closeTop</dfn>() {</td></tr>
<tr><th id="304">304</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>)</td></tr>
<tr><th id="305">305</th><td>    <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure::TopIdx" title='llvm::IntervalPressure::TopIdx' data-ref="llvm::IntervalPressure::TopIdx">TopIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="member" href="#_ZNK4llvm18RegPressureTracker11getCurrSlotEv" title='llvm::RegPressureTracker::getCurrSlot' data-ref="_ZNK4llvm18RegPressureTracker11getCurrSlotEv">getCurrSlot</a>();</td></tr>
<tr><th id="306">306</th><td>  <b>else</b></td></tr>
<tr><th id="307">307</th><td>    <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure">RegionPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure::TopPos" title='llvm::RegionPressure::TopPos' data-ref="llvm::RegionPressure::TopPos">TopPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSERKS3_">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (P.LiveInRegs.empty() &amp;&amp; &quot;inconsistent max pressure result&quot;) ? void (0) : __assert_fail (&quot;P.LiveInRegs.empty() &amp;&amp; \&quot;inconsistent max pressure result\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 309, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"inconsistent max pressure result"</q>);</td></tr>
<tr><th id="310">310</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm10LiveRegSet4sizeEv" title='llvm::LiveRegSet::size' data-ref="_ZNK4llvm10LiveRegSet4sizeEv">size</a>());</td></tr>
<tr><th id="311">311</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm10LiveRegSet8appendToERT_" title='llvm::LiveRegSet::appendTo' data-ref="_ZNK4llvm10LiveRegSet8appendToERT_">appendTo</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a></span>);</td></tr>
<tr><th id="312">312</th><td>}</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i class="doc">/// Set the boundary for the bottom of the region and summarize live outs.</i></td></tr>
<tr><th id="315">315</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker11closeBottomEv" title='llvm::RegPressureTracker::closeBottom' data-ref="_ZN4llvm18RegPressureTracker11closeBottomEv">closeBottom</dfn>() {</td></tr>
<tr><th id="316">316</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>)</td></tr>
<tr><th id="317">317</th><td>    <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure::BottomIdx" title='llvm::IntervalPressure::BottomIdx' data-ref="llvm::IntervalPressure::BottomIdx">BottomIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="member" href="#_ZNK4llvm18RegPressureTracker11getCurrSlotEv" title='llvm::RegPressureTracker::getCurrSlot' data-ref="_ZNK4llvm18RegPressureTracker11getCurrSlotEv">getCurrSlot</a>();</td></tr>
<tr><th id="318">318</th><td>  <b>else</b></td></tr>
<tr><th id="319">319</th><td>    <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure">RegionPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure::BottomPos" title='llvm::RegionPressure::BottomPos' data-ref="llvm::RegionPressure::BottomPos">BottomPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSERKS3_">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (P.LiveOutRegs.empty() &amp;&amp; &quot;inconsistent max pressure result&quot;) ? void (0) : __assert_fail (&quot;P.LiveOutRegs.empty() &amp;&amp; \&quot;inconsistent max pressure result\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 321, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"inconsistent max pressure result"</q>);</td></tr>
<tr><th id="322">322</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm10LiveRegSet4sizeEv" title='llvm::LiveRegSet::size' data-ref="_ZNK4llvm10LiveRegSet4sizeEv">size</a>());</td></tr>
<tr><th id="323">323</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm10LiveRegSet8appendToERT_" title='llvm::LiveRegSet::appendTo' data-ref="_ZNK4llvm10LiveRegSet8appendToERT_">appendTo</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a></span>);</td></tr>
<tr><th id="324">324</th><td>}</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><i class="doc">/// Finalize the region boundaries and record live ins and live outs.</i></td></tr>
<tr><th id="327">327</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker11closeRegionEv" title='llvm::RegPressureTracker::closeRegion' data-ref="_ZN4llvm18RegPressureTracker11closeRegionEv">closeRegion</dfn>() {</td></tr>
<tr><th id="328">328</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm18RegPressureTracker11isTopClosedEv" title='llvm::RegPressureTracker::isTopClosed' data-ref="_ZNK4llvm18RegPressureTracker11isTopClosedEv">isTopClosed</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm18RegPressureTracker14isBottomClosedEv" title='llvm::RegPressureTracker::isBottomClosed' data-ref="_ZNK4llvm18RegPressureTracker14isBottomClosedEv">isBottomClosed</a>()) {</td></tr>
<tr><th id="329">329</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LiveRegs.size() == 0 &amp;&amp; &quot;no region boundary&quot;) ? void (0) : __assert_fail (&quot;LiveRegs.size() == 0 &amp;&amp; \&quot;no region boundary\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 329, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm10LiveRegSet4sizeEv" title='llvm::LiveRegSet::size' data-ref="_ZNK4llvm10LiveRegSet4sizeEv">size</a>() == <var>0</var> &amp;&amp; <q>"no region boundary"</q>);</td></tr>
<tr><th id="330">330</th><td>    <b>return</b>;</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm18RegPressureTracker14isBottomClosedEv" title='llvm::RegPressureTracker::isBottomClosed' data-ref="_ZNK4llvm18RegPressureTracker14isBottomClosedEv">isBottomClosed</a>())</td></tr>
<tr><th id="333">333</th><td>    <a class="member" href="#_ZN4llvm18RegPressureTracker11closeBottomEv" title='llvm::RegPressureTracker::closeBottom' data-ref="_ZN4llvm18RegPressureTracker11closeBottomEv">closeBottom</a>();</td></tr>
<tr><th id="334">334</th><td>  <b>else</b> <b>if</b> (!<a class="member" href="#_ZNK4llvm18RegPressureTracker11isTopClosedEv" title='llvm::RegPressureTracker::isTopClosed' data-ref="_ZNK4llvm18RegPressureTracker11isTopClosedEv">isTopClosed</a>())</td></tr>
<tr><th id="335">335</th><td>    <a class="member" href="#_ZN4llvm18RegPressureTracker8closeTopEv" title='llvm::RegPressureTracker::closeTop' data-ref="_ZN4llvm18RegPressureTracker8closeTopEv">closeTop</a>();</td></tr>
<tr><th id="336">336</th><td>  <i>// If both top and bottom are closed, do nothing.</i></td></tr>
<tr><th id="337">337</th><td>}</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><i class="doc">/// The register tracker is unaware of global liveness so ignores normal</i></td></tr>
<tr><th id="340">340</th><td><i class="doc">/// live-thru ranges. However, two-address or coalesced chains can also lead</i></td></tr>
<tr><th id="341">341</th><td><i class="doc">/// to live ranges with no holes. Count these to inform heuristics that we</i></td></tr>
<tr><th id="342">342</th><td><i class="doc">/// can never drop below this pressure.</i></td></tr>
<tr><th id="343">343</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker12initLiveThruERKS0_" title='llvm::RegPressureTracker::initLiveThru' data-ref="_ZN4llvm18RegPressureTracker12initLiveThruERKS0_">initLiveThru</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col2 decl" id="52RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="52RPTracker">RPTracker</dfn>) {</td></tr>
<tr><th id="344">344</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveThruPressure" title='llvm::RegPressureTracker::LiveThruPressure' data-ref="llvm::RegPressureTracker::LiveThruPressure">LiveThruPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6assignEmRKT_" title='std::vector::assign' data-ref="_ZNSt6vector6assignEmRKT_">assign</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getNumRegPressureSetsEv" title='llvm::TargetRegisterInfo::getNumRegPressureSets' data-ref="_ZNK4llvm18TargetRegisterInfo21getNumRegPressureSetsEv">getNumRegPressureSets</a>(), <var>0</var>);</td></tr>
<tr><th id="345">345</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isBottomClosed() &amp;&amp; &quot;need bottom-up tracking to intialize.&quot;) ? void (0) : __assert_fail (&quot;isBottomClosed() &amp;&amp; \&quot;need bottom-up tracking to intialize.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 345, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm18RegPressureTracker14isBottomClosedEv" title='llvm::RegPressureTracker::isBottomClosed' data-ref="_ZNK4llvm18RegPressureTracker14isBottomClosedEv">isBottomClosed</a>() &amp;&amp; <q>"need bottom-up tracking to intialize."</q>);</td></tr>
<tr><th id="346">346</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col3 decl" id="53Pair" title='Pair' data-type='const llvm::RegisterMaskPair &amp;' data-ref="53Pair">Pair</dfn> : <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a>) {</td></tr>
<tr><th id="347">347</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="54RegUnit" title='RegUnit' data-type='unsigned int' data-ref="54RegUnit">RegUnit</dfn> = <a class="local col3 ref" href="#53Pair" title='Pair' data-ref="53Pair">Pair</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="348">348</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#54RegUnit" title='RegUnit' data-ref="54RegUnit">RegUnit</a>)</td></tr>
<tr><th id="349">349</th><td>        &amp;&amp; !<a class="local col2 ref" href="#52RPTracker" title='RPTracker' data-ref="52RPTracker">RPTracker</a>.<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker12hasUntiedDefEj" title='llvm::RegPressureTracker::hasUntiedDef' data-ref="_ZNK4llvm18RegPressureTracker12hasUntiedDefEj">hasUntiedDef</a>(<a class="local col4 ref" href="#54RegUnit" title='RegUnit' data-ref="54RegUnit">RegUnit</a>))</td></tr>
<tr><th id="350">350</th><td>      <a class="tu ref" href="#_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_" title='increaseSetPressure' data-use='c' data-ref="_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_">increaseSetPressure</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveThruPressure" title='llvm::RegPressureTracker::LiveThruPressure' data-ref="llvm::RegPressureTracker::LiveThruPressure">LiveThruPressure</a></span>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="local col4 ref" href="#54RegUnit" title='RegUnit' data-ref="54RegUnit">RegUnit</a>,</td></tr>
<tr><th id="351">351</th><td>                          <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>(), <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#53Pair" title='Pair' data-ref="53Pair">Pair</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="352">352</th><td>  }</td></tr>
<tr><th id="353">353</th><td>}</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><em>static</em> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="tu decl def" id="_ZL11getRegLanesN4llvm8ArrayRefINS_16RegisterMaskPairEEEj" title='getRegLanes' data-type='llvm::LaneBitmask getRegLanes(ArrayRef&lt;llvm::RegisterMaskPair&gt; RegUnits, unsigned int RegUnit)' data-ref="_ZL11getRegLanesN4llvm8ArrayRefINS_16RegisterMaskPairEEEj">getRegLanes</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; <dfn class="local col5 decl" id="55RegUnits" title='RegUnits' data-type='ArrayRef&lt;llvm::RegisterMaskPair&gt;' data-ref="55RegUnits">RegUnits</dfn>,</td></tr>
<tr><th id="356">356</th><td>                               <em>unsigned</em> <dfn class="local col6 decl" id="56RegUnit" title='RegUnit' data-type='unsigned int' data-ref="56RegUnit">RegUnit</dfn>) {</td></tr>
<tr><th id="357">357</th><td>  <em>auto</em> <dfn class="local col7 decl" id="57I" title='I' data-type='const llvm::RegisterMaskPair *' data-ref="57I">I</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'><a class="local col5 ref" href="#55RegUnits" title='RegUnits' data-ref="55RegUnits">RegUnits</a></span>, [RegUnit](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col8 decl" id="58Other" title='Other' data-type='const llvm::RegisterMaskPair' data-ref="58Other">Other</dfn>) {</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <a class="local col8 ref" href="#58Other" title='Other' data-ref="58Other">Other</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a> == <a class="local col6 ref" href="#56RegUnit" title='RegUnit' data-ref="56RegUnit">RegUnit</a>;</td></tr>
<tr><th id="359">359</th><td>  });</td></tr>
<tr><th id="360">360</th><td>  <b>if</b> (<a class="local col7 ref" href="#57I" title='I' data-ref="57I">I</a> == <a class="local col5 ref" href="#55RegUnits" title='RegUnits' data-ref="55RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>())</td></tr>
<tr><th id="361">361</th><td>    <b>return</b> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="362">362</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#57I" title='I' data-ref="57I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="363">363</th><td>}</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_" title='addRegLanes' data-type='void addRegLanes(SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; &amp; RegUnits, llvm::RegisterMaskPair Pair)' data-ref="_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_">addRegLanes</dfn>(<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; &amp;<dfn class="local col9 decl" id="59RegUnits" title='RegUnits' data-type='SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; &amp;' data-ref="59RegUnits">RegUnits</dfn>,</td></tr>
<tr><th id="366">366</th><td>                        <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col0 decl" id="60Pair" title='Pair' data-type='llvm::RegisterMaskPair' data-ref="60Pair">Pair</dfn>) {</td></tr>
<tr><th id="367">367</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="61RegUnit" title='RegUnit' data-type='unsigned int' data-ref="61RegUnit">RegUnit</dfn> = <a class="local col0 ref" href="#60Pair" title='Pair' data-ref="60Pair">Pair</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="368">368</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Pair.LaneMask.any()) ? void (0) : __assert_fail (&quot;Pair.LaneMask.any()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 368, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#60Pair" title='Pair' data-ref="60Pair">Pair</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>());</td></tr>
<tr><th id="369">369</th><td>  <em>auto</em> <dfn class="local col2 decl" id="62I" title='I' data-type='llvm::RegisterMaskPair *' data-ref="62I">I</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'><a class="local col9 ref" href="#59RegUnits" title='RegUnits' data-ref="59RegUnits">RegUnits</a></span>, [RegUnit](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col3 decl" id="63Other" title='Other' data-type='const llvm::RegisterMaskPair' data-ref="63Other">Other</dfn>) {</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <a class="local col3 ref" href="#63Other" title='Other' data-ref="63Other">Other</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a> == <a class="local col1 ref" href="#61RegUnit" title='RegUnit' data-ref="61RegUnit">RegUnit</a>;</td></tr>
<tr><th id="371">371</th><td>  });</td></tr>
<tr><th id="372">372</th><td>  <b>if</b> (<a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a> == <a class="local col9 ref" href="#59RegUnits" title='RegUnits' data-ref="59RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>()) {</td></tr>
<tr><th id="373">373</th><td>    <a class="local col9 ref" href="#59RegUnits" title='RegUnits' data-ref="59RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#60Pair" title='Pair' data-ref="60Pair">Pair</a>);</td></tr>
<tr><th id="374">374</th><td>  } <b>else</b> {</td></tr>
<tr><th id="375">375</th><td>    <a class="local col2 ref" href="#62I" title='I' data-ref="62I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#60Pair" title='Pair' data-ref="60Pair">Pair</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td>}</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL10setRegZeroRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEEj" title='setRegZero' data-type='void setRegZero(SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; &amp; RegUnits, unsigned int RegUnit)' data-ref="_ZL10setRegZeroRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEEj">setRegZero</dfn>(<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; &amp;<dfn class="local col4 decl" id="64RegUnits" title='RegUnits' data-type='SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; &amp;' data-ref="64RegUnits">RegUnits</dfn>,</td></tr>
<tr><th id="380">380</th><td>                       <em>unsigned</em> <dfn class="local col5 decl" id="65RegUnit" title='RegUnit' data-type='unsigned int' data-ref="65RegUnit">RegUnit</dfn>) {</td></tr>
<tr><th id="381">381</th><td>  <em>auto</em> <dfn class="local col6 decl" id="66I" title='I' data-type='llvm::RegisterMaskPair *' data-ref="66I">I</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'><a class="local col4 ref" href="#64RegUnits" title='RegUnits' data-ref="64RegUnits">RegUnits</a></span>, [RegUnit](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col7 decl" id="67Other" title='Other' data-type='const llvm::RegisterMaskPair' data-ref="67Other">Other</dfn>) {</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> <a class="local col7 ref" href="#67Other" title='Other' data-ref="67Other">Other</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a> == <a class="local col5 ref" href="#65RegUnit" title='RegUnit' data-ref="65RegUnit">RegUnit</a>;</td></tr>
<tr><th id="383">383</th><td>  });</td></tr>
<tr><th id="384">384</th><td>  <b>if</b> (<a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a> == <a class="local col4 ref" href="#64RegUnits" title='RegUnits' data-ref="64RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>()) {</td></tr>
<tr><th id="385">385</th><td>    <a class="local col4 ref" href="#64RegUnits" title='RegUnits' data-ref="64RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col5 ref" href="#65RegUnit" title='RegUnit' data-ref="65RegUnit">RegUnit</a>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>()));</td></tr>
<tr><th id="386">386</th><td>  } <b>else</b> {</td></tr>
<tr><th id="387">387</th><td>    <a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="388">388</th><td>  }</td></tr>
<tr><th id="389">389</th><td>}</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14removeRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_" title='removeRegLanes' data-type='void removeRegLanes(SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; &amp; RegUnits, llvm::RegisterMaskPair Pair)' data-ref="_ZL14removeRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_">removeRegLanes</dfn>(<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; &amp;<dfn class="local col8 decl" id="68RegUnits" title='RegUnits' data-type='SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; &amp;' data-ref="68RegUnits">RegUnits</dfn>,</td></tr>
<tr><th id="392">392</th><td>                           <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col9 decl" id="69Pair" title='Pair' data-type='llvm::RegisterMaskPair' data-ref="69Pair">Pair</dfn>) {</td></tr>
<tr><th id="393">393</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="70RegUnit" title='RegUnit' data-type='unsigned int' data-ref="70RegUnit">RegUnit</dfn> = <a class="local col9 ref" href="#69Pair" title='Pair' data-ref="69Pair">Pair</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="394">394</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Pair.LaneMask.any()) ? void (0) : __assert_fail (&quot;Pair.LaneMask.any()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 394, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#69Pair" title='Pair' data-ref="69Pair">Pair</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>());</td></tr>
<tr><th id="395">395</th><td>  <em>auto</em> <dfn class="local col1 decl" id="71I" title='I' data-type='llvm::RegisterMaskPair *' data-ref="71I">I</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'><a class="local col8 ref" href="#68RegUnits" title='RegUnits' data-ref="68RegUnits">RegUnits</a></span>, [RegUnit](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col2 decl" id="72Other" title='Other' data-type='const llvm::RegisterMaskPair' data-ref="72Other">Other</dfn>) {</td></tr>
<tr><th id="396">396</th><td>    <b>return</b> <a class="local col2 ref" href="#72Other" title='Other' data-ref="72Other">Other</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a> == <a class="local col0 ref" href="#70RegUnit" title='RegUnit' data-ref="70RegUnit">RegUnit</a>;</td></tr>
<tr><th id="397">397</th><td>  });</td></tr>
<tr><th id="398">398</th><td>  <b>if</b> (<a class="local col1 ref" href="#71I" title='I' data-ref="71I">I</a> != <a class="local col8 ref" href="#68RegUnits" title='RegUnits' data-ref="68RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>()) {</td></tr>
<tr><th id="399">399</th><td>    <a class="local col1 ref" href="#71I" title='I' data-ref="71I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col9 ref" href="#69Pair" title='Pair' data-ref="69Pair">Pair</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="400">400</th><td>    <b>if</b> (<a class="local col1 ref" href="#71I" title='I' data-ref="71I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="401">401</th><td>      <a class="local col8 ref" href="#68RegUnits" title='RegUnits' data-ref="68RegUnits">RegUnits</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(<a class="local col1 ref" href="#71I" title='I' data-ref="71I">I</a>);</td></tr>
<tr><th id="402">402</th><td>  }</td></tr>
<tr><th id="403">403</th><td>}</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><em>static</em> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="tu decl def" id="_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E" title='getLanesWithProperty' data-type='llvm::LaneBitmask getLanesWithProperty(const llvm::LiveIntervals &amp; LIS, const llvm::MachineRegisterInfo &amp; MRI, bool TrackLaneMasks, unsigned int RegUnit, llvm::SlotIndex Pos, llvm::LaneBitmask SafeDefault, bool (*)(const llvm::LiveRange &amp;, llvm::SlotIndex) Property)' data-ref="_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E">getLanesWithProperty</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col3 decl" id="73LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="73LIS">LIS</dfn>,</td></tr>
<tr><th id="406">406</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="74MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="74MRI">MRI</dfn>, <em>bool</em> <dfn class="local col5 decl" id="75TrackLaneMasks" title='TrackLaneMasks' data-type='bool' data-ref="75TrackLaneMasks">TrackLaneMasks</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="76RegUnit" title='RegUnit' data-type='unsigned int' data-ref="76RegUnit">RegUnit</dfn>,</td></tr>
<tr><th id="407">407</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col7 decl" id="77Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="77Pos">Pos</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="78SafeDefault" title='SafeDefault' data-type='llvm::LaneBitmask' data-ref="78SafeDefault">SafeDefault</dfn>,</td></tr>
<tr><th id="408">408</th><td>    <em>bool</em>(*<dfn class="local col9 decl" id="79Property" title='Property' data-type='bool (*)(const llvm::LiveRange &amp;, llvm::SlotIndex)' data-ref="79Property">Property</dfn>)(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col0 decl" id="80LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="80LR">LR</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="81Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="81Pos">Pos</dfn>)) {</td></tr>
<tr><th id="409">409</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#76RegUnit" title='RegUnit' data-ref="76RegUnit">RegUnit</a>)) {</td></tr>
<tr><th id="410">410</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="82LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="82LI">LI</dfn> = <a class="local col3 ref" href="#73LIS" title='LIS' data-ref="73LIS">LIS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZNK4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col6 ref" href="#76RegUnit" title='RegUnit' data-ref="76RegUnit">RegUnit</a>);</td></tr>
<tr><th id="411">411</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col3 decl" id="83Result" title='Result' data-type='llvm::LaneBitmask' data-ref="83Result">Result</dfn>;</td></tr>
<tr><th id="412">412</th><td>    <b>if</b> (<a class="local col5 ref" href="#75TrackLaneMasks" title='TrackLaneMasks' data-ref="75TrackLaneMasks">TrackLaneMasks</a> &amp;&amp; <a class="local col2 ref" href="#82LI" title='LI' data-ref="82LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="413">413</th><td>        <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col4 decl" id="84SR" title='SR' data-type='const LiveInterval::SubRange &amp;' data-ref="84SR">SR</dfn> : <a class="local col2 ref" href="#82LI" title='LI' data-ref="82LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="414">414</th><td>          <b>if</b> (<a class="local col9 ref" href="#79Property" title='Property' data-ref="79Property">Property</a>(<a class="local col4 ref" href="#84SR" title='SR' data-ref="84SR">SR</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#77Pos" title='Pos' data-ref="77Pos">Pos</a>))</td></tr>
<tr><th id="415">415</th><td>            <a class="local col3 ref" href="#83Result" title='Result' data-ref="83Result">Result</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#84SR" title='SR' data-ref="84SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="416">416</th><td>        }</td></tr>
<tr><th id="417">417</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#79Property" title='Property' data-ref="79Property">Property</a>(<a class="local col2 ref" href="#82LI" title='LI' data-ref="82LI">LI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#77Pos" title='Pos' data-ref="77Pos">Pos</a>)) {</td></tr>
<tr><th id="418">418</th><td>      <a class="local col3 ref" href="#83Result" title='Result' data-ref="83Result">Result</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="local col5 ref" href="#75TrackLaneMasks" title='TrackLaneMasks' data-ref="75TrackLaneMasks">TrackLaneMasks</a> ? <a class="local col4 ref" href="#74MRI" title='MRI' data-ref="74MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col6 ref" href="#76RegUnit" title='RegUnit' data-ref="76RegUnit">RegUnit</a>)</td></tr>
<tr><th id="419">419</th><td>                              : <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="420">420</th><td>    }</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>    <b>return</b> <a class="local col3 ref" href="#83Result" title='Result' data-ref="83Result">Result</a>;</td></tr>
<tr><th id="423">423</th><td>  } <b>else</b> {</td></tr>
<tr><th id="424">424</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> *<dfn class="local col5 decl" id="85LR" title='LR' data-type='const llvm::LiveRange *' data-ref="85LR">LR</dfn> = <a class="local col3 ref" href="#73LIS" title='LIS' data-ref="73LIS">LIS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals16getCachedRegUnitEj" title='llvm::LiveIntervals::getCachedRegUnit' data-ref="_ZNK4llvm13LiveIntervals16getCachedRegUnitEj">getCachedRegUnit</a>(<a class="local col6 ref" href="#76RegUnit" title='RegUnit' data-ref="76RegUnit">RegUnit</a>);</td></tr>
<tr><th id="425">425</th><td>    <i>// Be prepared for missing liveranges: We usually do not compute liveranges</i></td></tr>
<tr><th id="426">426</th><td><i>    // for physical registers on targets with many registers (GPUs).</i></td></tr>
<tr><th id="427">427</th><td>    <b>if</b> (<a class="local col5 ref" href="#85LR" title='LR' data-ref="85LR">LR</a> == <b>nullptr</b>)</td></tr>
<tr><th id="428">428</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1EOS0_"></a><a class="local col8 ref" href="#78SafeDefault" title='SafeDefault' data-ref="78SafeDefault">SafeDefault</a>;</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> <a class="local col9 ref" href="#79Property" title='Property' data-ref="79Property">Property</a>(*<a class="local col5 ref" href="#85LR" title='LR' data-ref="85LR">LR</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#77Pos" title='Pos' data-ref="77Pos">Pos</a>) ? <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>() : <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td>}</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><em>static</em> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="tu decl def" id="_ZL14getLiveLanesAtRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexE" title='getLiveLanesAt' data-type='llvm::LaneBitmask getLiveLanesAt(const llvm::LiveIntervals &amp; LIS, const llvm::MachineRegisterInfo &amp; MRI, bool TrackLaneMasks, unsigned int RegUnit, llvm::SlotIndex Pos)' data-ref="_ZL14getLiveLanesAtRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexE">getLiveLanesAt</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col6 decl" id="86LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="86LIS">LIS</dfn>,</td></tr>
<tr><th id="434">434</th><td>                                  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="87MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="87MRI">MRI</dfn>,</td></tr>
<tr><th id="435">435</th><td>                                  <em>bool</em> <dfn class="local col8 decl" id="88TrackLaneMasks" title='TrackLaneMasks' data-type='bool' data-ref="88TrackLaneMasks">TrackLaneMasks</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="89RegUnit" title='RegUnit' data-type='unsigned int' data-ref="89RegUnit">RegUnit</dfn>,</td></tr>
<tr><th id="436">436</th><td>                                  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="90Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="90Pos">Pos</dfn>) {</td></tr>
<tr><th id="437">437</th><td>  <b>return</b> <a class="tu ref" href="#_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E" title='getLanesWithProperty' data-use='c' data-ref="_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E">getLanesWithProperty</a>(<a class="local col6 ref" href="#86LIS" title='LIS' data-ref="86LIS">LIS</a>, <a class="local col7 ref" href="#87MRI" title='MRI' data-ref="87MRI">MRI</a>, <a class="local col8 ref" href="#88TrackLaneMasks" title='TrackLaneMasks' data-ref="88TrackLaneMasks">TrackLaneMasks</a>, <a class="local col9 ref" href="#89RegUnit" title='RegUnit' data-ref="89RegUnit">RegUnit</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#90Pos" title='Pos' data-ref="90Pos">Pos</a>,</td></tr>
<tr><th id="438">438</th><td>                              <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>(),</td></tr>
<tr><th id="439">439</th><td>                              [](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col1 decl" id="91LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="91LR">LR</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col2 decl" id="92Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="92Pos">Pos</dfn>) {</td></tr>
<tr><th id="440">440</th><td>                                <b>return</b> <a class="local col1 ref" href="#91LR" title='LR' data-ref="91LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#92Pos" title='Pos' data-ref="92Pos">Pos</a>);</td></tr>
<tr><th id="441">441</th><td>                              });</td></tr>
<tr><th id="442">442</th><td>}</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><b>namespace</b> {</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><i class="doc" data-doc="(anonymousnamespace)::RegisterOperandsCollector">/// Collect this instruction's unique uses and defs into SmallVectors for</i></td></tr>
<tr><th id="448">448</th><td><i class="doc" data-doc="(anonymousnamespace)::RegisterOperandsCollector">/// processing defs and uses in order.</i></td></tr>
<tr><th id="449">449</th><td><i class="doc" data-doc="(anonymousnamespace)::RegisterOperandsCollector">///</i></td></tr>
<tr><th id="450">450</th><td><i class="doc" data-doc="(anonymousnamespace)::RegisterOperandsCollector">/// FIXME: always ignore tied opers</i></td></tr>
<tr><th id="451">451</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterOperandsCollector" title='(anonymous namespace)::RegisterOperandsCollector' data-ref="(anonymousnamespace)::RegisterOperandsCollector">RegisterOperandsCollector</dfn> {</td></tr>
<tr><th id="452">452</th><td>  <b>friend</b> <b>class</b> <span class="namespace">llvm::</span><a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a>;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RegisterOperandsCollector::RegOpers" title='(anonymous namespace)::RegisterOperandsCollector::RegOpers' data-type='llvm::RegisterOperands &amp;' data-ref="(anonymousnamespace)::RegisterOperandsCollector::RegOpers">RegOpers</dfn>;</td></tr>
<tr><th id="455">455</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RegisterOperandsCollector::TRI" title='(anonymous namespace)::RegisterOperandsCollector::TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="(anonymousnamespace)::RegisterOperandsCollector::TRI">TRI</dfn>;</td></tr>
<tr><th id="456">456</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RegisterOperandsCollector::MRI" title='(anonymous namespace)::RegisterOperandsCollector::MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="(anonymousnamespace)::RegisterOperandsCollector::MRI">MRI</dfn>;</td></tr>
<tr><th id="457">457</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::RegisterOperandsCollector::IgnoreDead" title='(anonymous namespace)::RegisterOperandsCollector::IgnoreDead' data-type='bool' data-ref="(anonymousnamespace)::RegisterOperandsCollector::IgnoreDead">IgnoreDead</dfn>;</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_125RegisterOperandsCollectorC1ERN4llvm16RegisterOperandsERKNS1_18TargetRegisterInfoERKNS1_19MachineRegisterInfoEb" title='(anonymous namespace)::RegisterOperandsCollector::RegisterOperandsCollector' data-type='void (anonymous namespace)::RegisterOperandsCollector::RegisterOperandsCollector(llvm::RegisterOperands &amp; RegOpers, const llvm::TargetRegisterInfo &amp; TRI, const llvm::MachineRegisterInfo &amp; MRI, bool IgnoreDead)' data-ref="_ZN12_GLOBAL__N_125RegisterOperandsCollectorC1ERN4llvm16RegisterOperandsERKNS1_18TargetRegisterInfoERKNS1_19MachineRegisterInfoEb">RegisterOperandsCollector</dfn>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> &amp;<dfn class="local col3 decl" id="93RegOpers" title='RegOpers' data-type='llvm::RegisterOperands &amp;' data-ref="93RegOpers">RegOpers</dfn>,</td></tr>
<tr><th id="460">460</th><td>                            <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="94TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="94TRI">TRI</dfn>,</td></tr>
<tr><th id="461">461</th><td>                            <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="95MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="95MRI">MRI</dfn>, <em>bool</em> <dfn class="local col6 decl" id="96IgnoreDead" title='IgnoreDead' data-type='bool' data-ref="96IgnoreDead">IgnoreDead</dfn>)</td></tr>
<tr><th id="462">462</th><td>    : <a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::RegOpers" title='(anonymous namespace)::RegisterOperandsCollector::RegOpers' data-use='w' data-ref="(anonymousnamespace)::RegisterOperandsCollector::RegOpers">RegOpers</a>(<a class="local col3 ref" href="#93RegOpers" title='RegOpers' data-ref="93RegOpers">RegOpers</a>), <a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::TRI" title='(anonymous namespace)::RegisterOperandsCollector::TRI' data-use='w' data-ref="(anonymousnamespace)::RegisterOperandsCollector::TRI">TRI</a>(<a class="local col4 ref" href="#94TRI" title='TRI' data-ref="94TRI">TRI</a>), <a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::MRI" title='(anonymous namespace)::RegisterOperandsCollector::MRI' data-use='w' data-ref="(anonymousnamespace)::RegisterOperandsCollector::MRI">MRI</a>(<a class="local col5 ref" href="#95MRI" title='MRI' data-ref="95MRI">MRI</a>), <a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::IgnoreDead" title='(anonymous namespace)::RegisterOperandsCollector::IgnoreDead' data-use='w' data-ref="(anonymousnamespace)::RegisterOperandsCollector::IgnoreDead">IgnoreDead</a>(<a class="local col6 ref" href="#96IgnoreDead" title='IgnoreDead' data-ref="96IgnoreDead">IgnoreDead</a>) {}</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_125RegisterOperandsCollector12collectInstrERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterOperandsCollector::collectInstr' data-type='void (anonymous namespace)::RegisterOperandsCollector::collectInstr(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector12collectInstrERKN4llvm12MachineInstrE">collectInstr</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="97MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="97MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="465">465</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::ConstMIBundleOperands" title='llvm::ConstMIBundleOperands' data-ref="llvm::ConstMIBundleOperands">ConstMIBundleOperands</a> <dfn class="local col8 decl" id="98OperI" title='OperI' data-type='llvm::ConstMIBundleOperands' data-ref="98OperI">OperI</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE" title='llvm::ConstMIBundleOperands::ConstMIBundleOperands' data-ref="_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE">(</a><a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>); <a class="local col8 ref" href="#98OperI" title='OperI' data-ref="98OperI">OperI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col8 ref" href="#98OperI" title='OperI' data-ref="98OperI">OperI</a>)</td></tr>
<tr><th id="466">466</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_125RegisterOperandsCollector14collectOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegisterOperandsCollector::collectOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector14collectOperandERKN4llvm14MachineOperandE">collectOperand</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsdeEv" title='llvm::ConstMIBundleOperands::operator*' data-ref="_ZNK4llvm21ConstMIBundleOperandsdeEv">*</a><a class="local col8 ref" href="#98OperI" title='OperI' data-ref="98OperI">OperI</a>);</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>    <i>// Remove redundant physreg dead defs.</i></td></tr>
<tr><th id="469">469</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col9 decl" id="99P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="99P">P</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::RegOpers" title='(anonymous namespace)::RegisterOperandsCollector::RegOpers' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>)</td></tr>
<tr><th id="470">470</th><td>      <a class="tu ref" href="#_ZL14removeRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_" title='removeRegLanes' data-use='c' data-ref="_ZL14removeRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_">removeRegLanes</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::RegOpers" title='(anonymous namespace)::RegisterOperandsCollector::RegOpers' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::DeadDefs" title='llvm::RegisterOperands::DeadDefs' data-ref="llvm::RegisterOperands::DeadDefs">DeadDefs</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#39" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1ERKS0_"></a><a class="local col9 ref" href="#99P" title='P' data-ref="99P">P</a>);</td></tr>
<tr><th id="471">471</th><td>  }</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_125RegisterOperandsCollector17collectInstrLanesERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterOperandsCollector::collectInstrLanes' data-type='void (anonymous namespace)::RegisterOperandsCollector::collectInstrLanes(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector17collectInstrLanesERKN4llvm12MachineInstrE">collectInstrLanes</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="100MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="100MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="474">474</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::ConstMIBundleOperands" title='llvm::ConstMIBundleOperands' data-ref="llvm::ConstMIBundleOperands">ConstMIBundleOperands</a> <dfn class="local col1 decl" id="101OperI" title='OperI' data-type='llvm::ConstMIBundleOperands' data-ref="101OperI">OperI</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE" title='llvm::ConstMIBundleOperands::ConstMIBundleOperands' data-ref="_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE">(</a><a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI">MI</a>); <a class="local col1 ref" href="#101OperI" title='OperI' data-ref="101OperI">OperI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col1 ref" href="#101OperI" title='OperI' data-ref="101OperI">OperI</a>)</td></tr>
<tr><th id="475">475</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_125RegisterOperandsCollector19collectOperandLanesERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegisterOperandsCollector::collectOperandLanes' data-use='c' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector19collectOperandLanesERKN4llvm14MachineOperandE">collectOperandLanes</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsdeEv" title='llvm::ConstMIBundleOperands::operator*' data-ref="_ZNK4llvm21ConstMIBundleOperandsdeEv">*</a><a class="local col1 ref" href="#101OperI" title='OperI' data-ref="101OperI">OperI</a>);</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>    <i>// Remove redundant physreg dead defs.</i></td></tr>
<tr><th id="478">478</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col2 decl" id="102P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="102P">P</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::RegOpers" title='(anonymous namespace)::RegisterOperandsCollector::RegOpers' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>)</td></tr>
<tr><th id="479">479</th><td>      <a class="tu ref" href="#_ZL14removeRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_" title='removeRegLanes' data-use='c' data-ref="_ZL14removeRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_">removeRegLanes</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::RegOpers" title='(anonymous namespace)::RegisterOperandsCollector::RegOpers' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::DeadDefs" title='llvm::RegisterOperands::DeadDefs' data-ref="llvm::RegisterOperands::DeadDefs">DeadDefs</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#39" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1ERKS0_"></a><a class="local col2 ref" href="#102P" title='P' data-ref="102P">P</a>);</td></tr>
<tr><th id="480">480</th><td>  }</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_125RegisterOperandsCollector14collectOperandERKN4llvm14MachineOperandE">/// Push this operand's register onto the correct vectors.</i></td></tr>
<tr><th id="483">483</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_125RegisterOperandsCollector14collectOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegisterOperandsCollector::collectOperand' data-type='void (anonymous namespace)::RegisterOperandsCollector::collectOperand(const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector14collectOperandERKN4llvm14MachineOperandE">collectOperand</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="103MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="103MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="484">484</th><td>    <b>if</b> (!<a class="local col3 ref" href="#103MO" title='MO' data-ref="103MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#103MO" title='MO' data-ref="103MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="485">485</th><td>      <b>return</b>;</td></tr>
<tr><th id="486">486</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="104Reg" title='Reg' data-type='unsigned int' data-ref="104Reg">Reg</dfn> = <a class="local col3 ref" href="#103MO" title='MO' data-ref="103MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="487">487</th><td>    <b>if</b> (<a class="local col3 ref" href="#103MO" title='MO' data-ref="103MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="488">488</th><td>      <b>if</b> (!<a class="local col3 ref" href="#103MO" title='MO' data-ref="103MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; !<a class="local col3 ref" href="#103MO" title='MO' data-ref="103MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isInternalReadEv" title='llvm::MachineOperand::isInternalRead' data-ref="_ZNK4llvm14MachineOperand14isInternalReadEv">isInternalRead</a>())</td></tr>
<tr><th id="489">489</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE" title='(anonymous namespace)::RegisterOperandsCollector::pushReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE">pushReg</a>(<a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::RegOpers" title='(anonymous namespace)::RegisterOperandsCollector::RegOpers' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Uses" title='llvm::RegisterOperands::Uses' data-ref="llvm::RegisterOperands::Uses">Uses</a></span>);</td></tr>
<tr><th id="490">490</th><td>    } <b>else</b> {</td></tr>
<tr><th id="491">491</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isDef()) ? void (0) : __assert_fail (&quot;MO.isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 491, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#103MO" title='MO' data-ref="103MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>());</td></tr>
<tr><th id="492">492</th><td>      <i>// Subregister definitions may imply a register read.</i></td></tr>
<tr><th id="493">493</th><td>      <b>if</b> (<a class="local col3 ref" href="#103MO" title='MO' data-ref="103MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="494">494</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE" title='(anonymous namespace)::RegisterOperandsCollector::pushReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE">pushReg</a>(<a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::RegOpers" title='(anonymous namespace)::RegisterOperandsCollector::RegOpers' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Uses" title='llvm::RegisterOperands::Uses' data-ref="llvm::RegisterOperands::Uses">Uses</a></span>);</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>      <b>if</b> (<a class="local col3 ref" href="#103MO" title='MO' data-ref="103MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="497">497</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::IgnoreDead" title='(anonymous namespace)::RegisterOperandsCollector::IgnoreDead' data-use='r' data-ref="(anonymousnamespace)::RegisterOperandsCollector::IgnoreDead">IgnoreDead</a>)</td></tr>
<tr><th id="498">498</th><td>          <a class="tu member" href="#_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE" title='(anonymous namespace)::RegisterOperandsCollector::pushReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE">pushReg</a>(<a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::RegOpers" title='(anonymous namespace)::RegisterOperandsCollector::RegOpers' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::DeadDefs" title='llvm::RegisterOperands::DeadDefs' data-ref="llvm::RegisterOperands::DeadDefs">DeadDefs</a></span>);</td></tr>
<tr><th id="499">499</th><td>      } <b>else</b></td></tr>
<tr><th id="500">500</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE" title='(anonymous namespace)::RegisterOperandsCollector::pushReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE">pushReg</a>(<a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::RegOpers" title='(anonymous namespace)::RegisterOperandsCollector::RegOpers' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a></span>);</td></tr>
<tr><th id="501">501</th><td>    }</td></tr>
<tr><th id="502">502</th><td>  }</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE" title='(anonymous namespace)::RegisterOperandsCollector::pushReg' data-type='void (anonymous namespace)::RegisterOperandsCollector::pushReg(unsigned int Reg, SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; &amp; RegUnits) const' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE">pushReg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="105Reg" title='Reg' data-type='unsigned int' data-ref="105Reg">Reg</dfn>,</td></tr>
<tr><th id="505">505</th><td>               <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; &amp;<dfn class="local col6 decl" id="106RegUnits" title='RegUnits' data-type='SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; &amp;' data-ref="106RegUnits">RegUnits</dfn>) <em>const</em> {</td></tr>
<tr><th id="506">506</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg">Reg</a>)) {</td></tr>
<tr><th id="507">507</th><td>      <a class="tu ref" href="#_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_" title='addRegLanes' data-use='c' data-ref="_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_">addRegLanes</a>(<span class='refarg'><a class="local col6 ref" href="#106RegUnits" title='RegUnits' data-ref="106RegUnits">RegUnits</a></span>, <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg">Reg</a>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>()));</td></tr>
<tr><th id="508">508</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::MRI" title='(anonymous namespace)::RegisterOperandsCollector::MRI' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg">Reg</a>)) {</td></tr>
<tr><th id="509">509</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col7 decl" id="107Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="107Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg">Reg</a>, &amp;<a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::TRI" title='(anonymous namespace)::RegisterOperandsCollector::TRI' data-use='a' data-ref="(anonymousnamespace)::RegisterOperandsCollector::TRI">TRI</a>); <a class="local col7 ref" href="#107Units" title='Units' data-ref="107Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#107Units" title='Units' data-ref="107Units">Units</a>)</td></tr>
<tr><th id="510">510</th><td>        <a class="tu ref" href="#_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_" title='addRegLanes' data-use='c' data-ref="_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_">addRegLanes</a>(<span class='refarg'><a class="local col6 ref" href="#106RegUnits" title='RegUnits' data-ref="106RegUnits">RegUnits</a></span>, <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#107Units" title='Units' data-ref="107Units">Units</a>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>()));</td></tr>
<tr><th id="511">511</th><td>    }</td></tr>
<tr><th id="512">512</th><td>  }</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_125RegisterOperandsCollector19collectOperandLanesERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegisterOperandsCollector::collectOperandLanes' data-type='void (anonymous namespace)::RegisterOperandsCollector::collectOperandLanes(const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector19collectOperandLanesERKN4llvm14MachineOperandE">collectOperandLanes</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="108MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="108MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="515">515</th><td>    <b>if</b> (!<a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="516">516</th><td>      <b>return</b>;</td></tr>
<tr><th id="517">517</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="109Reg" title='Reg' data-type='unsigned int' data-ref="109Reg">Reg</dfn> = <a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="518">518</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="110SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="110SubRegIdx">SubRegIdx</dfn> = <a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="519">519</th><td>    <b>if</b> (<a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="520">520</th><td>      <b>if</b> (!<a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; !<a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isInternalReadEv" title='llvm::MachineOperand::isInternalRead' data-ref="_ZNK4llvm14MachineOperand14isInternalReadEv">isInternalRead</a>())</td></tr>
<tr><th id="521">521</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEjjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE" title='(anonymous namespace)::RegisterOperandsCollector::pushRegLanes' data-use='c' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEjjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE">pushRegLanes</a>(<a class="local col9 ref" href="#109Reg" title='Reg' data-ref="109Reg">Reg</a>, <a class="local col0 ref" href="#110SubRegIdx" title='SubRegIdx' data-ref="110SubRegIdx">SubRegIdx</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::RegOpers" title='(anonymous namespace)::RegisterOperandsCollector::RegOpers' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Uses" title='llvm::RegisterOperands::Uses' data-ref="llvm::RegisterOperands::Uses">Uses</a></span>);</td></tr>
<tr><th id="522">522</th><td>    } <b>else</b> {</td></tr>
<tr><th id="523">523</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isDef()) ? void (0) : __assert_fail (&quot;MO.isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 523, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>());</td></tr>
<tr><th id="524">524</th><td>      <i>// Treat read-undef subreg defs as definitions of the whole register.</i></td></tr>
<tr><th id="525">525</th><td>      <b>if</b> (<a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="526">526</th><td>        <a class="local col0 ref" href="#110SubRegIdx" title='SubRegIdx' data-ref="110SubRegIdx">SubRegIdx</a> = <var>0</var>;</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>      <b>if</b> (<a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="529">529</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::IgnoreDead" title='(anonymous namespace)::RegisterOperandsCollector::IgnoreDead' data-use='r' data-ref="(anonymousnamespace)::RegisterOperandsCollector::IgnoreDead">IgnoreDead</a>)</td></tr>
<tr><th id="530">530</th><td>          <a class="tu member" href="#_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEjjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE" title='(anonymous namespace)::RegisterOperandsCollector::pushRegLanes' data-use='c' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEjjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE">pushRegLanes</a>(<a class="local col9 ref" href="#109Reg" title='Reg' data-ref="109Reg">Reg</a>, <a class="local col0 ref" href="#110SubRegIdx" title='SubRegIdx' data-ref="110SubRegIdx">SubRegIdx</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::RegOpers" title='(anonymous namespace)::RegisterOperandsCollector::RegOpers' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::DeadDefs" title='llvm::RegisterOperands::DeadDefs' data-ref="llvm::RegisterOperands::DeadDefs">DeadDefs</a></span>);</td></tr>
<tr><th id="531">531</th><td>      } <b>else</b></td></tr>
<tr><th id="532">532</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEjjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE" title='(anonymous namespace)::RegisterOperandsCollector::pushRegLanes' data-use='c' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEjjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE">pushRegLanes</a>(<a class="local col9 ref" href="#109Reg" title='Reg' data-ref="109Reg">Reg</a>, <a class="local col0 ref" href="#110SubRegIdx" title='SubRegIdx' data-ref="110SubRegIdx">SubRegIdx</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::RegOpers" title='(anonymous namespace)::RegisterOperandsCollector::RegOpers' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a></span>);</td></tr>
<tr><th id="533">533</th><td>    }</td></tr>
<tr><th id="534">534</th><td>  }</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEjjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE" title='(anonymous namespace)::RegisterOperandsCollector::pushRegLanes' data-type='void (anonymous namespace)::RegisterOperandsCollector::pushRegLanes(unsigned int Reg, unsigned int SubRegIdx, SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; &amp; RegUnits) const' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEjjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE">pushRegLanes</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="111Reg" title='Reg' data-type='unsigned int' data-ref="111Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="112SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="112SubRegIdx">SubRegIdx</dfn>,</td></tr>
<tr><th id="537">537</th><td>                    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; &amp;<dfn class="local col3 decl" id="113RegUnits" title='RegUnits' data-type='SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; &amp;' data-ref="113RegUnits">RegUnits</dfn>) <em>const</em> {</td></tr>
<tr><th id="538">538</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#111Reg" title='Reg' data-ref="111Reg">Reg</a>)) {</td></tr>
<tr><th id="539">539</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="114LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="114LaneMask">LaneMask</dfn> = <a class="local col2 ref" href="#112SubRegIdx" title='SubRegIdx' data-ref="112SubRegIdx">SubRegIdx</a> != <var>0</var></td></tr>
<tr><th id="540">540</th><td>                             ? <a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::TRI" title='(anonymous namespace)::RegisterOperandsCollector::TRI' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::TRI">TRI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col2 ref" href="#112SubRegIdx" title='SubRegIdx' data-ref="112SubRegIdx">SubRegIdx</a>)</td></tr>
<tr><th id="541">541</th><td>                             : <a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::MRI" title='(anonymous namespace)::RegisterOperandsCollector::MRI' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col1 ref" href="#111Reg" title='Reg' data-ref="111Reg">Reg</a>);</td></tr>
<tr><th id="542">542</th><td>      <a class="tu ref" href="#_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_" title='addRegLanes' data-use='c' data-ref="_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_">addRegLanes</a>(<span class='refarg'><a class="local col3 ref" href="#113RegUnits" title='RegUnits' data-ref="113RegUnits">RegUnits</a></span>, <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col1 ref" href="#111Reg" title='Reg' data-ref="111Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#114LaneMask" title='LaneMask' data-ref="114LaneMask">LaneMask</a>));</td></tr>
<tr><th id="543">543</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::MRI" title='(anonymous namespace)::RegisterOperandsCollector::MRI' data-use='m' data-ref="(anonymousnamespace)::RegisterOperandsCollector::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col1 ref" href="#111Reg" title='Reg' data-ref="111Reg">Reg</a>)) {</td></tr>
<tr><th id="544">544</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col5 decl" id="115Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="115Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col1 ref" href="#111Reg" title='Reg' data-ref="111Reg">Reg</a>, &amp;<a class="tu member" href="#(anonymousnamespace)::RegisterOperandsCollector::TRI" title='(anonymous namespace)::RegisterOperandsCollector::TRI' data-use='a' data-ref="(anonymousnamespace)::RegisterOperandsCollector::TRI">TRI</a>); <a class="local col5 ref" href="#115Units" title='Units' data-ref="115Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#115Units" title='Units' data-ref="115Units">Units</a>)</td></tr>
<tr><th id="545">545</th><td>        <a class="tu ref" href="#_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_" title='addRegLanes' data-use='c' data-ref="_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_">addRegLanes</a>(<span class='refarg'><a class="local col3 ref" href="#113RegUnits" title='RegUnits' data-ref="113RegUnits">RegUnits</a></span>, <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#115Units" title='Units' data-ref="115Units">Units</a>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>()));</td></tr>
<tr><th id="546">546</th><td>    }</td></tr>
<tr><th id="547">547</th><td>  }</td></tr>
<tr><th id="548">548</th><td>};</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a>::<dfn class="decl def" id="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" title='llvm::RegisterOperands::collect' data-ref="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb">collect</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="116MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="116MI">MI</dfn>,</td></tr>
<tr><th id="553">553</th><td>                               <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col7 decl" id="117TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="117TRI">TRI</dfn>,</td></tr>
<tr><th id="554">554</th><td>                               <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="118MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="118MRI">MRI</dfn>,</td></tr>
<tr><th id="555">555</th><td>                               <em>bool</em> <dfn class="local col9 decl" id="119TrackLaneMasks" title='TrackLaneMasks' data-type='bool' data-ref="119TrackLaneMasks">TrackLaneMasks</dfn>, <em>bool</em> <dfn class="local col0 decl" id="120IgnoreDead" title='IgnoreDead' data-type='bool' data-ref="120IgnoreDead">IgnoreDead</dfn>) {</td></tr>
<tr><th id="556">556</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterOperandsCollector" title='(anonymous namespace)::RegisterOperandsCollector' data-ref="(anonymousnamespace)::RegisterOperandsCollector">RegisterOperandsCollector</a> <dfn class="local col1 decl" id="121Collector" title='Collector' data-type='(anonymous namespace)::RegisterOperandsCollector' data-ref="121Collector">Collector</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_125RegisterOperandsCollectorC1ERN4llvm16RegisterOperandsERKNS1_18TargetRegisterInfoERKNS1_19MachineRegisterInfoEb" title='(anonymous namespace)::RegisterOperandsCollector::RegisterOperandsCollector' data-use='c' data-ref="_ZN12_GLOBAL__N_125RegisterOperandsCollectorC1ERN4llvm16RegisterOperandsERKNS1_18TargetRegisterInfoERKNS1_19MachineRegisterInfoEb">(</a>*<b>this</b>, <a class="local col7 ref" href="#117TRI" title='TRI' data-ref="117TRI">TRI</a>, <a class="local col8 ref" href="#118MRI" title='MRI' data-ref="118MRI">MRI</a>, <a class="local col0 ref" href="#120IgnoreDead" title='IgnoreDead' data-ref="120IgnoreDead">IgnoreDead</a>);</td></tr>
<tr><th id="557">557</th><td>  <b>if</b> (<a class="local col9 ref" href="#119TrackLaneMasks" title='TrackLaneMasks' data-ref="119TrackLaneMasks">TrackLaneMasks</a>)</td></tr>
<tr><th id="558">558</th><td>    <a class="local col1 ref" href="#121Collector" title='Collector' data-ref="121Collector">Collector</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_125RegisterOperandsCollector17collectInstrLanesERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterOperandsCollector::collectInstrLanes' data-use='c' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector17collectInstrLanesERKN4llvm12MachineInstrE">collectInstrLanes</a>(<a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI">MI</a>);</td></tr>
<tr><th id="559">559</th><td>  <b>else</b></td></tr>
<tr><th id="560">560</th><td>    <a class="local col1 ref" href="#121Collector" title='Collector' data-ref="121Collector">Collector</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_125RegisterOperandsCollector12collectInstrERKN4llvm12MachineInstrE" title='(anonymous namespace)::RegisterOperandsCollector::collectInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_125RegisterOperandsCollector12collectInstrERKN4llvm12MachineInstrE">collectInstr</a>(<a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI">MI</a>);</td></tr>
<tr><th id="561">561</th><td>}</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a>::<dfn class="decl def" id="_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::RegisterOperands::detectDeadDefs' data-ref="_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE">detectDeadDefs</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="122MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="122MI">MI</dfn>,</td></tr>
<tr><th id="564">564</th><td>                                      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col3 decl" id="123LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="123LIS">LIS</dfn>) {</td></tr>
<tr><th id="565">565</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col4 decl" id="124SlotIdx" title='SlotIdx' data-type='llvm::SlotIndex' data-ref="124SlotIdx">SlotIdx</dfn> = <a class="local col3 ref" href="#123LIS" title='LIS' data-ref="123LIS">LIS</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>);</td></tr>
<tr><th id="566">566</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="125RI" title='RI' data-type='llvm::RegisterMaskPair *' data-ref="125RI">RI</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(); <a class="local col5 ref" href="#125RI" title='RI' data-ref="125RI">RI</a> != <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <i>/*empty*/</i>) {</td></tr>
<tr><th id="567">567</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="126Reg" title='Reg' data-type='unsigned int' data-ref="126Reg">Reg</dfn> = <a class="local col5 ref" href="#125RI" title='RI' data-ref="125RI">RI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="568">568</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> *<dfn class="local col7 decl" id="127LR" title='LR' data-type='const llvm::LiveRange *' data-ref="127LR">LR</dfn> = <a class="tu ref" href="#_ZL12getLiveRangeRKN4llvm13LiveIntervalsEj" title='getLiveRange' data-use='c' data-ref="_ZL12getLiveRangeRKN4llvm13LiveIntervalsEj">getLiveRange</a>(<a class="local col3 ref" href="#123LIS" title='LIS' data-ref="123LIS">LIS</a>, <a class="local col6 ref" href="#126Reg" title='Reg' data-ref="126Reg">Reg</a>);</td></tr>
<tr><th id="569">569</th><td>    <b>if</b> (<a class="local col7 ref" href="#127LR" title='LR' data-ref="127LR">LR</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="570">570</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col8 decl" id="128LRQ" title='LRQ' data-type='llvm::LiveQueryResult' data-ref="128LRQ">LRQ</dfn> = <a class="local col7 ref" href="#127LR" title='LR' data-ref="127LR">LR</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#124SlotIdx" title='SlotIdx' data-ref="124SlotIdx">SlotIdx</a>);</td></tr>
<tr><th id="571">571</th><td>      <b>if</b> (<a class="local col8 ref" href="#128LRQ" title='LRQ' data-ref="128LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult9isDeadDefEv" title='llvm::LiveQueryResult::isDeadDef' data-ref="_ZNK4llvm15LiveQueryResult9isDeadDefEv">isDeadDef</a>()) {</td></tr>
<tr><th id="572">572</th><td>        <i>// LiveIntervals knows this is a dead even though it's MachineOperand is</i></td></tr>
<tr><th id="573">573</th><td><i>        // not flagged as such.</i></td></tr>
<tr><th id="574">574</th><td>        <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::DeadDefs" title='llvm::RegisterOperands::DeadDefs' data-ref="llvm::RegisterOperands::DeadDefs">DeadDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(*<a class="local col5 ref" href="#125RI" title='RI' data-ref="125RI">RI</a>);</td></tr>
<tr><th id="575">575</th><td>        <a class="local col5 ref" href="#125RI" title='RI' data-ref="125RI">RI</a> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(<a class="local col5 ref" href="#125RI" title='RI' data-ref="125RI">RI</a>);</td></tr>
<tr><th id="576">576</th><td>        <b>continue</b>;</td></tr>
<tr><th id="577">577</th><td>      }</td></tr>
<tr><th id="578">578</th><td>    }</td></tr>
<tr><th id="579">579</th><td>    ++<a class="local col5 ref" href="#125RI" title='RI' data-ref="125RI">RI</a>;</td></tr>
<tr><th id="580">580</th><td>  }</td></tr>
<tr><th id="581">581</th><td>}</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a>::<dfn class="decl def" id="_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE" title='llvm::RegisterOperands::adjustLaneLiveness' data-ref="_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE">adjustLaneLiveness</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col9 decl" id="129LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="129LIS">LIS</dfn>,</td></tr>
<tr><th id="584">584</th><td>                                          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="130MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="130MRI">MRI</dfn>,</td></tr>
<tr><th id="585">585</th><td>                                          <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="131Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="131Pos">Pos</dfn>,</td></tr>
<tr><th id="586">586</th><td>                                          <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="132AddFlagsMI" title='AddFlagsMI' data-type='llvm::MachineInstr *' data-ref="132AddFlagsMI">AddFlagsMI</dfn>) {</td></tr>
<tr><th id="587">587</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="133I" title='I' data-type='llvm::RegisterMaskPair *' data-ref="133I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(); <a class="local col3 ref" href="#133I" title='I' data-ref="133I">I</a> != <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); ) {</td></tr>
<tr><th id="588">588</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="134LiveAfter" title='LiveAfter' data-type='llvm::LaneBitmask' data-ref="134LiveAfter">LiveAfter</dfn> = <a class="tu ref" href="#_ZL14getLiveLanesAtRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexE" title='getLiveLanesAt' data-use='c' data-ref="_ZL14getLiveLanesAtRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexE">getLiveLanesAt</a>(<a class="local col9 ref" href="#129LIS" title='LIS' data-ref="129LIS">LIS</a>, <a class="local col0 ref" href="#130MRI" title='MRI' data-ref="130MRI">MRI</a>, <b>true</b>, <a class="local col3 ref" href="#133I" title='I' data-ref="133I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>,</td></tr>
<tr><th id="589">589</th><td>                                           <a class="local col1 ref" href="#131Pos" title='Pos' data-ref="131Pos">Pos</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getDeadSlotEv" title='llvm::SlotIndex::getDeadSlot' data-ref="_ZNK4llvm9SlotIndex11getDeadSlotEv">getDeadSlot</a>());</td></tr>
<tr><th id="590">590</th><td>    <i>// If the def is all that is live after the instruction, then in case</i></td></tr>
<tr><th id="591">591</th><td><i>    // of a subregister def we need a read-undef flag.</i></td></tr>
<tr><th id="592">592</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="135RegUnit" title='RegUnit' data-type='unsigned int' data-ref="135RegUnit">RegUnit</dfn> = <a class="local col3 ref" href="#133I" title='I' data-ref="133I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="593">593</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#135RegUnit" title='RegUnit' data-ref="135RegUnit">RegUnit</a>) &amp;&amp;</td></tr>
<tr><th id="594">594</th><td>        <a class="local col2 ref" href="#132AddFlagsMI" title='AddFlagsMI' data-ref="132AddFlagsMI">AddFlagsMI</a> != <b>nullptr</b> &amp;&amp; (<a class="local col4 ref" href="#134LiveAfter" title='LiveAfter' data-ref="134LiveAfter">LiveAfter</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col3 ref" href="#133I" title='I' data-ref="133I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="595">595</th><td>      <a class="local col2 ref" href="#132AddFlagsMI" title='AddFlagsMI' data-ref="132AddFlagsMI">AddFlagsMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr23setRegisterDefReadUndefEjb" title='llvm::MachineInstr::setRegisterDefReadUndef' data-ref="_ZN4llvm12MachineInstr23setRegisterDefReadUndefEjb">setRegisterDefReadUndef</a>(<a class="local col5 ref" href="#135RegUnit" title='RegUnit' data-ref="135RegUnit">RegUnit</a>);</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col6 decl" id="136ActualDef" title='ActualDef' data-type='llvm::LaneBitmask' data-ref="136ActualDef">ActualDef</dfn> = <a class="local col3 ref" href="#133I" title='I' data-ref="133I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#134LiveAfter" title='LiveAfter' data-ref="134LiveAfter">LiveAfter</a>;</td></tr>
<tr><th id="598">598</th><td>    <b>if</b> (<a class="local col6 ref" href="#136ActualDef" title='ActualDef' data-ref="136ActualDef">ActualDef</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>()) {</td></tr>
<tr><th id="599">599</th><td>      <a class="local col3 ref" href="#133I" title='I' data-ref="133I">I</a> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(<a class="local col3 ref" href="#133I" title='I' data-ref="133I">I</a>);</td></tr>
<tr><th id="600">600</th><td>    } <b>else</b> {</td></tr>
<tr><th id="601">601</th><td>      <a class="local col3 ref" href="#133I" title='I' data-ref="133I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col6 ref" href="#136ActualDef" title='ActualDef' data-ref="136ActualDef">ActualDef</a>;</td></tr>
<tr><th id="602">602</th><td>      ++<a class="local col3 ref" href="#133I" title='I' data-ref="133I">I</a>;</td></tr>
<tr><th id="603">603</th><td>    }</td></tr>
<tr><th id="604">604</th><td>  }</td></tr>
<tr><th id="605">605</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="137I" title='I' data-type='llvm::RegisterMaskPair *' data-ref="137I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Uses" title='llvm::RegisterOperands::Uses' data-ref="llvm::RegisterOperands::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(); <a class="local col7 ref" href="#137I" title='I' data-ref="137I">I</a> != <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Uses" title='llvm::RegisterOperands::Uses' data-ref="llvm::RegisterOperands::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); ) {</td></tr>
<tr><th id="606">606</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="138LiveBefore" title='LiveBefore' data-type='llvm::LaneBitmask' data-ref="138LiveBefore">LiveBefore</dfn> = <a class="tu ref" href="#_ZL14getLiveLanesAtRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexE" title='getLiveLanesAt' data-use='c' data-ref="_ZL14getLiveLanesAtRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexE">getLiveLanesAt</a>(<a class="local col9 ref" href="#129LIS" title='LIS' data-ref="129LIS">LIS</a>, <a class="local col0 ref" href="#130MRI" title='MRI' data-ref="130MRI">MRI</a>, <b>true</b>, <a class="local col7 ref" href="#137I" title='I' data-ref="137I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>,</td></tr>
<tr><th id="607">607</th><td>                                            <a class="local col1 ref" href="#131Pos" title='Pos' data-ref="131Pos">Pos</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>());</td></tr>
<tr><th id="608">608</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="139LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="139LaneMask">LaneMask</dfn> = <a class="local col7 ref" href="#137I" title='I' data-ref="137I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#138LiveBefore" title='LiveBefore' data-ref="138LiveBefore">LiveBefore</a>;</td></tr>
<tr><th id="609">609</th><td>    <b>if</b> (<a class="local col9 ref" href="#139LaneMask" title='LaneMask' data-ref="139LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>()) {</td></tr>
<tr><th id="610">610</th><td>      <a class="local col7 ref" href="#137I" title='I' data-ref="137I">I</a> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Uses" title='llvm::RegisterOperands::Uses' data-ref="llvm::RegisterOperands::Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE" title='llvm::SmallVectorImpl::erase' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE14const_iteratorE">erase</a>(<a class="local col7 ref" href="#137I" title='I' data-ref="137I">I</a>);</td></tr>
<tr><th id="611">611</th><td>    } <b>else</b> {</td></tr>
<tr><th id="612">612</th><td>      <a class="local col7 ref" href="#137I" title='I' data-ref="137I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col9 ref" href="#139LaneMask" title='LaneMask' data-ref="139LaneMask">LaneMask</a>;</td></tr>
<tr><th id="613">613</th><td>      ++<a class="local col7 ref" href="#137I" title='I' data-ref="137I">I</a>;</td></tr>
<tr><th id="614">614</th><td>    }</td></tr>
<tr><th id="615">615</th><td>  }</td></tr>
<tr><th id="616">616</th><td>  <b>if</b> (<a class="local col2 ref" href="#132AddFlagsMI" title='AddFlagsMI' data-ref="132AddFlagsMI">AddFlagsMI</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="617">617</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col0 decl" id="140P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="140P">P</dfn> : <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::DeadDefs" title='llvm::RegisterOperands::DeadDefs' data-ref="llvm::RegisterOperands::DeadDefs">DeadDefs</a>) {</td></tr>
<tr><th id="618">618</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="141RegUnit" title='RegUnit' data-type='unsigned int' data-ref="141RegUnit">RegUnit</dfn> = <a class="local col0 ref" href="#140P" title='P' data-ref="140P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="619">619</th><td>      <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#141RegUnit" title='RegUnit' data-ref="141RegUnit">RegUnit</a>))</td></tr>
<tr><th id="620">620</th><td>        <b>continue</b>;</td></tr>
<tr><th id="621">621</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="142LiveAfter" title='LiveAfter' data-type='llvm::LaneBitmask' data-ref="142LiveAfter">LiveAfter</dfn> = <a class="tu ref" href="#_ZL14getLiveLanesAtRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexE" title='getLiveLanesAt' data-use='c' data-ref="_ZL14getLiveLanesAtRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexE">getLiveLanesAt</a>(<a class="local col9 ref" href="#129LIS" title='LIS' data-ref="129LIS">LIS</a>, <a class="local col0 ref" href="#130MRI" title='MRI' data-ref="130MRI">MRI</a>, <b>true</b>, <a class="local col1 ref" href="#141RegUnit" title='RegUnit' data-ref="141RegUnit">RegUnit</a>,</td></tr>
<tr><th id="622">622</th><td>                                             <a class="local col1 ref" href="#131Pos" title='Pos' data-ref="131Pos">Pos</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getDeadSlotEv" title='llvm::SlotIndex::getDeadSlot' data-ref="_ZNK4llvm9SlotIndex11getDeadSlotEv">getDeadSlot</a>());</td></tr>
<tr><th id="623">623</th><td>      <b>if</b> (<a class="local col2 ref" href="#142LiveAfter" title='LiveAfter' data-ref="142LiveAfter">LiveAfter</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="624">624</th><td>        <a class="local col2 ref" href="#132AddFlagsMI" title='AddFlagsMI' data-ref="132AddFlagsMI">AddFlagsMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr23setRegisterDefReadUndefEjb" title='llvm::MachineInstr::setRegisterDefReadUndef' data-ref="_ZN4llvm12MachineInstr23setRegisterDefReadUndefEjb">setRegisterDefReadUndef</a>(<a class="local col1 ref" href="#141RegUnit" title='RegUnit' data-ref="141RegUnit">RegUnit</a>);</td></tr>
<tr><th id="625">625</th><td>    }</td></tr>
<tr><th id="626">626</th><td>  }</td></tr>
<tr><th id="627">627</th><td>}</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><i class="doc">/// Initialize an array of N PressureDiffs.</i></td></tr>
<tr><th id="630">630</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiffs" title='llvm::PressureDiffs' data-ref="llvm::PressureDiffs">PressureDiffs</a>::<dfn class="decl def" id="_ZN4llvm13PressureDiffs4initEj" title='llvm::PressureDiffs::init' data-ref="_ZN4llvm13PressureDiffs4initEj">init</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="143N" title='N' data-type='unsigned int' data-ref="143N">N</dfn>) {</td></tr>
<tr><th id="631">631</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiffs::Size" title='llvm::PressureDiffs::Size' data-ref="llvm::PressureDiffs::Size">Size</a> = <a class="local col3 ref" href="#143N" title='N' data-ref="143N">N</a>;</td></tr>
<tr><th id="632">632</th><td>  <b>if</b> (<a class="local col3 ref" href="#143N" title='N' data-ref="143N">N</a> &lt;= <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiffs::Max" title='llvm::PressureDiffs::Max' data-ref="llvm::PressureDiffs::Max">Max</a>) {</td></tr>
<tr><th id="633">633</th><td>    <a class="ref" href="../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiffs::PDiffArray" title='llvm::PressureDiffs::PDiffArray' data-ref="llvm::PressureDiffs::PDiffArray">PDiffArray</a>, <var>0</var>, <a class="local col3 ref" href="#143N" title='N' data-ref="143N">N</a> * <b>sizeof</b>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a>));</td></tr>
<tr><th id="634">634</th><td>    <b>return</b>;</td></tr>
<tr><th id="635">635</th><td>  }</td></tr>
<tr><th id="636">636</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiffs::Max" title='llvm::PressureDiffs::Max' data-ref="llvm::PressureDiffs::Max">Max</a> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiffs::Size" title='llvm::PressureDiffs::Size' data-ref="llvm::PressureDiffs::Size">Size</a>;</td></tr>
<tr><th id="637">637</th><td>  <a class="ref" href="../../../../include/stdlib.h.html#free" title='free' data-ref="free">free</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiffs::PDiffArray" title='llvm::PressureDiffs::PDiffArray' data-ref="llvm::PressureDiffs::PDiffArray">PDiffArray</a>);</td></tr>
<tr><th id="638">638</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiffs::PDiffArray" title='llvm::PressureDiffs::PDiffArray' data-ref="llvm::PressureDiffs::PDiffArray">PDiffArray</a> = <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a>*&gt;(<a class="ref" href="../../include/llvm/Support/MemAlloc.h.html#_ZN4llvm11safe_callocEmm" title='llvm::safe_calloc' data-ref="_ZN4llvm11safe_callocEmm">safe_calloc</a>(<a class="local col3 ref" href="#143N" title='N' data-ref="143N">N</a>, <b>sizeof</b>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a>)));</td></tr>
<tr><th id="639">639</th><td>}</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiffs" title='llvm::PressureDiffs' data-ref="llvm::PressureDiffs">PressureDiffs</a>::<dfn class="decl def" id="_ZN4llvm13PressureDiffs14addInstructionEjRKNS_16RegisterOperandsERKNS_19MachineRegisterInfoE" title='llvm::PressureDiffs::addInstruction' data-ref="_ZN4llvm13PressureDiffs14addInstructionEjRKNS_16RegisterOperandsERKNS_19MachineRegisterInfoE">addInstruction</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="144Idx" title='Idx' data-type='unsigned int' data-ref="144Idx">Idx</dfn>,</td></tr>
<tr><th id="642">642</th><td>                                   <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> &amp;<dfn class="local col5 decl" id="145RegOpers" title='RegOpers' data-type='const llvm::RegisterOperands &amp;' data-ref="145RegOpers">RegOpers</dfn>,</td></tr>
<tr><th id="643">643</th><td>                                   <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="146MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="146MRI">MRI</dfn>) {</td></tr>
<tr><th id="644">644</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> &amp;<dfn class="local col7 decl" id="147PDiff" title='PDiff' data-type='llvm::PressureDiff &amp;' data-ref="147PDiff">PDiff</dfn> = (*<b>this</b>)<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm13PressureDiffsixEj" title='llvm::PressureDiffs::operator[]' data-ref="_ZN4llvm13PressureDiffsixEj">[<a class="local col4 ref" href="#144Idx" title='Idx' data-ref="144Idx">Idx</a>]</a>;</td></tr>
<tr><th id="645">645</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!PDiff.begin()-&gt;isValid() &amp;&amp; &quot;stale PDiff&quot;) ? void (0) : __assert_fail (&quot;!PDiff.begin()-&gt;isValid() &amp;&amp; \&quot;stale PDiff\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 645, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#147PDiff" title='PDiff' data-ref="147PDiff">PDiff</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm12PressureDiff5beginEv" title='llvm::PressureDiff::begin' data-ref="_ZNK4llvm12PressureDiff5beginEv">begin</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>() &amp;&amp; <q>"stale PDiff"</q>);</td></tr>
<tr><th id="646">646</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col8 decl" id="148P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="148P">P</dfn> : <a class="local col5 ref" href="#145RegOpers" title='RegOpers' data-ref="145RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>)</td></tr>
<tr><th id="647">647</th><td>    <a class="local col7 ref" href="#147PDiff" title='PDiff' data-ref="147PDiff">PDiff</a>.<a class="ref" href="#_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE" title='llvm::PressureDiff::addPressureChange' data-ref="_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE">addPressureChange</a>(<a class="local col8 ref" href="#148P" title='P' data-ref="148P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>, <b>true</b>, &amp;<a class="local col6 ref" href="#146MRI" title='MRI' data-ref="146MRI">MRI</a>);</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col9 decl" id="149P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="149P">P</dfn> : <a class="local col5 ref" href="#145RegOpers" title='RegOpers' data-ref="145RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Uses" title='llvm::RegisterOperands::Uses' data-ref="llvm::RegisterOperands::Uses">Uses</a>)</td></tr>
<tr><th id="650">650</th><td>    <a class="local col7 ref" href="#147PDiff" title='PDiff' data-ref="147PDiff">PDiff</a>.<a class="ref" href="#_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE" title='llvm::PressureDiff::addPressureChange' data-ref="_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE">addPressureChange</a>(<a class="local col9 ref" href="#149P" title='P' data-ref="149P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>, <b>false</b>, &amp;<a class="local col6 ref" href="#146MRI" title='MRI' data-ref="146MRI">MRI</a>);</td></tr>
<tr><th id="651">651</th><td>}</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><i class="doc">/// Add a change in pressure to the pressure diff of a given instruction.</i></td></tr>
<tr><th id="654">654</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a>::<dfn class="decl def" id="_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE" title='llvm::PressureDiff::addPressureChange' data-ref="_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE">addPressureChange</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="150RegUnit" title='RegUnit' data-type='unsigned int' data-ref="150RegUnit">RegUnit</dfn>, <em>bool</em> <dfn class="local col1 decl" id="151IsDec" title='IsDec' data-type='bool' data-ref="151IsDec">IsDec</dfn>,</td></tr>
<tr><th id="655">655</th><td>                                     <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="152MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="152MRI">MRI</dfn>) {</td></tr>
<tr><th id="656">656</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::PSetIterator" title='llvm::PSetIterator' data-ref="llvm::PSetIterator">PSetIterator</a> <dfn class="local col3 decl" id="153PSetI" title='PSetI' data-type='llvm::PSetIterator' data-ref="153PSetI">PSetI</dfn> = <a class="local col2 ref" href="#152MRI" title='MRI' data-ref="152MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj" title='llvm::MachineRegisterInfo::getPressureSets' data-ref="_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj">getPressureSets</a>(<a class="local col0 ref" href="#150RegUnit" title='RegUnit' data-ref="150RegUnit">RegUnit</a>);</td></tr>
<tr><th id="657">657</th><td>  <em>int</em> <dfn class="local col4 decl" id="154Weight" title='Weight' data-type='int' data-ref="154Weight">Weight</dfn> = <a class="local col1 ref" href="#151IsDec" title='IsDec' data-ref="151IsDec">IsDec</a> ? -<a class="local col3 ref" href="#153PSetI" title='PSetI' data-ref="153PSetI">PSetI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator9getWeightEv" title='llvm::PSetIterator::getWeight' data-ref="_ZNK4llvm12PSetIterator9getWeightEv">getWeight</a>() : <a class="local col3 ref" href="#153PSetI" title='PSetI' data-ref="153PSetI">PSetI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator9getWeightEv" title='llvm::PSetIterator::getWeight' data-ref="_ZNK4llvm12PSetIterator9getWeightEv">getWeight</a>();</td></tr>
<tr><th id="658">658</th><td>  <b>for</b> (; <a class="local col3 ref" href="#153PSetI" title='PSetI' data-ref="153PSetI">PSetI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIterator7isValidEv" title='llvm::PSetIterator::isValid' data-ref="_ZNK4llvm12PSetIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm12PSetIteratorppEv" title='llvm::PSetIterator::operator++' data-ref="_ZN4llvm12PSetIteratorppEv">++</a><a class="local col3 ref" href="#153PSetI" title='PSetI' data-ref="153PSetI">PSetI</a>) {</td></tr>
<tr><th id="659">659</th><td>    <i>// Find an existing entry in the pressure diff for this PSet.</i></td></tr>
<tr><th id="660">660</th><td>    <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a>::<a class="typedef" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff::iterator" title='llvm::PressureDiff::iterator' data-type='llvm::PressureChange *' data-ref="llvm::PressureDiff::iterator">iterator</a> <dfn class="local col5 decl" id="155I" title='I' data-type='PressureDiff::iterator' data-ref="155I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm12PressureDiff14nonconst_beginEv" title='llvm::PressureDiff::nonconst_begin' data-ref="_ZN4llvm12PressureDiff14nonconst_beginEv">nonconst_begin</a>(), <dfn class="local col6 decl" id="156E" title='E' data-type='PressureDiff::iterator' data-ref="156E">E</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm12PressureDiff12nonconst_endEv" title='llvm::PressureDiff::nonconst_end' data-ref="_ZN4llvm12PressureDiff12nonconst_endEv">nonconst_end</a>();</td></tr>
<tr><th id="661">661</th><td>    <b>for</b> (; <a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a> != <a class="local col6 ref" href="#156E" title='E' data-ref="156E">E</a> &amp;&amp; <a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>(); ++<a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>) {</td></tr>
<tr><th id="662">662</th><td>      <b>if</b> (<a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>() &gt;= <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col3 ref" href="#153PSetI" title='PSetI' data-ref="153PSetI">PSetI</a>)</td></tr>
<tr><th id="663">663</th><td>        <b>break</b>;</td></tr>
<tr><th id="664">664</th><td>    }</td></tr>
<tr><th id="665">665</th><td>    <i>// If all pressure sets are more constrained, skip the remaining PSets.</i></td></tr>
<tr><th id="666">666</th><td>    <b>if</b> (<a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a> == <a class="local col6 ref" href="#156E" title='E' data-ref="156E">E</a>)</td></tr>
<tr><th id="667">667</th><td>      <b>break</b>;</td></tr>
<tr><th id="668">668</th><td>    <i>// Insert this PressureChange.</i></td></tr>
<tr><th id="669">669</th><td>    <b>if</b> (!<a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>() || <a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>() != <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col3 ref" href="#153PSetI" title='PSetI' data-ref="153PSetI">PSetI</a>) {</td></tr>
<tr><th id="670">670</th><td>      <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> <dfn class="local col7 decl" id="157PTmp" title='PTmp' data-type='llvm::PressureChange' data-ref="157PTmp">PTmp</dfn> = <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ej" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ej">(</a><a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv">*</a><a class="local col3 ref" href="#153PSetI" title='PSetI' data-ref="153PSetI">PSetI</a>);</td></tr>
<tr><th id="671">671</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a>::<a class="typedef" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff::iterator" title='llvm::PressureDiff::iterator' data-type='llvm::PressureChange *' data-ref="llvm::PressureDiff::iterator">iterator</a> <dfn class="local col8 decl" id="158J" title='J' data-type='PressureDiff::iterator' data-ref="158J">J</dfn> = <a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>; <a class="local col8 ref" href="#158J" title='J' data-ref="158J">J</a> != <a class="local col6 ref" href="#156E" title='E' data-ref="156E">E</a> &amp;&amp; <a class="local col7 ref" href="#157PTmp" title='PTmp' data-ref="157PTmp">PTmp</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>(); ++<a class="local col8 ref" href="#158J" title='J' data-ref="158J">J</a>)</td></tr>
<tr><th id="672">672</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'>*<a class="local col8 ref" href="#158J" title='J' data-ref="158J">J</a></span>, <span class='refarg'><a class="local col7 ref" href="#157PTmp" title='PTmp' data-ref="157PTmp">PTmp</a></span>);</td></tr>
<tr><th id="673">673</th><td>    }</td></tr>
<tr><th id="674">674</th><td>    <i>// Update the units for this pressure set.</i></td></tr>
<tr><th id="675">675</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="159NewUnitInc" title='NewUnitInc' data-type='unsigned int' data-ref="159NewUnitInc">NewUnitInc</dfn> = <a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() + <a class="local col4 ref" href="#154Weight" title='Weight' data-ref="154Weight">Weight</a>;</td></tr>
<tr><th id="676">676</th><td>    <b>if</b> (<a class="local col9 ref" href="#159NewUnitInc" title='NewUnitInc' data-ref="159NewUnitInc">NewUnitInc</a> != <var>0</var>) {</td></tr>
<tr><th id="677">677</th><td>      <a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChange10setUnitIncEi" title='llvm::PressureChange::setUnitInc' data-ref="_ZN4llvm14PressureChange10setUnitIncEi">setUnitInc</a>(<a class="local col9 ref" href="#159NewUnitInc" title='NewUnitInc' data-ref="159NewUnitInc">NewUnitInc</a>);</td></tr>
<tr><th id="678">678</th><td>    } <b>else</b> {</td></tr>
<tr><th id="679">679</th><td>      <i>// Remove entry</i></td></tr>
<tr><th id="680">680</th><td>      <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a>::<a class="typedef" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff::iterator" title='llvm::PressureDiff::iterator' data-type='llvm::PressureChange *' data-ref="llvm::PressureDiff::iterator">iterator</a> <dfn class="local col0 decl" id="160J" title='J' data-type='PressureDiff::iterator' data-ref="160J">J</dfn>;</td></tr>
<tr><th id="681">681</th><td>      <b>for</b> (<a class="local col0 ref" href="#160J" title='J' data-ref="160J">J</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>); <a class="local col0 ref" href="#160J" title='J' data-ref="160J">J</a> != <a class="local col6 ref" href="#156E" title='E' data-ref="156E">E</a> &amp;&amp; <a class="local col0 ref" href="#160J" title='J' data-ref="160J">J</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>(); ++<a class="local col0 ref" href="#160J" title='J' data-ref="160J">J</a>, ++<a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>)</td></tr>
<tr><th id="682">682</th><td>        *<a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSERKS0_">=</a> *<a class="local col0 ref" href="#160J" title='J' data-ref="160J">J</a>;</td></tr>
<tr><th id="683">683</th><td>      *<a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ev" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ev">(</a>);</td></tr>
<tr><th id="684">684</th><td>    }</td></tr>
<tr><th id="685">685</th><td>  }</td></tr>
<tr><th id="686">686</th><td>}</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td><i class="doc">/// Force liveness of registers.</i></td></tr>
<tr><th id="689">689</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::addLiveRegs' data-ref="_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE">addLiveRegs</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; <dfn class="local col1 decl" id="161Regs" title='Regs' data-type='ArrayRef&lt;llvm::RegisterMaskPair&gt;' data-ref="161Regs">Regs</dfn>) {</td></tr>
<tr><th id="690">690</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col2 decl" id="162P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="162P">P</dfn> : <a class="local col1 ref" href="#161Regs" title='Regs' data-ref="161Regs">Regs</a>) {</td></tr>
<tr><th id="691">691</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="163PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="163PrevMask">PrevMask</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE" title='llvm::LiveRegSet::insert' data-ref="_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE">insert</a>(<a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#39" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1ERKS0_"></a><a class="local col2 ref" href="#162P" title='P' data-ref="162P">P</a>);</td></tr>
<tr><th id="692">692</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="164NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="164NewMask">NewMask</dfn> = <a class="local col3 ref" href="#163PrevMask" title='PrevMask' data-ref="163PrevMask">PrevMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#162P" title='P' data-ref="162P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="693">693</th><td>    <a class="member" href="#_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::increaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_">increaseRegPressure</a>(<a class="local col2 ref" href="#162P" title='P' data-ref="162P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#163PrevMask" title='PrevMask' data-ref="163PrevMask">PrevMask</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#164NewMask" title='NewMask' data-ref="164NewMask">NewMask</a>);</td></tr>
<tr><th id="694">694</th><td>  }</td></tr>
<tr><th id="695">695</th><td>}</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE" title='llvm::RegPressureTracker::discoverLiveInOrOut' data-ref="_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE">discoverLiveInOrOut</dfn>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col5 decl" id="165Pair" title='Pair' data-type='llvm::RegisterMaskPair' data-ref="165Pair">Pair</dfn>,</td></tr>
<tr><th id="698">698</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; &amp;<dfn class="local col6 decl" id="166LiveInOrOut" title='LiveInOrOut' data-type='SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; &amp;' data-ref="166LiveInOrOut">LiveInOrOut</dfn>) {</td></tr>
<tr><th id="699">699</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Pair.LaneMask.any()) ? void (0) : __assert_fail (&quot;Pair.LaneMask.any()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 699, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#165Pair" title='Pair' data-ref="165Pair">Pair</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>());</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167RegUnit" title='RegUnit' data-type='unsigned int' data-ref="167RegUnit">RegUnit</dfn> = <a class="local col5 ref" href="#165Pair" title='Pair' data-ref="165Pair">Pair</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="702">702</th><td>  <em>auto</em> <dfn class="local col8 decl" id="168I" title='I' data-type='llvm::RegisterMaskPair *' data-ref="168I">I</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'><a class="local col6 ref" href="#166LiveInOrOut" title='LiveInOrOut' data-ref="166LiveInOrOut">LiveInOrOut</a></span>, [RegUnit](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col9 decl" id="169Other" title='Other' data-type='const llvm::RegisterMaskPair &amp;' data-ref="169Other">Other</dfn>) {</td></tr>
<tr><th id="703">703</th><td>    <b>return</b> <a class="local col9 ref" href="#169Other" title='Other' data-ref="169Other">Other</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a> == <a class="local col7 ref" href="#167RegUnit" title='RegUnit' data-ref="167RegUnit">RegUnit</a>;</td></tr>
<tr><th id="704">704</th><td>  });</td></tr>
<tr><th id="705">705</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col0 decl" id="170PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="170PrevMask">PrevMask</dfn>;</td></tr>
<tr><th id="706">706</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col1 decl" id="171NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="171NewMask">NewMask</dfn>;</td></tr>
<tr><th id="707">707</th><td>  <b>if</b> (<a class="local col8 ref" href="#168I" title='I' data-ref="168I">I</a> == <a class="local col6 ref" href="#166LiveInOrOut" title='LiveInOrOut' data-ref="166LiveInOrOut">LiveInOrOut</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>()) {</td></tr>
<tr><th id="708">708</th><td>    <a class="local col0 ref" href="#170PrevMask" title='PrevMask' data-ref="170PrevMask">PrevMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="709">709</th><td>    <a class="local col1 ref" href="#171NewMask" title='NewMask' data-ref="171NewMask">NewMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col5 ref" href="#165Pair" title='Pair' data-ref="165Pair">Pair</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="710">710</th><td>    <a class="local col6 ref" href="#166LiveInOrOut" title='LiveInOrOut' data-ref="166LiveInOrOut">LiveInOrOut</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#165Pair" title='Pair' data-ref="165Pair">Pair</a>);</td></tr>
<tr><th id="711">711</th><td>  } <b>else</b> {</td></tr>
<tr><th id="712">712</th><td>    <a class="local col0 ref" href="#170PrevMask" title='PrevMask' data-ref="170PrevMask">PrevMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col8 ref" href="#168I" title='I' data-ref="168I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="713">713</th><td>    <a class="local col1 ref" href="#171NewMask" title='NewMask' data-ref="171NewMask">NewMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="local col0 ref" href="#170PrevMask" title='PrevMask' data-ref="170PrevMask">PrevMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#165Pair" title='Pair' data-ref="165Pair">Pair</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="714">714</th><td>    <a class="local col8 ref" href="#168I" title='I' data-ref="168I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col1 ref" href="#171NewMask" title='NewMask' data-ref="171NewMask">NewMask</a>;</td></tr>
<tr><th id="715">715</th><td>  }</td></tr>
<tr><th id="716">716</th><td>  <a class="tu ref" href="#_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_" title='increaseSetPressure' data-use='c' data-ref="_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_">increaseSetPressure</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a></span>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="local col7 ref" href="#167RegUnit" title='RegUnit' data-ref="167RegUnit">RegUnit</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#170PrevMask" title='PrevMask' data-ref="170PrevMask">PrevMask</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#171NewMask" title='NewMask' data-ref="171NewMask">NewMask</a>);</td></tr>
<tr><th id="717">717</th><td>}</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker14discoverLiveInENS_16RegisterMaskPairE" title='llvm::RegPressureTracker::discoverLiveIn' data-ref="_ZN4llvm18RegPressureTracker14discoverLiveInENS_16RegisterMaskPairE">discoverLiveIn</dfn>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col2 decl" id="172Pair" title='Pair' data-type='llvm::RegisterMaskPair' data-ref="172Pair">Pair</dfn>) {</td></tr>
<tr><th id="720">720</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE" title='llvm::RegPressureTracker::discoverLiveInOrOut' data-ref="_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE">discoverLiveInOrOut</a>(<a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#39" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1ERKS0_"></a><a class="local col2 ref" href="#172Pair" title='Pair' data-ref="172Pair">Pair</a>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a></span>);</td></tr>
<tr><th id="721">721</th><td>}</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker15discoverLiveOutENS_16RegisterMaskPairE" title='llvm::RegPressureTracker::discoverLiveOut' data-ref="_ZN4llvm18RegPressureTracker15discoverLiveOutENS_16RegisterMaskPairE">discoverLiveOut</dfn>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col3 decl" id="173Pair" title='Pair' data-type='llvm::RegisterMaskPair' data-ref="173Pair">Pair</dfn>) {</td></tr>
<tr><th id="724">724</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE" title='llvm::RegPressureTracker::discoverLiveInOrOut' data-ref="_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE">discoverLiveInOrOut</a>(<a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#39" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1ERKS0_"></a><a class="local col3 ref" href="#173Pair" title='Pair' data-ref="173Pair">Pair</a>, <span class='refarg'><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a></span>);</td></tr>
<tr><th id="725">725</th><td>}</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::bumpDeadDefs' data-ref="_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE">bumpDeadDefs</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; <dfn class="local col4 decl" id="174DeadDefs" title='DeadDefs' data-type='ArrayRef&lt;llvm::RegisterMaskPair&gt;' data-ref="174DeadDefs">DeadDefs</dfn>) {</td></tr>
<tr><th id="728">728</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col5 decl" id="175P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="175P">P</dfn> : <a class="local col4 ref" href="#174DeadDefs" title='DeadDefs' data-ref="174DeadDefs">DeadDefs</a>) {</td></tr>
<tr><th id="729">729</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="176Reg" title='Reg' data-type='unsigned int' data-ref="176Reg">Reg</dfn> = <a class="local col5 ref" href="#175P" title='P' data-ref="175P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="730">730</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="177LiveMask" title='LiveMask' data-type='llvm::LaneBitmask' data-ref="177LiveMask">LiveMask</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm10LiveRegSet8containsEj" title='llvm::LiveRegSet::contains' data-ref="_ZNK4llvm10LiveRegSet8containsEj">contains</a>(<a class="local col6 ref" href="#176Reg" title='Reg' data-ref="176Reg">Reg</a>);</td></tr>
<tr><th id="731">731</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="178BumpedMask" title='BumpedMask' data-type='llvm::LaneBitmask' data-ref="178BumpedMask">BumpedMask</dfn> = <a class="local col7 ref" href="#177LiveMask" title='LiveMask' data-ref="177LiveMask">LiveMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#175P" title='P' data-ref="175P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="732">732</th><td>    <a class="member" href="#_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::increaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_">increaseRegPressure</a>(<a class="local col6 ref" href="#176Reg" title='Reg' data-ref="176Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#177LiveMask" title='LiveMask' data-ref="177LiveMask">LiveMask</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#178BumpedMask" title='BumpedMask' data-ref="178BumpedMask">BumpedMask</a>);</td></tr>
<tr><th id="733">733</th><td>  }</td></tr>
<tr><th id="734">734</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col9 decl" id="179P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="179P">P</dfn> : <a class="local col4 ref" href="#174DeadDefs" title='DeadDefs' data-ref="174DeadDefs">DeadDefs</a>) {</td></tr>
<tr><th id="735">735</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="180Reg" title='Reg' data-type='unsigned int' data-ref="180Reg">Reg</dfn> = <a class="local col9 ref" href="#179P" title='P' data-ref="179P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="736">736</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="181LiveMask" title='LiveMask' data-type='llvm::LaneBitmask' data-ref="181LiveMask">LiveMask</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm10LiveRegSet8containsEj" title='llvm::LiveRegSet::contains' data-ref="_ZNK4llvm10LiveRegSet8containsEj">contains</a>(<a class="local col0 ref" href="#180Reg" title='Reg' data-ref="180Reg">Reg</a>);</td></tr>
<tr><th id="737">737</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="182BumpedMask" title='BumpedMask' data-type='llvm::LaneBitmask' data-ref="182BumpedMask">BumpedMask</dfn> = <a class="local col1 ref" href="#181LiveMask" title='LiveMask' data-ref="181LiveMask">LiveMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#179P" title='P' data-ref="179P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="738">738</th><td>    <a class="member" href="#_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::decreaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_">decreaseRegPressure</a>(<a class="local col0 ref" href="#180Reg" title='Reg' data-ref="180Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#182BumpedMask" title='BumpedMask' data-ref="182BumpedMask">BumpedMask</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#181LiveMask" title='LiveMask' data-ref="181LiveMask">LiveMask</a>);</td></tr>
<tr><th id="739">739</th><td>  }</td></tr>
<tr><th id="740">740</th><td>}</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><i class="doc">/// Recede across the previous instruction. If LiveUses is provided, record any</i></td></tr>
<tr><th id="743">743</th><td><i class="doc">/// RegUnits that are made live by the current instruction's uses. This includes</i></td></tr>
<tr><th id="744">744</th><td><i class="doc">/// registers that are both defined and used by the instruction.  If a pressure</i></td></tr>
<tr><th id="745">745</th><td><i class="doc">/// difference pointer is provided record the changes is pressure caused by this</i></td></tr>
<tr><th id="746">746</th><td><i class="doc">/// instruction independent of liveness.</i></td></tr>
<tr><th id="747">747</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::recede' data-ref="_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE">recede</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> &amp;<dfn class="local col3 decl" id="183RegOpers" title='RegOpers' data-type='const llvm::RegisterOperands &amp;' data-ref="183RegOpers">RegOpers</dfn>,</td></tr>
<tr><th id="748">748</th><td>                                <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; *<dfn class="local col4 decl" id="184LiveUses" title='LiveUses' data-type='SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; *' data-ref="184LiveUses">LiveUses</dfn>) {</td></tr>
<tr><th id="749">749</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!CurrPos-&gt;isDebugInstr()) ? void (0) : __assert_fail (&quot;!CurrPos-&gt;isDebugInstr()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 749, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>());</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>  <i>// Boost pressure for all dead defs together.</i></td></tr>
<tr><th id="752">752</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::bumpDeadDefs' data-ref="_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE">bumpDeadDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#183RegOpers" title='RegOpers' data-ref="183RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::DeadDefs" title='llvm::RegisterOperands::DeadDefs' data-ref="llvm::RegisterOperands::DeadDefs">DeadDefs</a>);</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>  <i>// Kill liveness at live defs.</i></td></tr>
<tr><th id="755">755</th><td><i>  // TODO: consider earlyclobbers?</i></td></tr>
<tr><th id="756">756</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col5 decl" id="185Def" title='Def' data-type='const llvm::RegisterMaskPair &amp;' data-ref="185Def">Def</dfn> : <a class="local col3 ref" href="#183RegOpers" title='RegOpers' data-ref="183RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>) {</td></tr>
<tr><th id="757">757</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="186Reg" title='Reg' data-type='unsigned int' data-ref="186Reg">Reg</dfn> = <a class="local col5 ref" href="#185Def" title='Def' data-ref="185Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="187PreviousMask" title='PreviousMask' data-type='llvm::LaneBitmask' data-ref="187PreviousMask">PreviousMask</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm10LiveRegSet5eraseENS_16RegisterMaskPairE" title='llvm::LiveRegSet::erase' data-ref="_ZN4llvm10LiveRegSet5eraseENS_16RegisterMaskPairE">erase</a>(<a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#39" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1ERKS0_"></a><a class="local col5 ref" href="#185Def" title='Def' data-ref="185Def">Def</a>);</td></tr>
<tr><th id="760">760</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="188NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="188NewMask">NewMask</dfn> = <a class="local col7 ref" href="#187PreviousMask" title='PreviousMask' data-ref="187PreviousMask">PreviousMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col5 ref" href="#185Def" title='Def' data-ref="185Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="189LiveOut" title='LiveOut' data-type='llvm::LaneBitmask' data-ref="189LiveOut">LiveOut</dfn> = <a class="local col5 ref" href="#185Def" title='Def' data-ref="185Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col7 ref" href="#187PreviousMask" title='PreviousMask' data-ref="187PreviousMask">PreviousMask</a>;</td></tr>
<tr><th id="763">763</th><td>    <b>if</b> (<a class="local col9 ref" href="#189LiveOut" title='LiveOut' data-ref="189LiveOut">LiveOut</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="764">764</th><td>      <a class="member" href="#_ZN4llvm18RegPressureTracker15discoverLiveOutENS_16RegisterMaskPairE" title='llvm::RegPressureTracker::discoverLiveOut' data-ref="_ZN4llvm18RegPressureTracker15discoverLiveOutENS_16RegisterMaskPairE">discoverLiveOut</a>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col6 ref" href="#186Reg" title='Reg' data-ref="186Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#189LiveOut" title='LiveOut' data-ref="189LiveOut">LiveOut</a>));</td></tr>
<tr><th id="765">765</th><td>      <i>// Retroactively model effects on pressure of the live out lanes.</i></td></tr>
<tr><th id="766">766</th><td>      <a class="tu ref" href="#_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_" title='increaseSetPressure' data-use='c' data-ref="_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_">increaseSetPressure</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a></span>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="local col6 ref" href="#186Reg" title='Reg' data-ref="186Reg">Reg</a>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>(),</td></tr>
<tr><th id="767">767</th><td>                          <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#189LiveOut" title='LiveOut' data-ref="189LiveOut">LiveOut</a>);</td></tr>
<tr><th id="768">768</th><td>      <a class="local col7 ref" href="#187PreviousMask" title='PreviousMask' data-ref="187PreviousMask">PreviousMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col9 ref" href="#189LiveOut" title='LiveOut' data-ref="189LiveOut">LiveOut</a>;</td></tr>
<tr><th id="769">769</th><td>    }</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>    <b>if</b> (<a class="local col8 ref" href="#188NewMask" title='NewMask' data-ref="188NewMask">NewMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>()) {</td></tr>
<tr><th id="772">772</th><td>      <i>// Add a 0 entry to LiveUses as a marker that the complete vreg has become</i></td></tr>
<tr><th id="773">773</th><td><i>      // dead.</i></td></tr>
<tr><th id="774">774</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a> &amp;&amp; <a class="local col4 ref" href="#184LiveUses" title='LiveUses' data-ref="184LiveUses">LiveUses</a> != <b>nullptr</b>)</td></tr>
<tr><th id="775">775</th><td>        <a class="tu ref" href="#_ZL10setRegZeroRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEEj" title='setRegZero' data-use='c' data-ref="_ZL10setRegZeroRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEEj">setRegZero</a>(<span class='refarg'>*<a class="local col4 ref" href="#184LiveUses" title='LiveUses' data-ref="184LiveUses">LiveUses</a></span>, <a class="local col6 ref" href="#186Reg" title='Reg' data-ref="186Reg">Reg</a>);</td></tr>
<tr><th id="776">776</th><td>    }</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>    <a class="member" href="#_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::decreaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_">decreaseRegPressure</a>(<a class="local col6 ref" href="#186Reg" title='Reg' data-ref="186Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#187PreviousMask" title='PreviousMask' data-ref="187PreviousMask">PreviousMask</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#188NewMask" title='NewMask' data-ref="188NewMask">NewMask</a>);</td></tr>
<tr><th id="779">779</th><td>  }</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col0 decl" id="190SlotIdx" title='SlotIdx' data-type='llvm::SlotIndex' data-ref="190SlotIdx">SlotIdx</dfn>;</td></tr>
<tr><th id="782">782</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>)</td></tr>
<tr><th id="783">783</th><td>    <a class="local col0 ref" href="#190SlotIdx" title='SlotIdx' data-ref="190SlotIdx">SlotIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>  <i>// Generate liveness for uses.</i></td></tr>
<tr><th id="786">786</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col1 decl" id="191Use" title='Use' data-type='const llvm::RegisterMaskPair &amp;' data-ref="191Use">Use</dfn> : <a class="local col3 ref" href="#183RegOpers" title='RegOpers' data-ref="183RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Uses" title='llvm::RegisterOperands::Uses' data-ref="llvm::RegisterOperands::Uses">Uses</a>) {</td></tr>
<tr><th id="787">787</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="192Reg" title='Reg' data-type='unsigned int' data-ref="192Reg">Reg</dfn> = <a class="local col1 ref" href="#191Use" title='Use' data-ref="191Use">Use</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="788">788</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Use.LaneMask.any()) ? void (0) : __assert_fail (&quot;Use.LaneMask.any()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 788, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#191Use" title='Use' data-ref="191Use">Use</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>());</td></tr>
<tr><th id="789">789</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="193PreviousMask" title='PreviousMask' data-type='llvm::LaneBitmask' data-ref="193PreviousMask">PreviousMask</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE" title='llvm::LiveRegSet::insert' data-ref="_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE">insert</a>(<a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#39" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1ERKS0_"></a><a class="local col1 ref" href="#191Use" title='Use' data-ref="191Use">Use</a>);</td></tr>
<tr><th id="790">790</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="194NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="194NewMask">NewMask</dfn> = <a class="local col3 ref" href="#193PreviousMask" title='PreviousMask' data-ref="193PreviousMask">PreviousMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#191Use" title='Use' data-ref="191Use">Use</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="791">791</th><td>    <b>if</b> (<a class="local col4 ref" href="#194NewMask" title='NewMask' data-ref="194NewMask">NewMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#193PreviousMask" title='PreviousMask' data-ref="193PreviousMask">PreviousMask</a>)</td></tr>
<tr><th id="792">792</th><td>      <b>continue</b>;</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>    <i>// Did the register just become live?</i></td></tr>
<tr><th id="795">795</th><td>    <b>if</b> (<a class="local col3 ref" href="#193PreviousMask" title='PreviousMask' data-ref="193PreviousMask">PreviousMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>()) {</td></tr>
<tr><th id="796">796</th><td>      <b>if</b> (<a class="local col4 ref" href="#184LiveUses" title='LiveUses' data-ref="184LiveUses">LiveUses</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="797">797</th><td>        <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a>) {</td></tr>
<tr><th id="798">798</th><td>          <a class="tu ref" href="#_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_" title='addRegLanes' data-use='c' data-ref="_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_">addRegLanes</a>(<span class='refarg'>*<a class="local col4 ref" href="#184LiveUses" title='LiveUses' data-ref="184LiveUses">LiveUses</a></span>, <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col2 ref" href="#192Reg" title='Reg' data-ref="192Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#194NewMask" title='NewMask' data-ref="194NewMask">NewMask</a>));</td></tr>
<tr><th id="799">799</th><td>        } <b>else</b> {</td></tr>
<tr><th id="800">800</th><td>          <em>auto</em> <dfn class="local col5 decl" id="195I" title='I' data-type='llvm::RegisterMaskPair *' data-ref="195I">I</dfn> =</td></tr>
<tr><th id="801">801</th><td>              <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'>*<a class="local col4 ref" href="#184LiveUses" title='LiveUses' data-ref="184LiveUses">LiveUses</a></span>, [Reg](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col6 decl" id="196Other" title='Other' data-type='const llvm::RegisterMaskPair' data-ref="196Other">Other</dfn>) {</td></tr>
<tr><th id="802">802</th><td>                <b>return</b> <a class="local col6 ref" href="#196Other" title='Other' data-ref="196Other">Other</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a> == <a class="local col2 ref" href="#192Reg" title='Reg' data-ref="192Reg">Reg</a>;</td></tr>
<tr><th id="803">803</th><td>              });</td></tr>
<tr><th id="804">804</th><td>          <em>bool</em> <dfn class="local col7 decl" id="197IsRedef" title='IsRedef' data-type='bool' data-ref="197IsRedef">IsRedef</dfn> = <a class="local col5 ref" href="#195I" title='I' data-ref="195I">I</a> != <a class="local col4 ref" href="#184LiveUses" title='LiveUses' data-ref="184LiveUses">LiveUses</a>-&gt;<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="805">805</th><td>          <b>if</b> (<a class="local col7 ref" href="#197IsRedef" title='IsRedef' data-ref="197IsRedef">IsRedef</a>) {</td></tr>
<tr><th id="806">806</th><td>            <i>// ignore re-defs here...</i></td></tr>
<tr><th id="807">807</th><td>            <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I-&gt;LaneMask.none()) ? void (0) : __assert_fail (&quot;I-&gt;LaneMask.none()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 807, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#195I" title='I' data-ref="195I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>());</td></tr>
<tr><th id="808">808</th><td>            <a class="tu ref" href="#_ZL14removeRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_" title='removeRegLanes' data-use='c' data-ref="_ZL14removeRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_">removeRegLanes</a>(<span class='refarg'>*<a class="local col4 ref" href="#184LiveUses" title='LiveUses' data-ref="184LiveUses">LiveUses</a></span>, <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col2 ref" href="#192Reg" title='Reg' data-ref="192Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#194NewMask" title='NewMask' data-ref="194NewMask">NewMask</a>));</td></tr>
<tr><th id="809">809</th><td>          } <b>else</b> {</td></tr>
<tr><th id="810">810</th><td>            <a class="tu ref" href="#_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_" title='addRegLanes' data-use='c' data-ref="_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_">addRegLanes</a>(<span class='refarg'>*<a class="local col4 ref" href="#184LiveUses" title='LiveUses' data-ref="184LiveUses">LiveUses</a></span>, <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col2 ref" href="#192Reg" title='Reg' data-ref="192Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#194NewMask" title='NewMask' data-ref="194NewMask">NewMask</a>));</td></tr>
<tr><th id="811">811</th><td>          }</td></tr>
<tr><th id="812">812</th><td>        }</td></tr>
<tr><th id="813">813</th><td>      }</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>      <i>// Discover live outs if this may be the first occurance of this register.</i></td></tr>
<tr><th id="816">816</th><td>      <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>) {</td></tr>
<tr><th id="817">817</th><td>        <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="198LiveOut" title='LiveOut' data-type='llvm::LaneBitmask' data-ref="198LiveOut">LiveOut</dfn> = <a class="member" href="#_ZNK4llvm18RegPressureTracker16getLiveThroughAtEjNS_9SlotIndexE" title='llvm::RegPressureTracker::getLiveThroughAt' data-ref="_ZNK4llvm18RegPressureTracker16getLiveThroughAtEjNS_9SlotIndexE">getLiveThroughAt</a>(<a class="local col2 ref" href="#192Reg" title='Reg' data-ref="192Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#190SlotIdx" title='SlotIdx' data-ref="190SlotIdx">SlotIdx</a>);</td></tr>
<tr><th id="818">818</th><td>        <b>if</b> (<a class="local col8 ref" href="#198LiveOut" title='LiveOut' data-ref="198LiveOut">LiveOut</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="819">819</th><td>          <a class="member" href="#_ZN4llvm18RegPressureTracker15discoverLiveOutENS_16RegisterMaskPairE" title='llvm::RegPressureTracker::discoverLiveOut' data-ref="_ZN4llvm18RegPressureTracker15discoverLiveOutENS_16RegisterMaskPairE">discoverLiveOut</a>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col2 ref" href="#192Reg" title='Reg' data-ref="192Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#198LiveOut" title='LiveOut' data-ref="198LiveOut">LiveOut</a>));</td></tr>
<tr><th id="820">820</th><td>      }</td></tr>
<tr><th id="821">821</th><td>    }</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>    <a class="member" href="#_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::increaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_">increaseRegPressure</a>(<a class="local col2 ref" href="#192Reg" title='Reg' data-ref="192Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#193PreviousMask" title='PreviousMask' data-ref="193PreviousMask">PreviousMask</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#194NewMask" title='NewMask' data-ref="194NewMask">NewMask</a>);</td></tr>
<tr><th id="824">824</th><td>  }</td></tr>
<tr><th id="825">825</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackUntiedDefs" title='llvm::RegPressureTracker::TrackUntiedDefs' data-ref="llvm::RegPressureTracker::TrackUntiedDefs">TrackUntiedDefs</a>) {</td></tr>
<tr><th id="826">826</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col9 decl" id="199Def" title='Def' data-type='const llvm::RegisterMaskPair &amp;' data-ref="199Def">Def</dfn> : <a class="local col3 ref" href="#183RegOpers" title='RegOpers' data-ref="183RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>) {</td></tr>
<tr><th id="827">827</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="200RegUnit" title='RegUnit' data-type='unsigned int' data-ref="200RegUnit">RegUnit</dfn> = <a class="local col9 ref" href="#199Def" title='Def' data-ref="199Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="828">828</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#200RegUnit" title='RegUnit' data-ref="200RegUnit">RegUnit</a>) &amp;&amp;</td></tr>
<tr><th id="829">829</th><td>          (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm10LiveRegSet8containsEj" title='llvm::LiveRegSet::contains' data-ref="_ZNK4llvm10LiveRegSet8containsEj">contains</a>(<a class="local col0 ref" href="#200RegUnit" title='RegUnit' data-ref="200RegUnit">RegUnit</a>) <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#199Def" title='Def' data-ref="199Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="830">830</th><td>        <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::UntiedDefs" title='llvm::RegPressureTracker::UntiedDefs' data-ref="llvm::RegPressureTracker::UntiedDefs">UntiedDefs</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet6insertERKT_" title='llvm::SparseSet::insert' data-ref="_ZN4llvm9SparseSet6insertERKT_">insert</a>(<a class="local col0 ref" href="#200RegUnit" title='RegUnit' data-ref="200RegUnit">RegUnit</a>);</td></tr>
<tr><th id="831">831</th><td>    }</td></tr>
<tr><th id="832">832</th><td>  }</td></tr>
<tr><th id="833">833</th><td>}</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv" title='llvm::RegPressureTracker::recedeSkipDebugValues' data-ref="_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv">recedeSkipDebugValues</dfn>() {</td></tr>
<tr><th id="836">836</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurrPos != MBB-&gt;begin()) ? void (0) : __assert_fail (&quot;CurrPos != MBB-&gt;begin()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 836, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MBB" title='llvm::RegPressureTracker::MBB' data-ref="llvm::RegPressureTracker::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>());</td></tr>
<tr><th id="837">837</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm18RegPressureTracker14isBottomClosedEv" title='llvm::RegPressureTracker::isBottomClosed' data-ref="_ZNK4llvm18RegPressureTracker14isBottomClosedEv">isBottomClosed</a>())</td></tr>
<tr><th id="838">838</th><td>    <a class="member" href="#_ZN4llvm18RegPressureTracker11closeBottomEv" title='llvm::RegPressureTracker::closeBottom' data-ref="_ZN4llvm18RegPressureTracker11closeBottomEv">closeBottom</a>();</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>  <i>// Open the top of the region using block iterators.</i></td></tr>
<tr><th id="841">841</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a> &amp;&amp; <a class="member" href="#_ZNK4llvm18RegPressureTracker11isTopClosedEv" title='llvm::RegPressureTracker::isTopClosed' data-ref="_ZNK4llvm18RegPressureTracker11isTopClosedEv">isTopClosed</a>())</td></tr>
<tr><th id="842">842</th><td>    <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure">RegionPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="#_ZN4llvm14RegionPressure7openTopENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegionPressure::openTop' data-ref="_ZN4llvm14RegionPressure7openTopENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">openTop</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a>);</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>  <i>// Find the previous instruction.</i></td></tr>
<tr><th id="845">845</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm29skipDebugInstructionsBackwardET_S0_" title='llvm::skipDebugInstructionsBackward' data-ref="_ZN4llvm29skipDebugInstructionsBackwardET_S0_">skipDebugInstructionsBackward</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a>), <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MBB" title='llvm::RegPressureTracker::MBB' data-ref="llvm::RegPressureTracker::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>());</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col1 decl" id="201SlotIdx" title='SlotIdx' data-type='llvm::SlotIndex' data-ref="201SlotIdx">SlotIdx</dfn>;</td></tr>
<tr><th id="848">848</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a> &amp;&amp; !<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="849">849</th><td>    <a class="local col1 ref" href="#201SlotIdx" title='SlotIdx' data-ref="201SlotIdx">SlotIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>  <i>// Open the top of the region using slot indexes.</i></td></tr>
<tr><th id="852">852</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a> &amp;&amp; <a class="member" href="#_ZNK4llvm18RegPressureTracker11isTopClosedEv" title='llvm::RegPressureTracker::isTopClosed' data-ref="_ZNK4llvm18RegPressureTracker11isTopClosedEv">isTopClosed</a>())</td></tr>
<tr><th id="853">853</th><td>    <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="#_ZN4llvm16IntervalPressure7openTopENS_9SlotIndexE" title='llvm::IntervalPressure::openTop' data-ref="_ZN4llvm16IntervalPressure7openTopENS_9SlotIndexE">openTop</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#201SlotIdx" title='SlotIdx' data-ref="201SlotIdx">SlotIdx</a>);</td></tr>
<tr><th id="854">854</th><td>}</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker6recedeEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::recede' data-ref="_ZN4llvm18RegPressureTracker6recedeEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE">recede</dfn>(<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; *<dfn class="local col2 decl" id="202LiveUses" title='LiveUses' data-type='SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; *' data-ref="202LiveUses">LiveUses</dfn>) {</td></tr>
<tr><th id="857">857</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv" title='llvm::RegPressureTracker::recedeSkipDebugValues' data-ref="_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv">recedeSkipDebugValues</a>();</td></tr>
<tr><th id="858">858</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="859">859</th><td>    <i>// It's possible to only have debug_value instructions and hit the start of</i></td></tr>
<tr><th id="860">860</th><td><i>    // the block.</i></td></tr>
<tr><th id="861">861</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurrPos == MBB-&gt;begin()) ? void (0) : __assert_fail (&quot;CurrPos == MBB-&gt;begin()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 861, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MBB" title='llvm::RegPressureTracker::MBB' data-ref="llvm::RegPressureTracker::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>());</td></tr>
<tr><th id="862">862</th><td>    <b>return</b>;</td></tr>
<tr><th id="863">863</th><td>  }</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="203MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="203MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a>;</td></tr>
<tr><th id="866">866</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> <a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#165" title='llvm::RegisterOperands::RegisterOperands' data-ref="_ZN4llvm16RegisterOperandsC1Ev"></a><dfn class="local col4 decl" id="204RegOpers" title='RegOpers' data-type='llvm::RegisterOperands' data-ref="204RegOpers">RegOpers</dfn>;</td></tr>
<tr><th id="867">867</th><td>  <a class="local col4 ref" href="#204RegOpers" title='RegOpers' data-ref="204RegOpers">RegOpers</a>.<a class="ref" href="#_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" title='llvm::RegisterOperands::collect' data-ref="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb">collect</a>(<a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a>, <b>false</b>);</td></tr>
<tr><th id="868">868</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a>) {</td></tr>
<tr><th id="869">869</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="205SlotIdx" title='SlotIdx' data-type='llvm::SlotIndex' data-ref="205SlotIdx">SlotIdx</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="870">870</th><td>    <a class="local col4 ref" href="#204RegOpers" title='RegOpers' data-ref="204RegOpers">RegOpers</a>.<a class="ref" href="#_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE" title='llvm::RegisterOperands::adjustLaneLiveness' data-ref="_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE">adjustLaneLiveness</a>(*<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#205SlotIdx" title='SlotIdx' data-ref="205SlotIdx">SlotIdx</a>);</td></tr>
<tr><th id="871">871</th><td>  } <b>else</b> <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>) {</td></tr>
<tr><th id="872">872</th><td>    <a class="local col4 ref" href="#204RegOpers" title='RegOpers' data-ref="204RegOpers">RegOpers</a>.<a class="ref" href="#_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::RegisterOperands::detectDeadDefs' data-ref="_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE">detectDeadDefs</a>(<a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI">MI</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>);</td></tr>
<tr><th id="873">873</th><td>  }</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::recede' data-ref="_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE">recede</a>(<a class="local col4 ref" href="#204RegOpers" title='RegOpers' data-ref="204RegOpers">RegOpers</a>, <a class="local col2 ref" href="#202LiveUses" title='LiveUses' data-ref="202LiveUses">LiveUses</a>);</td></tr>
<tr><th id="876">876</th><td>}</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td><i class="doc">/// Advance across the current instruction.</i></td></tr>
<tr><th id="879">879</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE" title='llvm::RegPressureTracker::advance' data-ref="_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE">advance</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> &amp;<dfn class="local col6 decl" id="206RegOpers" title='RegOpers' data-type='const llvm::RegisterOperands &amp;' data-ref="206RegOpers">RegOpers</dfn>) {</td></tr>
<tr><th id="880">880</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!TrackUntiedDefs &amp;&amp; &quot;unsupported mode&quot;) ? void (0) : __assert_fail (&quot;!TrackUntiedDefs &amp;&amp; \&quot;unsupported mode\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 880, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackUntiedDefs" title='llvm::RegPressureTracker::TrackUntiedDefs' data-ref="llvm::RegPressureTracker::TrackUntiedDefs">TrackUntiedDefs</a> &amp;&amp; <q>"unsupported mode"</q>);</td></tr>
<tr><th id="881">881</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurrPos != MBB-&gt;end()) ? void (0) : __assert_fail (&quot;CurrPos != MBB-&gt;end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 881, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MBB" title='llvm::RegPressureTracker::MBB' data-ref="llvm::RegPressureTracker::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="882">882</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm18RegPressureTracker11isTopClosedEv" title='llvm::RegPressureTracker::isTopClosed' data-ref="_ZNK4llvm18RegPressureTracker11isTopClosedEv">isTopClosed</a>())</td></tr>
<tr><th id="883">883</th><td>    <a class="member" href="#_ZN4llvm18RegPressureTracker8closeTopEv" title='llvm::RegPressureTracker::closeTop' data-ref="_ZN4llvm18RegPressureTracker8closeTopEv">closeTop</a>();</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col7 decl" id="207SlotIdx" title='SlotIdx' data-type='llvm::SlotIndex' data-ref="207SlotIdx">SlotIdx</dfn>;</td></tr>
<tr><th id="886">886</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>)</td></tr>
<tr><th id="887">887</th><td>    <a class="local col7 ref" href="#207SlotIdx" title='SlotIdx' data-ref="207SlotIdx">SlotIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="member" href="#_ZNK4llvm18RegPressureTracker11getCurrSlotEv" title='llvm::RegPressureTracker::getCurrSlot' data-ref="_ZNK4llvm18RegPressureTracker11getCurrSlotEv">getCurrSlot</a>();</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>  <i>// Open the bottom of the region using slot indexes.</i></td></tr>
<tr><th id="890">890</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18RegPressureTracker14isBottomClosedEv" title='llvm::RegPressureTracker::isBottomClosed' data-ref="_ZNK4llvm18RegPressureTracker14isBottomClosedEv">isBottomClosed</a>()) {</td></tr>
<tr><th id="891">891</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>)</td></tr>
<tr><th id="892">892</th><td>      <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="#_ZN4llvm16IntervalPressure10openBottomENS_9SlotIndexE" title='llvm::IntervalPressure::openBottom' data-ref="_ZN4llvm16IntervalPressure10openBottomENS_9SlotIndexE">openBottom</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#207SlotIdx" title='SlotIdx' data-ref="207SlotIdx">SlotIdx</a>);</td></tr>
<tr><th id="893">893</th><td>    <b>else</b></td></tr>
<tr><th id="894">894</th><td>      <b>static_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure">RegionPressure</a>&amp;&gt;(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>).<a class="ref" href="#_ZN4llvm14RegionPressure10openBottomENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegionPressure::openBottom' data-ref="_ZN4llvm14RegionPressure10openBottomENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">openBottom</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a>);</td></tr>
<tr><th id="895">895</th><td>  }</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col8 decl" id="208Use" title='Use' data-type='const llvm::RegisterMaskPair &amp;' data-ref="208Use">Use</dfn> : <a class="local col6 ref" href="#206RegOpers" title='RegOpers' data-ref="206RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Uses" title='llvm::RegisterOperands::Uses' data-ref="llvm::RegisterOperands::Uses">Uses</a>) {</td></tr>
<tr><th id="898">898</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="209Reg" title='Reg' data-type='unsigned int' data-ref="209Reg">Reg</dfn> = <a class="local col8 ref" href="#208Use" title='Use' data-ref="208Use">Use</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="899">899</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="210LiveMask" title='LiveMask' data-type='llvm::LaneBitmask' data-ref="210LiveMask">LiveMask</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm10LiveRegSet8containsEj" title='llvm::LiveRegSet::contains' data-ref="_ZNK4llvm10LiveRegSet8containsEj">contains</a>(<a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a>);</td></tr>
<tr><th id="900">900</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="211LiveIn" title='LiveIn' data-type='llvm::LaneBitmask' data-ref="211LiveIn">LiveIn</dfn> = <a class="local col8 ref" href="#208Use" title='Use' data-ref="208Use">Use</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col0 ref" href="#210LiveMask" title='LiveMask' data-ref="210LiveMask">LiveMask</a>;</td></tr>
<tr><th id="901">901</th><td>    <b>if</b> (<a class="local col1 ref" href="#211LiveIn" title='LiveIn' data-ref="211LiveIn">LiveIn</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="902">902</th><td>      <a class="member" href="#_ZN4llvm18RegPressureTracker14discoverLiveInENS_16RegisterMaskPairE" title='llvm::RegPressureTracker::discoverLiveIn' data-ref="_ZN4llvm18RegPressureTracker14discoverLiveInENS_16RegisterMaskPairE">discoverLiveIn</a>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#211LiveIn" title='LiveIn' data-ref="211LiveIn">LiveIn</a>));</td></tr>
<tr><th id="903">903</th><td>      <a class="member" href="#_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::increaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_">increaseRegPressure</a>(<a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#210LiveMask" title='LiveMask' data-ref="210LiveMask">LiveMask</a>, <a class="local col0 ref" href="#210LiveMask" title='LiveMask' data-ref="210LiveMask">LiveMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#211LiveIn" title='LiveIn' data-ref="211LiveIn">LiveIn</a>);</td></tr>
<tr><th id="904">904</th><td>      <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE" title='llvm::LiveRegSet::insert' data-ref="_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE">insert</a>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#211LiveIn" title='LiveIn' data-ref="211LiveIn">LiveIn</a>));</td></tr>
<tr><th id="905">905</th><td>    }</td></tr>
<tr><th id="906">906</th><td>    <i>// Kill liveness at last uses.</i></td></tr>
<tr><th id="907">907</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>) {</td></tr>
<tr><th id="908">908</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="212LastUseMask" title='LastUseMask' data-type='llvm::LaneBitmask' data-ref="212LastUseMask">LastUseMask</dfn> = <a class="member" href="#_ZNK4llvm18RegPressureTracker16getLastUsedLanesEjNS_9SlotIndexE" title='llvm::RegPressureTracker::getLastUsedLanes' data-ref="_ZNK4llvm18RegPressureTracker16getLastUsedLanesEjNS_9SlotIndexE">getLastUsedLanes</a>(<a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#207SlotIdx" title='SlotIdx' data-ref="207SlotIdx">SlotIdx</a>);</td></tr>
<tr><th id="909">909</th><td>      <b>if</b> (<a class="local col2 ref" href="#212LastUseMask" title='LastUseMask' data-ref="212LastUseMask">LastUseMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="910">910</th><td>        <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm10LiveRegSet5eraseENS_16RegisterMaskPairE" title='llvm::LiveRegSet::erase' data-ref="_ZN4llvm10LiveRegSet5eraseENS_16RegisterMaskPairE">erase</a>(<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#212LastUseMask" title='LastUseMask' data-ref="212LastUseMask">LastUseMask</a>));</td></tr>
<tr><th id="911">911</th><td>        <a class="member" href="#_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::decreaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_">decreaseRegPressure</a>(<a class="local col9 ref" href="#209Reg" title='Reg' data-ref="209Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#210LiveMask" title='LiveMask' data-ref="210LiveMask">LiveMask</a>, <a class="local col0 ref" href="#210LiveMask" title='LiveMask' data-ref="210LiveMask">LiveMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col2 ref" href="#212LastUseMask" title='LastUseMask' data-ref="212LastUseMask">LastUseMask</a>);</td></tr>
<tr><th id="912">912</th><td>      }</td></tr>
<tr><th id="913">913</th><td>    }</td></tr>
<tr><th id="914">914</th><td>  }</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>  <i>// Generate liveness for defs.</i></td></tr>
<tr><th id="917">917</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col3 decl" id="213Def" title='Def' data-type='const llvm::RegisterMaskPair &amp;' data-ref="213Def">Def</dfn> : <a class="local col6 ref" href="#206RegOpers" title='RegOpers' data-ref="206RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>) {</td></tr>
<tr><th id="918">918</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="214PreviousMask" title='PreviousMask' data-type='llvm::LaneBitmask' data-ref="214PreviousMask">PreviousMask</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE" title='llvm::LiveRegSet::insert' data-ref="_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE">insert</a>(<a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#39" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1ERKS0_"></a><a class="local col3 ref" href="#213Def" title='Def' data-ref="213Def">Def</a>);</td></tr>
<tr><th id="919">919</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col5 decl" id="215NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="215NewMask">NewMask</dfn> = <a class="local col4 ref" href="#214PreviousMask" title='PreviousMask' data-ref="214PreviousMask">PreviousMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#213Def" title='Def' data-ref="213Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="920">920</th><td>    <a class="member" href="#_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::increaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_">increaseRegPressure</a>(<a class="local col3 ref" href="#213Def" title='Def' data-ref="213Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#214PreviousMask" title='PreviousMask' data-ref="214PreviousMask">PreviousMask</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#215NewMask" title='NewMask' data-ref="215NewMask">NewMask</a>);</td></tr>
<tr><th id="921">921</th><td>  }</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>  <i>// Boost pressure for all dead defs together.</i></td></tr>
<tr><th id="924">924</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::bumpDeadDefs' data-ref="_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE">bumpDeadDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#206RegOpers" title='RegOpers' data-ref="206RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::DeadDefs" title='llvm::RegisterOperands::DeadDefs' data-ref="llvm::RegisterOperands::DeadDefs">DeadDefs</a>);</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td>  <i>// Find the next instruction.</i></td></tr>
<tr><th id="927">927</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm28skipDebugInstructionsForwardET_S0_" title='llvm::skipDebugInstructionsForward' data-ref="_ZN4llvm28skipDebugInstructionsForwardET_S0_">skipDebugInstructionsForward</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a>), <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MBB" title='llvm::RegPressureTracker::MBB' data-ref="llvm::RegPressureTracker::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="928">928</th><td>}</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker7advanceEv" title='llvm::RegPressureTracker::advance' data-ref="_ZN4llvm18RegPressureTracker7advanceEv">advance</dfn>() {</td></tr>
<tr><th id="931">931</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="216MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="216MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a>;</td></tr>
<tr><th id="932">932</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> <a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#165" title='llvm::RegisterOperands::RegisterOperands' data-ref="_ZN4llvm16RegisterOperandsC1Ev"></a><dfn class="local col7 decl" id="217RegOpers" title='RegOpers' data-type='llvm::RegisterOperands' data-ref="217RegOpers">RegOpers</dfn>;</td></tr>
<tr><th id="933">933</th><td>  <a class="local col7 ref" href="#217RegOpers" title='RegOpers' data-ref="217RegOpers">RegOpers</a>.<a class="ref" href="#_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" title='llvm::RegisterOperands::collect' data-ref="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb">collect</a>(<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a>, <b>false</b>);</td></tr>
<tr><th id="934">934</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a>) {</td></tr>
<tr><th id="935">935</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col8 decl" id="218SlotIdx" title='SlotIdx' data-type='llvm::SlotIndex' data-ref="218SlotIdx">SlotIdx</dfn> = <a class="member" href="#_ZNK4llvm18RegPressureTracker11getCurrSlotEv" title='llvm::RegPressureTracker::getCurrSlot' data-ref="_ZNK4llvm18RegPressureTracker11getCurrSlotEv">getCurrSlot</a>();</td></tr>
<tr><th id="936">936</th><td>    <a class="local col7 ref" href="#217RegOpers" title='RegOpers' data-ref="217RegOpers">RegOpers</a>.<a class="ref" href="#_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE" title='llvm::RegisterOperands::adjustLaneLiveness' data-ref="_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE">adjustLaneLiveness</a>(*<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#218SlotIdx" title='SlotIdx' data-ref="218SlotIdx">SlotIdx</a>);</td></tr>
<tr><th id="937">937</th><td>  }</td></tr>
<tr><th id="938">938</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE" title='llvm::RegPressureTracker::advance' data-ref="_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE">advance</a>(<a class="local col7 ref" href="#217RegOpers" title='RegOpers' data-ref="217RegOpers">RegOpers</a>);</td></tr>
<tr><th id="939">939</th><td>}</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td><i class="doc" data-doc="_ZL26computeExcessPressureDeltaN4llvm8ArrayRefIjEES1_RNS_16RegPressureDeltaEPKNS_17RegisterClassInfoES1_">/// Find the max change in excess pressure across all sets.</i></td></tr>
<tr><th id="942">942</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL26computeExcessPressureDeltaN4llvm8ArrayRefIjEES1_RNS_16RegPressureDeltaEPKNS_17RegisterClassInfoES1_" title='computeExcessPressureDelta' data-type='void computeExcessPressureDelta(ArrayRef&lt;unsigned int&gt; OldPressureVec, ArrayRef&lt;unsigned int&gt; NewPressureVec, llvm::RegPressureDelta &amp; Delta, const llvm::RegisterClassInfo * RCI, ArrayRef&lt;unsigned int&gt; LiveThruPressureVec)' data-ref="_ZL26computeExcessPressureDeltaN4llvm8ArrayRefIjEES1_RNS_16RegPressureDeltaEPKNS_17RegisterClassInfoES1_">computeExcessPressureDelta</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="219OldPressureVec" title='OldPressureVec' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="219OldPressureVec">OldPressureVec</dfn>,</td></tr>
<tr><th id="943">943</th><td>                                       <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col0 decl" id="220NewPressureVec" title='NewPressureVec' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="220NewPressureVec">NewPressureVec</dfn>,</td></tr>
<tr><th id="944">944</th><td>                                       <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> &amp;<dfn class="local col1 decl" id="221Delta" title='Delta' data-type='llvm::RegPressureDelta &amp;' data-ref="221Delta">Delta</dfn>,</td></tr>
<tr><th id="945">945</th><td>                                       <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> *<dfn class="local col2 decl" id="222RCI" title='RCI' data-type='const llvm::RegisterClassInfo *' data-ref="222RCI">RCI</dfn>,</td></tr>
<tr><th id="946">946</th><td>                                       <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="223LiveThruPressureVec" title='LiveThruPressureVec' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="223LiveThruPressureVec">LiveThruPressureVec</dfn>) {</td></tr>
<tr><th id="947">947</th><td>  <a class="local col1 ref" href="#221Delta" title='Delta' data-ref="221Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ev" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ev">(</a>);</td></tr>
<tr><th id="948">948</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="224i" title='i' data-type='unsigned int' data-ref="224i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="225e" title='e' data-type='unsigned int' data-ref="225e">e</dfn> = <a class="local col9 ref" href="#219OldPressureVec" title='OldPressureVec' data-ref="219OldPressureVec">OldPressureVec</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col4 ref" href="#224i" title='i' data-ref="224i">i</a> &lt; <a class="local col5 ref" href="#225e" title='e' data-ref="225e">e</a>; ++<a class="local col4 ref" href="#224i" title='i' data-ref="224i">i</a>) {</td></tr>
<tr><th id="949">949</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="226POld" title='POld' data-type='unsigned int' data-ref="226POld">POld</dfn> = <a class="local col9 ref" href="#219OldPressureVec" title='OldPressureVec' data-ref="219OldPressureVec">OldPressureVec</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#224i" title='i' data-ref="224i">i</a>]</a>;</td></tr>
<tr><th id="950">950</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="227PNew" title='PNew' data-type='unsigned int' data-ref="227PNew">PNew</dfn> = <a class="local col0 ref" href="#220NewPressureVec" title='NewPressureVec' data-ref="220NewPressureVec">NewPressureVec</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#224i" title='i' data-ref="224i">i</a>]</a>;</td></tr>
<tr><th id="951">951</th><td>    <em>int</em> <dfn class="local col8 decl" id="228PDiff" title='PDiff' data-type='int' data-ref="228PDiff">PDiff</dfn> = (<em>int</em>)<a class="local col7 ref" href="#227PNew" title='PNew' data-ref="227PNew">PNew</a> - (<em>int</em>)<a class="local col6 ref" href="#226POld" title='POld' data-ref="226POld">POld</a>;</td></tr>
<tr><th id="952">952</th><td>    <b>if</b> (!<a class="local col8 ref" href="#228PDiff" title='PDiff' data-ref="228PDiff">PDiff</a>) <i>// No change in this set in the common case.</i></td></tr>
<tr><th id="953">953</th><td>      <b>continue</b>;</td></tr>
<tr><th id="954">954</th><td>    <i>// Only consider change beyond the limit.</i></td></tr>
<tr><th id="955">955</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="229Limit" title='Limit' data-type='unsigned int' data-ref="229Limit">Limit</dfn> = <a class="local col2 ref" href="#222RCI" title='RCI' data-ref="222RCI">RCI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo22getRegPressureSetLimitEj" title='llvm::RegisterClassInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm17RegisterClassInfo22getRegPressureSetLimitEj">getRegPressureSetLimit</a>(<a class="local col4 ref" href="#224i" title='i' data-ref="224i">i</a>);</td></tr>
<tr><th id="956">956</th><td>    <b>if</b> (!<a class="local col3 ref" href="#223LiveThruPressureVec" title='LiveThruPressureVec' data-ref="223LiveThruPressureVec">LiveThruPressureVec</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>())</td></tr>
<tr><th id="957">957</th><td>      <a class="local col9 ref" href="#229Limit" title='Limit' data-ref="229Limit">Limit</a> += <a class="local col3 ref" href="#223LiveThruPressureVec" title='LiveThruPressureVec' data-ref="223LiveThruPressureVec">LiveThruPressureVec</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#224i" title='i' data-ref="224i">i</a>]</a>;</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>    <b>if</b> (<a class="local col9 ref" href="#229Limit" title='Limit' data-ref="229Limit">Limit</a> &gt; <a class="local col6 ref" href="#226POld" title='POld' data-ref="226POld">POld</a>) {</td></tr>
<tr><th id="960">960</th><td>      <b>if</b> (<a class="local col9 ref" href="#229Limit" title='Limit' data-ref="229Limit">Limit</a> &gt; <a class="local col7 ref" href="#227PNew" title='PNew' data-ref="227PNew">PNew</a>)</td></tr>
<tr><th id="961">961</th><td>        <a class="local col8 ref" href="#228PDiff" title='PDiff' data-ref="228PDiff">PDiff</a> = <var>0</var>;            <i>// Under the limit</i></td></tr>
<tr><th id="962">962</th><td>      <b>else</b></td></tr>
<tr><th id="963">963</th><td>        <a class="local col8 ref" href="#228PDiff" title='PDiff' data-ref="228PDiff">PDiff</a> = <a class="local col7 ref" href="#227PNew" title='PNew' data-ref="227PNew">PNew</a> - <a class="local col9 ref" href="#229Limit" title='Limit' data-ref="229Limit">Limit</a>; <i>// Just exceeded limit.</i></td></tr>
<tr><th id="964">964</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#229Limit" title='Limit' data-ref="229Limit">Limit</a> &gt; <a class="local col7 ref" href="#227PNew" title='PNew' data-ref="227PNew">PNew</a>)</td></tr>
<tr><th id="965">965</th><td>      <a class="local col8 ref" href="#228PDiff" title='PDiff' data-ref="228PDiff">PDiff</a> = <a class="local col9 ref" href="#229Limit" title='Limit' data-ref="229Limit">Limit</a> - <a class="local col6 ref" href="#226POld" title='POld' data-ref="226POld">POld</a>;   <i>// Just obeyed limit.</i></td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>    <b>if</b> (<a class="local col8 ref" href="#228PDiff" title='PDiff' data-ref="228PDiff">PDiff</a>) {</td></tr>
<tr><th id="968">968</th><td>      <a class="local col1 ref" href="#221Delta" title='Delta' data-ref="221Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ej" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ej">(</a><a class="local col4 ref" href="#224i" title='i' data-ref="224i">i</a>);</td></tr>
<tr><th id="969">969</th><td>      <a class="local col1 ref" href="#221Delta" title='Delta' data-ref="221Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChange10setUnitIncEi" title='llvm::PressureChange::setUnitInc' data-ref="_ZN4llvm14PressureChange10setUnitIncEi">setUnitInc</a>(<a class="local col8 ref" href="#228PDiff" title='PDiff' data-ref="228PDiff">PDiff</a>);</td></tr>
<tr><th id="970">970</th><td>      <b>break</b>;</td></tr>
<tr><th id="971">971</th><td>    }</td></tr>
<tr><th id="972">972</th><td>  }</td></tr>
<tr><th id="973">973</th><td>}</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td><i class="doc" data-doc="_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE">/// Find the max change in max pressure that either surpasses a critical PSet</i></td></tr>
<tr><th id="976">976</th><td><i class="doc" data-doc="_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE">/// limit or exceeds the current MaxPressureLimit.</i></td></tr>
<tr><th id="977">977</th><td><i class="doc" data-doc="_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE">///</i></td></tr>
<tr><th id="978">978</th><td><i class="doc" data-doc="_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE">/// FIXME: comparing each element of the old and new MaxPressure vectors here is</i></td></tr>
<tr><th id="979">979</th><td><i class="doc" data-doc="_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE">/// silly. It's done now to demonstrate the concept but will go away with a</i></td></tr>
<tr><th id="980">980</th><td><i class="doc" data-doc="_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE">/// RegPressureTracker API change to work with pressure differences.</i></td></tr>
<tr><th id="981">981</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE" title='computeMaxPressureDelta' data-type='void computeMaxPressureDelta(ArrayRef&lt;unsigned int&gt; OldMaxPressureVec, ArrayRef&lt;unsigned int&gt; NewMaxPressureVec, ArrayRef&lt;llvm::PressureChange&gt; CriticalPSets, ArrayRef&lt;unsigned int&gt; MaxPressureLimit, llvm::RegPressureDelta &amp; Delta)' data-ref="_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE">computeMaxPressureDelta</dfn>(<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col0 decl" id="230OldMaxPressureVec" title='OldMaxPressureVec' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="230OldMaxPressureVec">OldMaxPressureVec</dfn>,</td></tr>
<tr><th id="982">982</th><td>                                    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="231NewMaxPressureVec" title='NewMaxPressureVec' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="231NewMaxPressureVec">NewMaxPressureVec</dfn>,</td></tr>
<tr><th id="983">983</th><td>                                    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a>&gt; <dfn class="local col2 decl" id="232CriticalPSets" title='CriticalPSets' data-type='ArrayRef&lt;llvm::PressureChange&gt;' data-ref="232CriticalPSets">CriticalPSets</dfn>,</td></tr>
<tr><th id="984">984</th><td>                                    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="233MaxPressureLimit" title='MaxPressureLimit' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="233MaxPressureLimit">MaxPressureLimit</dfn>,</td></tr>
<tr><th id="985">985</th><td>                                    <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> &amp;<dfn class="local col4 decl" id="234Delta" title='Delta' data-type='llvm::RegPressureDelta &amp;' data-ref="234Delta">Delta</dfn>) {</td></tr>
<tr><th id="986">986</th><td>  <a class="local col4 ref" href="#234Delta" title='Delta' data-ref="234Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ev" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ev">(</a>);</td></tr>
<tr><th id="987">987</th><td>  <a class="local col4 ref" href="#234Delta" title='Delta' data-ref="234Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ev" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ev">(</a>);</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="235CritIdx" title='CritIdx' data-type='unsigned int' data-ref="235CritIdx">CritIdx</dfn> = <var>0</var>, <dfn class="local col6 decl" id="236CritEnd" title='CritEnd' data-type='unsigned int' data-ref="236CritEnd">CritEnd</dfn> = <a class="local col2 ref" href="#232CriticalPSets" title='CriticalPSets' data-ref="232CriticalPSets">CriticalPSets</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="990">990</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="237i" title='i' data-type='unsigned int' data-ref="237i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="238e" title='e' data-type='unsigned int' data-ref="238e">e</dfn> = <a class="local col0 ref" href="#230OldMaxPressureVec" title='OldMaxPressureVec' data-ref="230OldMaxPressureVec">OldMaxPressureVec</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col7 ref" href="#237i" title='i' data-ref="237i">i</a> &lt; <a class="local col8 ref" href="#238e" title='e' data-ref="238e">e</a>; ++<a class="local col7 ref" href="#237i" title='i' data-ref="237i">i</a>) {</td></tr>
<tr><th id="991">991</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="239POld" title='POld' data-type='unsigned int' data-ref="239POld">POld</dfn> = <a class="local col0 ref" href="#230OldMaxPressureVec" title='OldMaxPressureVec' data-ref="230OldMaxPressureVec">OldMaxPressureVec</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#237i" title='i' data-ref="237i">i</a>]</a>;</td></tr>
<tr><th id="992">992</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="240PNew" title='PNew' data-type='unsigned int' data-ref="240PNew">PNew</dfn> = <a class="local col1 ref" href="#231NewMaxPressureVec" title='NewMaxPressureVec' data-ref="231NewMaxPressureVec">NewMaxPressureVec</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#237i" title='i' data-ref="237i">i</a>]</a>;</td></tr>
<tr><th id="993">993</th><td>    <b>if</b> (<a class="local col0 ref" href="#240PNew" title='PNew' data-ref="240PNew">PNew</a> == <a class="local col9 ref" href="#239POld" title='POld' data-ref="239POld">POld</a>) <i>// No change in this set in the common case.</i></td></tr>
<tr><th id="994">994</th><td>      <b>continue</b>;</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td>    <b>if</b> (!<a class="local col4 ref" href="#234Delta" title='Delta' data-ref="234Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="997">997</th><td>      <b>while</b> (<a class="local col5 ref" href="#235CritIdx" title='CritIdx' data-ref="235CritIdx">CritIdx</a> != <a class="local col6 ref" href="#236CritEnd" title='CritEnd' data-ref="236CritEnd">CritEnd</a> &amp;&amp; <a class="local col2 ref" href="#232CriticalPSets" title='CriticalPSets' data-ref="232CriticalPSets">CriticalPSets</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#235CritIdx" title='CritIdx' data-ref="235CritIdx">CritIdx</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>() &lt; <a class="local col7 ref" href="#237i" title='i' data-ref="237i">i</a>)</td></tr>
<tr><th id="998">998</th><td>        ++<a class="local col5 ref" href="#235CritIdx" title='CritIdx' data-ref="235CritIdx">CritIdx</a>;</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td>      <b>if</b> (<a class="local col5 ref" href="#235CritIdx" title='CritIdx' data-ref="235CritIdx">CritIdx</a> != <a class="local col6 ref" href="#236CritEnd" title='CritEnd' data-ref="236CritEnd">CritEnd</a> &amp;&amp; <a class="local col2 ref" href="#232CriticalPSets" title='CriticalPSets' data-ref="232CriticalPSets">CriticalPSets</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#235CritIdx" title='CritIdx' data-ref="235CritIdx">CritIdx</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>() == <a class="local col7 ref" href="#237i" title='i' data-ref="237i">i</a>) {</td></tr>
<tr><th id="1001">1001</th><td>        <em>int</em> <dfn class="local col1 decl" id="241PDiff" title='PDiff' data-type='int' data-ref="241PDiff">PDiff</dfn> = (<em>int</em>)<a class="local col0 ref" href="#240PNew" title='PNew' data-ref="240PNew">PNew</a> - (<em>int</em>)<a class="local col2 ref" href="#232CriticalPSets" title='CriticalPSets' data-ref="232CriticalPSets">CriticalPSets</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#235CritIdx" title='CritIdx' data-ref="235CritIdx">CritIdx</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>();</td></tr>
<tr><th id="1002">1002</th><td>        <b>if</b> (<a class="local col1 ref" href="#241PDiff" title='PDiff' data-ref="241PDiff">PDiff</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="1003">1003</th><td>          <a class="local col4 ref" href="#234Delta" title='Delta' data-ref="234Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ej" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ej">(</a><a class="local col7 ref" href="#237i" title='i' data-ref="237i">i</a>);</td></tr>
<tr><th id="1004">1004</th><td>          <a class="local col4 ref" href="#234Delta" title='Delta' data-ref="234Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChange10setUnitIncEi" title='llvm::PressureChange::setUnitInc' data-ref="_ZN4llvm14PressureChange10setUnitIncEi">setUnitInc</a>(<a class="local col1 ref" href="#241PDiff" title='PDiff' data-ref="241PDiff">PDiff</a>);</td></tr>
<tr><th id="1005">1005</th><td>        }</td></tr>
<tr><th id="1006">1006</th><td>      }</td></tr>
<tr><th id="1007">1007</th><td>    }</td></tr>
<tr><th id="1008">1008</th><td>    <i>// Find the first increase above MaxPressureLimit.</i></td></tr>
<tr><th id="1009">1009</th><td><i>    // (Ignores negative MDiff).</i></td></tr>
<tr><th id="1010">1010</th><td>    <b>if</b> (!<a class="local col4 ref" href="#234Delta" title='Delta' data-ref="234Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>() &amp;&amp; <a class="local col0 ref" href="#240PNew" title='PNew' data-ref="240PNew">PNew</a> &gt; <a class="local col3 ref" href="#233MaxPressureLimit" title='MaxPressureLimit' data-ref="233MaxPressureLimit">MaxPressureLimit</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#237i" title='i' data-ref="237i">i</a>]</a>) {</td></tr>
<tr><th id="1011">1011</th><td>      <a class="local col4 ref" href="#234Delta" title='Delta' data-ref="234Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ej" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ej">(</a><a class="local col7 ref" href="#237i" title='i' data-ref="237i">i</a>);</td></tr>
<tr><th id="1012">1012</th><td>      <a class="local col4 ref" href="#234Delta" title='Delta' data-ref="234Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChange10setUnitIncEi" title='llvm::PressureChange::setUnitInc' data-ref="_ZN4llvm14PressureChange10setUnitIncEi">setUnitInc</a>(<a class="local col0 ref" href="#240PNew" title='PNew' data-ref="240PNew">PNew</a> - <a class="local col9 ref" href="#239POld" title='POld' data-ref="239POld">POld</a>);</td></tr>
<tr><th id="1013">1013</th><td>      <b>if</b> (<a class="local col5 ref" href="#235CritIdx" title='CritIdx' data-ref="235CritIdx">CritIdx</a> == <a class="local col6 ref" href="#236CritEnd" title='CritEnd' data-ref="236CritEnd">CritEnd</a> || <a class="local col4 ref" href="#234Delta" title='Delta' data-ref="234Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>())</td></tr>
<tr><th id="1014">1014</th><td>        <b>break</b>;</td></tr>
<tr><th id="1015">1015</th><td>    }</td></tr>
<tr><th id="1016">1016</th><td>  }</td></tr>
<tr><th id="1017">1017</th><td>}</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td><i class="doc">/// Record the upward impact of a single instruction on current register</i></td></tr>
<tr><th id="1020">1020</th><td><i class="doc">/// pressure. Unlike the advance/recede pressure tracking interface, this does</i></td></tr>
<tr><th id="1021">1021</th><td><i class="doc">/// not discover live in/outs.</i></td></tr>
<tr><th id="1022">1022</th><td><i class="doc">///</i></td></tr>
<tr><th id="1023">1023</th><td><i class="doc">/// This is intended for speculative queries. It leaves pressure inconsistent</i></td></tr>
<tr><th id="1024">1024</th><td><i class="doc">/// with the current position, so must be restored by the caller.</i></td></tr>
<tr><th id="1025">1025</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE" title='llvm::RegPressureTracker::bumpUpwardPressure' data-ref="_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE">bumpUpwardPressure</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="242MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="242MI">MI</dfn>) {</td></tr>
<tr><th id="1026">1026</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI-&gt;isDebugInstr() &amp;&amp; &quot;Expect a nondebug instruction.&quot;) ? void (0) : __assert_fail (&quot;!MI-&gt;isDebugInstr() &amp;&amp; \&quot;Expect a nondebug instruction.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 1026, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() &amp;&amp; <q>"Expect a nondebug instruction."</q>);</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col3 decl" id="243SlotIdx" title='SlotIdx' data-type='llvm::SlotIndex' data-ref="243SlotIdx">SlotIdx</dfn>;</td></tr>
<tr><th id="1029">1029</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>)</td></tr>
<tr><th id="1030">1030</th><td>    <a class="local col3 ref" href="#243SlotIdx" title='SlotIdx' data-ref="243SlotIdx">SlotIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI">MI</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  <i>// Account for register pressure similar to RegPressureTracker::recede().</i></td></tr>
<tr><th id="1033">1033</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> <a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#165" title='llvm::RegisterOperands::RegisterOperands' data-ref="_ZN4llvm16RegisterOperandsC1Ev"></a><dfn class="local col4 decl" id="244RegOpers" title='RegOpers' data-type='llvm::RegisterOperands' data-ref="244RegOpers">RegOpers</dfn>;</td></tr>
<tr><th id="1034">1034</th><td>  <a class="local col4 ref" href="#244RegOpers" title='RegOpers' data-ref="244RegOpers">RegOpers</a>.<a class="ref" href="#_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" title='llvm::RegisterOperands::collect' data-ref="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb">collect</a>(*<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI">MI</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a>, <i>/*IgnoreDead=*/</i><b>true</b>);</td></tr>
<tr><th id="1035">1035</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegOpers.DeadDefs.size() == 0) ? void (0) : __assert_fail (&quot;RegOpers.DeadDefs.size() == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 1035, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#244RegOpers" title='RegOpers' data-ref="244RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::DeadDefs" title='llvm::RegisterOperands::DeadDefs' data-ref="llvm::RegisterOperands::DeadDefs">DeadDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>0</var>);</td></tr>
<tr><th id="1036">1036</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a>)</td></tr>
<tr><th id="1037">1037</th><td>    <a class="local col4 ref" href="#244RegOpers" title='RegOpers' data-ref="244RegOpers">RegOpers</a>.<a class="ref" href="#_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE" title='llvm::RegisterOperands::adjustLaneLiveness' data-ref="_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE">adjustLaneLiveness</a>(*<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#243SlotIdx" title='SlotIdx' data-ref="243SlotIdx">SlotIdx</a>);</td></tr>
<tr><th id="1038">1038</th><td>  <b>else</b> <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>)</td></tr>
<tr><th id="1039">1039</th><td>    <a class="local col4 ref" href="#244RegOpers" title='RegOpers' data-ref="244RegOpers">RegOpers</a>.<a class="ref" href="#_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::RegisterOperands::detectDeadDefs' data-ref="_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE">detectDeadDefs</a>(*<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI">MI</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>);</td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td>  <i>// Boost max pressure for all dead defs together.</i></td></tr>
<tr><th id="1042">1042</th><td><i>  // Since CurrSetPressure and MaxSetPressure</i></td></tr>
<tr><th id="1043">1043</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::bumpDeadDefs' data-ref="_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE">bumpDeadDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#244RegOpers" title='RegOpers' data-ref="244RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::DeadDefs" title='llvm::RegisterOperands::DeadDefs' data-ref="llvm::RegisterOperands::DeadDefs">DeadDefs</a>);</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>  <i>// Kill liveness at live defs.</i></td></tr>
<tr><th id="1046">1046</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col5 decl" id="245P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="245P">P</dfn> : <a class="local col4 ref" href="#244RegOpers" title='RegOpers' data-ref="244RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>) {</td></tr>
<tr><th id="1047">1047</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="246Reg" title='Reg' data-type='unsigned int' data-ref="246Reg">Reg</dfn> = <a class="local col5 ref" href="#245P" title='P' data-ref="245P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="1048">1048</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="247LiveLanes" title='LiveLanes' data-type='llvm::LaneBitmask' data-ref="247LiveLanes">LiveLanes</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm10LiveRegSet8containsEj" title='llvm::LiveRegSet::contains' data-ref="_ZNK4llvm10LiveRegSet8containsEj">contains</a>(<a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg">Reg</a>);</td></tr>
<tr><th id="1049">1049</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="248UseLanes" title='UseLanes' data-type='llvm::LaneBitmask' data-ref="248UseLanes">UseLanes</dfn> = <a class="tu ref" href="#_ZL11getRegLanesN4llvm8ArrayRefINS_16RegisterMaskPairEEEj" title='getRegLanes' data-use='c' data-ref="_ZL11getRegLanesN4llvm8ArrayRefINS_16RegisterMaskPairEEEj">getRegLanes</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#244RegOpers" title='RegOpers' data-ref="244RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Uses" title='llvm::RegisterOperands::Uses' data-ref="llvm::RegisterOperands::Uses">Uses</a>, <a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg">Reg</a>);</td></tr>
<tr><th id="1050">1050</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="249DefLanes" title='DefLanes' data-type='llvm::LaneBitmask' data-ref="249DefLanes">DefLanes</dfn> = <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#245P" title='P' data-ref="245P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="1051">1051</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="250LiveAfter" title='LiveAfter' data-type='llvm::LaneBitmask' data-ref="250LiveAfter">LiveAfter</dfn> = (<a class="local col7 ref" href="#247LiveLanes" title='LiveLanes' data-ref="247LiveLanes">LiveLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col9 ref" href="#249DefLanes" title='DefLanes' data-ref="249DefLanes">DefLanes</a>) <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#248UseLanes" title='UseLanes' data-ref="248UseLanes">UseLanes</a>;</td></tr>
<tr><th id="1052">1052</th><td>    <a class="member" href="#_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::decreaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_">decreaseRegPressure</a>(<a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#247LiveLanes" title='LiveLanes' data-ref="247LiveLanes">LiveLanes</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#250LiveAfter" title='LiveAfter' data-ref="250LiveAfter">LiveAfter</a>);</td></tr>
<tr><th id="1053">1053</th><td>  }</td></tr>
<tr><th id="1054">1054</th><td>  <i>// Generate liveness for uses.</i></td></tr>
<tr><th id="1055">1055</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col1 decl" id="251P" title='P' data-type='const llvm::RegisterMaskPair &amp;' data-ref="251P">P</dfn> : <a class="local col4 ref" href="#244RegOpers" title='RegOpers' data-ref="244RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Uses" title='llvm::RegisterOperands::Uses' data-ref="llvm::RegisterOperands::Uses">Uses</a>) {</td></tr>
<tr><th id="1056">1056</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="252Reg" title='Reg' data-type='unsigned int' data-ref="252Reg">Reg</dfn> = <a class="local col1 ref" href="#251P" title='P' data-ref="251P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="1057">1057</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="253LiveLanes" title='LiveLanes' data-type='llvm::LaneBitmask' data-ref="253LiveLanes">LiveLanes</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm10LiveRegSet8containsEj" title='llvm::LiveRegSet::contains' data-ref="_ZNK4llvm10LiveRegSet8containsEj">contains</a>(<a class="local col2 ref" href="#252Reg" title='Reg' data-ref="252Reg">Reg</a>);</td></tr>
<tr><th id="1058">1058</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="254LiveAfter" title='LiveAfter' data-type='llvm::LaneBitmask' data-ref="254LiveAfter">LiveAfter</dfn> = <a class="local col3 ref" href="#253LiveLanes" title='LiveLanes' data-ref="253LiveLanes">LiveLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#251P" title='P' data-ref="251P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="1059">1059</th><td>    <a class="member" href="#_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::increaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_">increaseRegPressure</a>(<a class="local col2 ref" href="#252Reg" title='Reg' data-ref="252Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#253LiveLanes" title='LiveLanes' data-ref="253LiveLanes">LiveLanes</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#254LiveAfter" title='LiveAfter' data-ref="254LiveAfter">LiveAfter</a>);</td></tr>
<tr><th id="1060">1060</th><td>  }</td></tr>
<tr><th id="1061">1061</th><td>}</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td><i class="doc">/// Consider the pressure increase caused by traversing this instruction</i></td></tr>
<tr><th id="1064">1064</th><td><i class="doc">/// bottom-up. Find the pressure set with the most change beyond its pressure</i></td></tr>
<tr><th id="1065">1065</th><td><i class="doc">/// limit based on the tracker's current pressure, and return the change in</i></td></tr>
<tr><th id="1066">1066</th><td><i class="doc">/// number of register units of that pressure set introduced by this</i></td></tr>
<tr><th id="1067">1067</th><td><i class="doc">/// instruction.</i></td></tr>
<tr><th id="1068">1068</th><td><i class="doc">///</i></td></tr>
<tr><th id="1069">1069</th><td><i class="doc">/// This assumes that the current LiveOut set is sufficient.</i></td></tr>
<tr><th id="1070">1070</th><td><i class="doc">///</i></td></tr>
<tr><th id="1071">1071</th><td><i class="doc">/// This is expensive for an on-the-fly query because it calls</i></td></tr>
<tr><th id="1072">1072</th><td><i class="doc">/// bumpUpwardPressure to recompute the pressure sets based on current</i></td></tr>
<tr><th id="1073">1073</th><td><i class="doc">/// liveness. This mainly exists to verify correctness, e.g. with</i></td></tr>
<tr><th id="1074">1074</th><td><i class="doc">/// -verify-misched. getUpwardPressureDelta is the fast version of this query</i></td></tr>
<tr><th id="1075">1075</th><td><i class="doc">/// that uses the per-SUnit cache of the PressureDiff.</i></td></tr>
<tr><th id="1076">1076</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::</td></tr>
<tr><th id="1077">1077</th><td><dfn class="decl def" id="_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE" title='llvm::RegPressureTracker::getMaxUpwardPressureDelta' data-ref="_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE">getMaxUpwardPressureDelta</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="255MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="255MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> *<dfn class="local col6 decl" id="256PDiff" title='PDiff' data-type='llvm::PressureDiff *' data-ref="256PDiff">PDiff</dfn>,</td></tr>
<tr><th id="1078">1078</th><td>                          <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> &amp;<dfn class="local col7 decl" id="257Delta" title='Delta' data-type='llvm::RegPressureDelta &amp;' data-ref="257Delta">Delta</dfn>,</td></tr>
<tr><th id="1079">1079</th><td>                          <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a>&gt; <dfn class="local col8 decl" id="258CriticalPSets" title='CriticalPSets' data-type='ArrayRef&lt;llvm::PressureChange&gt;' data-ref="258CriticalPSets">CriticalPSets</dfn>,</td></tr>
<tr><th id="1080">1080</th><td>                          <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="259MaxPressureLimit" title='MaxPressureLimit' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="259MaxPressureLimit">MaxPressureLimit</dfn>) {</td></tr>
<tr><th id="1081">1081</th><td>  <i>// Snapshot Pressure.</i></td></tr>
<tr><th id="1082">1082</th><td><i>  // FIXME: The snapshot heap space should persist. But I'm planning to</i></td></tr>
<tr><th id="1083">1083</th><td><i>  // summarize the pressure effect so we don't need to snapshot at all.</i></td></tr>
<tr><th id="1084">1084</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="local col0 decl" id="260SavedPressure" title='SavedPressure' data-type='std::vector&lt;unsigned int&gt;' data-ref="260SavedPressure">SavedPressure</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>;</td></tr>
<tr><th id="1085">1085</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="261SavedMaxPressure" title='SavedMaxPressure' data-type='std::vector&lt;unsigned int&gt;' data-ref="261SavedMaxPressure">SavedMaxPressure</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>;</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE" title='llvm::RegPressureTracker::bumpUpwardPressure' data-ref="_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE">bumpUpwardPressure</a>(<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>);</td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td>  <a class="tu ref" href="#_ZL26computeExcessPressureDeltaN4llvm8ArrayRefIjEES1_RNS_16RegPressureDeltaEPKNS_17RegisterClassInfoES1_" title='computeExcessPressureDelta' data-use='c' data-ref="_ZL26computeExcessPressureDeltaN4llvm8ArrayRefIjEES1_RNS_16RegPressureDeltaEPKNS_17RegisterClassInfoES1_">computeExcessPressureDelta</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col0 ref" href="#260SavedPressure" title='SavedPressure' data-ref="260SavedPressure">SavedPressure</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>, <span class='refarg'><a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a></span>, <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RCI" title='llvm::RegPressureTracker::RCI' data-ref="llvm::RegPressureTracker::RCI">RCI</a>,</td></tr>
<tr><th id="1090">1090</th><td>                             <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveThruPressure" title='llvm::RegPressureTracker::LiveThruPressure' data-ref="llvm::RegPressureTracker::LiveThruPressure">LiveThruPressure</a>);</td></tr>
<tr><th id="1091">1091</th><td>  <a class="tu ref" href="#_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE" title='computeMaxPressureDelta' data-use='c' data-ref="_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE">computeMaxPressureDelta</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col1 ref" href="#261SavedMaxPressure" title='SavedMaxPressure' data-ref="261SavedMaxPressure">SavedMaxPressure</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::PressureChange&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14PressureChangeEEC1ERKS2_"></a><a class="local col8 ref" href="#258CriticalPSets" title='CriticalPSets' data-ref="258CriticalPSets">CriticalPSets</a>,</td></tr>
<tr><th id="1092">1092</th><td>                          <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col9 ref" href="#259MaxPressureLimit" title='MaxPressureLimit' data-ref="259MaxPressureLimit">MaxPressureLimit</a>, <span class='refarg'><a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a></span>);</td></tr>
<tr><th id="1093">1093</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Delta.CriticalMax.getUnitInc() &gt;= 0 &amp;&amp; Delta.CurrentMax.getUnitInc() &gt;= 0 &amp;&amp; &quot;cannot decrease max pressure&quot;) ? void (0) : __assert_fail (&quot;Delta.CriticalMax.getUnitInc() &gt;= 0 &amp;&amp; Delta.CurrentMax.getUnitInc() &gt;= 0 &amp;&amp; \&quot;cannot decrease max pressure\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 1094, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() &gt;= <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1094">1094</th><td>         <a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() &gt;= <var>0</var> &amp;&amp; <q>"cannot decrease max pressure"</q>);</td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td>  <i>// Restore the tracker's state.</i></td></tr>
<tr><th id="1097">1097</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4swapERSt6vectorIT_T0_E" title='std::vector::swap' data-ref="_ZNSt6vector4swapERSt6vectorIT_T0_E">swap</a>(<span class='refarg'><a class="local col1 ref" href="#261SavedMaxPressure" title='SavedMaxPressure' data-ref="261SavedMaxPressure">SavedMaxPressure</a></span>);</td></tr>
<tr><th id="1098">1098</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4swapERSt6vectorIT_T0_E" title='std::vector::swap' data-ref="_ZNSt6vector4swapERSt6vectorIT_T0_E">swap</a>(<span class='refarg'><a class="local col0 ref" href="#260SavedPressure" title='SavedPressure' data-ref="260SavedPressure">SavedPressure</a></span>);</td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td><u>#<span data-ppcond="1100">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1101">1101</th><td>  <b>if</b> (!<a class="local col6 ref" href="#256PDiff" title='PDiff' data-ref="256PDiff">PDiff</a>)</td></tr>
<tr><th id="1102">1102</th><td>    <b>return</b>;</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <i>// Check if the alternate algorithm yields the same result.</i></td></tr>
<tr><th id="1105">1105</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> <a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegPressureDeltaC1Ev" title='llvm::RegPressureDelta::RegPressureDelta' data-ref="_ZN4llvm16RegPressureDeltaC1Ev"></a><dfn class="local col2 decl" id="262Delta2" title='Delta2' data-type='llvm::RegPressureDelta' data-ref="262Delta2">Delta2</dfn>;</td></tr>
<tr><th id="1106">1106</th><td>  <a class="member" href="#_ZNK4llvm18RegPressureTracker22getUpwardPressureDeltaEPKNS_12MachineInstrERNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE" title='llvm::RegPressureTracker::getUpwardPressureDelta' data-ref="_ZNK4llvm18RegPressureTracker22getUpwardPressureDeltaEPKNS_12MachineInstrERNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE">getUpwardPressureDelta</a>(<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <span class='refarg'>*<a class="local col6 ref" href="#256PDiff" title='PDiff' data-ref="256PDiff">PDiff</a></span>, <span class='refarg'><a class="local col2 ref" href="#262Delta2" title='Delta2' data-ref="262Delta2">Delta2</a></span>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::PressureChange&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14PressureChangeEEC1ERKS2_"></a><a class="local col8 ref" href="#258CriticalPSets" title='CriticalPSets' data-ref="258CriticalPSets">CriticalPSets</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col9 ref" href="#259MaxPressureLimit" title='MaxPressureLimit' data-ref="259MaxPressureLimit">MaxPressureLimit</a>);</td></tr>
<tr><th id="1107">1107</th><td>  <b>if</b> (<a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm16RegPressureDeltaneERKS0_" title='llvm::RegPressureDelta::operator!=' data-ref="_ZNK4llvm16RegPressureDeltaneERKS0_">!=</a> <a class="local col2 ref" href="#262Delta2" title='Delta2' data-ref="262Delta2">Delta2</a>) {</td></tr>
<tr><th id="1108">1108</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"PDiff: "</q>;</td></tr>
<tr><th id="1109">1109</th><td>    <a class="local col6 ref" href="#256PDiff" title='PDiff' data-ref="256PDiff">PDiff</a>-&gt;<a class="ref" href="#_ZNK4llvm12PressureDiff4dumpERKNS_18TargetRegisterInfoE" title='llvm::PressureDiff::dump' data-ref="_ZNK4llvm12PressureDiff4dumpERKNS_18TargetRegisterInfoE">dump</a>(*<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>);</td></tr>
<tr><th id="1110">1110</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"DELTA: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>;</td></tr>
<tr><th id="1111">1111</th><td>    <b>if</b> (<a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>())</td></tr>
<tr><th id="1112">1112</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Excess1 "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>())</td></tr>
<tr><th id="1113">1113</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1114">1114</th><td>    <b>if</b> (<a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>())</td></tr>
<tr><th id="1115">1115</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Critic1 "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>())</td></tr>
<tr><th id="1116">1116</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1117">1117</th><td>    <b>if</b> (<a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>())</td></tr>
<tr><th id="1118">1118</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"CurrMx1 "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>())</td></tr>
<tr><th id="1119">1119</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col7 ref" href="#257Delta" title='Delta' data-ref="257Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1120">1120</th><td>    <b>if</b> (<a class="local col2 ref" href="#262Delta2" title='Delta2' data-ref="262Delta2">Delta2</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>())</td></tr>
<tr><th id="1121">1121</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Excess2 "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col2 ref" href="#262Delta2" title='Delta2' data-ref="262Delta2">Delta2</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>())</td></tr>
<tr><th id="1122">1122</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#262Delta2" title='Delta2' data-ref="262Delta2">Delta2</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1123">1123</th><td>    <b>if</b> (<a class="local col2 ref" href="#262Delta2" title='Delta2' data-ref="262Delta2">Delta2</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>())</td></tr>
<tr><th id="1124">1124</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Critic2 "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col2 ref" href="#262Delta2" title='Delta2' data-ref="262Delta2">Delta2</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>())</td></tr>
<tr><th id="1125">1125</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#262Delta2" title='Delta2' data-ref="262Delta2">Delta2</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1126">1126</th><td>    <b>if</b> (<a class="local col2 ref" href="#262Delta2" title='Delta2' data-ref="262Delta2">Delta2</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>())</td></tr>
<tr><th id="1127">1127</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"CurrMx2 "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj" title='llvm::TargetRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</a>(<a class="local col2 ref" href="#262Delta2" title='Delta2' data-ref="262Delta2">Delta2</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>())</td></tr>
<tr><th id="1128">1128</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#262Delta2" title='Delta2' data-ref="262Delta2">Delta2</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1129">1129</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;RegP Delta Mismatch&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 1129)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"RegP Delta Mismatch"</q>);</td></tr>
<tr><th id="1130">1130</th><td>  }</td></tr>
<tr><th id="1131">1131</th><td><u>#<span data-ppcond="1100">endif</span></u></td></tr>
<tr><th id="1132">1132</th><td>}</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td><i class="doc">/// This is the fast version of querying register pressure that does not</i></td></tr>
<tr><th id="1135">1135</th><td><i class="doc">/// directly depend on current liveness.</i></td></tr>
<tr><th id="1136">1136</th><td><i class="doc">///</i></td></tr>
<tr><th id="1137">1137</th><td><i class="doc">/// <span class="command">@param</span> <span class="arg">Delta</span> captures information needed for heuristics.</i></td></tr>
<tr><th id="1138">1138</th><td><i class="doc">///</i></td></tr>
<tr><th id="1139">1139</th><td><i class="doc">/// <span class="command">@param</span> <span class="arg">CriticalPSets</span> Are the pressure sets that are known to exceed some</i></td></tr>
<tr><th id="1140">1140</th><td><i class="doc">/// limit within the region, not necessarily at the current position.</i></td></tr>
<tr><th id="1141">1141</th><td><i class="doc">///</i></td></tr>
<tr><th id="1142">1142</th><td><i class="doc">/// <span class="command">@param</span> <span class="arg">MaxPressureLimit</span> Is the max pressure within the region, not</i></td></tr>
<tr><th id="1143">1143</th><td><i class="doc">/// necessarily at the current position.</i></td></tr>
<tr><th id="1144">1144</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::</td></tr>
<tr><th id="1145">1145</th><td><dfn class="decl def" id="_ZNK4llvm18RegPressureTracker22getUpwardPressureDeltaEPKNS_12MachineInstrERNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE" title='llvm::RegPressureTracker::getUpwardPressureDelta' data-ref="_ZNK4llvm18RegPressureTracker22getUpwardPressureDeltaEPKNS_12MachineInstrERNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE">getUpwardPressureDelta</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="263MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="263MI">MI</dfn>, <i>/*const*/</i> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> &amp;<dfn class="local col4 decl" id="264PDiff" title='PDiff' data-type='llvm::PressureDiff &amp;' data-ref="264PDiff">PDiff</dfn>,</td></tr>
<tr><th id="1146">1146</th><td>                       <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> &amp;<dfn class="local col5 decl" id="265Delta" title='Delta' data-type='llvm::RegPressureDelta &amp;' data-ref="265Delta">Delta</dfn>,</td></tr>
<tr><th id="1147">1147</th><td>                       <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a>&gt; <dfn class="local col6 decl" id="266CriticalPSets" title='CriticalPSets' data-type='ArrayRef&lt;llvm::PressureChange&gt;' data-ref="266CriticalPSets">CriticalPSets</dfn>,</td></tr>
<tr><th id="1148">1148</th><td>                       <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="267MaxPressureLimit" title='MaxPressureLimit' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="267MaxPressureLimit">MaxPressureLimit</dfn>) <em>const</em> {</td></tr>
<tr><th id="1149">1149</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="268CritIdx" title='CritIdx' data-type='unsigned int' data-ref="268CritIdx">CritIdx</dfn> = <var>0</var>, <dfn class="local col9 decl" id="269CritEnd" title='CritEnd' data-type='unsigned int' data-ref="269CritEnd">CritEnd</dfn> = <a class="local col6 ref" href="#266CriticalPSets" title='CriticalPSets' data-ref="266CriticalPSets">CriticalPSets</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="1150">1150</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a>::<a class="typedef" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureDiff::const_iterator" title='llvm::PressureDiff::const_iterator' data-type='const llvm::PressureChange *' data-ref="llvm::PressureDiff::const_iterator">const_iterator</a></td></tr>
<tr><th id="1151">1151</th><td>         <dfn class="local col0 decl" id="270PDiffI" title='PDiffI' data-type='PressureDiff::const_iterator' data-ref="270PDiffI">PDiffI</dfn> = <a class="local col4 ref" href="#264PDiff" title='PDiff' data-ref="264PDiff">PDiff</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm12PressureDiff5beginEv" title='llvm::PressureDiff::begin' data-ref="_ZNK4llvm12PressureDiff5beginEv">begin</a>(), <dfn class="local col1 decl" id="271PDiffE" title='PDiffE' data-type='PressureDiff::const_iterator' data-ref="271PDiffE">PDiffE</dfn> = <a class="local col4 ref" href="#264PDiff" title='PDiff' data-ref="264PDiff">PDiff</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm12PressureDiff3endEv" title='llvm::PressureDiff::end' data-ref="_ZNK4llvm12PressureDiff3endEv">end</a>();</td></tr>
<tr><th id="1152">1152</th><td>       <a class="local col0 ref" href="#270PDiffI" title='PDiffI' data-ref="270PDiffI">PDiffI</a> != <a class="local col1 ref" href="#271PDiffE" title='PDiffE' data-ref="271PDiffE">PDiffE</a> &amp;&amp; <a class="local col0 ref" href="#270PDiffI" title='PDiffI' data-ref="270PDiffI">PDiffI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>(); ++<a class="local col0 ref" href="#270PDiffI" title='PDiffI' data-ref="270PDiffI">PDiffI</a>) {</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="272PSetID" title='PSetID' data-type='unsigned int' data-ref="272PSetID">PSetID</dfn> = <a class="local col0 ref" href="#270PDiffI" title='PDiffI' data-ref="270PDiffI">PDiffI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>();</td></tr>
<tr><th id="1155">1155</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="273Limit" title='Limit' data-type='unsigned int' data-ref="273Limit">Limit</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RCI" title='llvm::RegPressureTracker::RCI' data-ref="llvm::RegPressureTracker::RCI">RCI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo22getRegPressureSetLimitEj" title='llvm::RegisterClassInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm17RegisterClassInfo22getRegPressureSetLimitEj">getRegPressureSetLimit</a>(<a class="local col2 ref" href="#272PSetID" title='PSetID' data-ref="272PSetID">PSetID</a>);</td></tr>
<tr><th id="1156">1156</th><td>    <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveThruPressure" title='llvm::RegPressureTracker::LiveThruPressure' data-ref="llvm::RegPressureTracker::LiveThruPressure">LiveThruPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1157">1157</th><td>      <a class="local col3 ref" href="#273Limit" title='Limit' data-ref="273Limit">Limit</a> += <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveThruPressure" title='llvm::RegPressureTracker::LiveThruPressure' data-ref="llvm::RegPressureTracker::LiveThruPressure">LiveThruPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col2 ref" href="#272PSetID" title='PSetID' data-ref="272PSetID">PSetID</a>]</a>;</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="274POld" title='POld' data-type='unsigned int' data-ref="274POld">POld</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col2 ref" href="#272PSetID" title='PSetID' data-ref="272PSetID">PSetID</a>]</a>;</td></tr>
<tr><th id="1160">1160</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="275MOld" title='MOld' data-type='unsigned int' data-ref="275MOld">MOld</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#272PSetID" title='PSetID' data-ref="272PSetID">PSetID</a>]</a>;</td></tr>
<tr><th id="1161">1161</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="276MNew" title='MNew' data-type='unsigned int' data-ref="276MNew">MNew</dfn> = <a class="local col5 ref" href="#275MOld" title='MOld' data-ref="275MOld">MOld</a>;</td></tr>
<tr><th id="1162">1162</th><td>    <i>// Ignore DeadDefs here because they aren't captured by PressureChange.</i></td></tr>
<tr><th id="1163">1163</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="277PNew" title='PNew' data-type='unsigned int' data-ref="277PNew">PNew</dfn> = <a class="local col4 ref" href="#274POld" title='POld' data-ref="274POld">POld</a> + <a class="local col0 ref" href="#270PDiffI" title='PDiffI' data-ref="270PDiffI">PDiffI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>();</td></tr>
<tr><th id="1164">1164</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((PDiffI-&gt;getUnitInc() &gt;= 0) == (PNew &gt;= POld) &amp;&amp; &quot;PSet overflow/underflow&quot;) ? void (0) : __assert_fail (&quot;(PDiffI-&gt;getUnitInc() &gt;= 0) == (PNew &gt;= POld) &amp;&amp; \&quot;PSet overflow/underflow\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 1165, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#270PDiffI" title='PDiffI' data-ref="270PDiffI">PDiffI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() &gt;= <var>0</var>) == (<a class="local col7 ref" href="#277PNew" title='PNew' data-ref="277PNew">PNew</a> &gt;= <a class="local col4 ref" href="#274POld" title='POld' data-ref="274POld">POld</a>)</td></tr>
<tr><th id="1165">1165</th><td>           &amp;&amp; <q>"PSet overflow/underflow"</q>);</td></tr>
<tr><th id="1166">1166</th><td>    <b>if</b> (<a class="local col7 ref" href="#277PNew" title='PNew' data-ref="277PNew">PNew</a> &gt; <a class="local col5 ref" href="#275MOld" title='MOld' data-ref="275MOld">MOld</a>)</td></tr>
<tr><th id="1167">1167</th><td>      <a class="local col6 ref" href="#276MNew" title='MNew' data-ref="276MNew">MNew</a> = <a class="local col7 ref" href="#277PNew" title='PNew' data-ref="277PNew">PNew</a>;</td></tr>
<tr><th id="1168">1168</th><td>    <i>// Check if current pressure has exceeded the limit.</i></td></tr>
<tr><th id="1169">1169</th><td>    <b>if</b> (!<a class="local col5 ref" href="#265Delta" title='Delta' data-ref="265Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="1170">1170</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="278ExcessInc" title='ExcessInc' data-type='unsigned int' data-ref="278ExcessInc">ExcessInc</dfn> = <var>0</var>;</td></tr>
<tr><th id="1171">1171</th><td>      <b>if</b> (<a class="local col7 ref" href="#277PNew" title='PNew' data-ref="277PNew">PNew</a> &gt; <a class="local col3 ref" href="#273Limit" title='Limit' data-ref="273Limit">Limit</a>)</td></tr>
<tr><th id="1172">1172</th><td>        <a class="local col8 ref" href="#278ExcessInc" title='ExcessInc' data-ref="278ExcessInc">ExcessInc</a> = <a class="local col4 ref" href="#274POld" title='POld' data-ref="274POld">POld</a> &gt; <a class="local col3 ref" href="#273Limit" title='Limit' data-ref="273Limit">Limit</a> ? <a class="local col7 ref" href="#277PNew" title='PNew' data-ref="277PNew">PNew</a> - <a class="local col4 ref" href="#274POld" title='POld' data-ref="274POld">POld</a> : <a class="local col7 ref" href="#277PNew" title='PNew' data-ref="277PNew">PNew</a> - <a class="local col3 ref" href="#273Limit" title='Limit' data-ref="273Limit">Limit</a>;</td></tr>
<tr><th id="1173">1173</th><td>      <b>else</b> <b>if</b> (<a class="local col4 ref" href="#274POld" title='POld' data-ref="274POld">POld</a> &gt; <a class="local col3 ref" href="#273Limit" title='Limit' data-ref="273Limit">Limit</a>)</td></tr>
<tr><th id="1174">1174</th><td>        <a class="local col8 ref" href="#278ExcessInc" title='ExcessInc' data-ref="278ExcessInc">ExcessInc</a> = <a class="local col3 ref" href="#273Limit" title='Limit' data-ref="273Limit">Limit</a> - <a class="local col4 ref" href="#274POld" title='POld' data-ref="274POld">POld</a>;</td></tr>
<tr><th id="1175">1175</th><td>      <b>if</b> (<a class="local col8 ref" href="#278ExcessInc" title='ExcessInc' data-ref="278ExcessInc">ExcessInc</a>) {</td></tr>
<tr><th id="1176">1176</th><td>        <a class="local col5 ref" href="#265Delta" title='Delta' data-ref="265Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ej" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ej">(</a><a class="local col2 ref" href="#272PSetID" title='PSetID' data-ref="272PSetID">PSetID</a>);</td></tr>
<tr><th id="1177">1177</th><td>        <a class="local col5 ref" href="#265Delta" title='Delta' data-ref="265Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChange10setUnitIncEi" title='llvm::PressureChange::setUnitInc' data-ref="_ZN4llvm14PressureChange10setUnitIncEi">setUnitInc</a>(<a class="local col8 ref" href="#278ExcessInc" title='ExcessInc' data-ref="278ExcessInc">ExcessInc</a>);</td></tr>
<tr><th id="1178">1178</th><td>      }</td></tr>
<tr><th id="1179">1179</th><td>    }</td></tr>
<tr><th id="1180">1180</th><td>    <i>// Check if max pressure has exceeded a critical pressure set max.</i></td></tr>
<tr><th id="1181">1181</th><td>    <b>if</b> (<a class="local col6 ref" href="#276MNew" title='MNew' data-ref="276MNew">MNew</a> == <a class="local col5 ref" href="#275MOld" title='MOld' data-ref="275MOld">MOld</a>)</td></tr>
<tr><th id="1182">1182</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1183">1183</th><td>    <b>if</b> (!<a class="local col5 ref" href="#265Delta" title='Delta' data-ref="265Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="1184">1184</th><td>      <b>while</b> (<a class="local col8 ref" href="#268CritIdx" title='CritIdx' data-ref="268CritIdx">CritIdx</a> != <a class="local col9 ref" href="#269CritEnd" title='CritEnd' data-ref="269CritEnd">CritEnd</a> &amp;&amp; <a class="local col6 ref" href="#266CriticalPSets" title='CriticalPSets' data-ref="266CriticalPSets">CriticalPSets</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#268CritIdx" title='CritIdx' data-ref="268CritIdx">CritIdx</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>() &lt; <a class="local col2 ref" href="#272PSetID" title='PSetID' data-ref="272PSetID">PSetID</a>)</td></tr>
<tr><th id="1185">1185</th><td>        ++<a class="local col8 ref" href="#268CritIdx" title='CritIdx' data-ref="268CritIdx">CritIdx</a>;</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td>      <b>if</b> (<a class="local col8 ref" href="#268CritIdx" title='CritIdx' data-ref="268CritIdx">CritIdx</a> != <a class="local col9 ref" href="#269CritEnd" title='CritEnd' data-ref="269CritEnd">CritEnd</a> &amp;&amp; <a class="local col6 ref" href="#266CriticalPSets" title='CriticalPSets' data-ref="266CriticalPSets">CriticalPSets</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#268CritIdx" title='CritIdx' data-ref="268CritIdx">CritIdx</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</a>() == <a class="local col2 ref" href="#272PSetID" title='PSetID' data-ref="272PSetID">PSetID</a>) {</td></tr>
<tr><th id="1188">1188</th><td>        <em>int</em> <dfn class="local col9 decl" id="279CritInc" title='CritInc' data-type='int' data-ref="279CritInc">CritInc</dfn> = (<em>int</em>)<a class="local col6 ref" href="#276MNew" title='MNew' data-ref="276MNew">MNew</a> - (<em>int</em>)<a class="local col6 ref" href="#266CriticalPSets" title='CriticalPSets' data-ref="266CriticalPSets">CriticalPSets</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#268CritIdx" title='CritIdx' data-ref="268CritIdx">CritIdx</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>();</td></tr>
<tr><th id="1189">1189</th><td>        <b>if</b> (<a class="local col9 ref" href="#279CritInc" title='CritInc' data-ref="279CritInc">CritInc</a> &gt; <var>0</var> &amp;&amp; <a class="local col9 ref" href="#279CritInc" title='CritInc' data-ref="279CritInc">CritInc</a> &lt;= <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>&gt;::<a class="ref" href="../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIsE3maxEv" title='std::numeric_limits&lt;short&gt;::max' data-ref="_ZNSt14numeric_limitsIsE3maxEv">max</a>()) {</td></tr>
<tr><th id="1190">1190</th><td>          <a class="local col5 ref" href="#265Delta" title='Delta' data-ref="265Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ej" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ej">(</a><a class="local col2 ref" href="#272PSetID" title='PSetID' data-ref="272PSetID">PSetID</a>);</td></tr>
<tr><th id="1191">1191</th><td>          <a class="local col5 ref" href="#265Delta" title='Delta' data-ref="265Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChange10setUnitIncEi" title='llvm::PressureChange::setUnitInc' data-ref="_ZN4llvm14PressureChange10setUnitIncEi">setUnitInc</a>(<a class="local col9 ref" href="#279CritInc" title='CritInc' data-ref="279CritInc">CritInc</a>);</td></tr>
<tr><th id="1192">1192</th><td>        }</td></tr>
<tr><th id="1193">1193</th><td>      }</td></tr>
<tr><th id="1194">1194</th><td>    }</td></tr>
<tr><th id="1195">1195</th><td>    <i>// Check if max pressure has exceeded the current max.</i></td></tr>
<tr><th id="1196">1196</th><td>    <b>if</b> (!<a class="local col5 ref" href="#265Delta" title='Delta' data-ref="265Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>() &amp;&amp; <a class="local col6 ref" href="#276MNew" title='MNew' data-ref="276MNew">MNew</a> &gt; <a class="local col7 ref" href="#267MaxPressureLimit" title='MaxPressureLimit' data-ref="267MaxPressureLimit">MaxPressureLimit</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#272PSetID" title='PSetID' data-ref="272PSetID">PSetID</a>]</a>) {</td></tr>
<tr><th id="1197">1197</th><td>      <a class="local col5 ref" href="#265Delta" title='Delta' data-ref="265Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a> <a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ej" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ej">(</a><a class="local col2 ref" href="#272PSetID" title='PSetID' data-ref="272PSetID">PSetID</a>);</td></tr>
<tr><th id="1198">1198</th><td>      <a class="local col5 ref" href="#265Delta" title='Delta' data-ref="265Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChange10setUnitIncEi" title='llvm::PressureChange::setUnitInc' data-ref="_ZN4llvm14PressureChange10setUnitIncEi">setUnitInc</a>(<a class="local col6 ref" href="#276MNew" title='MNew' data-ref="276MNew">MNew</a> - <a class="local col5 ref" href="#275MOld" title='MOld' data-ref="275MOld">MOld</a>);</td></tr>
<tr><th id="1199">1199</th><td>    }</td></tr>
<tr><th id="1200">1200</th><td>  }</td></tr>
<tr><th id="1201">1201</th><td>}</td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td><i class="doc" data-doc="_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE">/// Helper to find a vreg use between two indices [PriorUseIdx, NextUseIdx).</i></td></tr>
<tr><th id="1204">1204</th><td><i class="doc" data-doc="_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE">/// The query starts with a lane bitmask which gets lanes/bits removed for every</i></td></tr>
<tr><th id="1205">1205</th><td><i class="doc" data-doc="_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE">/// use we find.</i></td></tr>
<tr><th id="1206">1206</th><td><em>static</em> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="tu decl def" id="_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE" title='findUseBetween' data-type='llvm::LaneBitmask findUseBetween(unsigned int Reg, llvm::LaneBitmask LastUseMask, llvm::SlotIndex PriorUseIdx, llvm::SlotIndex NextUseIdx, const llvm::MachineRegisterInfo &amp; MRI, const llvm::LiveIntervals * LIS)' data-ref="_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE">findUseBetween</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="280Reg" title='Reg' data-type='unsigned int' data-ref="280Reg">Reg</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="281LastUseMask" title='LastUseMask' data-type='llvm::LaneBitmask' data-ref="281LastUseMask">LastUseMask</dfn>,</td></tr>
<tr><th id="1207">1207</th><td>                                  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col2 decl" id="282PriorUseIdx" title='PriorUseIdx' data-type='llvm::SlotIndex' data-ref="282PriorUseIdx">PriorUseIdx</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="283NextUseIdx" title='NextUseIdx' data-type='llvm::SlotIndex' data-ref="283NextUseIdx">NextUseIdx</dfn>,</td></tr>
<tr><th id="1208">1208</th><td>                                  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="284MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="284MRI">MRI</dfn>,</td></tr>
<tr><th id="1209">1209</th><td>                                  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col5 decl" id="285LIS" title='LIS' data-type='const llvm::LiveIntervals *' data-ref="285LIS">LIS</dfn>) {</td></tr>
<tr><th id="1210">1210</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="286TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="286TRI">TRI</dfn> = *<a class="local col4 ref" href="#284MRI" title='MRI' data-ref="284MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="1211">1211</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="287MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="287MO">MO</dfn> : <a class="local col4 ref" href="#284MRI" title='MRI' data-ref="284MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col0 ref" href="#280Reg" title='Reg' data-ref="280Reg">Reg</a>)) {</td></tr>
<tr><th id="1212">1212</th><td>    <b>if</b> (<a class="local col7 ref" href="#287MO" title='MO' data-ref="287MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1213">1213</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1214">1214</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="288MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="288MI">MI</dfn> = <a class="local col7 ref" href="#287MO" title='MO' data-ref="287MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="1215">1215</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col9 decl" id="289InstSlot" title='InstSlot' data-type='llvm::SlotIndex' data-ref="289InstSlot">InstSlot</dfn> = <a class="local col5 ref" href="#285LIS" title='LIS' data-ref="285LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col8 ref" href="#288MI" title='MI' data-ref="288MI">MI</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="1216">1216</th><td>    <b>if</b> (<a class="local col9 ref" href="#289InstSlot" title='InstSlot' data-ref="289InstSlot">InstSlot</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgeES0_" title='llvm::SlotIndex::operator&gt;=' data-ref="_ZNK4llvm9SlotIndexgeES0_">&gt;=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#282PriorUseIdx" title='PriorUseIdx' data-ref="282PriorUseIdx">PriorUseIdx</a> &amp;&amp; <a class="local col9 ref" href="#289InstSlot" title='InstSlot' data-ref="289InstSlot">InstSlot</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#283NextUseIdx" title='NextUseIdx' data-ref="283NextUseIdx">NextUseIdx</a>) {</td></tr>
<tr><th id="1217">1217</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="290SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="290SubRegIdx">SubRegIdx</dfn> = <a class="local col7 ref" href="#287MO" title='MO' data-ref="287MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1218">1218</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="291UseMask" title='UseMask' data-type='llvm::LaneBitmask' data-ref="291UseMask">UseMask</dfn> = <a class="local col6 ref" href="#286TRI" title='TRI' data-ref="286TRI">TRI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col0 ref" href="#290SubRegIdx" title='SubRegIdx' data-ref="290SubRegIdx">SubRegIdx</a>);</td></tr>
<tr><th id="1219">1219</th><td>      <a class="local col1 ref" href="#281LastUseMask" title='LastUseMask' data-ref="281LastUseMask">LastUseMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col1 ref" href="#291UseMask" title='UseMask' data-ref="291UseMask">UseMask</a>;</td></tr>
<tr><th id="1220">1220</th><td>      <b>if</b> (<a class="local col1 ref" href="#281LastUseMask" title='LastUseMask' data-ref="281LastUseMask">LastUseMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="1221">1221</th><td>        <b>return</b> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="1222">1222</th><td>    }</td></tr>
<tr><th id="1223">1223</th><td>  }</td></tr>
<tr><th id="1224">1224</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1EOS0_"></a><a class="local col1 ref" href="#281LastUseMask" title='LastUseMask' data-ref="281LastUseMask">LastUseMask</a>;</td></tr>
<tr><th id="1225">1225</th><td>}</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td><a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZNK4llvm18RegPressureTracker14getLiveLanesAtEjNS_9SlotIndexE" title='llvm::RegPressureTracker::getLiveLanesAt' data-ref="_ZNK4llvm18RegPressureTracker14getLiveLanesAtEjNS_9SlotIndexE">getLiveLanesAt</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="292RegUnit" title='RegUnit' data-type='unsigned int' data-ref="292RegUnit">RegUnit</dfn>,</td></tr>
<tr><th id="1228">1228</th><td>                                               <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="293Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="293Pos">Pos</dfn>) <em>const</em> {</td></tr>
<tr><th id="1229">1229</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RequireIntervals) ? void (0) : __assert_fail (&quot;RequireIntervals&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 1229, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>);</td></tr>
<tr><th id="1230">1230</th><td>  <b>return</b> <a class="tu ref" href="#_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E" title='getLanesWithProperty' data-use='c' data-ref="_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E">getLanesWithProperty</a>(*<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a>, <a class="local col2 ref" href="#292RegUnit" title='RegUnit' data-ref="292RegUnit">RegUnit</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#293Pos" title='Pos' data-ref="293Pos">Pos</a>,</td></tr>
<tr><th id="1231">1231</th><td>                              <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>(),</td></tr>
<tr><th id="1232">1232</th><td>      [](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col4 decl" id="294LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="294LR">LR</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="295Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="295Pos">Pos</dfn>) {</td></tr>
<tr><th id="1233">1233</th><td>        <b>return</b> <a class="local col4 ref" href="#294LR" title='LR' data-ref="294LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#295Pos" title='Pos' data-ref="295Pos">Pos</a>);</td></tr>
<tr><th id="1234">1234</th><td>      });</td></tr>
<tr><th id="1235">1235</th><td>}</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td><a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZNK4llvm18RegPressureTracker16getLastUsedLanesEjNS_9SlotIndexE" title='llvm::RegPressureTracker::getLastUsedLanes' data-ref="_ZNK4llvm18RegPressureTracker16getLastUsedLanesEjNS_9SlotIndexE">getLastUsedLanes</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="296RegUnit" title='RegUnit' data-type='unsigned int' data-ref="296RegUnit">RegUnit</dfn>,</td></tr>
<tr><th id="1238">1238</th><td>                                                 <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col7 decl" id="297Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="297Pos">Pos</dfn>) <em>const</em> {</td></tr>
<tr><th id="1239">1239</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RequireIntervals) ? void (0) : __assert_fail (&quot;RequireIntervals&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 1239, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>);</td></tr>
<tr><th id="1240">1240</th><td>  <b>return</b> <a class="tu ref" href="#_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E" title='getLanesWithProperty' data-use='c' data-ref="_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E">getLanesWithProperty</a>(*<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a>, <a class="local col6 ref" href="#296RegUnit" title='RegUnit' data-ref="296RegUnit">RegUnit</a>,</td></tr>
<tr><th id="1241">1241</th><td>                              <a class="local col7 ref" href="#297Pos" title='Pos' data-ref="297Pos">Pos</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>(), <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>(),</td></tr>
<tr><th id="1242">1242</th><td>      [](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col8 decl" id="298LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="298LR">LR</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col9 decl" id="299Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="299Pos">Pos</dfn>) {</td></tr>
<tr><th id="1243">1243</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> *<dfn class="local col0 decl" id="300S" title='S' data-type='const LiveRange::Segment *' data-ref="300S">S</dfn> = <a class="local col8 ref" href="#298LR" title='LR' data-ref="298LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange20getSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::getSegmentContaining' data-ref="_ZNK4llvm9LiveRange20getSegmentContainingENS_9SlotIndexE">getSegmentContaining</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#299Pos" title='Pos' data-ref="299Pos">Pos</a>);</td></tr>
<tr><th id="1244">1244</th><td>        <b>return</b> <a class="local col0 ref" href="#300S" title='S' data-ref="300S">S</a> != <b>nullptr</b> &amp;&amp; <a class="local col0 ref" href="#300S" title='S' data-ref="300S">S</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="local col9 ref" href="#299Pos" title='Pos' data-ref="299Pos">Pos</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="1245">1245</th><td>      });</td></tr>
<tr><th id="1246">1246</th><td>}</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td><a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZNK4llvm18RegPressureTracker16getLiveThroughAtEjNS_9SlotIndexE" title='llvm::RegPressureTracker::getLiveThroughAt' data-ref="_ZNK4llvm18RegPressureTracker16getLiveThroughAtEjNS_9SlotIndexE">getLiveThroughAt</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="301RegUnit" title='RegUnit' data-type='unsigned int' data-ref="301RegUnit">RegUnit</dfn>,</td></tr>
<tr><th id="1249">1249</th><td>                                                 <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col2 decl" id="302Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="302Pos">Pos</dfn>) <em>const</em> {</td></tr>
<tr><th id="1250">1250</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RequireIntervals) ? void (0) : __assert_fail (&quot;RequireIntervals&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 1250, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>);</td></tr>
<tr><th id="1251">1251</th><td>  <b>return</b> <a class="tu ref" href="#_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E" title='getLanesWithProperty' data-use='c' data-ref="_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbjNS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES6_E">getLanesWithProperty</a>(*<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a>, <a class="local col1 ref" href="#301RegUnit" title='RegUnit' data-ref="301RegUnit">RegUnit</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#302Pos" title='Pos' data-ref="302Pos">Pos</a>,</td></tr>
<tr><th id="1252">1252</th><td>                              <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>(),</td></tr>
<tr><th id="1253">1253</th><td>      [](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col3 decl" id="303LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="303LR">LR</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col4 decl" id="304Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="304Pos">Pos</dfn>) {</td></tr>
<tr><th id="1254">1254</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> *<dfn class="local col5 decl" id="305S" title='S' data-type='const LiveRange::Segment *' data-ref="305S">S</dfn> = <a class="local col3 ref" href="#303LR" title='LR' data-ref="303LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange20getSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::getSegmentContaining' data-ref="_ZNK4llvm9LiveRange20getSegmentContainingENS_9SlotIndexE">getSegmentContaining</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#304Pos" title='Pos' data-ref="304Pos">Pos</a>);</td></tr>
<tr><th id="1255">1255</th><td>        <b>return</b> <a class="local col5 ref" href="#305S" title='S' data-ref="305S">S</a> != <b>nullptr</b> &amp;&amp; <a class="local col5 ref" href="#305S" title='S' data-ref="305S">S</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="local col4 ref" href="#304Pos" title='Pos' data-ref="304Pos">Pos</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<b>true</b>) &amp;&amp;</td></tr>
<tr><th id="1256">1256</th><td>               <a class="local col5 ref" href="#305S" title='S' data-ref="305S">S</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexneES0_" title='llvm::SlotIndex::operator!=' data-ref="_ZNK4llvm9SlotIndexneES0_">!=</a> <a class="local col4 ref" href="#304Pos" title='Pos' data-ref="304Pos">Pos</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getDeadSlotEv" title='llvm::SlotIndex::getDeadSlot' data-ref="_ZNK4llvm9SlotIndex11getDeadSlotEv">getDeadSlot</a>();</td></tr>
<tr><th id="1257">1257</th><td>      });</td></tr>
<tr><th id="1258">1258</th><td>}</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td><i class="doc">/// Record the downward impact of a single instruction on current register</i></td></tr>
<tr><th id="1261">1261</th><td><i class="doc">/// pressure. Unlike the advance/recede pressure tracking interface, this does</i></td></tr>
<tr><th id="1262">1262</th><td><i class="doc">/// not discover live in/outs.</i></td></tr>
<tr><th id="1263">1263</th><td><i class="doc">///</i></td></tr>
<tr><th id="1264">1264</th><td><i class="doc">/// This is intended for speculative queries. It leaves pressure inconsistent</i></td></tr>
<tr><th id="1265">1265</th><td><i class="doc">/// with the current position, so must be restored by the caller.</i></td></tr>
<tr><th id="1266">1266</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::<dfn class="decl def" id="_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE" title='llvm::RegPressureTracker::bumpDownwardPressure' data-ref="_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE">bumpDownwardPressure</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="306MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="306MI">MI</dfn>) {</td></tr>
<tr><th id="1267">1267</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI-&gt;isDebugInstr() &amp;&amp; &quot;Expect a nondebug instruction.&quot;) ? void (0) : __assert_fail (&quot;!MI-&gt;isDebugInstr() &amp;&amp; \&quot;Expect a nondebug instruction.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 1267, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#306MI" title='MI' data-ref="306MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() &amp;&amp; <q>"Expect a nondebug instruction."</q>);</td></tr>
<tr><th id="1268">1268</th><td></td></tr>
<tr><th id="1269">1269</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col7 decl" id="307SlotIdx" title='SlotIdx' data-type='llvm::SlotIndex' data-ref="307SlotIdx">SlotIdx</dfn>;</td></tr>
<tr><th id="1270">1270</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>)</td></tr>
<tr><th id="1271">1271</th><td>    <a class="local col7 ref" href="#307SlotIdx" title='SlotIdx' data-ref="307SlotIdx">SlotIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col6 ref" href="#306MI" title='MI' data-ref="306MI">MI</a>).<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>  <i>// Account for register pressure similar to RegPressureTracker::recede().</i></td></tr>
<tr><th id="1274">1274</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> <a class="ref fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#165" title='llvm::RegisterOperands::RegisterOperands' data-ref="_ZN4llvm16RegisterOperandsC1Ev"></a><dfn class="local col8 decl" id="308RegOpers" title='RegOpers' data-type='llvm::RegisterOperands' data-ref="308RegOpers">RegOpers</dfn>;</td></tr>
<tr><th id="1275">1275</th><td>  <a class="local col8 ref" href="#308RegOpers" title='RegOpers' data-ref="308RegOpers">RegOpers</a>.<a class="ref" href="#_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" title='llvm::RegisterOperands::collect' data-ref="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb">collect</a>(*<a class="local col6 ref" href="#306MI" title='MI' data-ref="306MI">MI</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a>, <b>false</b>);</td></tr>
<tr><th id="1276">1276</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</a>)</td></tr>
<tr><th id="1277">1277</th><td>    <a class="local col8 ref" href="#308RegOpers" title='RegOpers' data-ref="308RegOpers">RegOpers</a>.<a class="ref" href="#_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE" title='llvm::RegisterOperands::adjustLaneLiveness' data-ref="_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE">adjustLaneLiveness</a>(*<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#307SlotIdx" title='SlotIdx' data-ref="307SlotIdx">SlotIdx</a>);</td></tr>
<tr><th id="1278">1278</th><td></td></tr>
<tr><th id="1279">1279</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>) {</td></tr>
<tr><th id="1280">1280</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col9 decl" id="309Use" title='Use' data-type='const llvm::RegisterMaskPair &amp;' data-ref="309Use">Use</dfn> : <a class="local col8 ref" href="#308RegOpers" title='RegOpers' data-ref="308RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Uses" title='llvm::RegisterOperands::Uses' data-ref="llvm::RegisterOperands::Uses">Uses</a>) {</td></tr>
<tr><th id="1281">1281</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="310Reg" title='Reg' data-type='unsigned int' data-ref="310Reg">Reg</dfn> = <a class="local col9 ref" href="#309Use" title='Use' data-ref="309Use">Use</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="1282">1282</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="311LastUseMask" title='LastUseMask' data-type='llvm::LaneBitmask' data-ref="311LastUseMask">LastUseMask</dfn> = <a class="member" href="#_ZNK4llvm18RegPressureTracker16getLastUsedLanesEjNS_9SlotIndexE" title='llvm::RegPressureTracker::getLastUsedLanes' data-ref="_ZNK4llvm18RegPressureTracker16getLastUsedLanesEjNS_9SlotIndexE">getLastUsedLanes</a>(<a class="local col0 ref" href="#310Reg" title='Reg' data-ref="310Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#307SlotIdx" title='SlotIdx' data-ref="307SlotIdx">SlotIdx</a>);</td></tr>
<tr><th id="1283">1283</th><td>      <b>if</b> (<a class="local col1 ref" href="#311LastUseMask" title='LastUseMask' data-ref="311LastUseMask">LastUseMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="1284">1284</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1285">1285</th><td>      <i>// The LastUseMask is queried from the liveness information of instruction</i></td></tr>
<tr><th id="1286">1286</th><td><i>      // which may be further down the schedule. Some lanes may actually not be</i></td></tr>
<tr><th id="1287">1287</th><td><i>      // last uses for the current position.</i></td></tr>
<tr><th id="1288">1288</th><td><i>      // FIXME: allow the caller to pass in the list of vreg uses that remain</i></td></tr>
<tr><th id="1289">1289</th><td><i>      // to be bottom-scheduled to avoid searching uses at each query.</i></td></tr>
<tr><th id="1290">1290</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col2 decl" id="312CurrIdx" title='CurrIdx' data-type='llvm::SlotIndex' data-ref="312CurrIdx">CurrIdx</dfn> = <a class="member" href="#_ZNK4llvm18RegPressureTracker11getCurrSlotEv" title='llvm::RegPressureTracker::getCurrSlot' data-ref="_ZNK4llvm18RegPressureTracker11getCurrSlotEv">getCurrSlot</a>();</td></tr>
<tr><th id="1291">1291</th><td>      <a class="local col1 ref" href="#311LastUseMask" title='LastUseMask' data-ref="311LastUseMask">LastUseMask</a></td></tr>
<tr><th id="1292">1292</th><td>        <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="tu ref" href="#_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE" title='findUseBetween' data-use='c' data-ref="_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE">findUseBetween</a>(<a class="local col0 ref" href="#310Reg" title='Reg' data-ref="310Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#311LastUseMask" title='LastUseMask' data-ref="311LastUseMask">LastUseMask</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#312CurrIdx" title='CurrIdx' data-ref="312CurrIdx">CurrIdx</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#307SlotIdx" title='SlotIdx' data-ref="307SlotIdx">SlotIdx</a>, *<a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</a>);</td></tr>
<tr><th id="1293">1293</th><td>      <b>if</b> (<a class="local col1 ref" href="#311LastUseMask" title='LastUseMask' data-ref="311LastUseMask">LastUseMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="1294">1294</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="313LiveMask" title='LiveMask' data-type='llvm::LaneBitmask' data-ref="313LiveMask">LiveMask</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm10LiveRegSet8containsEj" title='llvm::LiveRegSet::contains' data-ref="_ZNK4llvm10LiveRegSet8containsEj">contains</a>(<a class="local col0 ref" href="#310Reg" title='Reg' data-ref="310Reg">Reg</a>);</td></tr>
<tr><th id="1297">1297</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="314NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="314NewMask">NewMask</dfn> = <a class="local col3 ref" href="#313LiveMask" title='LiveMask' data-ref="313LiveMask">LiveMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col1 ref" href="#311LastUseMask" title='LastUseMask' data-ref="311LastUseMask">LastUseMask</a>;</td></tr>
<tr><th id="1298">1298</th><td>      <a class="member" href="#_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::decreaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_">decreaseRegPressure</a>(<a class="local col0 ref" href="#310Reg" title='Reg' data-ref="310Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#313LiveMask" title='LiveMask' data-ref="313LiveMask">LiveMask</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#314NewMask" title='NewMask' data-ref="314NewMask">NewMask</a>);</td></tr>
<tr><th id="1299">1299</th><td>    }</td></tr>
<tr><th id="1300">1300</th><td>  }</td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td>  <i>// Generate liveness for defs.</i></td></tr>
<tr><th id="1303">1303</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> &amp;<dfn class="local col5 decl" id="315Def" title='Def' data-type='const llvm::RegisterMaskPair &amp;' data-ref="315Def">Def</dfn> : <a class="local col8 ref" href="#308RegOpers" title='RegOpers' data-ref="308RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</a>) {</td></tr>
<tr><th id="1304">1304</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="316Reg" title='Reg' data-type='unsigned int' data-ref="316Reg">Reg</dfn> = <a class="local col5 ref" href="#315Def" title='Def' data-ref="315Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>;</td></tr>
<tr><th id="1305">1305</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="317LiveMask" title='LiveMask' data-type='llvm::LaneBitmask' data-ref="317LiveMask">LiveMask</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm10LiveRegSet8containsEj" title='llvm::LiveRegSet::contains' data-ref="_ZNK4llvm10LiveRegSet8containsEj">contains</a>(<a class="local col6 ref" href="#316Reg" title='Reg' data-ref="316Reg">Reg</a>);</td></tr>
<tr><th id="1306">1306</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="318NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="318NewMask">NewMask</dfn> = <a class="local col7 ref" href="#317LiveMask" title='LiveMask' data-ref="317LiveMask">LiveMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#315Def" title='Def' data-ref="315Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="1307">1307</th><td>    <a class="member" href="#_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::increaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_">increaseRegPressure</a>(<a class="local col6 ref" href="#316Reg" title='Reg' data-ref="316Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#317LiveMask" title='LiveMask' data-ref="317LiveMask">LiveMask</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#318NewMask" title='NewMask' data-ref="318NewMask">NewMask</a>);</td></tr>
<tr><th id="1308">1308</th><td>  }</td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td>  <i>// Boost pressure for all dead defs together.</i></td></tr>
<tr><th id="1311">1311</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::bumpDeadDefs' data-ref="_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE">bumpDeadDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col8 ref" href="#308RegOpers" title='RegOpers' data-ref="308RegOpers">RegOpers</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands::DeadDefs" title='llvm::RegisterOperands::DeadDefs' data-ref="llvm::RegisterOperands::DeadDefs">DeadDefs</a>);</td></tr>
<tr><th id="1312">1312</th><td>}</td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td><i class="doc">/// Consider the pressure increase caused by traversing this instruction</i></td></tr>
<tr><th id="1315">1315</th><td><i class="doc">/// top-down. Find the register class with the most change in its pressure limit</i></td></tr>
<tr><th id="1316">1316</th><td><i class="doc">/// based on the tracker's current pressure, and return the number of excess</i></td></tr>
<tr><th id="1317">1317</th><td><i class="doc">/// register units of that pressure set introduced by this instruction.</i></td></tr>
<tr><th id="1318">1318</th><td><i class="doc">///</i></td></tr>
<tr><th id="1319">1319</th><td><i class="doc">/// This assumes that the current LiveIn set is sufficient.</i></td></tr>
<tr><th id="1320">1320</th><td><i class="doc">///</i></td></tr>
<tr><th id="1321">1321</th><td><i class="doc">/// This is expensive for an on-the-fly query because it calls</i></td></tr>
<tr><th id="1322">1322</th><td><i class="doc">/// bumpDownwardPressure to recompute the pressure sets based on current</i></td></tr>
<tr><th id="1323">1323</th><td><i class="doc">/// liveness. We don't yet have a fast version of downward pressure tracking</i></td></tr>
<tr><th id="1324">1324</th><td><i class="doc">/// analogous to getUpwardPressureDelta.</i></td></tr>
<tr><th id="1325">1325</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::</td></tr>
<tr><th id="1326">1326</th><td><dfn class="decl def" id="_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE" title='llvm::RegPressureTracker::getMaxDownwardPressureDelta' data-ref="_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE">getMaxDownwardPressureDelta</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="319MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="319MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> &amp;<dfn class="local col0 decl" id="320Delta" title='Delta' data-type='llvm::RegPressureDelta &amp;' data-ref="320Delta">Delta</dfn>,</td></tr>
<tr><th id="1327">1327</th><td>                            <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a>&gt; <dfn class="local col1 decl" id="321CriticalPSets" title='CriticalPSets' data-type='ArrayRef&lt;llvm::PressureChange&gt;' data-ref="321CriticalPSets">CriticalPSets</dfn>,</td></tr>
<tr><th id="1328">1328</th><td>                            <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="322MaxPressureLimit" title='MaxPressureLimit' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="322MaxPressureLimit">MaxPressureLimit</dfn>) {</td></tr>
<tr><th id="1329">1329</th><td>  <i>// Snapshot Pressure.</i></td></tr>
<tr><th id="1330">1330</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="323SavedPressure" title='SavedPressure' data-type='std::vector&lt;unsigned int&gt;' data-ref="323SavedPressure">SavedPressure</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>;</td></tr>
<tr><th id="1331">1331</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="324SavedMaxPressure" title='SavedMaxPressure' data-type='std::vector&lt;unsigned int&gt;' data-ref="324SavedMaxPressure">SavedMaxPressure</dfn> = <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>;</td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE" title='llvm::RegPressureTracker::bumpDownwardPressure' data-ref="_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE">bumpDownwardPressure</a>(<a class="local col9 ref" href="#319MI" title='MI' data-ref="319MI">MI</a>);</td></tr>
<tr><th id="1334">1334</th><td></td></tr>
<tr><th id="1335">1335</th><td>  <a class="tu ref" href="#_ZL26computeExcessPressureDeltaN4llvm8ArrayRefIjEES1_RNS_16RegPressureDeltaEPKNS_17RegisterClassInfoES1_" title='computeExcessPressureDelta' data-use='c' data-ref="_ZL26computeExcessPressureDeltaN4llvm8ArrayRefIjEES1_RNS_16RegPressureDeltaEPKNS_17RegisterClassInfoES1_">computeExcessPressureDelta</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col3 ref" href="#323SavedPressure" title='SavedPressure' data-ref="323SavedPressure">SavedPressure</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>, <span class='refarg'><a class="local col0 ref" href="#320Delta" title='Delta' data-ref="320Delta">Delta</a></span>, <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::RCI" title='llvm::RegPressureTracker::RCI' data-ref="llvm::RegPressureTracker::RCI">RCI</a>,</td></tr>
<tr><th id="1336">1336</th><td>                             <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::LiveThruPressure" title='llvm::RegPressureTracker::LiveThruPressure' data-ref="llvm::RegPressureTracker::LiveThruPressure">LiveThruPressure</a>);</td></tr>
<tr><th id="1337">1337</th><td>  <a class="tu ref" href="#_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE" title='computeMaxPressureDelta' data-use='c' data-ref="_ZL23computeMaxPressureDeltaN4llvm8ArrayRefIjEES1_NS0_INS_14PressureChangeEEES1_RNS_16RegPressureDeltaE">computeMaxPressureDelta</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col4 ref" href="#324SavedMaxPressure" title='SavedMaxPressure' data-ref="324SavedMaxPressure">SavedMaxPressure</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::PressureChange&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14PressureChangeEEC1ERKS2_"></a><a class="local col1 ref" href="#321CriticalPSets" title='CriticalPSets' data-ref="321CriticalPSets">CriticalPSets</a>,</td></tr>
<tr><th id="1338">1338</th><td>                          <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col2 ref" href="#322MaxPressureLimit" title='MaxPressureLimit' data-ref="322MaxPressureLimit">MaxPressureLimit</a>, <span class='refarg'><a class="local col0 ref" href="#320Delta" title='Delta' data-ref="320Delta">Delta</a></span>);</td></tr>
<tr><th id="1339">1339</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Delta.CriticalMax.getUnitInc() &gt;= 0 &amp;&amp; Delta.CurrentMax.getUnitInc() &gt;= 0 &amp;&amp; &quot;cannot decrease max pressure&quot;) ? void (0) : __assert_fail (&quot;Delta.CriticalMax.getUnitInc() &gt;= 0 &amp;&amp; Delta.CurrentMax.getUnitInc() &gt;= 0 &amp;&amp; \&quot;cannot decrease max pressure\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterPressure.cpp&quot;, 1340, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#320Delta" title='Delta' data-ref="320Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() &gt;= <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1340">1340</th><td>         <a class="local col0 ref" href="#320Delta" title='Delta' data-ref="320Delta">Delta</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() &gt;= <var>0</var> &amp;&amp; <q>"cannot decrease max pressure"</q>);</td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td>  <i>// Restore the tracker's state.</i></td></tr>
<tr><th id="1343">1343</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4swapERSt6vectorIT_T0_E" title='std::vector::swap' data-ref="_ZNSt6vector4swapERSt6vectorIT_T0_E">swap</a>(<span class='refarg'><a class="local col4 ref" href="#324SavedMaxPressure" title='SavedMaxPressure' data-ref="324SavedMaxPressure">SavedMaxPressure</a></span>);</td></tr>
<tr><th id="1344">1344</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4swapERSt6vectorIT_T0_E" title='std::vector::swap' data-ref="_ZNSt6vector4swapERSt6vectorIT_T0_E">swap</a>(<span class='refarg'><a class="local col3 ref" href="#323SavedPressure" title='SavedPressure' data-ref="323SavedPressure">SavedPressure</a></span>);</td></tr>
<tr><th id="1345">1345</th><td>}</td></tr>
<tr><th id="1346">1346</th><td></td></tr>
<tr><th id="1347">1347</th><td><i class="doc">/// Get the pressure of each PSet after traversing this instruction bottom-up.</i></td></tr>
<tr><th id="1348">1348</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::</td></tr>
<tr><th id="1349">1349</th><td><dfn class="decl def" id="_ZN4llvm18RegPressureTracker17getUpwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_" title='llvm::RegPressureTracker::getUpwardPressure' data-ref="_ZN4llvm18RegPressureTracker17getUpwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_">getUpwardPressure</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="325MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="325MI">MI</dfn>,</td></tr>
<tr><th id="1350">1350</th><td>                  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="326PressureResult" title='PressureResult' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="326PressureResult">PressureResult</dfn>,</td></tr>
<tr><th id="1351">1351</th><td>                  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="327MaxPressureResult" title='MaxPressureResult' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="327MaxPressureResult">MaxPressureResult</dfn>) {</td></tr>
<tr><th id="1352">1352</th><td>  <i>// Snapshot pressure.</i></td></tr>
<tr><th id="1353">1353</th><td>  <a class="local col6 ref" href="#326PressureResult" title='PressureResult' data-ref="326PressureResult">PressureResult</a> <a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>;</td></tr>
<tr><th id="1354">1354</th><td>  <a class="local col7 ref" href="#327MaxPressureResult" title='MaxPressureResult' data-ref="327MaxPressureResult">MaxPressureResult</a> <a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>;</td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE" title='llvm::RegPressureTracker::bumpUpwardPressure' data-ref="_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE">bumpUpwardPressure</a>(<a class="local col5 ref" href="#325MI" title='MI' data-ref="325MI">MI</a>);</td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td>  <i>// Current pressure becomes the result. Restore current pressure.</i></td></tr>
<tr><th id="1359">1359</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4swapERSt6vectorIT_T0_E" title='std::vector::swap' data-ref="_ZNSt6vector4swapERSt6vectorIT_T0_E">swap</a>(<span class='refarg'><a class="local col7 ref" href="#327MaxPressureResult" title='MaxPressureResult' data-ref="327MaxPressureResult">MaxPressureResult</a></span>);</td></tr>
<tr><th id="1360">1360</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4swapERSt6vectorIT_T0_E" title='std::vector::swap' data-ref="_ZNSt6vector4swapERSt6vectorIT_T0_E">swap</a>(<span class='refarg'><a class="local col6 ref" href="#326PressureResult" title='PressureResult' data-ref="326PressureResult">PressureResult</a></span>);</td></tr>
<tr><th id="1361">1361</th><td>}</td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td><i class="doc">/// Get the pressure of each PSet after traversing this instruction top-down.</i></td></tr>
<tr><th id="1364">1364</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>::</td></tr>
<tr><th id="1365">1365</th><td><dfn class="decl def" id="_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_" title='llvm::RegPressureTracker::getDownwardPressure' data-ref="_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_">getDownwardPressure</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="328MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="328MI">MI</dfn>,</td></tr>
<tr><th id="1366">1366</th><td>                    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="329PressureResult" title='PressureResult' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="329PressureResult">PressureResult</dfn>,</td></tr>
<tr><th id="1367">1367</th><td>                    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="330MaxPressureResult" title='MaxPressureResult' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="330MaxPressureResult">MaxPressureResult</dfn>) {</td></tr>
<tr><th id="1368">1368</th><td>  <i>// Snapshot pressure.</i></td></tr>
<tr><th id="1369">1369</th><td>  <a class="local col9 ref" href="#329PressureResult" title='PressureResult' data-ref="329PressureResult">PressureResult</a> <a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>;</td></tr>
<tr><th id="1370">1370</th><td>  <a class="local col0 ref" href="#330MaxPressureResult" title='MaxPressureResult' data-ref="330MaxPressureResult">MaxPressureResult</a> <a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>;</td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td>  <a class="member" href="#_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE" title='llvm::RegPressureTracker::bumpDownwardPressure' data-ref="_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE">bumpDownwardPressure</a>(<a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI">MI</a>);</td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td>  <i>// Current pressure becomes the result. Restore current pressure.</i></td></tr>
<tr><th id="1375">1375</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4swapERSt6vectorIT_T0_E" title='std::vector::swap' data-ref="_ZNSt6vector4swapERSt6vectorIT_T0_E">swap</a>(<span class='refarg'><a class="local col0 ref" href="#330MaxPressureResult" title='MaxPressureResult' data-ref="330MaxPressureResult">MaxPressureResult</a></span>);</td></tr>
<tr><th id="1376">1376</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4swapERSt6vectorIT_T0_E" title='std::vector::swap' data-ref="_ZNSt6vector4swapERSt6vectorIT_T0_E">swap</a>(<span class='refarg'><a class="local col9 ref" href="#329PressureResult" title='PressureResult' data-ref="329PressureResult">PressureResult</a></span>);</td></tr>
<tr><th id="1377">1377</th><td>}</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
