Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Oct 28 15:15:14 2018
| Host         : MiddleEarth running 64-bit unknown
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.342        0.000                      0                 1388        0.087        0.000                      0                 1388        4.500        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
CLK100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ           4.342        0.000                      0                 1388        0.087        0.000                      0                 1388        4.500        0.000                       0                   557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        4.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 uartwishbonebridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.301ns (45.138%)  route 2.797ns (54.862%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.539     5.090    CLK100MHZ_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  uartwishbonebridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  uartwishbonebridge_word_counter_reg[0]/Q
                         net (fo=5, routed)           0.855     6.402    uartwishbonebridge_word_counter[0]
    SLICE_X57Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.526 r  mem_reg_i_7/O
                         net (fo=1, routed)           0.000     6.526    mem_reg_i_7_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.058 r  mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.058    mem_reg_i_3_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    mem_reg_i_2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  mem_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    mem_reg_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  basesoc_interface_adr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    basesoc_interface_adr_reg[13]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  mem_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.514    mem_reg_i_11_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  mem_reg_i_10/CO[3]
                         net (fo=1, routed)           0.009     7.637    mem_reg_i_10_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.950 f  mem_reg_i_9/O[3]
                         net (fo=6, routed)           0.848     8.797    p_0_in[1]
    SLICE_X56Y76         LUT6 (Prop_lut6_I1_O)        0.306     9.103 r  mem_reg_i_4/O
                         net (fo=4, routed)           1.085    10.188    p_40_out
    RAMB36_X2Y14         RAMB36E1                                     r  mem_reg/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.467    14.838    CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532    14.531    mem_reg
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 uartwishbonebridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 2.301ns (45.956%)  route 2.706ns (54.044%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.539     5.090    CLK100MHZ_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  uartwishbonebridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  uartwishbonebridge_word_counter_reg[0]/Q
                         net (fo=5, routed)           0.855     6.402    uartwishbonebridge_word_counter[0]
    SLICE_X57Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.526 r  mem_reg_i_7/O
                         net (fo=1, routed)           0.000     6.526    mem_reg_i_7_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.058 r  mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.058    mem_reg_i_3_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    mem_reg_i_2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  mem_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    mem_reg_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  basesoc_interface_adr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    basesoc_interface_adr_reg[13]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  mem_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.514    mem_reg_i_11_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  mem_reg_i_10/CO[3]
                         net (fo=1, routed)           0.009     7.637    mem_reg_i_10_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.950 f  mem_reg_i_9/O[3]
                         net (fo=6, routed)           0.848     8.797    p_0_in[1]
    SLICE_X56Y76         LUT6 (Prop_lut6_I1_O)        0.306     9.103 r  mem_reg_i_4/O
                         net (fo=4, routed)           0.994    10.097    p_40_out
    RAMB36_X2Y14         RAMB36E1                                     r  mem_reg/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.467    14.838    CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532    14.531    mem_reg
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 uartwishbonebridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 2.301ns (46.422%)  route 2.656ns (53.578%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.539     5.090    CLK100MHZ_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  uartwishbonebridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  uartwishbonebridge_word_counter_reg[0]/Q
                         net (fo=5, routed)           0.855     6.402    uartwishbonebridge_word_counter[0]
    SLICE_X57Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.526 r  mem_reg_i_7/O
                         net (fo=1, routed)           0.000     6.526    mem_reg_i_7_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.058 r  mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.058    mem_reg_i_3_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    mem_reg_i_2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  mem_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    mem_reg_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  basesoc_interface_adr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    basesoc_interface_adr_reg[13]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  mem_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.514    mem_reg_i_11_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  mem_reg_i_10/CO[3]
                         net (fo=1, routed)           0.009     7.637    mem_reg_i_10_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.950 f  mem_reg_i_9/O[3]
                         net (fo=6, routed)           0.848     8.797    p_0_in[1]
    SLICE_X56Y76         LUT6 (Prop_lut6_I1_O)        0.306     9.103 r  mem_reg_i_4/O
                         net (fo=4, routed)           0.944    10.047    p_40_out
    RAMB36_X2Y14         RAMB36E1                                     r  mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.467    14.838    CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    14.531    mem_reg
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 uartwishbonebridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 2.301ns (47.878%)  route 2.505ns (52.122%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.539     5.090    CLK100MHZ_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  uartwishbonebridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  uartwishbonebridge_word_counter_reg[0]/Q
                         net (fo=5, routed)           0.855     6.402    uartwishbonebridge_word_counter[0]
    SLICE_X57Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.526 r  mem_reg_i_7/O
                         net (fo=1, routed)           0.000     6.526    mem_reg_i_7_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.058 r  mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.058    mem_reg_i_3_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    mem_reg_i_2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  mem_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    mem_reg_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  basesoc_interface_adr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    basesoc_interface_adr_reg[13]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  mem_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.514    mem_reg_i_11_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  mem_reg_i_10/CO[3]
                         net (fo=1, routed)           0.009     7.637    mem_reg_i_10_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.950 f  mem_reg_i_9/O[3]
                         net (fo=6, routed)           0.848     8.797    p_0_in[1]
    SLICE_X56Y76         LUT6 (Prop_lut6_I1_O)        0.306     9.103 r  mem_reg_i_4/O
                         net (fo=4, routed)           0.793     9.896    p_40_out
    RAMB36_X2Y14         RAMB36E1                                     r  mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.467    14.838    CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.531    mem_reg
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 0.985ns (20.465%)  route 3.828ns (79.535%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.611     5.162    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     5.618 f  count_reg[14]/Q
                         net (fo=2, routed)           0.856     6.475    count_reg[14]
    SLICE_X58Y80         LUT6 (Prop_lut6_I3_O)        0.124     6.599 r  uartwishbonebridge_data[31]_i_10/O
                         net (fo=2, routed)           0.892     7.491    uartwishbonebridge_data[31]_i_10_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.615 r  uartwishbonebridge_word_counter[2]_i_3/O
                         net (fo=2, routed)           0.972     8.586    shared_ack
    SLICE_X55Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.710 r  state[2]_i_2/O
                         net (fo=3, routed)           0.682     9.392    next_state
    SLICE_X54Y75         LUT4 (Prop_lut4_I1_O)        0.157     9.549 r  state[2]_i_1/O
                         net (fo=1, routed)           0.426     9.976    state[2]_i_1_n_0
    SLICE_X54Y75         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.422    14.793    CLK100MHZ_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.259    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)       -0.247    14.770    state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.766ns (18.034%)  route 3.481ns (81.966%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.537     5.088    CLK100MHZ_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  state_reg[1]/Q
                         net (fo=32, routed)          1.268     6.874    state[1]
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.998 f  uartwishbonebridge_data[31]_i_6/O
                         net (fo=3, routed)           1.141     8.140    uartwishbonebridge_data[31]_i_6_n_0
    SLICE_X58Y74         LUT4 (Prop_lut4_I3_O)        0.124     8.264 r  uartwishbonebridge_data[31]_i_1/O
                         net (fo=32, routed)          1.072     9.336    uartwishbonebridge_data
    SLICE_X56Y70         FDSE                                         r  uartwishbonebridge_data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.429    14.800    CLK100MHZ_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  uartwishbonebridge_data_reg[2]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y70         FDSE (Setup_fdse_C_S)       -0.524    14.500    uartwishbonebridge_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.766ns (18.034%)  route 3.481ns (81.966%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.537     5.088    CLK100MHZ_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  state_reg[1]/Q
                         net (fo=32, routed)          1.268     6.874    state[1]
    SLICE_X54Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.998 f  uartwishbonebridge_data[31]_i_6/O
                         net (fo=3, routed)           1.141     8.140    uartwishbonebridge_data[31]_i_6_n_0
    SLICE_X58Y74         LUT4 (Prop_lut4_I3_O)        0.124     8.264 r  uartwishbonebridge_data[31]_i_1/O
                         net (fo=32, routed)          1.072     9.336    uartwishbonebridge_data
    SLICE_X56Y70         FDSE                                         r  uartwishbonebridge_data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.429    14.800    CLK100MHZ_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  uartwishbonebridge_data_reg[4]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y70         FDSE (Setup_fdse_C_S)       -0.524    14.500    uartwishbonebridge_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 uartwishbonebridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_wishbone2csr_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 2.373ns (48.562%)  route 2.514ns (51.438%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.539     5.090    CLK100MHZ_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  uartwishbonebridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  uartwishbonebridge_word_counter_reg[0]/Q
                         net (fo=5, routed)           0.855     6.402    uartwishbonebridge_word_counter[0]
    SLICE_X57Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.526 r  mem_reg_i_7/O
                         net (fo=1, routed)           0.000     6.526    mem_reg_i_7_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.058 r  mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.058    mem_reg_i_3_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    mem_reg_i_2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  mem_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    mem_reg_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  basesoc_interface_adr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    basesoc_interface_adr_reg[13]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  mem_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.514    mem_reg_i_11_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  mem_reg_i_10/CO[3]
                         net (fo=1, routed)           0.009     7.637    mem_reg_i_10_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.876 r  mem_reg_i_9/O[2]
                         net (fo=6, routed)           1.205     9.081    p_0_in[0]
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.302     9.383 f  basesoc_wishbone2csr_counter[1]_i_2/O
                         net (fo=1, routed)           0.444     9.827    basesoc_wishbone2csr_counter[1]_i_2_n_0
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.150     9.977 r  basesoc_wishbone2csr_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.977    basesoc_wishbone2csr_counter[1]_i_1_n_0
    SLICE_X58Y76         FDRE                                         r  basesoc_wishbone2csr_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.490    14.861    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  basesoc_wishbone2csr_counter_reg[1]/C
                         clock pessimism              0.259    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.075    15.160    basesoc_wishbone2csr_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_data_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.952ns (21.401%)  route 3.496ns (78.599%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.609     5.160    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  count_reg[6]/Q
                         net (fo=2, routed)           0.856     6.473    count_reg[6]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.597 r  uartwishbonebridge_data[31]_i_8/O
                         net (fo=2, routed)           0.741     7.338    uartwishbonebridge_data[31]_i_8_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.462 r  uartwishbonebridge_data[31]_i_5/O
                         net (fo=4, routed)           0.305     7.766    error
    SLICE_X59Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.890 r  uartwishbonebridge_data[31]_i_7/O
                         net (fo=1, routed)           0.604     8.495    uartwishbonebridge_tx_data_ce
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.124     8.619 r  uartwishbonebridge_data[31]_i_2/O
                         net (fo=32, routed)          0.990     9.609    uartwishbonebridge_data[31]_i_2_n_0
    SLICE_X56Y70         FDSE                                         r  uartwishbonebridge_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.429    14.800    CLK100MHZ_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  uartwishbonebridge_data_reg[2]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y70         FDSE (Setup_fdse_C_CE)      -0.169    14.855    uartwishbonebridge_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_data_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.952ns (21.401%)  route 3.496ns (78.599%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.609     5.160    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  count_reg[6]/Q
                         net (fo=2, routed)           0.856     6.473    count_reg[6]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.597 r  uartwishbonebridge_data[31]_i_8/O
                         net (fo=2, routed)           0.741     7.338    uartwishbonebridge_data[31]_i_8_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.462 r  uartwishbonebridge_data[31]_i_5/O
                         net (fo=4, routed)           0.305     7.766    error
    SLICE_X59Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.890 r  uartwishbonebridge_data[31]_i_7/O
                         net (fo=1, routed)           0.604     8.495    uartwishbonebridge_tx_data_ce
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.124     8.619 r  uartwishbonebridge_data[31]_i_2/O
                         net (fo=32, routed)          0.990     9.609    uartwishbonebridge_data[31]_i_2_n_0
    SLICE_X56Y70         FDSE                                         r  uartwishbonebridge_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.429    14.800    CLK100MHZ_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  uartwishbonebridge_data_reg[4]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y70         FDSE (Setup_fdse_C_CE)      -0.169    14.855    uartwishbonebridge_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uartwishbonebridge_data_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.871%)  route 0.288ns (67.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.581     1.494    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y70         FDSE                                         r  uartwishbonebridge_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  uartwishbonebridge_data_reg[6]/Q
                         net (fo=5, routed)           0.288     1.923    uartwishbonebridge_data_reg_n_0_[6]
    RAMB36_X2Y14         RAMB36E1                                     r  mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.860     2.018    CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.540    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.836    mem_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 basesoc_interface_adr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memadr_1_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.332%)  route 0.209ns (59.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.555     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  basesoc_interface_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  basesoc_interface_adr_reg[5]/Q
                         net (fo=1, routed)           0.209     1.818    basesoc_interface_adr_reg_n_0_[5]
    RAMB18_X2Y26         RAMB18E1                                     r  memadr_1_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.866     2.024    CLK100MHZ_IBUF_BUFG
    RAMB18_X2Y26         RAMB18E1                                     r  memadr_1_reg/CLKARDCLK
                         clock pessimism             -0.497     1.527    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.710    memadr_1_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 basesoc_interface_adr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memadr_1_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.375%)  route 0.208ns (59.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.556     1.469    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  basesoc_interface_adr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  basesoc_interface_adr_reg[2]/Q
                         net (fo=1, routed)           0.208     1.819    basesoc_interface_adr_reg_n_0_[2]
    RAMB18_X2Y26         RAMB18E1                                     r  memadr_1_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.866     2.024    CLK100MHZ_IBUF_BUFG
    RAMB18_X2Y26         RAMB18E1                                     r  memadr_1_reg/CLKARDCLK
                         clock pessimism             -0.497     1.527    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.710    memadr_1_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 basesoc_interface_adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memadr_1_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.015%)  route 0.211ns (59.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.555     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  basesoc_interface_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  basesoc_interface_adr_reg[4]/Q
                         net (fo=1, routed)           0.211     1.821    basesoc_interface_adr_reg_n_0_[4]
    RAMB18_X2Y26         RAMB18E1                                     r  memadr_1_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.866     2.024    CLK100MHZ_IBUF_BUFG
    RAMB18_X2Y26         RAMB18E1                                     r  memadr_1_reg/CLKARDCLK
                         clock pessimism             -0.497     1.527    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.710    memadr_1_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rgbled0_g_storage_full_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface3_bank_bus_dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.586     1.499    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  rgbled0_g_storage_full_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  rgbled0_g_storage_full_reg[4]/Q
                         net (fo=3, routed)           0.067     1.708    rgbled0_g_storage[4]
    SLICE_X64Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.753 r  interface3_bank_bus_dat_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.753    interface3_bank_bus_dat_r[4]_i_1_n_0
    SLICE_X64Y66         FDRE                                         r  interface3_bank_bus_dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.855     2.013    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  interface3_bank_bus_dat_r_reg[4]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.120     1.632    interface3_bank_bus_dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 basesoc_interface_adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memadr_1_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.639%)  route 0.224ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.556     1.469    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  basesoc_interface_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  basesoc_interface_adr_reg[1]/Q
                         net (fo=77, routed)          0.224     1.834    basesoc_interface_adr_reg_n_0_[1]
    RAMB18_X2Y26         RAMB18E1                                     r  memadr_1_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.866     2.024    CLK100MHZ_IBUF_BUFG
    RAMB18_X2Y26         RAMB18E1                                     r  memadr_1_reg/CLKARDCLK
                         clock pessimism             -0.497     1.527    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.710    memadr_1_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.556     1.469    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  regs0_reg/Q
                         net (fo=1, routed)           0.065     1.676    regs0
    SLICE_X48Y82         FDRE                                         r  regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.823     1.982    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  regs1_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.075     1.544    regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 uartwishbonebridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.552     1.465    CLK100MHZ_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  uartwishbonebridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uartwishbonebridge_address_reg[0]/Q
                         net (fo=3, routed)           0.068     1.675    uartwishbonebridge_address[0]
    SLICE_X55Y71         FDRE                                         r  uartwishbonebridge_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.821     1.979    CLK100MHZ_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  uartwishbonebridge_address_reg[8]/C
                         clock pessimism             -0.513     1.465    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.075     1.540    uartwishbonebridge_address_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 basesoc_storage_full_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface2_bank_bus_dat_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.581     1.494    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y72         FDSE                                         r  basesoc_storage_full_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  basesoc_storage_full_reg[14]/Q
                         net (fo=1, routed)           0.058     1.694    basesoc_storage_full[14]
    SLICE_X62Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.739 r  interface2_bank_bus_dat_r[14]_i_1/O
                         net (fo=1, routed)           0.000     1.739    interface2_bank_bus_dat_r[14]_i_1_n_0
    SLICE_X62Y72         FDRE                                         r  interface2_bank_bus_dat_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.849     2.007    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  interface2_bank_bus_dat_r_reg[14]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.091     1.598    interface2_bank_bus_dat_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uartwishbonebridge_tx_tx_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_tx_tx_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.789%)  route 0.115ns (38.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.552     1.465    CLK100MHZ_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  uartwishbonebridge_tx_tx_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uartwishbonebridge_tx_tx_reg_reg[7]/Q
                         net (fo=1, routed)           0.115     1.722    uartwishbonebridge_tx_tx_reg_reg_n_0_[7]
    SLICE_X56Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.767 r  uartwishbonebridge_tx_tx_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.767    uartwishbonebridge_tx_tx_reg[6]_i_1_n_0
    SLICE_X56Y72         FDRE                                         r  uartwishbonebridge_tx_tx_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.819     1.978    CLK100MHZ_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  uartwishbonebridge_tx_tx_reg_reg[6]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X56Y72         FDRE (Hold_fdre_C_D)         0.121     1.620    uartwishbonebridge_tx_tx_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26    memadr_1_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y76    basesoc_bus_errors_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y69    basesoc_bus_errors_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y76    basesoc_bus_errors_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y76    basesoc_bus_errors_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y69    basesoc_bus_errors_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y70    basesoc_bus_errors_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y70    basesoc_bus_errors_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69    basesoc_interface_adr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y67    interface6_bank_bus_dat_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y67    interface6_bank_bus_dat_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y67    interface6_bank_bus_dat_r_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82    regs0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y82    regs1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y65    rgbled0_b_storage_full_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y65    rgbled0_b_storage_full_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y65    rgbled0_b_storage_full_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y65    rgbled0_b_storage_full_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76    basesoc_bus_errors_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76    basesoc_bus_errors_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76    basesoc_bus_errors_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69    basesoc_interface_adr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y71    basesoc_interface_adr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y72    basesoc_storage_full_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X63Y72    basesoc_storage_full_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y76    basesoc_wishbone2csr_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y76    basesoc_wishbone2csr_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y76    int_rst_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
CLK100MHZ | serial_rx | FDRE    | -     |     0.844 (r) | FAST    |     0.813 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
CLK100MHZ | RGBled0_b | FDRE   | -     |     13.154 (r) | SLOW    |      3.585 (r) | FAST    |          |
CLK100MHZ | RGBled0_g | FDRE   | -     |     13.243 (r) | SLOW    |      3.658 (r) | FAST    |          |
CLK100MHZ | RGBled0_r | FDRE   | -     |     13.120 (r) | SLOW    |      3.717 (r) | FAST    |          |
CLK100MHZ | RGBled1_b | FDRE   | -     |     13.089 (r) | SLOW    |      3.634 (r) | FAST    |          |
CLK100MHZ | RGBled1_g | FDRE   | -     |     13.629 (r) | SLOW    |      3.685 (r) | FAST    |          |
CLK100MHZ | RGBled1_r | FDRE   | -     |     13.236 (r) | SLOW    |      3.658 (r) | FAST    |          |
CLK100MHZ | RGBled2_b | FDRE   | -     |     13.546 (r) | SLOW    |      3.742 (r) | FAST    |          |
CLK100MHZ | RGBled2_g | FDRE   | -     |     13.838 (r) | SLOW    |      3.739 (r) | FAST    |          |
CLK100MHZ | RGBled2_r | FDRE   | -     |     13.996 (r) | SLOW    |      3.760 (r) | FAST    |          |
CLK100MHZ | RGBled3_b | FDRE   | -     |     13.767 (r) | SLOW    |      3.752 (r) | FAST    |          |
CLK100MHZ | RGBled3_g | FDRE   | -     |     13.754 (r) | SLOW    |      3.744 (r) | FAST    |          |
CLK100MHZ | RGBled3_r | FDRE   | -     |     13.711 (r) | SLOW    |      3.737 (r) | FAST    |          |
CLK100MHZ | serial_tx | FDSE   | -     |     13.304 (r) | SLOW    |      4.281 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
CLK100MHZ | CLK100MHZ   |         5.658 | SLOW    |               |         |               |         |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



