

================================================================
== Synthesis Summary Report of 'example'
================================================================
+ General Information: 
    * Date:           Thu Jan 27 12:45:41 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        proj_axi_master
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |       Modules      |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |        |    |           |           |     |
    |       & Loops      |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ example           |  Timing|   0.00|      298|  1.490e+03|         -|      299|     -|        no|  5 (1%)|   -|  1569 (1%)|  2262 (4%)|    -|
    | o Loop 1           |       -|  -3.65|       52|    260.000|         4|        1|    50|       yes|       -|   -|          -|          -|    -|
    | o VITIS_LOOP_36_1  |       -|  -3.65|       52|    260.000|         4|        1|    50|       yes|       -|   -|          -|          -|    -|
    | o Loop 3           |       -|  -3.65|       51|    255.000|         3|        1|    50|       yes|       -|   -|          -|          -|    -|
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+

