#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec  7 01:58:41 2025
# Process ID: 14680
# Current directory: E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.runs/synth_1
# Command line: vivado.exe -log clahe_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clahe_top.tcl
# Log file: E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.runs/synth_1/clahe_top.vds
# Journal file: E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source clahe_top.tcl -notrace
Command: synth_design -top clahe_top -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30852 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 430.965 ; gain = 98.906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clahe_top' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_top.v:41]
	Parameter WIDTH bound to: 1280 - type: integer 
	Parameter HEIGHT bound to: 720 - type: integer 
	Parameter TILE_H bound to: 4 - type: integer 
	Parameter TILE_V bound to: 4 - type: integer 
	Parameter TILE_NUM bound to: 16 - type: integer 
	Parameter TILE_WIDTH bound to: 320 - type: integer 
	Parameter TILE_HEIGHT bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clahe_coord_counter' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_coord_counter.v:32]
	Parameter WIDTH bound to: 1280 - type: integer 
	Parameter HEIGHT bound to: 720 - type: integer 
	Parameter TILE_H_NUM bound to: 4 - type: integer 
	Parameter TILE_V_NUM bound to: 4 - type: integer 
	Parameter TILE_WIDTH bound to: 320 - type: integer 
	Parameter TILE_HEIGHT bound to: 180 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clahe_coord_counter' (1#1) [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_coord_counter.v:32]
INFO: [Synth 8-6157] synthesizing module 'clahe_histogram_stat' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_histogram_stat.v:24]
	Parameter TOTAL_PIXELS bound to: 921600 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element same_s2_reg was removed.  [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_histogram_stat.v:197]
WARNING: [Synth 8-6014] Unused sequential element ram_data_s3_reg was removed.  [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_histogram_stat.v:225]
INFO: [Synth 8-6155] done synthesizing module 'clahe_histogram_stat' (2#1) [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_histogram_stat.v:24]
INFO: [Synth 8-6157] synthesizing module 'clahe_ram_16tiles_parallel' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_ram_16tiles_parallel.v:29]
	Parameter TILE_NUM bound to: 16 - type: integer 
	Parameter BINS bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clahe_simple_dual_ram_model' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_simple_dual_ram_model.v:37]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clahe_simple_dual_ram_model' (3#1) [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_simple_dual_ram_model.v:37]
INFO: [Synth 8-6155] done synthesizing module 'clahe_ram_16tiles_parallel' (4#1) [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_ram_16tiles_parallel.v:29]
INFO: [Synth 8-6157] synthesizing module 'clahe_clipper_cdf' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_clipper_cdf.v:49]
	Parameter TILE_NUM bound to: 16 - type: integer 
	Parameter BINS bound to: 256 - type: integer 
	Parameter TILE_PIXELS bound to: 57600 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter READ_HIST_CLIP bound to: 4'b0001 
	Parameter CLIP_REDIST bound to: 4'b0011 
	Parameter CALC_CDF bound to: 4'b0100 
	Parameter WRITE_LUT bound to: 4'b0101 
	Parameter NEXT_TILE bound to: 4'b0110 
	Parameter DONE bound to: 4'b0111 
	Parameter DONE_PULSE bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'clahe_true_dual_port_ram' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_true_dual_port_ram.v:15]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clahe_true_dual_port_ram' (5#1) [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_true_dual_port_ram.v:15]
INFO: [Synth 8-155] case statement is not full and has no default [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_clipper_cdf.v:399]
WARNING: [Synth 8-6014] Unused sequential element hist_buf_data_reg_reg was removed.  [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_clipper_cdf.v:395]
WARNING: [Synth 8-6014] Unused sequential element cdf_ram_data_reg_reg was removed.  [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_clipper_cdf.v:396]
INFO: [Synth 8-6155] done synthesizing module 'clahe_clipper_cdf' (6#1) [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_clipper_cdf.v:49]
INFO: [Synth 8-6157] synthesizing module 'clahe_mapping_parallel' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:37]
	Parameter TILE_NUM bound to: 16 - type: integer 
	Parameter BINS bound to: 256 - type: integer 
	Parameter IMG_WIDTH bound to: 1280 - type: integer 
	Parameter IMG_HEIGHT bound to: 720 - type: integer 
	Parameter TILE_H bound to: 4 - type: integer 
	Parameter TILE_V bound to: 4 - type: integer 
	Parameter TILE_WIDTH bound to: 320 - type: integer 
	Parameter TILE_HEIGHT bound to: 180 - type: integer 
	Parameter TILE_CENTER_X bound to: 160 - type: integer 
	Parameter TILE_CENTER_Y bound to: 90 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wx_d3_reg was removed.  [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:415]
WARNING: [Synth 8-6014] Unused sequential element y_d4_reg was removed.  [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:468]
WARNING: [Synth 8-6014] Unused sequential element enable_d4_reg was removed.  [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:473]
INFO: [Synth 8-6155] done synthesizing module 'clahe_mapping_parallel' (7#1) [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:37]
WARNING: [Synth 8-6014] Unused sequential element vsync_d1_reg was removed.  [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_top.v:186]
WARNING: [Synth 8-6014] Unused sequential element vsync_d2_reg was removed.  [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_top.v:187]
INFO: [Synth 8-6155] done synthesizing module 'clahe_top' (8#1) [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_top.v:41]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_x[10]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_x[9]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_x[8]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_x[7]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_x[6]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_x[5]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_x[4]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_x[3]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_x[2]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_x[1]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_x[0]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_y[9]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_y[8]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_y[7]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_y[6]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_y[5]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_y[4]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_y[3]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_y[2]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_y[1]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port pixel_y[0]
WARNING: [Synth 8-3331] design clahe_mapping_parallel has unconnected port cdf_ready
WARNING: [Synth 8-3331] design clahe_histogram_stat has unconnected port ping_pong_flag
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 497.938 ; gain = 165.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 497.938 ; gain = 165.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 497.938 ; gain = 165.879
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/constrs_1/imports/clahe_top_sim.xdc]
Finished Parsing XDC File [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/constrs_1/imports/clahe_top_sim.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.434 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 879.434 ; gain = 0.301
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.434 ; gain = 547.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.434 ; gain = 547.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.434 ; gain = 547.375
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'hist_buf_web_r_reg' into 'hist_buf_enb_r_reg' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_clipper_cdf.v:155]
INFO: [Synth 8-4471] merging register 'cdf_ram_web_r_reg' into 'cdf_ram_enb_r_reg' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_clipper_cdf.v:164]
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cdf_range" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "norm_stage2_mult" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cdf_ram_ena_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'clahe_clipper_cdf'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
          READ_HIST_CLIP |                              001 |                             0001
             CLIP_REDIST |                              010 |                             0011
                CALC_CDF |                              011 |                             0100
               WRITE_LUT |                              100 |                             0101
               NEXT_TILE |                              101 |                             0110
                    DONE |                              110 |                             0111
              DONE_PULSE |                              111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'clahe_clipper_cdf'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 879.434 ; gain = 547.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 6     
	   6 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 49    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 36    
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---RAMs : 
	               4K Bit         RAMs := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 105   
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 209   
	   8 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 109   
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 31    
	  10 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clahe_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clahe_coord_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   6 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module clahe_histogram_stat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clahe_simple_dual_ram_model 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module clahe_ram_16tiles_parallel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 98    
	   2 Input      8 Bit        Muxes := 198   
	   2 Input      1 Bit        Muxes := 67    
Module clahe_true_dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module clahe_clipper_cdf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 31    
	  10 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
Module clahe_mapping_parallel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 23    
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cdf_ram_ena_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "norm_stage2_mult" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP norm_stage2_mult0, operation Mode is: A*(B:0xff).
DSP Report: operator norm_stage2_mult0 is absorbed into DSP norm_stage2_mult0.
INFO: [Synth 8-4471] merging register 'mapping_inst/vsync_d1_reg' into 'hist_stat_inst/vsync_d1_reg' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:326]
INFO: [Synth 8-4471] merging register 'mapping_inst/vsync_d2_reg' into 'hist_stat_inst/vsync_d2_reg' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:361]
INFO: [Synth 8-4471] merging register 'mapping_inst/y_d1_reg[7:0]' into 'hist_stat_inst/pixel_s1_reg[7:0]' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:322]
INFO: [Synth 8-4471] merging register 'mapping_inst/y_d2_reg[7:0]' into 'hist_stat_inst/pixel_s2_reg[7:0]' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:357]
INFO: [Synth 8-4471] merging register 'mapping_inst/y_d3_reg[7:0]' into 'hist_stat_inst/pixel_s3_reg[7:0]' [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:408]
DSP Report: Generating DSP mapping_inst/wx0, operation Mode is: (C:0x200)+(A:0x333)*B.
DSP Report: operator mapping_inst/wx0 is absorbed into DSP mapping_inst/wx0.
DSP Report: operator mapping_inst/wx1 is absorbed into DSP mapping_inst/wx0.
DSP Report: Generating DSP mapping_inst/wy0, operation Mode is: (C:0x200)+(A:0x5b0)*B.
DSP Report: operator mapping_inst/wy0 is absorbed into DSP mapping_inst/wy0.
DSP Report: operator mapping_inst/wy1 is absorbed into DSP mapping_inst/wy0.
DSP Report: Generating DSP mapping_inst/final_interp1, operation Mode is: A*B.
DSP Report: operator mapping_inst/final_interp1 is absorbed into DSP mapping_inst/final_interp1.
DSP Report: Generating DSP mapping_inst/final_interp0, operation Mode is: C+A*B.
DSP Report: operator mapping_inst/final_interp0 is absorbed into DSP mapping_inst/final_interp0.
DSP Report: operator mapping_inst/final_interp1 is absorbed into DSP mapping_inst/final_interp0.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[0].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[1].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[2].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[3].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[4].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[5].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[6].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[7].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[8].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[9].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[10].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[11].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[12].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[13].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[14].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_a[15].ram_a_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[0].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[1].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[2].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[3].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[4].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[5].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[6].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[7].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[8].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[9].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[10].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[11].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[12].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[13].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[14].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_b[15].ram_b_inst/ram_reg to conserve power
INFO: [Synth 8-3971] The signal hist_buf_ram_inst/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal cdf_ram_inst/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_dinb_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_addrb_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_addrb_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_addrb_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_addrb_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_addrb_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_addrb_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_addrb_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\cdf_ram_addrb_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/cdf_ram_enb_r_reg)
INFO: [Synth 8-3886] merging instance 'clipper_cdf_inst/norm_stage2_mult_reg[31]' (FDCE) to 'clipper_cdf_inst/norm_stage2_mult_reg[30]'
INFO: [Synth 8-3886] merging instance 'clipper_cdf_inst/norm_stage2_mult_reg[24]' (FDCE) to 'clipper_cdf_inst/norm_stage2_mult_reg[30]'
INFO: [Synth 8-3886] merging instance 'clipper_cdf_inst/norm_stage2_mult_reg[25]' (FDCE) to 'clipper_cdf_inst/norm_stage2_mult_reg[30]'
INFO: [Synth 8-3886] merging instance 'clipper_cdf_inst/norm_stage2_mult_reg[26]' (FDCE) to 'clipper_cdf_inst/norm_stage2_mult_reg[30]'
INFO: [Synth 8-3886] merging instance 'clipper_cdf_inst/norm_stage2_mult_reg[27]' (FDCE) to 'clipper_cdf_inst/norm_stage2_mult_reg[30]'
INFO: [Synth 8-3886] merging instance 'clipper_cdf_inst/norm_stage2_mult_reg[28]' (FDCE) to 'clipper_cdf_inst/norm_stage2_mult_reg[30]'
INFO: [Synth 8-3886] merging instance 'clipper_cdf_inst/norm_stage2_mult_reg[29]' (FDCE) to 'clipper_cdf_inst/norm_stage2_mult_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clipper_cdf_inst/\norm_stage2_mult_reg[30] )
INFO: [Synth 8-3886] merging instance 'ram_16tiles_inst/mapping_bl_tile_idx_d1_reg[0]' (FDC) to 'ram_16tiles_inst/mapping_tl_tile_idx_d1_reg[0]'
INFO: [Synth 8-3886] merging instance 'ram_16tiles_inst/mapping_bl_tile_idx_d1_reg[1]' (FDC) to 'ram_16tiles_inst/mapping_tl_tile_idx_d1_reg[1]'
INFO: [Synth 8-3886] merging instance 'ram_16tiles_inst/mapping_bl_tile_idx_d1_reg[2]' (FDC) to 'ram_16tiles_inst/mapping_br_tile_idx_d1_reg[2]'
INFO: [Synth 8-3886] merging instance 'ram_16tiles_inst/mapping_bl_tile_idx_d1_reg[3]' (FDC) to 'ram_16tiles_inst/mapping_br_tile_idx_d1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ram_16tiles_inst/mapping_br_tile_idx_d1_reg[0]' (FDC) to 'ram_16tiles_inst/mapping_tr_tile_idx_d1_reg[0]'
INFO: [Synth 8-3886] merging instance 'ram_16tiles_inst/mapping_br_tile_idx_d1_reg[1]' (FDC) to 'ram_16tiles_inst/mapping_tr_tile_idx_d1_reg[1]'
INFO: [Synth 8-3886] merging instance 'ram_16tiles_inst/mapping_tr_tile_idx_d1_reg[2]' (FDC) to 'ram_16tiles_inst/mapping_tl_tile_idx_d1_reg[2]'
INFO: [Synth 8-3886] merging instance 'ram_16tiles_inst/mapping_tr_tile_idx_d1_reg[3]' (FDC) to 'ram_16tiles_inst/mapping_tl_tile_idx_d1_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 879.434 ; gain = 547.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_true_dual_port_ram:    | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|clahe_true_dual_port_ram:    | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|clahe_clipper_cdf      | A*(B:0xff)            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clahe_mapping_parallel | (C:0x200)+(A:0x333)*B | 9      | 10     | 10     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|clahe_mapping_parallel | (C:0x200)+(A:0x5b0)*B | 8      | 11     | 10     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|clahe_mapping_parallel | A*B                   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clahe_mapping_parallel | C+A*B                 | 16     | 8      | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_1/gen_ram_a[0].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_3/gen_ram_a[1].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_5/gen_ram_a[2].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_6/gen_ram_a[3].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_7/gen_ram_a[4].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_8/gen_ram_a[5].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_9/gen_ram_a[6].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_10/gen_ram_a[7].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_11/gen_ram_a[8].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_12/gen_ram_a[9].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_13/gen_ram_a[10].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_14/gen_ram_a[11].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_15/gen_ram_a[12].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_16/gen_ram_a[13].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_17/gen_ram_a[14].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_18/gen_ram_a[15].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_19/gen_ram_b[0].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_20/gen_ram_b[1].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_21/gen_ram_b[2].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_22/gen_ram_b[3].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_23/gen_ram_b[4].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_24/gen_ram_b[5].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_25/gen_ram_b[6].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_26/gen_ram_b[7].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_27/gen_ram_b[8].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_28/gen_ram_b[9].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_29/gen_ram_b[10].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_30/gen_ram_b[11].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_31/gen_ram_b[12].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_32/gen_ram_b[13].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_33/gen_ram_b[14].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/i_34/gen_ram_b[15].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance clipper_cdf_inst/i_1/hist_buf_ram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance clipper_cdf_inst/i_5/cdf_ram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_clipper_cdf.v:362]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:419]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:416]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:420]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:416]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 925.172 ; gain = 593.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1062.871 ; gain = 730.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_simple_dual_ram_model: | ram_reg    | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|clahe_true_dual_port_ram:    | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|clahe_true_dual_port_ram:    | ram_reg    | 256 x 16(READ_FIRST)   | W | R | 256 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:329]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:330]
INFO: [Synth 8-3886] merging instance 'i_8612' (FDC) to 'i_8621'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_clipper_cdf.v:362]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_coord_counter.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:419]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:416]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:420]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.srcs/sources_1/imports/rtl/clahe_mapping_parallel.v:416]
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[0].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[1].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[2].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[3].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[4].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[5].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[6].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[7].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[8].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[9].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[10].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[11].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[12].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[13].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[14].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_a[15].ram_a_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[0].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[1].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[2].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[3].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[4].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[5].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[6].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[7].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[8].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[9].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[10].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[11].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[12].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[13].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[14].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_16tiles_inst/gen_ram_b[15].ram_b_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance clipper_cdf_inst/hist_buf_ram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance clipper_cdf_inst/cdf_ram_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1062.875 ; gain = 730.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1062.875 ; gain = 730.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1062.875 ; gain = 730.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1062.875 ; gain = 730.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1062.875 ; gain = 730.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1062.875 ; gain = 730.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1062.875 ; gain = 730.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|clahe_top   | mapping_inst/out_u_reg[7] | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|clahe_top   | mapping_inst/out_v_reg[7] | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|clahe_top   | mapping_inst/out_href_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |   253|
|3     |DSP48E1    |     2|
|4     |DSP48E1_1  |     3|
|5     |LUT1       |    42|
|6     |LUT2       |   364|
|7     |LUT3       |   705|
|8     |LUT4       |   433|
|9     |LUT5       |   445|
|10    |LUT6       |  1534|
|11    |MUXF7      |   160|
|12    |MUXF8      |    32|
|13    |RAMB18E1   |    32|
|14    |RAMB18E1_1 |     2|
|15    |SRL16E     |    17|
|16    |FDCE       |   541|
|17    |FDPE       |     2|
|18    |FDRE       |    17|
|19    |IBUF       |    46|
|20    |OBUF       |    29|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------------+------+
|      |Instance                       |Module                         |Cells |
+------+-------------------------------+-------------------------------+------+
|1     |top                            |                               |  4660|
|2     |  clipper_cdf_inst             |clahe_clipper_cdf              |  1627|
|3     |    cdf_ram_inst               |clahe_true_dual_port_ram       |    33|
|4     |    hist_buf_ram_inst          |clahe_true_dual_port_ram_31    |    68|
|5     |  coord_counter_inst           |clahe_coord_counter            |   125|
|6     |  hist_stat_inst               |clahe_histogram_stat           |  1035|
|7     |  mapping_inst                 |clahe_mapping_parallel         |   715|
|8     |  ram_16tiles_inst             |clahe_ram_16tiles_parallel     |  1045|
|9     |    \gen_ram_a[0].ram_a_inst   |clahe_simple_dual_ram_model    |    11|
|10    |    \gen_ram_a[10].ram_a_inst  |clahe_simple_dual_ram_model_0  |     9|
|11    |    \gen_ram_a[11].ram_a_inst  |clahe_simple_dual_ram_model_1  |    90|
|12    |    \gen_ram_a[12].ram_a_inst  |clahe_simple_dual_ram_model_2  |     9|
|13    |    \gen_ram_a[13].ram_a_inst  |clahe_simple_dual_ram_model_3  |     9|
|14    |    \gen_ram_a[14].ram_a_inst  |clahe_simple_dual_ram_model_4  |     9|
|15    |    \gen_ram_a[15].ram_a_inst  |clahe_simple_dual_ram_model_5  |    90|
|16    |    \gen_ram_a[1].ram_a_inst   |clahe_simple_dual_ram_model_6  |     9|
|17    |    \gen_ram_a[2].ram_a_inst   |clahe_simple_dual_ram_model_7  |     9|
|18    |    \gen_ram_a[3].ram_a_inst   |clahe_simple_dual_ram_model_8  |   105|
|19    |    \gen_ram_a[4].ram_a_inst   |clahe_simple_dual_ram_model_9  |     9|
|20    |    \gen_ram_a[5].ram_a_inst   |clahe_simple_dual_ram_model_10 |     9|
|21    |    \gen_ram_a[6].ram_a_inst   |clahe_simple_dual_ram_model_11 |     9|
|22    |    \gen_ram_a[7].ram_a_inst   |clahe_simple_dual_ram_model_12 |    59|
|23    |    \gen_ram_a[8].ram_a_inst   |clahe_simple_dual_ram_model_13 |     9|
|24    |    \gen_ram_a[9].ram_a_inst   |clahe_simple_dual_ram_model_14 |     9|
|25    |    \gen_ram_b[0].ram_b_inst   |clahe_simple_dual_ram_model_15 |    12|
|26    |    \gen_ram_b[10].ram_b_inst  |clahe_simple_dual_ram_model_16 |     9|
|27    |    \gen_ram_b[11].ram_b_inst  |clahe_simple_dual_ram_model_17 |   162|
|28    |    \gen_ram_b[12].ram_b_inst  |clahe_simple_dual_ram_model_18 |    10|
|29    |    \gen_ram_b[13].ram_b_inst  |clahe_simple_dual_ram_model_19 |     9|
|30    |    \gen_ram_b[14].ram_b_inst  |clahe_simple_dual_ram_model_20 |     9|
|31    |    \gen_ram_b[15].ram_b_inst  |clahe_simple_dual_ram_model_21 |   121|
|32    |    \gen_ram_b[1].ram_b_inst   |clahe_simple_dual_ram_model_22 |     9|
|33    |    \gen_ram_b[2].ram_b_inst   |clahe_simple_dual_ram_model_23 |     9|
|34    |    \gen_ram_b[3].ram_b_inst   |clahe_simple_dual_ram_model_24 |   105|
|35    |    \gen_ram_b[4].ram_b_inst   |clahe_simple_dual_ram_model_25 |     9|
|36    |    \gen_ram_b[5].ram_b_inst   |clahe_simple_dual_ram_model_26 |     9|
|37    |    \gen_ram_b[6].ram_b_inst   |clahe_simple_dual_ram_model_27 |     9|
|38    |    \gen_ram_b[7].ram_b_inst   |clahe_simple_dual_ram_model_28 |    58|
|39    |    \gen_ram_b[8].ram_b_inst   |clahe_simple_dual_ram_model_29 |     9|
|40    |    \gen_ram_b[9].ram_b_inst   |clahe_simple_dual_ram_model_30 |     9|
+------+-------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1062.875 ; gain = 730.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1062.875 ; gain = 349.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1062.875 ; gain = 730.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 484 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1062.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
205 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1062.875 ; gain = 743.828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.875 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA_codes/CLAHE/vivado_project/clahe_vivado/clahe_vivado.runs/synth_1/clahe_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clahe_top_utilization_synth.rpt -pb clahe_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  7 01:59:19 2025...
