{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1734756133573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1734756133573 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cam_proj EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"cam_proj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734756133605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734756133645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734756133645 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1734756133700 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1734756133700 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1734756133700 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1734756133700 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 143 multiplication of 103 " "Can't achieve requested value multiplication of 143 for clock output pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 103" {  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1734756133700 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] division of 50 division of 36 " "Can't achieve requested value division of 50 for clock output pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 36" {  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1734756133700 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] 103 36 0 0 " "Implementing clock multiplication of 103, clock division of 36, and phase shift of 0 degrees (0 ps) for pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1734756133700 ""}  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1734756133700 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734756133960 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734756133964 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734756134102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734756134102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734756134102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734756134102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734756134102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734756134102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734756134102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734756134102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734756134102 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1734756134102 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 17249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734756134111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 17251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734756134111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 17253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734756134111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 17255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734756134111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 17257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734756134111 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1734756134111 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734756134114 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1734756134807 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 87 " "No exact pin location assignment(s) for 16 pins of 87 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1734756135489 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 and the PLL pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 103 " "The value of the parameter \"M\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 103" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 9 " "The value of the parameter \"N\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 9" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 14000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 14000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 17601 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 17601" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 22222 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 is 22222" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1734756135503 ""}  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3625 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3646 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 93 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1734756135503 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 106 0 0 } } { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1734756135516 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1734756136088 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_b5o1 " "Entity dcfifo_b5o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe7\|dffe8a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734756136092 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734756136092 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1734756136092 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kul1 " "Entity dcfifo_kul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734756136092 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734756136092 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1734756136092 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1734756136092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_1f9:dffpipe7\|dffe8a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_1f9:dffpipe7\|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1734756136107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1734756136108 ""}  } { { "C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1734756136108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_ve9:dffpipe7\|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1734756136110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1734756136110 ""}  } { { "C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/23.1std/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1734756136110 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cam_proj.out.sdc " "Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1734756136111 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1734756136111 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1734756136113 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734756136143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734756136143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734756136143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout " "Cell: neiroset\|block\|inst_1\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734756136143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[0\]~0  from: dataa  to: combout " "Cell: neiroset\|block\|step_out\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734756136143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[1\]~2  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[1\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734756136143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[2\]~4  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734756136143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[3\]~6  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734756136143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: neiroset\|block\|step_out\[4\]~8  from: cin  to: combout " "Cell: neiroset\|block\|step_out\[4\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734756136143 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1734756136143 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1734756136176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1734756136177 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1734756136179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734756136534 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|memorywork:block\|step\[1\] " "Destination node TOP:neiroset\|memorywork:block\|step\[1\]" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136534 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|memorywork:block\|step\[2\] " "Destination node TOP:neiroset\|memorywork:block\|step\[2\]" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136534 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|memorywork:block\|step\[3\] " "Destination node TOP:neiroset\|memorywork:block\|step\[3\]" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 1622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136534 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|memorywork:block\|step\[4\] " "Destination node TOP:neiroset\|memorywork:block\|step\[4\]" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/RAMtoMEM.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136534 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734756136534 ""}  } { { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 17227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734756136534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734756136534 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734756136534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734756136534 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734756136534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734756136534 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734756136534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734756136534 ""}  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734756136534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble  " "Automatically promoted node hellosoc_top:TFT\|tft_ili9341:tft\|frameBufferLowNibble " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734756136534 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|Selector30~0 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|Selector30~0" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 5411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136534 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hellosoc_top:TFT\|tft_ili9341:tft\|spiData\[1\]~3 " "Destination node hellosoc_top:TFT\|tft_ili9341:tft\|spiData\[1\]~3" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 6019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136534 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734756136534 ""}  } { { "../code/lcd/tft_ili9341.sv" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/tft_ili9341.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734756136534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_controller:SDRAM\|busy  " "Automatically promoted node sdram_controller:SDRAM\|busy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734756136534 ""}  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734756136534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_controller:SDRAM\|rd_ready_r  " "Automatically promoted node sdram_controller:SDRAM\|rd_ready_r " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734756136535 ""}  } { { "../code/synt/sdram_controller.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 3161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734756136535 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|WideOr0~1  " "Automatically promoted node TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|WideOr0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734756136535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a10 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 360 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a9 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 328 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a8 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 296 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a7 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 264 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a6 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 232 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a5 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 200 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a4 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 168 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a3 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 136 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a2 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 104 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a1 " "Destination node TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\|altsyncram_70j1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_70j1.tdf" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/altsyncram_70j1.tdf" 72 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 4630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1734756136535 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734756136535 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/addressRAM.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 8339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734756136535 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TOP:neiroset\|conv_TOP:conv\|STOP  " "Automatically promoted node TOP:neiroset\|conv_TOP:conv\|STOP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734756136535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|conv_en~0 " "Destination node TOP:neiroset\|conv_en~0" {  } { { "../code/neuroset/TOP.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 6963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:neiroset\|conv_TOP:conv\|STOP~0 " "Destination node TOP:neiroset\|conv_TOP:conv\|STOP~0" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 8302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734756136535 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734756136535 ""}  } { { "../code/neuroset/conv_TOP.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/conv_TOP.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 2145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734756136535 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734756137190 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734756137195 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734756137196 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734756137203 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734756137214 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734756137223 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734756137521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "15 Embedded multiplier block " "Packed 15 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1734756137526 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "15 " "Created 15 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1734756137526 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734756137526 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1734756137569 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1734756137569 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1734756137569 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 5 51 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734756137570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 37 26 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734756137570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 1 72 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734756137570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 22 49 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734756137570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734756137570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 55 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734756137570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 8 64 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734756137570 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1734756137570 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1734756137570 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1734756137570 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] XCLK_cam~output " "PLL \"pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"XCLK_cam~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll.v" 115 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 98 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1734756137632 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 clk\[0\] sdram_clk~output " "PLL \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_for_disp_altpll.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/db/pll_for_disp_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_for_disp.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/pll_for_disp.v" 107 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 106 0 0 } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 37 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1734756137636 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[12\] " "Node \"sd_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1734756138326 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1734756138326 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734756138326 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1734756138337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734756140415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734756141646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734756141716 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734756155036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734756155036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734756155971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1734756161958 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734756161958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1734756167266 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734756167266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734756167272 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.01 " "Total time spent on timing analysis during the Fitter is 6.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1734756167498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734756167552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734756168088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734756168092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734756168594 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734756169614 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1734756170614 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "start_gray_kn 3.3-V LVTTL M21 " "Pin start_gray_kn uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { start_gray_kn } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_gray_kn" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[0\] 3.3-V LVTTL W3 " "Pin sd_data\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[0\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[1\] 3.3-V LVTTL W2 " "Pin sd_data\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[1\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[2\] 3.3-V LVTTL V4 " "Pin sd_data\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[2\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[3\] 3.3-V LVTTL W1 " "Pin sd_data\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[3\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[4\] 3.3-V LVTTL V3 " "Pin sd_data\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[4\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[5\] 3.3-V LVTTL V2 " "Pin sd_data\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[5\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[6\] 3.3-V LVTTL V1 " "Pin sd_data\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[6\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[7\] 3.3-V LVTTL U3 " "Pin sd_data\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[7\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[8\] 3.3-V LVTTL Y3 " "Pin sd_data\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[8\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[9\] 3.3-V LVTTL Y4 " "Pin sd_data\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[9\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[10\] 3.3-V LVTTL AB1 " "Pin sd_data\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[10\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[11\] 3.3-V LVTTL AA3 " "Pin sd_data\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[11\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[12\] 3.3-V LVTTL AB2 " "Pin sd_data\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[12\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[13\] 3.3-V LVTTL AC1 " "Pin sd_data\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[13\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[14\] 3.3-V LVTTL AB3 " "Pin sd_data\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[14\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[15\] 3.3-V LVTTL AC2 " "Pin sd_data\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { sd_data[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[15\]" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL M23 " "Pin rst uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL Y2 " "Pin clk50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { clk50 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "../top/cam_proj_top.v" "" { Text "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734756170641 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1734756170641 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\intelFPGA_pro\\22.3\\Lic_Q22+IP.dat; FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\intelFPGA_pro\\22.3\\Lic_Q22+IP.dat; FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1734756170881 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\intelFPGA_pro\\22.3\\Lic_Q22+IP.dat; FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\intelFPGA_pro\\22.3\\Lic_Q22+IP.dat; FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1734756170885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj.fit.smsg " "Generated suppressed messages file C:/Users/HoangHai/Desktop/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/output_files/cam_proj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734756170944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5948 " "Peak virtual memory: 5948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734756171907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 11:42:51 2024 " "Processing ended: Sat Dec 21 11:42:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734756171907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734756171907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734756171907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734756171907 ""}
