// Seed: 2955011618
module module_0 ();
  initial if (1'b0) id_1 <= id_1 & 1'b0;
  id_2 :
  assert property (@(posedge 1) id_1)
  else begin
    id_2 = 1'b0;
  end
  wire id_3;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    output supply0 id_2,
    input tri id_3,
    output wire id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7,
    input wire id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11
);
  always id_4 = id_0;
  module_0();
  wire id_13, id_14;
endmodule
