{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724635987780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724635987780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 22:33:07 2024 " "Processing started: Sun Aug 25 22:33:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724635987780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1724635987780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1724635987780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1724635988041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1724635988041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab1-ALU " "Found design unit 1: Lab1-ALU" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635993434 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Found entity 1: Lab1" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635993434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724635993434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Lab1-behavior " "Found design unit 1: tb_Lab1-behavior" {  } { { "tb_Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/tb_Lab1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635993436 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Lab1 " "Found entity 1: tb_Lab1" {  } { { "tb_Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/tb_Lab1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724635993436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724635993436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1724635993458 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_result Lab1.vhd(31) " "VHDL Process Statement warning at Lab1.vhd(31): signal \"temp_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1724635993460 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_result Lab1.vhd(34) " "VHDL Process Statement warning at Lab1.vhd(34): signal \"temp_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1724635993460 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_int Lab1.vhd(39) " "VHDL Process Statement warning at Lab1.vhd(39): signal \"R_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1724635993460 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_int Lab1.vhd(49) " "VHDL Process Statement warning at Lab1.vhd(49): signal \"R_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1724635993460 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_int Lab1.vhd(70) " "VHDL Process Statement warning at Lab1.vhd(70): signal \"R_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1724635993460 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_int Lab1.vhd(75) " "VHDL Process Statement warning at Lab1.vhd(75): signal \"R_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1724635993460 "|Lab1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_result Lab1.vhd(18) " "VHDL Process Statement warning at Lab1.vhd(18): inferring latch(es) for signal or variable \"temp_result\", which holds its previous value in one or more paths through the process" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1724635993461 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[0\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[0\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993461 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[1\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[1\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993461 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[2\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[2\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993461 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[3\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[3\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993461 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[4\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[4\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993461 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[5\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[5\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993461 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[6\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[6\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[7\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[7\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[8\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[8\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[9\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[9\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[10\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[10\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[11\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[11\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[12\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[12\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[13\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[13\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[14\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[14\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[15\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[15\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[16\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[16\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[17\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[17\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[18\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[18\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[19\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[19\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[20\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[20\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[21\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[21\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[22\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[22\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[23\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[23\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[24\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[24\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[25\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[25\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[26\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[26\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[27\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[27\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[28\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[28\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993462 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[29\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[29\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993463 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[30\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[30\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993463 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[31\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[31\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993463 "|Lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_result\[32\] Lab1.vhd(18) " "Inferred latch for \"temp_result\[32\]\" at Lab1.vhd(18)" {  } { { "Lab1.vhd" "" { Text "C:/Users/raffa/OneDrive/Documentos/Arquitetura/lab1/Lab1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1724635993463 "|Lab1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724635993554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 22:33:13 2024 " "Processing ended: Sun Aug 25 22:33:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724635993554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724635993554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724635993554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1724635993554 ""}
