#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 30 20:58:05 2022
# Process ID: 10956
# Current directory: E:/Code/4K-Upsampling-System-on-Zynq/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3760 E:\Code\4K-Upsampling-System-on-Zynq\vivado\vivado.xpr
# Log file: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.log
# Journal file: E:/Code/4K-Upsampling-System-on-Zynq/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
open_run synth_1 -name synth_1
open_bd_design {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_dma_0_M_AXIS_MM2S}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_data_fifo_0_M_AXIS}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {Upsampling_Bayes_0_m00_axis}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axis_data_fifo_1_M_AXIS}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axis_data_fifo_0_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axis_data_fifo_1_M_AXIS] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets Upsampling_Bayes_0_m00_axis] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {2.5} CONFIG.C_DATA_DEPTH {2048}] [get_bd_cells system_ila_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[0]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[1]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[2]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[3]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[4]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[5]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[6]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[7]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[8]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[9]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[10]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[11]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[12]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[13]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[14]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[15]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[16]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[17]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[18]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[19]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[20]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[21]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[22]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[23]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[24]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[25]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[26]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[27]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[28]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[29]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[30]} {design_1_i/Upsampling_Bayes_0/inst/s_axis_get_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Upsampling_Bayes_0/inst/pixel_low[0]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[1]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[2]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[3]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[4]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[5]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[6]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[7]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[8]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[9]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[10]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[11]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[12]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[13]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[14]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[15]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[16]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[17]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[18]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[19]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[20]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[21]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[22]} {design_1_i/Upsampling_Bayes_0/inst/pixel_low[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 96 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Upsampling_Bayes_0/inst/pixel_high[0]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[1]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[2]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[3]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[4]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[5]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[6]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[7]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[8]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[9]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[10]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[11]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[12]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[13]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[14]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[15]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[16]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[17]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[18]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[19]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[20]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[21]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[22]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[23]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[24]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[25]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[26]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[27]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[28]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[29]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[30]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[31]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[32]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[33]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[34]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[35]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[36]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[37]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[38]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[39]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[40]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[41]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[42]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[43]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[44]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[45]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[46]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[47]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[48]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[49]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[50]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[51]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[52]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[53]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[54]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[55]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[56]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[57]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[58]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[59]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[60]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[61]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[62]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[63]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[64]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[65]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[66]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[67]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[68]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[69]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[70]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[71]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[72]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[73]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[74]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[75]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[76]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[77]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[78]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[79]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[80]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[81]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[82]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[83]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[84]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[85]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[86]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[87]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[88]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[89]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[90]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[91]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[92]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[93]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[94]} {design_1_i/Upsampling_Bayes_0/inst/pixel_high[95]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/Upsampling_Bayes_0/inst/axis_pixel_buffer_full ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/Upsampling_Bayes_0/inst/s_axis_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/Upsampling_Bayes_0/inst/sr_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/Upsampling_Bayes_0/inst/sr_pin_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/Upsampling_Bayes_0/inst/sr_pout_en ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
write_hw_platform -fixed -force  -include_bit -file E:/Code/4K-Upsampling-System-on-Zynq/vitis/design_1_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file E:/Code/4K-Upsampling-System-on-Zynq/vitis/design_1_wrapper.xsa
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
write_hw_platform -fixed -force  -include_bit -file E:/Code/4K-Upsampling-System-on-Zynq/vitis/design_1_wrapper.xsa
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -force  -include_bit -file E:/Code/4K-Upsampling-System-on-Zynq/vitis/design_1_wrapper.xsa
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file E:/Code/4K-Upsampling-System-on-Zynq/vitis/design_1_wrapper.xsa
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_bd_design {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
save_wave_config {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
save_wave_config {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/Upsampling_Bayes_0/inst/sr_pin_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_bd_design {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells Upsampling_Bayes_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axis_data_fifo_1/S_AXIS]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
save_wave_config {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
