<profile>

<section name = "Vitis HLS Report for 'fcc_combined'" level="0">
<item name = "Date">Fri May  6 16:43:07 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">fcc_combined</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_32_1">5, ?, 5 ~ ?, -, -, 1 ~ ?, no</column>
<column name=" + VITIS_LOOP_33_2">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_39_3">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- LOOP1">?, ?, ?, -, -, 1 ~ ?, no</column>
<column name=" + LOOP2">?, ?, 5, 1, 1, ?, yes</column>
<column name="- VITIS_LOOP_55_4_VITIS_LOOP_56_5">?, ?, 8, 1, 1, ?, yes</column>
<column name="- VITIS_LOOP_63_6">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 6, -, -, -</column>
<column name="Expression">-, -, 0, 779, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 0, 1144, 1241, -</column>
<column name="Memory">2050, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 457, -</column>
<column name="Register">-, -, 1403, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">732, 2, 2, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CRTL_BUS_s_axi_U">CRTL_BUS_s_axi, 0, 0, 119, 170, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 182, 296, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 537, 677, 0</column>
<column name="mul_31ns_32ns_63_2_1_U2">mul_31ns_32ns_63_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_31s_31s_31_2_1_U1">mul_31s_31s_31_2_1, 0, 0, 141, 48, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_10ns_11ns_20ns_20_4_1_U4">mac_muladd_10ns_11ns_20ns_20_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_16s_23ns_23_4_1_U5">mac_muladd_16s_16s_23ns_23_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_23ns_23_4_1_U8">mac_muladd_16s_16s_23ns_23_4_1, i0 + i1 * i2</column>
<column name="mul_mul_10ns_11ns_20_4_1_U3">mul_mul_10ns_11ns_20_4_1, i0 * i1</column>
<column name="mul_mul_10ns_11ns_20_4_1_U7">mul_mul_10ns_11ns_20_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_23_4_1_U6">mul_mul_16s_16s_23_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bbuf_V_U">bbuf_V, 1, 0, 0, 0, 1000, 16, 1, 16000</column>
<column name="dbbuf_V_U">dbbuf_V, 1, 0, 0, 0, 1000, 16, 1, 16000</column>
<column name="dwbuf_V_U">dwbuf_V, 1024, 0, 0, 0, 1000000, 16, 1, 16000000</column>
<column name="wbuf_V_U">wbuf_V, 1024, 0, 0, 0, 1000000, 16, 1, 16000000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1116_fu_812_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln32_fu_479_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln33_fu_554_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln34_fu_573_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln39_fu_582_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln44_fu_768_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln48_fu_792_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln55_1_fu_620_p2">+, 0, 0, 70, 63, 1</column>
<column name="add_ln55_fu_631_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln56_fu_682_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln63_fu_741_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln703_fu_762_p2">+, 0, 0, 23, 16, 16</column>
<column name="empty_32_fu_529_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="cmp28237_fu_465_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln32_1_fu_485_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln32_fu_459_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln33_fu_564_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln39_fu_588_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln44_fu_774_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln48_fu_798_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln55_fu_626_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="icmp_ln56_fu_637_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln63_fu_747_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="select_ln55_2_fu_658_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln55_3_fu_670_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln55_fu_642_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">151, 34, 1, 34</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter7">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_rhs_phi_fu_452_p4">9, 2, 16, 32</column>
<column name="bbuf_V_address0">14, 3, 10, 30</column>
<column name="dx_WEN_A">9, 2, 2, 4</column>
<column name="dy_Addr_A_orig">14, 3, 32, 96</column>
<column name="gmem_ARADDR">14, 3, 32, 96</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_1_reg_371">9, 2, 31, 62</column>
<column name="i_2_reg_426">9, 2, 31, 62</column>
<column name="i_3_reg_393">9, 2, 31, 62</column>
<column name="i_4_reg_415">9, 2, 31, 62</column>
<column name="i_reg_348">9, 2, 31, 62</column>
<column name="indvar_flatten_reg_382">9, 2, 63, 126</column>
<column name="j_1_reg_437">9, 2, 32, 64</column>
<column name="j_2_reg_404">9, 2, 32, 64</column>
<column name="j_reg_360">9, 2, 31, 62</column>
<column name="rhs_reg_448">9, 2, 16, 32</column>
<column name="wbuf_V_address0">20, 4, 20, 80</column>
<column name="x_Addr_A_orig">14, 3, 32, 96</column>
<column name="y_WEN_A">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln32_reg_940">31, 0, 31, 0</column>
<column name="add_ln34_reg_989">20, 0, 20, 0</column>
<column name="add_ln34_reg_989_pp0_iter1_reg">20, 0, 20, 0</column>
<column name="add_ln44_reg_1150">31, 0, 31, 0</column>
<column name="add_ln703_reg_1145">16, 0, 16, 0</column>
<column name="ap_CS_fsm">33, 0, 33, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter4">1, 0, 1, 0</column>
<column name="b_read_reg_911">32, 0, 32, 0</column>
<column name="cmp28237_reg_925">1, 0, 1, 0</column>
<column name="dbbuf_V_addr_reg_1134">10, 0, 10, 0</column>
<column name="dbbuf_V_addr_reg_1134_pp3_iter1_reg">10, 0, 10, 0</column>
<column name="dwbuf_V_addr_reg_1109">20, 0, 20, 0</column>
<column name="dwbuf_V_addr_reg_1109_pp2_iter4_reg">20, 0, 20, 0</column>
<column name="empty_28_reg_935">31, 0, 31, 0</column>
<column name="empty_31_reg_959">31, 0, 31, 0</column>
<column name="empty_32_reg_964">32, 0, 32, 0</column>
<column name="empty_reg_929">31, 0, 31, 0</column>
<column name="fwprop_read_reg_891">1, 0, 1, 0</column>
<column name="gmem_addr_1_read_reg_994">16, 0, 16, 0</column>
<column name="gmem_addr_read_reg_1013">16, 0, 16, 0</column>
<column name="gmem_addr_reg_953">32, 0, 32, 0</column>
<column name="i_1_reg_371">31, 0, 31, 0</column>
<column name="i_2_reg_426">31, 0, 31, 0</column>
<column name="i_3_reg_393">31, 0, 31, 0</column>
<column name="i_4_reg_415">31, 0, 31, 0</column>
<column name="i_reg_348">31, 0, 31, 0</column>
<column name="icmp_ln32_reg_921">1, 0, 1, 0</column>
<column name="icmp_ln33_reg_985">1, 0, 1, 0</column>
<column name="icmp_ln33_reg_985_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln39_reg_1004">1, 0, 1, 0</column>
<column name="icmp_ln39_reg_1004_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln48_reg_1193">1, 0, 1, 0</column>
<column name="icmp_ln55_reg_1048">1, 0, 1, 0</column>
<column name="icmp_ln63_reg_1130">1, 0, 1, 0</column>
<column name="icmp_ln63_reg_1130_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_382">63, 0, 63, 0</column>
<column name="j_1_reg_437">32, 0, 32, 0</column>
<column name="j_2_reg_404">32, 0, 32, 0</column>
<column name="j_reg_360">31, 0, 31, 0</column>
<column name="mul_ln1116_reg_1178">20, 0, 20, 0</column>
<column name="mul_ln34_reg_969">20, 0, 20, 0</column>
<column name="mul_ln55_reg_1038">63, 0, 63, 0</column>
<column name="rhs_reg_448">16, 0, 16, 0</column>
<column name="select_ln55_2_reg_1052">10, 0, 10, 0</column>
<column name="sext_ln55_reg_1093">23, 0, 23, 0</column>
<column name="sext_ln55_reg_1093_pp2_iter3_reg">23, 0, 23, 0</column>
<column name="trunc_ln1118_reg_1067">20, 0, 20, 0</column>
<column name="trunc_ln1118_reg_1067_pp2_iter1_reg">20, 0, 20, 0</column>
<column name="trunc_ln40_reg_1008">10, 0, 10, 0</column>
<column name="trunc_ln40_reg_1008_pp1_iter1_reg">10, 0, 10, 0</column>
<column name="trunc_ln44_reg_1033">31, 0, 31, 0</column>
<column name="trunc_ln46_reg_1158">10, 0, 10, 0</column>
<column name="trunc_ln55_reg_1018">31, 0, 31, 0</column>
<column name="w_read_reg_916">32, 0, 32, 0</column>
<column name="xdim_read_reg_902">32, 0, 32, 0</column>
<column name="y_addr_reg_1173">10, 0, 10, 0</column>
<column name="ydim_read_reg_895">32, 0, 32, 0</column>
<column name="zext_ln1118_reg_1083">20, 0, 32, 12</column>
<column name="icmp_ln48_reg_1193">64, 32, 1, 0</column>
<column name="icmp_ln55_reg_1048">64, 32, 1, 0</column>
<column name="zext_ln1118_reg_1083">64, 32, 32, 12</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 6, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 6, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fcc_combined, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fcc_combined, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fcc_combined, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="x_Addr_A">out, 32, bram, x, array</column>
<column name="x_EN_A">out, 1, bram, x, array</column>
<column name="x_WEN_A">out, 2, bram, x, array</column>
<column name="x_Din_A">out, 16, bram, x, array</column>
<column name="x_Dout_A">in, 16, bram, x, array</column>
<column name="x_Clk_A">out, 1, bram, x, array</column>
<column name="x_Rst_A">out, 1, bram, x, array</column>
<column name="dx_Addr_A">out, 32, bram, dx, array</column>
<column name="dx_EN_A">out, 1, bram, dx, array</column>
<column name="dx_WEN_A">out, 2, bram, dx, array</column>
<column name="dx_Din_A">out, 16, bram, dx, array</column>
<column name="dx_Dout_A">in, 16, bram, dx, array</column>
<column name="dx_Clk_A">out, 1, bram, dx, array</column>
<column name="dx_Rst_A">out, 1, bram, dx, array</column>
<column name="y_Addr_A">out, 32, bram, y, array</column>
<column name="y_EN_A">out, 1, bram, y, array</column>
<column name="y_WEN_A">out, 2, bram, y, array</column>
<column name="y_Din_A">out, 16, bram, y, array</column>
<column name="y_Dout_A">in, 16, bram, y, array</column>
<column name="y_Clk_A">out, 1, bram, y, array</column>
<column name="y_Rst_A">out, 1, bram, y, array</column>
<column name="dy_Addr_A">out, 32, bram, dy, array</column>
<column name="dy_EN_A">out, 1, bram, dy, array</column>
<column name="dy_WEN_A">out, 2, bram, dy, array</column>
<column name="dy_Din_A">out, 16, bram, dy, array</column>
<column name="dy_Dout_A">in, 16, bram, dy, array</column>
<column name="dy_Clk_A">out, 1, bram, dy, array</column>
<column name="dy_Rst_A">out, 1, bram, dy, array</column>
</table>
</item>
</section>
</profile>
