Vivado Simulator 2015.2
Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200000.000
MMCM_VCO_PERIOD       = 833.333
#################################################

top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 63 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/grdch_nbi_sim/inst_fifo_gen_rdch/gaxifull/grdch/grdch2/axi_rdch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/grach_nbi_sim/inst_fifo_gen_rach/gaxifull/grdch/grach2/axi_rach/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwrch_nbi_sim/inst_fifo_gen_wrch/gaxifull/gwrch/gwrch2/axi_wrch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwdch_nbi_sim/inst_fifo_gen_wdch/gaxifull/gwrch/gwdch2/axi_wdch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwach_nbi_sim/inst_fifo_gen_wach/gaxifull/gwrch/gwach2/axi_wach/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/axi_quad_spi_0/U0/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/TX_FIFO_II/use_2n_depth/v6_s6_and_later/I_ASYNC_FIFO_BRAM/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/axi_quad_spi_0/U0/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/RX_FIFO_II/use_2n_depth/v6_s6_and_later/I_ASYNC_FIFO_BRAM/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200000.000
MMCM_VCO_PERIOD       = 833.333
#################################################

top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 63 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/grdch_nbi_sim/inst_fifo_gen_rdch/gaxifull/grdch/grdch2/axi_rdch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/grach_nbi_sim/inst_fifo_gen_rach/gaxifull/grdch/grach2/axi_rach/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwrch_nbi_sim/inst_fifo_gen_wrch/gaxifull/gwrch/gwrch2/axi_wrch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwdch_nbi_sim/inst_fifo_gen_wdch/gaxifull/gwrch/gwdch2/axi_wdch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwach_nbi_sim/inst_fifo_gen_wach/gaxifull/gwrch/gwach2/axi_wach/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/axi_quad_spi_0/U0/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/TX_FIFO_II/use_2n_depth/v6_s6_and_later/I_ASYNC_FIFO_BRAM/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/axi_quad_spi_0/U0/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/RX_FIFO_II/use_2n_depth/v6_s6_and_later/I_ASYNC_FIFO_BRAM/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 3700 ns  Iteration: 5  Process: /top_lvl/PROGRAMATOR_INST/clk_wiz_1/U0/mmcm_adv_inst/pchk_p  File: C:\Xilinx\Vivado\2015.2\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200000.000
MMCM_VCO_PERIOD       = 833.333
#################################################

top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 63 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/grdch_nbi_sim/inst_fifo_gen_rdch/gaxifull/grdch/grdch2/axi_rdch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/grach_nbi_sim/inst_fifo_gen_rach/gaxifull/grdch/grach2/axi_rach/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwrch_nbi_sim/inst_fifo_gen_wrch/gaxifull/gwrch/gwrch2/axi_wrch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwdch_nbi_sim/inst_fifo_gen_wdch/gaxifull/gwrch/gwdch2/axi_wdch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwach_nbi_sim/inst_fifo_gen_wach/gaxifull/gwrch/gwach2/axi_wach/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/axi_quad_spi_0/U0/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/TX_FIFO_II/use_2n_depth/v6_s6_and_later/I_ASYNC_FIFO_BRAM/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/axi_quad_spi_0/U0/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/RX_FIFO_II/use_2n_depth/v6_s6_and_later/I_ASYNC_FIFO_BRAM/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 3700 ns  Iteration: 5  Process: /top_lvl/PROGRAMATOR_INST/clk_wiz_1/U0/mmcm_adv_inst/pchk_p  File: C:\Xilinx\Vivado\2015.2\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200000.000
MMCM_VCO_PERIOD       = 833.333
#################################################

top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 63 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/grdch_nbi_sim/inst_fifo_gen_rdch/gaxifull/grdch/grdch2/axi_rdch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/grach_nbi_sim/inst_fifo_gen_rach/gaxifull/grdch/grach2/axi_rach/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwrch_nbi_sim/inst_fifo_gen_wrch/gaxifull/gwrch/gwrch2/axi_wrch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwdch_nbi_sim/inst_fifo_gen_wdch/gaxifull/gwrch/gwdch2/axi_wdch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwach_nbi_sim/inst_fifo_gen_wach/gaxifull/gwrch/gwach2/axi_wach/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/axi_quad_spi_0/U0/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/TX_FIFO_II/use_2n_depth/v6_s6_and_later/I_ASYNC_FIFO_BRAM/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/axi_quad_spi_0/U0/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/RX_FIFO_II/use_2n_depth/v6_s6_and_later/I_ASYNC_FIFO_BRAM/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 3700 ns  Iteration: 5  Process: /top_lvl/PROGRAMATOR_INST/clk_wiz_1/U0/mmcm_adv_inst/pchk_p  File: C:\Xilinx\Vivado\2015.2\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200000.000
MMCM_VCO_PERIOD       = 833.333
#################################################

top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 63 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/grdch_nbi_sim/inst_fifo_gen_rdch/gaxifull/grdch/grdch2/axi_rdch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/grach_nbi_sim/inst_fifo_gen_rach/gaxifull/grdch/grach2/axi_rach/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwrch_nbi_sim/inst_fifo_gen_wrch/gaxifull/gwrch/gwrch2/axi_wrch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwdch_nbi_sim/inst_fifo_gen_wdch/gaxifull/gwrch/gwdch2/axi_wdch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwach_nbi_sim/inst_fifo_gen_wach/gaxifull/gwrch/gwach2/axi_wach/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/axi_quad_spi_0/U0/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/TX_FIFO_II/use_2n_depth/v6_s6_and_later/I_ASYNC_FIFO_BRAM/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/axi_quad_spi_0/U0/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/RX_FIFO_II/use_2n_depth/v6_s6_and_later/I_ASYNC_FIFO_BRAM/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 3700 ns  Iteration: 5  Process: /top_lvl/PROGRAMATOR_INST/clk_wiz_1/U0/mmcm_adv_inst/pchk_p  File: C:\Xilinx\Vivado\2015.2\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200000.000
MMCM_VCO_PERIOD       = 833.333
#################################################

top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 63 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
top_lvl.PROGRAMATOR_INST.mig_7series_0.u_programator_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/grdch_nbi_sim/inst_fifo_gen_rdch/gaxifull/grdch/grdch2/axi_rdch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/grach_nbi_sim/inst_fifo_gen_rach/gaxifull/grdch/grach2/axi_rach/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwrch_nbi_sim/inst_fifo_gen_wrch/gaxifull/gwrch/gwrch2/axi_wrch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwdch_nbi_sim/inst_fifo_gen_wdch/gaxifull/gwrch/gwdch2/axi_wdch/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/gaxi_no_mm_beh_sim/gwach_nbi_sim/inst_fifo_gen_wach/gaxifull/gwrch/gwach2/axi_wach/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/axi_quad_spi_0/U0/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/TX_FIFO_II/use_2n_depth/v6_s6_and_later/I_ASYNC_FIFO_BRAM/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 fs  Iteration: 0  Process: /top_lvl/PROGRAMATOR_INST/axi_quad_spi_0/U0/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/RX_FIFO_II/use_2n_depth/v6_s6_and_later/I_ASYNC_FIFO_BRAM/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5360  File: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 3700 ns  Iteration: 5  Process: /top_lvl/PROGRAMATOR_INST/clk_wiz_1/U0/mmcm_adv_inst/pchk_p  File: C:\Xilinx\Vivado\2015.2\data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
