Real time: Nov/22/2014 18:14:00

Profiler Stats
--------------
Elapsed_time_in_seconds: 2638
Elapsed_time_in_minutes: 43.9667
Elapsed_time_in_hours: 0.732778
Elapsed_time_in_days: 0.0305324

Virtual_time_in_seconds: 2632.4
Virtual_time_in_minutes: 43.8733
Virtual_time_in_hours:   0.731222
Virtual_time_in_days:    0.731222

Ruby_current_time: 120061620
Ruby_start_time: 1
Ruby_cycles: 120061619

mbytes_resident: 3227.02
mbytes_total: 3271.45
resident_ratio: 0.986419

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1.20062e+08 [ 1.20062e+08 1.20062e+08 1.20062e+08 1.20062e+08 1.20062e+08 1.20062e+08 1.20062e+08 1.20062e+08 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 95473
  L1D_cache_total_misses: 90602	(94.898%)
  L1D_cache_total_demand_misses: 90602
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 90602
  L1D_cache_misses_per_instruction: 90602
  L1D_cache_instructions_per_misses: 1.10373e-05

  L1D_cache_request_type_LD:   50992	(53.4099)%
  L1D_cache_request_type_ST:   44481	(46.5901)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 95473 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 95473 ]

  L1D_cache_miss_type_LD:   47839	(52.8013)%
  L1D_cache_miss_type_ST:   42763	(47.1987)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 21218554
  L1T_cache_total_misses: 1473868	(6.94613%)
  L1T_cache_total_demand_misses: 1473868
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 1.47387e+06
  L1T_cache_misses_per_instruction: 1.47387e+06
  L1T_cache_instructions_per_misses: 6.78487e-07

  L1T_cache_request_type_LD:   15026726	(70.8188)%
  L1T_cache_request_type_ST:   6191828	(29.1812)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 21218554 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 21218554 ]

  L1T_cache_miss_type_LD:   284200	(19.2826)%
  L1T_cache_miss_type_ST:   1189668	(80.7174)%

L2_cache cache stats: 
  L2_cache_total_requests: 156731
  L2_cache_total_misses: 47620	(30.3833%)
  L2_cache_total_demand_misses: 47620
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 47620
  L2_cache_misses_per_instruction: 47620
  L2_cache_instructions_per_misses: 2.09996e-05

  L2_cache_request_type_LD:   47839	(30.523)%
  L2_cache_request_type_ST:   108892	(69.477)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 156731 average:     8 | standard deviation: 0 | 0 0 0 0 156731 ]

  L2_cache_miss_type_LD:   9575	(20.1071)%
  L2_cache_miss_type_ST:   38045	(79.8929)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 6476028
  L2T_cache_total_misses: 66129	(1.02114%)
  L2T_cache_total_demand_misses: 66129
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 66129
  L2T_cache_misses_per_instruction: 66129
  L2T_cache_instructions_per_misses: 1.5122e-05

  L2T_cache_request_type_LD:   284200	(4.38849)%
  L2T_cache_request_type_ST:   6191828	(95.6115)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 6476028 average: 30.9468 | standard deviation: 4.91614 | 0 0 0 0 284200 0 6191828 ]

  L2T_cache_miss_type_LD:   34071	(51.522)%
  L2T_cache_miss_type_ST:   32058	(48.478)%


TBE Queries: 6770292
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:2  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 31 count: 6770292 average: 1.38998 | standard deviation: 2.13503 | 1891587 2393993 1774378 556589 44923 6141 6419 7699 8433 6534 3591 2212 1833 2089 4234 7974 3068 3394 4158 5683 6827 7604 7110 5417 3410 1918 1093 797 570 364 136 114 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 16 count: 21314027 average: 3.09615 | standard deviation: 1.38623 | 0 2536013 4441063 6863506 4646208 2010819 723951 48341 2694 886 793 768 764 767 814 1019 35621 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 32 max: 5026 count: 21314027 average: 13.3184 | standard deviation: 38.2042 | 20513683 663806 13739 36464 16548 11743 4473 2339 959 13211 11197 22376 684 318 35 2 10 14 16 21 17 27 6 13 12 30 18 41 32 44 3 12 41 27 35 24 17 104 27 4 2 9 15 18 18 10 9 17 33 41 17 12 5 11 7 5 6 4 5 5 7 16 4 2 2 4 18 26 16 6 9 6 6 14 23 14 13 31 3 11 8 4 4 11 40 76 17 17 11 20 26 18 44 84 3 7 14 41 62 42 20 10 1 3 10 11 2 7 37 24 3 3 21 6 6 20 20 20 1 4 15 31 48 52 38 18 6 2 19 22 1 3 19 6 3 4 4 25 0 7 14 28 13 2 4 14 1 3 54 7 7 2 23 14 5 33 47 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 512 max: 4821 count: 15077718 average: 5.31497 | standard deviation: 29.5689 | 15076181 215 194 157 167 260 220 243 69 12 ]
miss_latency_ST: [binsize: 512 max: 5026 count: 6236309 average: 32.6686 | standard deviation: 48.4275 | 6235396 101 183 23 35 130 70 65 101 205 ]
miss_latency_L1Cache: [binsize: 32 max: 4592 count: 50839 average: 172.742 | standard deviation: 435.648 | 3026 21286 13485 1177 630 63 20 45 43 9584 47 33 26 6 8 2 9 11 15 19 14 5 6 10 10 14 18 30 28 6 3 11 9 3 8 19 12 12 2 4 2 7 14 17 9 5 7 17 33 30 12 11 5 7 7 5 6 3 3 5 6 10 4 2 2 4 18 26 16 5 4 3 6 10 19 14 10 4 3 11 8 1 4 11 17 33 17 17 9 8 26 17 15 6 3 7 11 26 62 42 18 1 1 3 2 3 2 5 10 11 3 3 2 2 6 20 17 4 1 4 9 23 46 52 36 6 5 2 7 5 1 0 1 0 0 0 0 0 0 5 7 21 12 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 32 max: 5026 count: 21263188 average: 12.9372 | standard deviation: 30.7956 | 20510657 642520 254 35287 15918 11680 4453 2294 916 3627 11150 22343 658 312 27 0 1 3 1 2 3 22 0 3 2 16 0 11 4 38 0 1 32 24 27 5 5 92 25 0 0 2 1 1 9 5 2 0 0 11 5 1 0 4 0 0 0 1 2 0 1 6 0 0 0 0 0 0 0 1 5 3 0 4 4 0 3 27 0 0 0 3 0 0 23 43 0 0 2 12 0 1 29 78 0 0 3 15 0 0 2 9 0 0 8 8 0 2 27 13 0 0 19 4 0 0 3 16 0 0 6 8 2 0 2 12 1 0 12 17 0 3 18 6 3 4 4 25 0 2 7 7 1 0 4 14 1 3 54 7 7 2 23 14 5 33 47 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 16 count: 21314027 average: 3.09615 | standard deviation: 1.38623 | 0 2536013 4441063 6863506 4646208 2010819 723951 48341 2694 886 793 768 764 767 814 1019 35621 ]
Sequencer_0: [binsize: 1 max: 7 count: 275 average: 3.52364 | standard deviation: 1.66873 | 0 39 50 42 62 42 34 6 ]
Sequencer_1: [binsize: 1 max: 16 count: 95198 average: 7.6383 | standard deviation: 7.01973 | 0 42299 3530 2129 2044 1428 839 821 809 786 772 764 763 766 813 1018 35617 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 9 count: 8819532 average: 3.37516 | standard deviation: 1.22499 | 0 396313 1504305 3528870 1806839 992553 549467 40629 552 4 ]
SequencerACC_1: [binsize: 1 max: 16 count: 101750 average: 1.00197 | standard deviation: 0.142771 | 0 101713 16 3 1 1 1 2 1 1 1 2 1 1 1 1 4 ]
SequencerACC_2: [binsize: 1 max: 4 count: 102009 average: 1.00549 | standard deviation: 0.0772666 | 0 101469 526 8 6 ]
SequencerACC_3: [binsize: 1 max: 11 count: 12195263 average: 2.89386 | standard deviation: 1.24776 | 0 1894180 2932636 3332454 2837256 1016795 173610 6883 1332 95 20 2 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 8 max: 264 count: 631722 average: 27.9582 | standard deviation: 13.2191 | 0 168 237212 300179 27366 26484 14146 8065 5393 3784 2460 1614 1490 970 790 633 480 260 122 51 20 13 8 4 3 3 1 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 4 max: 156 count: 260958 average: 27.4552 | standard deviation: 11.8297 | 0 0 69 0 84346 12496 98183 18509 8976 3958 7696 9707 5523 2968 2155 1466 1080 730 567 474 424 310 248 216 225 198 120 71 56 50 28 20 21 9 22 16 16 2 2 1 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 8 max: 264 count: 370764 average: 28.3122 | standard deviation: 14.1045 | 0 99 140370 183487 14432 9081 5655 4444 3583 2743 1726 1150 1067 779 684 585 450 222 104 48 20 13 8 4 3 3 1 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 22 count: 35703 average: 18.9855 | standard deviation: 0.400863 | 0 0 0 0 0 0 0 0 0 54 3 0 0 0 0 0 0 0 0 35619 4 22 1 ]
  virtual_network_3_delay_cycles: [binsize: 4 max: 156 count: 225255 average: 28.7977 | standard deviation: 12.2034 | 0 0 12 0 48727 12469 98183 18509 8976 3958 7696 9707 5523 2968 2155 1466 1080 730 567 474 424 310 248 216 225 198 120 71 56 50 28 20 21 9 22 16 16 2 2 1 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 2594
system_time: 37
page_reclaims: 826333
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 1496

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 238100
L2_TO_L2T_MSG = 35497
L2_DATA_GX = 53740
L2T_TO_L1T_DATA = 1136800
L1_DATA_GX = 5
L2_TO_L2T_ACK = 35503
L2T_TO_L1T_MSG = 6191828
L2_DATA_S = 399230
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 1876
L1_MSG = 0
L2_COHMSG_FWD = 35696
L1_DATA_F = 30
L1_DATA_PX = 425780
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 24767312
L2_MSG = 0
L2_COHMSG_INV = 7
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 54417
L2_ATOMIC = 0
L2_TO_L2T_DATA = 330645
L1_DATA = 0
L1_COHMSG = 316348
L1_COHMSG_INVACK = 1
L1T_TO_L2T_MSG = 284200
----------------------
total_flits_messages = 34307015
----------------------

DMA = 254195
DATA_GX_OW = 171048
DATA_PX_C = 340624
DATA_PX_D = 85156
DATA_GX_C = 42762
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:275 full:0 size:[binsize: 1 max: 4 count: 275 average:   2.2 | standard deviation: 1.10407 | 0 98 71 59 47 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:95198 full:0 size:[binsize: 1 max: 16 count: 95198 average: 2.07599 | standard deviation: 2.97989 | 0 73895 9460 1820 869 780 773 765 761 761 761 761 761 761 760 757 753 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=7961336 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=406655 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=407722 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=16275799 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=140692 [L2TCache]=0 [L2Cache]=3102 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=5813445 [L2TCache]=0 [L2Cache]=224 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=742778 [L2TCache]=0 [L2Cache]=92726 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=631713 [L2TCache]=0 [L2Cache]=202143 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=2064 [L2Cache]=0 [L1Cache]=6220 [Directory]=5 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=88 [L2Cache]=0 [L1Cache]=554 [Directory]=49 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=57843 [L2Cache]=0 [L1Cache]=206704 [Directory]=19912 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=163199 [L2Cache]=0 [L1Cache]=329612 [Directory]=27654 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=83 [L2Cache]=98 [L1Cache]=15 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=178368 [L2Cache]=445712 [L1Cache]=21 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59515 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59525 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=59535 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00915113 flits/cycle
total_flits_on_link = 72514158
-------------
Total VC Load [0] = 440231 flits
Total VC Load [1] = 434298 flits
Total VC Load [2] = 413672 flits
Total VC Load [3] = 408317 flits
Total VC Load [4] = 71325 flits
Total VC Load [5] = 71237 flits
Total VC Load [6] = 71086 flits
Total VC Load [7] = 71038 flits
Total VC Load [8] = 41635 flits
Total VC Load [9] = 41658 flits
Total VC Load [10] = 41715 flits
Total VC Load [11] = 41662 flits
Total VC Load [12] = 1256319 flits
Total VC Load [13] = 1250687 flits
Total VC Load [14] = 1241458 flits
Total VC Load [15] = 1230756 flits
Total VC Load [16] = 156804 flits
Total VC Load [17] = 156778 flits
Total VC Load [18] = 156424 flits
Total VC Load [19] = 156778 flits
Total VC Load [20] = 12524664 flits
Total VC Load [21] = 12527243 flits
Total VC Load [22] = 12525906 flits
Total VC Load [23] = 12525211 flits
Total VC Load [24] = 3665815 flits
Total VC Load [25] = 3663086 flits
Total VC Load [26] = 3664715 flits
Total VC Load [27] = 3663640 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00366671 flits/cycle 
Average VC Load [1] = 0.00361729 flits/cycle 
Average VC Load [2] = 0.0034455 flits/cycle 
Average VC Load [3] = 0.0034009 flits/cycle 
Average VC Load [4] = 0.00059407 flits/cycle 
Average VC Load [5] = 0.000593337 flits/cycle 
Average VC Load [6] = 0.000592079 flits/cycle 
Average VC Load [7] = 0.00059168 flits/cycle 
Average VC Load [8] = 0.00034678 flits/cycle 
Average VC Load [9] = 0.000346972 flits/cycle 
Average VC Load [10] = 0.000347447 flits/cycle 
Average VC Load [11] = 0.000347005 flits/cycle 
Average VC Load [12] = 0.010464 flits/cycle 
Average VC Load [13] = 0.010417 flits/cycle 
Average VC Load [14] = 0.0103402 flits/cycle 
Average VC Load [15] = 0.010251 flits/cycle 
Average VC Load [16] = 0.00130603 flits/cycle 
Average VC Load [17] = 0.00130581 flits/cycle 
Average VC Load [18] = 0.00130286 flits/cycle 
Average VC Load [19] = 0.00130581 flits/cycle 
Average VC Load [20] = 0.104319 flits/cycle 
Average VC Load [21] = 0.10434 flits/cycle 
Average VC Load [22] = 0.104329 flits/cycle 
Average VC Load [23] = 0.104323 flits/cycle 
Average VC Load [24] = 0.0305328 flits/cycle 
Average VC Load [25] = 0.0305101 flits/cycle 
Average VC Load [26] = 0.0305236 flits/cycle 
Average VC Load [27] = 0.0305147 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.55306
-------------
Dynamic_Link_Power = 0.0669256
Static_Link_Power = 0.733365
Total_Link_Power = 0.800291
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00294719, Crossbar: 0.00527883, VC allocator: 0.000575975, SW allocator: 0.00164075, Clock: 0.153216, Total: 0.163659
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70257
Dynamic_Router_Power = 0.163659
Static_Router_Power = 1.53891
Total_Router_Power = 1.70257
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.230584
Total_Static_Power = 2.27227
Total_Power = 2.50286
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  15026726
L1_WThru  6191828
L1_Atomic  0
L1_Replacement  33121
Data  0
Data_Done  284200
Ack  0
Ack_Done  6191828
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  284200
I  L1_WThru  1189668
I  L1_Atomic  0 <-- 
I  L1_Replacement  31643

S  Load  14742526
S  L1_WThru  5002160
S  L1_Atomic  0 <-- 
S  L1_Replacement  1478

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  284200

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1216586
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  4975242

 --- L2TCache ---
 - Event Counts -
L1_GETS  284200
L1_Write  1189668
L1_Upgrade_T  4988223
L1_Upgrade_NT  13937
L2_Atomic  0
L2_Expire  1649
L2_Replacement  0
L2_Replacement_clean  0
Data  3
Data_all_Acks  66126
Ack  3
Ack_all  3
WB_Ack  35497
Fwd_GETX  32013
Fwd_GETS  3484
Inv  0

 - Transitions -
NP  L1_GETS  34071
NP  L1_Write  32058
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  249569
E  L1_Write  1157610
E  L1_Upgrade_NT  13937
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  32011
E  Fwd_GETS  1837
E  Inv  0 <-- 

S  L1_GETS  560
S  L1_Upgrade_T  4988223
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  2
S  Fwd_GETS  1647
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  2
IS  Data_all_Acks  34069
IS  Ack  2
IS  Ack_all  2

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  1
IM  Data_all_Acks  32057
IM  Ack  1
IM  Ack_all  1

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  1649
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  35497
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  47839
L1_GETX  108891
L1_UPGRADE  1
L1_PUTX  54416
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  47620
WB_Data  6
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  6
Unblock_Cancel  0
Exclusive_Unblock  156724
PUTX_ACC  2887
DATA_ACC  32610

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  9575
NP  L1_GETX  38045
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  3
SS  L1_UPGRADE  1
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  34774
M  L1_GETX  3140
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  3490
MT  L1_GETX  67703
MT  L1_PUTX  54416
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  9575

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  38045

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  4

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  156720
MT_MB  PUTX_ACC  55
MT_MB  DATA_ACC  31958

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  6
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  2832
MT_IIB  DATA_ACC  652

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  6

 --- L1Cache ---
 - Event Counts -
Load  50992
Ifetch  0
Store  44481
Inv  7
L1_Replacement  83591
Fwd_GETX  35690
Fwd_GETS  6
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  79846
DataS_fromL1  6
Data_all_Acks  10749
Ack  1
Ack_all  1
WB_Ack  54416

 - Transitions -
NP  Load  44449
NP  Ifetch  0 <-- 
NP  Store  41218
NP  Inv  1
NP  L1_Replacement  0 <-- 

I  Load  3390
I  Ifetch  0 <-- 
I  Store  1544
I  Inv  0 <-- 
I  L1_Replacement  29174

S  Load  6
S  Ifetch  0 <-- 
S  Store  1
S  Inv  6
S  L1_Replacement  1

E  Load  1233
E  Ifetch  0 <-- 
E  Store  659
E  Inv  0 <-- 
E  L1_Replacement  13644
E  Fwd_GETX  33521
E  Fwd_GETS  1
E  Fwd_GET_INSTR  0 <-- 

M  Load  1914
M  Ifetch  0 <-- 
M  Store  1059
M  Inv  0 <-- 
M  L1_Replacement  40772
M  Fwd_GETX  2169
M  Fwd_GETS  5
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  47833
IS  DataS_fromL1  6
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  32013
IM  Data_all_Acks  10749
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  1
SM  Ack_all  1

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  54416

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  47620
Data  0

 - Transitions -
I  Fetch  47620
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:2048390 full:0 size:[binsize: 1 max: 6 count: 2048390 average: 1.11583 | standard deviation: 0.354457 | 0 1834367 191256 22396 278 92 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:101750 full:0 size:[binsize: 1 max: 16 count: 101750 average: 1.00119 | standard deviation: 0.110439 | 0 101734 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:102007 full:0 size:[binsize: 1 max: 3 count: 102007 average: 1.00008 | standard deviation: 0.0108462 | 0 102001 4 2 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:4223881 full:0 size:[binsize: 1 max: 6 count: 4223881 average: 1.0982 | standard deviation: 0.328842 | 0 3847460 340760 33248 2127 284 2 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:2048390 full:0 size:[binsize: 1 max: 2 count: 2048390 average: 1.00585 | standard deviation: 0.0762581 | 0 2036408 11982 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:101750 full:0 size:[binsize: 1 max: 2 count: 101750 average: 1.00001 | standard deviation: 0.00313498 | 0 101749 1 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:102007 full:0 size:[binsize: 1 max: 2 count: 102007 average: 1.00002 | standard deviation: 0.00442794 | 0 102005 2 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:4223881 full:0 size:[binsize: 1 max: 2 count: 4223881 average: 1.00727 | standard deviation: 0.0849742 | 0 4193159 30722 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:35173 full:0 size:[binsize: 1 max: 2 count: 35173 average: 1.00964 | standard deviation: 0.0977397 | 0 34834 339 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:5503782 full:0 size:[binsize: 1 max: 5 count: 5503782 average: 1.13187 | standard deviation: 0.34164 | 0 4783800 714446 5271 238 27 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:475013 full:0 size:[binsize: 1 max: 3 count: 475013 average: 1.00698 | standard deviation: 0.083476 | 0 471704 3301 8 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:462060 full:0 size:[binsize: 1 max: 3 count: 462060 average: 1.01089 | standard deviation: 0.103827 | 0 457028 5031 1 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:35173 full:0 size:[binsize: 1 max: 2 count: 35173 average: 1.0058 | standard deviation: 0.0759713 | 0 34969 204 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:5503782 full:0 size:[binsize: 1 max: 5 count: 5503782 average: 1.00425 | standard deviation: 0.0677209 | 0 5481131 22161 284 179 27 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:475013 full:0 size:[binsize: 1 max: 4 count: 475013 average: 1.00185 | standard deviation: 0.0435764 | 0 474148 854 10 1 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:462060 full:0 size:[binsize: 1 max: 2 count: 462060 average: 1.00228 | standard deviation: 0.0477381 | 0 461005 1055 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:2067 full:0 size:[binsize: 1 max: 2 count: 2067 average: 1.2327 | standard deviation: 0.42319 | 0 1586 481 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:90 full:0 size:[binsize: 1 max: 8 count: 90 average: 1.56667 | standard deviation: 1.26757 | 0 64 16 5 1 1 1 1 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:25540 full:0 size:[binsize: 1 max: 2 count: 25540 average: 1.01507 | standard deviation: 0.12198 | 0 25155 385 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:41319 full:0 size:[binsize: 1 max: 2 count: 41319 average: 1.00063 | standard deviation: 0.0250852 | 0 41293 26 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:8575 full:0 size:[binsize: 1 max: 8 count: 8575 average: 1.35335 | standard deviation: 0.748063 | 0 6309 1854 230 98 35 22 17 10 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:24022 full:0 size:[binsize: 1 max: 8 count: 24022 average: 1.61619 | standard deviation: 1.07587 | 0 15291 5592 1484 953 300 262 107 33 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:1035 full:0 size:[binsize: 1 max: 2 count: 1035 average: 1.08309 | standard deviation: 0.27641 | 0 949 86 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:69 full:0 size:[binsize: 1 max: 1 count: 69 average:     1 | standard deviation: 0 | 0 69 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:24311 full:0 size:[binsize: 1 max: 2 count: 24311 average: 1.00333 | standard deviation: 0.0577232 | 0 24230 81 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:40714 full:0 size:[binsize: 1 max: 1 count: 40714 average:     1 | standard deviation: 0 | 0 40714 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:1032 full:0 size:[binsize: 1 max: 2 count: 1032 average: 1.02907 | standard deviation: 0.170581 | 0 1002 30 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:34 full:0 size:[binsize: 1 max: 2 count: 34 average: 1.05882 | standard deviation: 0.246183 | 0 32 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:9804 full:0 size:[binsize: 1 max: 2 count: 9804 average: 1.07956 | standard deviation: 0.270634 | 0 9024 780 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:24627 full:0 size:[binsize: 1 max: 2 count: 24627 average: 1.10911 | standard deviation: 0.311792 | 0 21940 2687 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:2067 full:0 size:[binsize: 1 max: 2 count: 2067 average: 1.02806 | standard deviation: 0.166101 | 0 2009 58 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:107 full:0 size:[binsize: 1 max: 2 count: 107 average: 1.00935 | standard deviation: 0.0971286 | 0 106 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:34115 full:0 size:[binsize: 1 max: 2 count: 34115 average: 1.01196 | standard deviation: 0.108824 | 0 33707 408 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:65343 full:0 size:[binsize: 1 max: 2 count: 65343 average: 1.01761 | standard deviation: 0.131563 | 0 64192 1151 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 2 count: 5 average:   1.2 | standard deviation: 0.5 | 0 4 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:49 full:0 size:[binsize: 1 max: 2 count: 49 average: 1.08163 | standard deviation: 0.288675 | 0 45 4 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:19912 full:0 size:[binsize: 1 max: 3 count: 19912 average: 1.03069 | standard deviation: 0.185481 | 0 19347 519 46 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:27654 full:0 size:[binsize: 1 max: 3 count: 27654 average: 1.02983 | standard deviation: 0.173977 | 0 26847 789 18 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:2067 full:0 size:[binsize: 1 max: 2 count: 2067 average: 1.26367 | standard deviation: 0.441111 | 0 1522 545 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:108 full:0 size:[binsize: 1 max: 3 count: 108 average: 1.26852 | standard deviation: 0.529503 | 0 83 21 4 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:26468 full:0 size:[binsize: 1 max: 4 count: 26468 average: 1.07122 | standard deviation: 0.273722 | 0 24694 1668 101 5 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:42554 full:0 size:[binsize: 1 max: 4 count: 42554 average: 1.15888 | standard deviation: 0.45576 | 0 37154 4254 931 215 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:2069 full:0 size:[binsize: 1 max: 4 count: 2069 average: 1.56597 | standard deviation: 0.581384 | 0 980 1020 56 13 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:144 full:0 size:[binsize: 1 max: 13 count: 144 average: 2.72917 | standard deviation: 2.7136 | 0 68 33 11 7 6 4 1 3 4 3 2 1 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:69683 full:0 size:[binsize: 1 max: 8 count: 69683 average: 1.43088 | standard deviation: 0.803968 | 0 50060 12094 5223 1853 356 83 11 3 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:139052 full:0 size:[binsize: 1 max: 8 count: 139052 average: 1.65871 | standard deviation: 0.935781 | 0 80190 36161 14798 6097 1515 262 26 3 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:2072 full:0 size:[binsize: 1 max: 2 count: 2072 average: 1.014 | standard deviation: 0.118334 | 0 2043 29 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:168 full:0 size:[binsize: 1 max: 2 count: 168 average: 1.02976 | standard deviation: 0.173032 | 0 163 5 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:58763 full:0 size:[binsize: 1 max: 2 count: 58763 average: 1.02314 | standard deviation: 0.150388 | 0 57403 1360 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:95727 full:0 size:[binsize: 1 max: 2 count: 95727 average: 1.02883 | standard deviation: 0.167353 | 0 92967 2760 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:3104 full:0 size:[binsize: 1 max: 2 count: 3104 average: 1.03963 | standard deviation: 0.195832 | 0 2981 123 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:202 full:0 size:[binsize: 1 max: 2 count: 202 average: 1.06931 | standard deviation: 0.263916 | 0 188 14 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:77772 full:0 size:[binsize: 1 max: 2 count: 77772 average: 1.02815 | standard deviation: 0.165416 | 0 75583 2189 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:132956 full:0 size:[binsize: 1 max: 2 count: 132956 average: 1.04312 | standard deviation: 0.203131 | 0 127223 5733 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:67 full:0 size:[binsize: 1 max: 2 count: 67 average: 1.0597 | standard deviation: 0.246183 | 0 63 4 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:28487 full:0 size:[binsize: 1 max: 2 count: 28487 average: 1.01801 | standard deviation: 0.133015 | 0 27974 513 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:51677 full:0 size:[binsize: 1 max: 2 count: 51677 average: 1.02638 | standard deviation: 0.160308 | 0 50314 1363 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.20455 | standard deviation: 0.431331 | 0 35 9 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:144974 full:0 size:[binsize: 1 max: 32 count: 144974 average: 3.1773 | standard deviation: 4.63925 | 0 67362 43154 6647 5794 3401 2719 1998 1458 1114 1016 1051 1027 906 797 722 699 452 448 443 440 375 368 383 381 420 418 340 336 152 149 2 2 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 2 count: 24 average: 1.16667 | standard deviation: 0.417029 | 0 20 4 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:35685 full:0 size:[binsize: 1 max: 6 count: 35685 average: 1.05462 | standard deviation: 0.264952 | 0 34055 1319 306 3 1 1 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.04545 | standard deviation: 0.215666 | 0 42 2 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:90558 full:0 size:[binsize: 1 max: 3 count: 90558 average: 1.06981 | standard deviation: 0.267151 | 0 84527 5740 291 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:22 full:0 size:[binsize: 1 max: 1 count: 22 average:     1 | standard deviation: 0 | 0 22 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:35681 full:0 size:[binsize: 1 max: 2 count: 35681 average: 1.03259 | standard deviation: 0.177647 | 0 34518 1163 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:45 full:0 size:[binsize: 1 max: 2 count: 45 average: 1.02222 | standard deviation: 0.150756 | 0 44 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:144974 full:0 size:[binsize: 1 max: 2 count: 144974 average: 1.04755 | standard deviation: 0.212817 | 0 138081 6893 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 1 count: 11905 average:     1 | standard deviation: 0 | 0 11905 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:11903 full:0 size:[binsize: 1 max: 2 count: 11903 average: 1.00008 | standard deviation: 0.00916621 | 0 11902 1 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 2 count: 11905 average: 1.00025 | standard deviation: 0.015875 | 0 11902 3 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:11907 full:0 size:[binsize: 1 max: 2 count: 11907 average: 1.00008 | standard deviation: 0.00916467 | 0 11906 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 5 count: 11905 average: 1.52457 | standard deviation: 0.8051 | 0 7427 3292 630 531 25 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:11903 full:0 size:[binsize: 1 max: 5 count: 11903 average: 1.52197 | standard deviation: 0.818467 | 0 7491 3255 569 532 56 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:11905 full:0 size:[binsize: 1 max: 5 count: 11905 average: 1.52255 | standard deviation: 0.82096 | 0 7515 3198 609 527 56 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:11907 full:0 size:[binsize: 1 max: 5 count: 11907 average: 1.52801 | standard deviation: 0.802105 | 0 7390 3299 690 504 24 ]
