CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim - Generating component instance 'addsb_11_0_2b8a9ccb489abd02' of
   'xilinx.com:ip:c_addsub:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   addsub_v11_0/component.xml'.
Resolving generics for 'addsb_11_0_2b8a9ccb489abd02'...
Applying external generics to 'addsb_11_0_2b8a9ccb489abd02'...
Delivering associated files for 'addsb_11_0_2b8a9ccb489abd02'...
Generating implementation netlist for 'addsb_11_0_2b8a9ccb489abd02'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_2b8a9ccb489abd02'...
Running synthesis for 'addsb_11_0_2b8a9ccb489abd02'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_2b8a9ccb489abd02'...
Writing VHDL behavioral simulation model for 'addsb_11_0_2b8a9ccb489abd02'...
Writing VHDL behavioral simulation model for 'addsb_11_0_2b8a9ccb489abd02'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c0c01c86d7fc20c35/tmp/_cg/addsb_11_0_2b8a9ccb489abd02
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_091470bf207d9593' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_091470bf207d9593'...
Applying external generics to 'bmg_62_091470bf207d9593'...
Delivering associated files for 'bmg_62_091470bf207d9593'...
Delivering EJava files for 'bmg_62_091470bf207d9593'...
Generating implementation netlist for 'bmg_62_091470bf207d9593'...
INFO:sim - Pre-processing HDL files for 'bmg_62_091470bf207d9593'...
Running synthesis for 'bmg_62_091470bf207d9593'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_091470bf207d9593'...
Writing VHDL behavioral simulation model for 'bmg_62_091470bf207d9593'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_199e98588d9c0a81' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_199e98588d9c0a81'...
Applying external generics to 'bmg_62_199e98588d9c0a81'...
Delivering associated files for 'bmg_62_199e98588d9c0a81'...
Delivering EJava files for 'bmg_62_199e98588d9c0a81'...
Generating implementation netlist for 'bmg_62_199e98588d9c0a81'...
INFO:sim - Pre-processing HDL files for 'bmg_62_199e98588d9c0a81'...
Running synthesis for 'bmg_62_199e98588d9c0a81'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_199e98588d9c0a81'...
Writing VHDL behavioral simulation model for 'bmg_62_199e98588d9c0a81'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_1aa0829514e8ac73' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_1aa0829514e8ac73'...
Applying external generics to 'bmg_62_1aa0829514e8ac73'...
Delivering associated files for 'bmg_62_1aa0829514e8ac73'...
Delivering EJava files for 'bmg_62_1aa0829514e8ac73'...
Generating implementation netlist for 'bmg_62_1aa0829514e8ac73'...
INFO:sim - Pre-processing HDL files for 'bmg_62_1aa0829514e8ac73'...
Running synthesis for 'bmg_62_1aa0829514e8ac73'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_1aa0829514e8ac73'...
Writing VHDL behavioral simulation model for 'bmg_62_1aa0829514e8ac73'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_23ab077301fa4682' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_23ab077301fa4682'...
Applying external generics to 'bmg_62_23ab077301fa4682'...
Delivering associated files for 'bmg_62_23ab077301fa4682'...
Delivering EJava files for 'bmg_62_23ab077301fa4682'...
Generating implementation netlist for 'bmg_62_23ab077301fa4682'...
INFO:sim - Pre-processing HDL files for 'bmg_62_23ab077301fa4682'...
Running synthesis for 'bmg_62_23ab077301fa4682'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_23ab077301fa4682'...
Writing VHDL behavioral simulation model for 'bmg_62_23ab077301fa4682'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_5f21d4ff216b1fd0' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_5f21d4ff216b1fd0'...
Applying external generics to 'bmg_62_5f21d4ff216b1fd0'...
Delivering associated files for 'bmg_62_5f21d4ff216b1fd0'...
Delivering EJava files for 'bmg_62_5f21d4ff216b1fd0'...
Generating implementation netlist for 'bmg_62_5f21d4ff216b1fd0'...
INFO:sim - Pre-processing HDL files for 'bmg_62_5f21d4ff216b1fd0'...
Running synthesis for 'bmg_62_5f21d4ff216b1fd0'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_5f21d4ff216b1fd0'...
Writing VHDL behavioral simulation model for 'bmg_62_5f21d4ff216b1fd0'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_69de893a5337e413' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_69de893a5337e413'...
Applying external generics to 'bmg_62_69de893a5337e413'...
Delivering associated files for 'bmg_62_69de893a5337e413'...
Delivering EJava files for 'bmg_62_69de893a5337e413'...
Generating implementation netlist for 'bmg_62_69de893a5337e413'...
INFO:sim - Pre-processing HDL files for 'bmg_62_69de893a5337e413'...
Running synthesis for 'bmg_62_69de893a5337e413'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_69de893a5337e413'...
Writing VHDL behavioral simulation model for 'bmg_62_69de893a5337e413'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_745dba485f20f896' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_745dba485f20f896'...
Applying external generics to 'bmg_62_745dba485f20f896'...
Delivering associated files for 'bmg_62_745dba485f20f896'...
Delivering EJava files for 'bmg_62_745dba485f20f896'...
Generating implementation netlist for 'bmg_62_745dba485f20f896'...
INFO:sim - Pre-processing HDL files for 'bmg_62_745dba485f20f896'...
Running synthesis for 'bmg_62_745dba485f20f896'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_745dba485f20f896'...
Writing VHDL behavioral simulation model for 'bmg_62_745dba485f20f896'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_7efdd451ec9ecd90' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_7efdd451ec9ecd90'...
Applying external generics to 'bmg_62_7efdd451ec9ecd90'...
Delivering associated files for 'bmg_62_7efdd451ec9ecd90'...
Delivering EJava files for 'bmg_62_7efdd451ec9ecd90'...
Generating implementation netlist for 'bmg_62_7efdd451ec9ecd90'...
INFO:sim - Pre-processing HDL files for 'bmg_62_7efdd451ec9ecd90'...
Running synthesis for 'bmg_62_7efdd451ec9ecd90'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_7efdd451ec9ecd90'...
Writing VHDL behavioral simulation model for 'bmg_62_7efdd451ec9ecd90'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_83fe0806cdc0420f' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_83fe0806cdc0420f'...
Applying external generics to 'bmg_62_83fe0806cdc0420f'...
Delivering associated files for 'bmg_62_83fe0806cdc0420f'...
Delivering EJava files for 'bmg_62_83fe0806cdc0420f'...
Generating implementation netlist for 'bmg_62_83fe0806cdc0420f'...
INFO:sim - Pre-processing HDL files for 'bmg_62_83fe0806cdc0420f'...
Running synthesis for 'bmg_62_83fe0806cdc0420f'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_83fe0806cdc0420f'...
Writing VHDL behavioral simulation model for 'bmg_62_83fe0806cdc0420f'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_87538d1b92b16ce1' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_87538d1b92b16ce1'...
Applying external generics to 'bmg_62_87538d1b92b16ce1'...
Delivering associated files for 'bmg_62_87538d1b92b16ce1'...
Delivering EJava files for 'bmg_62_87538d1b92b16ce1'...
Generating implementation netlist for 'bmg_62_87538d1b92b16ce1'...
INFO:sim - Pre-processing HDL files for 'bmg_62_87538d1b92b16ce1'...
Running synthesis for 'bmg_62_87538d1b92b16ce1'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_87538d1b92b16ce1'...
Writing VHDL behavioral simulation model for 'bmg_62_87538d1b92b16ce1'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_9dec88cb108e8ea0' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_9dec88cb108e8ea0'...
Applying external generics to 'bmg_62_9dec88cb108e8ea0'...
Delivering associated files for 'bmg_62_9dec88cb108e8ea0'...
Delivering EJava files for 'bmg_62_9dec88cb108e8ea0'...
Generating implementation netlist for 'bmg_62_9dec88cb108e8ea0'...
INFO:sim - Pre-processing HDL files for 'bmg_62_9dec88cb108e8ea0'...
Running synthesis for 'bmg_62_9dec88cb108e8ea0'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_9dec88cb108e8ea0'...
Writing VHDL behavioral simulation model for 'bmg_62_9dec88cb108e8ea0'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_b6e6c9b59ce4fadf' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_b6e6c9b59ce4fadf'...
Applying external generics to 'bmg_62_b6e6c9b59ce4fadf'...
Delivering associated files for 'bmg_62_b6e6c9b59ce4fadf'...
Delivering EJava files for 'bmg_62_b6e6c9b59ce4fadf'...
Generating implementation netlist for 'bmg_62_b6e6c9b59ce4fadf'...
INFO:sim - Pre-processing HDL files for 'bmg_62_b6e6c9b59ce4fadf'...
Running synthesis for 'bmg_62_b6e6c9b59ce4fadf'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_b6e6c9b59ce4fadf'...
Writing VHDL behavioral simulation model for 'bmg_62_b6e6c9b59ce4fadf'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_c427435888f01a9f' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_c427435888f01a9f'...
Applying external generics to 'bmg_62_c427435888f01a9f'...
Delivering associated files for 'bmg_62_c427435888f01a9f'...
Delivering EJava files for 'bmg_62_c427435888f01a9f'...
Generating implementation netlist for 'bmg_62_c427435888f01a9f'...
INFO:sim - Pre-processing HDL files for 'bmg_62_c427435888f01a9f'...
Running synthesis for 'bmg_62_c427435888f01a9f'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_c427435888f01a9f'...
Writing VHDL behavioral simulation model for 'bmg_62_c427435888f01a9f'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_c9b13a26e1c976ed' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_c9b13a26e1c976ed'...
Applying external generics to 'bmg_62_c9b13a26e1c976ed'...
Delivering associated files for 'bmg_62_c9b13a26e1c976ed'...
Delivering EJava files for 'bmg_62_c9b13a26e1c976ed'...
Generating implementation netlist for 'bmg_62_c9b13a26e1c976ed'...
INFO:sim - Pre-processing HDL files for 'bmg_62_c9b13a26e1c976ed'...
Running synthesis for 'bmg_62_c9b13a26e1c976ed'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_c9b13a26e1c976ed'...
Writing VHDL behavioral simulation model for 'bmg_62_c9b13a26e1c976ed'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_d20d0ec823fdec4a' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_d20d0ec823fdec4a'...
Applying external generics to 'bmg_62_d20d0ec823fdec4a'...
Delivering associated files for 'bmg_62_d20d0ec823fdec4a'...
Delivering EJava files for 'bmg_62_d20d0ec823fdec4a'...
Generating implementation netlist for 'bmg_62_d20d0ec823fdec4a'...
INFO:sim - Pre-processing HDL files for 'bmg_62_d20d0ec823fdec4a'...
Running synthesis for 'bmg_62_d20d0ec823fdec4a'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_d20d0ec823fdec4a'...
Writing VHDL behavioral simulation model for 'bmg_62_d20d0ec823fdec4a'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_d5b7eb23678de10c' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_d5b7eb23678de10c'...
Applying external generics to 'bmg_62_d5b7eb23678de10c'...
Delivering associated files for 'bmg_62_d5b7eb23678de10c'...
Delivering EJava files for 'bmg_62_d5b7eb23678de10c'...
Generating implementation netlist for 'bmg_62_d5b7eb23678de10c'...
INFO:sim - Pre-processing HDL files for 'bmg_62_d5b7eb23678de10c'...
Running synthesis for 'bmg_62_d5b7eb23678de10c'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_d5b7eb23678de10c'...
Writing VHDL behavioral simulation model for 'bmg_62_d5b7eb23678de10c'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_f849e107d1112fef' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_f849e107d1112fef'...
Applying external generics to 'bmg_62_f849e107d1112fef'...
Delivering associated files for 'bmg_62_f849e107d1112fef'...
Delivering EJava files for 'bmg_62_f849e107d1112fef'...
Generating implementation netlist for 'bmg_62_f849e107d1112fef'...
INFO:sim - Pre-processing HDL files for 'bmg_62_f849e107d1112fef'...
Running synthesis for 'bmg_62_f849e107d1112fef'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_f849e107d1112fef'...
Writing VHDL behavioral simulation model for 'bmg_62_f849e107d1112fef'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_7ca694f8efe8d963' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_7ca694f8efe8d963'...
Applying external generics to 'cntr_11_0_7ca694f8efe8d963'...
Delivering associated files for 'cntr_11_0_7ca694f8efe8d963'...
Generating implementation netlist for 'cntr_11_0_7ca694f8efe8d963'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_7ca694f8efe8d963'...
Running synthesis for 'cntr_11_0_7ca694f8efe8d963'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_7ca694f8efe8d963'...
Writing VHDL behavioral simulation model for 'cntr_11_0_7ca694f8efe8d963'...
Writing VHDL behavioral simulation model for 'cntr_11_0_7ca694f8efe8d963'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c0c01c86d7fc20c35/tmp/_cg/cntr_11_0_7ca694f8efe8d963
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_b9730cea34623a8b' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_b9730cea34623a8b'...
Applying external generics to 'cntr_11_0_b9730cea34623a8b'...
Delivering associated files for 'cntr_11_0_b9730cea34623a8b'...
Generating implementation netlist for 'cntr_11_0_b9730cea34623a8b'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_b9730cea34623a8b'...
Running synthesis for 'cntr_11_0_b9730cea34623a8b'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_b9730cea34623a8b'...
Writing VHDL behavioral simulation model for 'cntr_11_0_b9730cea34623a8b'...
Writing VHDL behavioral simulation model for 'cntr_11_0_b9730cea34623a8b'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c0c01c86d7fc20c35/tmp/_cg/cntr_11_0_b9730cea34623a8b
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
