<stg><name>aes128_shift_rows_hw</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %aes128_shift_row_hw.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
aes128_shift_row_hw.exit:0  %i = phi i3 [ 0, %0 ], [ %i_2, %aes128_shift_row_hw.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
aes128_shift_row_hw.exit:1  %exitcond = icmp eq i3 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
aes128_shift_row_hw.exit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
aes128_shift_row_hw.exit:3  %i_2 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
aes128_shift_row_hw.exit:4  br i1 %exitcond, label %7, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_5 = trunc i3 %i to i2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_5, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_s = zext i4 %tmp to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %sum_i2 = or i4 %tmp, 3

]]></Node>
<StgValue><ssdm name="sum_i2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
:5  %sum_i2_cast = zext i4 %sum_i2 to i64

]]></Node>
<StgValue><ssdm name="sum_i2_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %state_addr_1 = getelementptr [16 x i8]* %state, i64 0, i64 %sum_i2_cast

]]></Node>
<StgValue><ssdm name="state_addr_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i2 [ 0, %1 ], [ %i_3, %6 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="2">
<![CDATA[
:1  %i_i_cast = zext i2 %i_i to i3

]]></Node>
<StgValue><ssdm name="i_i_cast"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond1_i = icmp eq i3 %i_i_cast, %i

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 3, i64 0)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %i_3 = add i2 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1_i, label %aes128_shift_row_hw.exit.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
:0  %tmp_6 = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
aes128_shift_row_hw.exit.loopexit:0  br label %aes128_shift_row_hw.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
:0  %tmp_6 = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %j_i = phi i2 [ 0, %3 ], [ %j, %5 ]

]]></Node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond_i = icmp eq i2 %j_i, -1

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %j = add i2 %j_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %6, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  %sum2_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_5, i2 %j)

]]></Node>
<StgValue><ssdm name="sum2_i"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="4">
<![CDATA[
:1  %sum2_i_cast = zext i4 %sum2_i to i64

]]></Node>
<StgValue><ssdm name="sum2_i_cast"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %state_addr_2 = getelementptr [16 x i8]* %state, i64 0, i64 %sum2_i_cast

]]></Node>
<StgValue><ssdm name="state_addr_2"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="4">
<![CDATA[
:3  %state_load = load i8* %state_addr_2, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:0  store i8 %tmp_6, i8* %state_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="4">
<![CDATA[
:3  %state_load = load i8* %state_addr_2, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:4  %sum4_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_5, i2 %j_i)

]]></Node>
<StgValue><ssdm name="sum4_i"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
:5  %sum4_i_cast = zext i4 %sum4_i to i64

]]></Node>
<StgValue><ssdm name="sum4_i_cast"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %state_addr_3 = getelementptr [16 x i8]* %state, i64 0, i64 %sum4_i_cast

]]></Node>
<StgValue><ssdm name="state_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:7  store i8 %state_load, i8* %state_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="i" fromId="60" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="62" from="StgValue_7" to="i" fromId="7" toId="8">
</dataflow>
<dataflow id="63" from="i_2" to="i" fromId="11" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="64" from="StgValue_29" to="i" fromId="29" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="65" from="i" to="exitcond" fromId="8" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_66" to="exitcond" fromId="66" toId="9">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="68" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="empty" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_70" to="empty" fromId="70" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_70" to="empty" fromId="70" toId="10">
</dataflow>
<dataflow id="74" from="i" to="i_2" fromId="8" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_75" to="i_2" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="exitcond" to="StgValue_12" fromId="9" toId="12">
</dataflow>
<dataflow id="78" from="i" to="tmp_5" fromId="8" toId="13">
</dataflow>
<dataflow id="80" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp" fromId="79" toId="14">
</dataflow>
<dataflow id="81" from="tmp_5" to="tmp" fromId="13" toId="14">
</dataflow>
<dataflow id="83" from="StgValue_82" to="tmp" fromId="82" toId="14">
</dataflow>
<dataflow id="84" from="tmp" to="tmp_s" fromId="14" toId="15">
</dataflow>
<dataflow id="85" from="state" to="state_addr" fromId="59" toId="16">
</dataflow>
<dataflow id="87" from="StgValue_86" to="state_addr" fromId="86" toId="16">
</dataflow>
<dataflow id="88" from="tmp_s" to="state_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="89" from="tmp" to="sum_i2" fromId="14" toId="17">
</dataflow>
<dataflow id="91" from="StgValue_90" to="sum_i2" fromId="90" toId="17">
</dataflow>
<dataflow id="92" from="sum_i2" to="sum_i2_cast" fromId="17" toId="18">
</dataflow>
<dataflow id="93" from="state" to="state_addr_1" fromId="59" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_86" to="state_addr_1" fromId="86" toId="19">
</dataflow>
<dataflow id="95" from="sum_i2_cast" to="state_addr_1" fromId="18" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_82" to="i_i" fromId="82" toId="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="StgValue_20" to="i_i" fromId="20" toId="22">
</dataflow>
<dataflow id="98" from="i_3" to="i_i" fromId="26" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="StgValue_42" to="i_i" fromId="42" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="100" from="i_i" to="i_i_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="101" from="i_i_cast" to="exitcond1_i" fromId="23" toId="24">
</dataflow>
<dataflow id="102" from="i" to="exitcond1_i" fromId="8" toId="24">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="68" toId="25">
</dataflow>
<dataflow id="104" from="StgValue_86" to="empty_5" fromId="86" toId="25">
</dataflow>
<dataflow id="106" from="StgValue_105" to="empty_5" fromId="105" toId="25">
</dataflow>
<dataflow id="107" from="StgValue_86" to="empty_5" fromId="86" toId="25">
</dataflow>
<dataflow id="108" from="i_i" to="i_3" fromId="22" toId="26">
</dataflow>
<dataflow id="110" from="StgValue_109" to="i_3" fromId="109" toId="26">
</dataflow>
<dataflow id="111" from="exitcond1_i" to="StgValue_27" fromId="24" toId="27">
</dataflow>
<dataflow id="112" from="state_addr" to="tmp_6" fromId="16" toId="28">
</dataflow>
<dataflow id="113" from="state_addr" to="tmp_6" fromId="16" toId="30">
</dataflow>
<dataflow id="114" from="StgValue_82" to="j_i" fromId="82" toId="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="StgValue_31" to="j_i" fromId="31" toId="32">
</dataflow>
<dataflow id="116" from="j" to="j_i" fromId="35" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="StgValue_48" to="j_i" fromId="48" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="118" from="j_i" to="exitcond_i" fromId="32" toId="33">
</dataflow>
<dataflow id="120" from="StgValue_119" to="exitcond_i" fromId="119" toId="33">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="68" toId="34">
</dataflow>
<dataflow id="122" from="StgValue_105" to="empty_6" fromId="105" toId="34">
</dataflow>
<dataflow id="123" from="StgValue_105" to="empty_6" fromId="105" toId="34">
</dataflow>
<dataflow id="124" from="StgValue_105" to="empty_6" fromId="105" toId="34">
</dataflow>
<dataflow id="125" from="j_i" to="j" fromId="32" toId="35">
</dataflow>
<dataflow id="126" from="StgValue_109" to="j" fromId="109" toId="35">
</dataflow>
<dataflow id="127" from="exitcond_i" to="StgValue_36" fromId="33" toId="36">
</dataflow>
<dataflow id="128" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="sum2_i" fromId="79" toId="37">
</dataflow>
<dataflow id="129" from="tmp_5" to="sum2_i" fromId="13" toId="37">
</dataflow>
<dataflow id="130" from="j" to="sum2_i" fromId="35" toId="37">
</dataflow>
<dataflow id="131" from="sum2_i" to="sum2_i_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="132" from="state" to="state_addr_2" fromId="59" toId="39">
</dataflow>
<dataflow id="133" from="StgValue_86" to="state_addr_2" fromId="86" toId="39">
</dataflow>
<dataflow id="134" from="sum2_i_cast" to="state_addr_2" fromId="38" toId="39">
</dataflow>
<dataflow id="135" from="state_addr_2" to="state_load" fromId="39" toId="40">
</dataflow>
<dataflow id="136" from="tmp_6" to="StgValue_41" fromId="30" toId="41">
</dataflow>
<dataflow id="137" from="state_addr_1" to="StgValue_41" fromId="19" toId="41">
</dataflow>
<dataflow id="138" from="state_addr_2" to="state_load" fromId="39" toId="43">
</dataflow>
<dataflow id="139" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="sum4_i" fromId="79" toId="44">
</dataflow>
<dataflow id="140" from="tmp_5" to="sum4_i" fromId="13" toId="44">
</dataflow>
<dataflow id="141" from="j_i" to="sum4_i" fromId="32" toId="44">
</dataflow>
<dataflow id="142" from="sum4_i" to="sum4_i_cast" fromId="44" toId="45">
</dataflow>
<dataflow id="143" from="state" to="state_addr_3" fromId="59" toId="46">
</dataflow>
<dataflow id="144" from="StgValue_86" to="state_addr_3" fromId="86" toId="46">
</dataflow>
<dataflow id="145" from="sum4_i_cast" to="state_addr_3" fromId="45" toId="46">
</dataflow>
<dataflow id="146" from="state_load" to="StgValue_47" fromId="43" toId="47">
</dataflow>
<dataflow id="147" from="state_addr_3" to="StgValue_47" fromId="46" toId="47">
</dataflow>
<dataflow id="148" from="exitcond" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="149" from="exitcond1_i" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="150" from="exitcond_i" to="StgValue_5" fromId="33" toId="5">
</dataflow>
</dataflows>


</stg>
