
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/bzip2_259B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2535454 heartbeat IPC: 3.94407 cumulative IPC: 3.94407 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2535454 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 9004372 heartbeat IPC: 1.54585 cumulative IPC: 1.54585 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 14421791 heartbeat IPC: 1.8459 cumulative IPC: 1.6826 (Simulation time: 0 hr 2 min 11 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 21180038 heartbeat IPC: 1.47967 cumulative IPC: 1.60905 (Simulation time: 0 hr 2 min 48 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 29389408 heartbeat IPC: 1.21812 cumulative IPC: 1.48954 (Simulation time: 0 hr 3 min 14 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 37280258 heartbeat IPC: 1.26729 cumulative IPC: 1.43906 (Simulation time: 0 hr 3 min 41 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 43285317 heartbeat IPC: 1.66526 cumulative IPC: 1.4724 (Simulation time: 0 hr 4 min 31 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 49732066 heartbeat IPC: 1.55117 cumulative IPC: 1.48316 (Simulation time: 0 hr 5 min 22 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 55951152 heartbeat IPC: 1.60795 cumulative IPC: 1.49769 (Simulation time: 0 hr 6 min 3 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 64354177 heartbeat IPC: 1.19005 cumulative IPC: 1.45587 (Simulation time: 0 hr 6 min 30 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 72331092 heartbeat IPC: 1.25362 cumulative IPC: 1.43275 (Simulation time: 0 hr 6 min 55 sec) 
Finished CPU 0 instructions: 100000003 cycles: 69795643 cumulative IPC: 1.43275 (Simulation time: 0 hr 6 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.43275 instructions: 100000003 cycles: 69795643
cpu0_DTLB TOTAL     ACCESS:   18627219  HIT:   17965686  MISS:     661533
cpu0_DTLB LOAD      ACCESS:    9572751  HIT:    8915150  MISS:     657601
cpu0_DTLB RFO       ACCESS:    9054468  HIT:    9050536  MISS:       3932
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.26313 cycles
cpu0_ITLB TOTAL     ACCESS:    6754836  HIT:    6754833  MISS:          3
cpu0_ITLB LOAD      ACCESS:    6754836  HIT:    6754833  MISS:          3
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 358.333 cycles
cpu0_L1I TOTAL     ACCESS:      58641  HIT:      58502  MISS:        139
cpu0_L1I LOAD      ACCESS:      58641  HIT:      58502  MISS:        139
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 200.288 cycles
cpu0_STLB TOTAL     ACCESS:     661536  HIT:     660716  MISS:        820
cpu0_STLB LOAD      ACCESS:     657604  HIT:     657331  MISS:        273
cpu0_STLB RFO       ACCESS:       3932  HIT:       3385  MISS:        547
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 213.498 cycles
cpu0_L1D TOTAL     ACCESS:   20320286  HIT:   19314721  MISS:    1005565
cpu0_L1D LOAD      ACCESS:   10366348  HIT:    9479980  MISS:     886368
cpu0_L1D RFO       ACCESS:    9953120  HIT:    9834242  MISS:     118878
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        818  HIT:        499  MISS:        319
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 83.6689 cycles
cpu0_L2C TOTAL     ACCESS:    1222694  HIT:     525078  MISS:     697616
cpu0_L2C LOAD      ACCESS:     886504  HIT:     288916  MISS:     597588
cpu0_L2C RFO       ACCESS:     118878  HIT:      18904  MISS:      99974
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     216993  HIT:     216957  MISS:         36
cpu0_L2C TRANSLATION ACCESS:        319  HIT:        301  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 104.78 cycles
LLC TOTAL     ACCESS:     886577  HIT:     594502  MISS:     292075
LLC LOAD      ACCESS:     597586  HIT:     413543  MISS:     184043
LLC RFO       ACCESS:      99974  HIT:      38344  MISS:      61630
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     188999  HIT:     142614  MISS:      46385
LLC TRANSLATION ACCESS:         18  HIT:          1  MISS:         17
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 200.106 cycles
Insertion Distribution: 
	LOAD 31901 0 0 0 0 0 0 0 0 0 0 0 0 0 52773 99951 
	RFO 12616 0 0 0 0 0 0 0 0 0 0 0 0 0 29727 35245 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 46385 
	 1 0 0 0 0 0 0 0 0 0 0 0 0 0 15 12 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      37356  ROW_BUFFER_MISS:     208151
 DBUS AVG_CONGESTED_CYCLE:    3.94858
 WQ ROW_BUFFER_HIT:      14962  ROW_BUFFER_MISS:      99799  FULL:        496


CPU 0 Branch Prediction Accuracy: 93.3658% MPKI: 11.2167 Average ROB Occupancy at Mispredict: 31.7548
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0006
BRANCH_INDIRECT: 0.01713
BRANCH_CONDITIONAL: 11.1989
BRANCH_DIRECT_CALL: 5e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 6e-05

