{"task_id": "mux2to1v", "description": "Create a 2-1 multiplexer. When sel=0, choose a. When sel=1, choose b.", "prompt": "module top_module (\n\tinput [99:0] a,\n\tinput [99:0] b,\n\tinput sel,\n\toutput [99:0] out\n);\n", "completion": "\tassign out = sel ? b : a;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q6b", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Assume that you want to Implement the FSM using three flip-flops and state codes y[3:1] = 000, 001, ..., 101 for states A, B, ..., F, respectively. Implement just the next-state logic for y[2] in Verilog. The output Y2 is y[2].", "prompt": "module top_module(\n\tinput [3:1] y,\n\tinput w,\n\toutput reg Y2);\n", "completion": "\talways @(*) begin\n\t\tcase (y)\n\t\t\t3'b000: Y2 = w;\n\t\t\t3'b001: Y2 = ~w;\n\t\t\t3'b010: Y2 = 1'b0;\n\t\t\t3'b011: Y2 = 1'b1;\n\t\t\t3'b100: Y2 = 1'b0;\n\t\t\t3'b101: Y2 = 1'b1;\n\t\t\tdefault: Y2 = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 38 out of 100 samples.", "passed": false}
{"task_id": "ringer", "description": "Suppose you are designing a circuit to control a cellphone's ringer and vibration motor. Whenever the phone needs to ring from an incoming call (input ring), your circuit must either turn on the ringer (output ringer = 1) or the motor (output motor = 1), but not both. If the phone is in vibrate mode (input vibrate_mode = 1), turn on the motor. Otherwise, turn on the ringer.", "prompt": "module top_module(\n\tinput ring, \n\tinput vibrate_mode,\n\toutput ringer,\n\toutput motor\n);\n", "completion": "\twire not_ring;\n\tassign not_ring = ~ring;\n\n\twire not_vibrate_mode;\n\tassign not_vibrate_mode = ~vibrate_mode;\n\n\tassign ringer = not_ring & not_vibrate_mode;\n\tassign motor = not_ring & vibrate_mode;\n\n\nendmodule", "result": "failed: 19 out of 19 samples.", "passed": false}
{"task_id": "alwaysblock1", "description": "Build an AND gate using both an assign statement and a combinational always block. ", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out_assign,\n\toutput reg out_alwaysblock\n);\n", "completion": "assign out_assign = a & b;\n\nalways @(*) begin\n\tout_alwaysblock = a & b;\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "zero", "description": "Build a circuit that always outputs a LOW.", "prompt": "module top_module(\n\toutput zero);\n", "completion": "\tassign zero = 1'b0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit7", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               q               \n// 0ns             0               x               x               \n// 5ns             1               0               x               \n// 10ns            0               0               x               \n// 15ns            1               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               1               \n// 30ns            0               0               1               \n// 35ns            1               1               1               \n// 40ns            0               1               1               \n// 45ns            1               1               0               \n// 50ns            0               1               0               \n// 55ns            1               1               0               \n// 60ns            0               1               0               \n// 65ns            1               1               0               \n// 70ns            0               1               0               \n// 75ns            1               1               0               \n// 80ns            0               1               0               \n// 85ns            1               1               0               \n// 90ns            0               1               0         ", "prompt": "module top_module (\n\tinput clk,\n\tinput a, \n\toutput reg q\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (a == 1) begin\n\t\t\tq <= 0;\n\t\tend else begin\n\t\t\tq <= 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2014_q5a", "description": "You are to design a one-input one-output serial 2's complementer Moore state machine. The input (x) is a series of bits (one per clock cycle) beginning with the least-significant bit of the number, and the output (Z) is the 2's complement of the input. The machine will accept input numbers of arbitrary length. The circuit requires a positive edge triggered asynchronous reset. The conversion begins when Reset is released and stops when Reset is asserted.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput x,\n\toutput z\n);\n", "completion": "\treg [31:0] shift_reg;\n\treg [31:0] twos_comp;\n\treg [31:0] result;\n\n\talways @(posedge clk or negedge areset) begin\n\t\tif (areset == 0) begin\n\t\t\tshift_reg <= 0;\n\t\t\ttwos_comp <= 0;\n\t\t\tresult <= 0;\n\t\tend else begin\n\t\t\tshift_reg <= {shift_reg[30:0], x};\n\t\t\ttwos_comp <= ~shift_reg + 1;\n\t\t\tresult <= twos_comp;\n\t\tend\n\tend\n\n\tassign z = result[0];\n\n\nendmodule", "result": "failed: 210 out of 436 samples.", "passed": false}
{"task_id": "fsm3", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Implement this state machine. Include a positive edge triggered asynchronous reset that resets the FSM to state A.\n \n// state | next state in=0, next state in=1 | output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg out_reg;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= 2'b00;\n\t\t\tnext_state <= 2'b00;\n\t\t\tout_reg <= 1'b0;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tout_reg <= out_reg;\n\t\t\tcase (state)\n\t\t\t\t2'b00: begin\n\t\t\t\t\tnext_state = in ? 2'b01 : 2'b00;\n\t\t\t\t\tout_reg = 1'b0;\n\t\t\t\tend\n\t\t\t\t2'b01: begin\n\t\t\t\t\tnext_state = in ? 2'b10 : 2'b01;\n\t\t\t\t\tout_reg = 1'b0;\n\t\t\t\tend\n\t\t\t\t2'b10: begin\n\t\t\t\t\tnext_state = in ? 2'b00 : 2'b10;\n\t\t\t\t\tout_reg = 1'b0;\n\t\t\t\tend\n\t\t\t\t2'b11: begin\n\t\t\t\t\tnext_state = in ? 2'b01 : 2'b11;\n\t\t\t\t\tout_reg = 1'b1;\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = out_reg;\n\n\nendmodule", "result": "failed: 29 out of 230 samples.", "passed": false}
{"task_id": "vector2", "description": "Build a circuit that reverses the byte order of a 32-bit vector.", "prompt": "module top_module (\n\tinput [31:0] in,\n\toutput [31:0] out\n);\n", "completion": "\tassign out = {in[7:0], in[15:8], in[23:16], in[31:24]};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4c", "description": "Implement a simple D flip flop with active high synchronous reset (reset output to 0).", "prompt": "module top_module (\n\tinput clk,\n\tinput d,\n\tinput r,\n\toutput logic q\n);\n", "completion": "always @(posedge clk) begin\n\tif (r) begin\n\t\tq <= 0;\n\tend else begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "mt2015_q4a", "description": "Implement the boolean function z = (x^y) & x.", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\tassign z = (x^y) & x;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "shift18", "description": "Build a 64-bit arithmetic shift register, with synchronous load. The shifter can shift both left and right, and by 1 or 8 bit positions, selected by \"amount.\" Assume the right shit is an arithmetic right shift. \n\n// Signals are defined as below:\n// (1) load: Loads shift register with data[63:0] instead of shifting. Active high.\n// (2) ena: Chooses whether to shift. Active high. \n// (3) amount: Chooses which direction and how much to shift. \n//     (a) 2'b00: shift left by 1 bit. \n//     (b) 2'b01: shift left by 8 bits. \n//     (c) 2'b10: shift right by 1 bit. \n//     (d) 2'b11: shift right by 8 bits. \n// (4) q: The contents of the shifter.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput ena,\n\tinput [1:0] amount,\n\tinput [63:0] data,\n\toutput reg [63:0] q);\n", "completion": "\treg [63:0] shifter;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tshifter <= data;\n\t\tend else if (ena) begin\n\t\t\tcase (amount)\n\t\t\t\t2'b00: shifter <= {shifter[62:0], 1'b0};\n\t\t\t\t2'b01: shifter <= {shifter[55:0], 8'b0};\n\t\t\t\t2'b10: shifter <= {1'b0, shifter[63:1]};\n\t\t\t\t2'b11: shifter <= {8'b0, shifter[63:8]};\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign q = shifter;\n\n\nendmodule", "result": "failed: 1356 out of 4041 samples.", "passed": false}
{"task_id": "ece241_2013_q8", "description": "Implement a Mealy-type finite state machine that recognizes the sequence \"101\" on an input signal named x. Your FSM should have an output signal, z, that is asserted to logic-1 when the \"101\" sequence is detected. Your FSM should also have a negative edge triggered asynchronous reset. You may only have 3 states in your state machine. Your FSM should recognize overlapping sequences.", "prompt": "module top_module (\n\tinput clk,\n\tinput aresetn,\n\tinput x,\n\toutput reg z\n);\n", "completion": "\treg [1:0] state;\n\tparameter IDLE = 2'b00, STATE1 = 2'b01, STATE2 = 2'b10;\n\n\talways @(posedge clk or negedge aresetn) begin\n\t\tif (~aresetn) begin\n\t\t\tstate <= IDLE;\n\t\t\tz <= 1'b0;\n\t\tend\n\t\telse begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (x == 1'b1) begin\n\t\t\t\t\t\tstate <= STATE1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTATE1: begin\n\t\t\t\t\tif (x == 1'b0) begin\n\t\t\t\t\t\tstate <= STATE2;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTATE2: begin\n\t\t\t\t\tif (x == 1'b1) begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tz <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 192 out of 440 samples.", "passed": false}
{"task_id": "m2014_q6", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Implement this state machine in Verilog.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput w,\n\toutput z\n);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b100;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b101;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b110;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign z = (state == 3'b111) ? 1'b1 : 1'b0;\n\n\nendmodule", "result": "failed: 21 out of 200 samples.", "passed": false}
{"task_id": "fsm_ps2data", "description": "We want a finite state machine that will search for message boundaries when given an input byte stream. The algorithm we'll use is to discard bytes until we see one with in[3]=1. We then assume that this is byte 1 of a message, and signal the receipt of a message once all 3 bytes have been received (done). The FSM should signal done in the cycle immediately after the third byte of each message was successfully received.\n\n// Implement the datapath module that will output the 24-bit (3 byte) message whenever a packet is received (out_bytes[23:16] is the first byte, out_bytes[15:8] is the second byte, etc.). The reset signal is active high synchronous. out_bytes needs to be valid whenever the done signal is asserted. You may output anything at other times (i.e., don't-care). \n\n// Waveform example:\n// time            clk             reset           in[7:0]         done            out_bytes       \n// 0ns             0               1                0              x                    x          \n// 5ns             1               1                0              0                    x          \n// 10ns            0               1                0              0                    x          \n// 15ns            1               0               2c              0                    x          \n// 20ns            0               0               2c              0                    x          \n// 25ns            1               0               81              0                    x          \n// 30ns            0               0               81              0                    x          \n// 35ns            1               0                9              0                    x          \n// 40ns            0               0                9              0                    x          \n// 45ns            1               0               6b              1               2c8109          \n// 50ns            0               0               6b              1               2c8109          \n// 55ns            1               0                d              0                    x          \n// 60ns            0               0                d              0                    x          \n// 65ns            1               0               8d              0                    x          \n// 70ns            0               0               8d              0                    x          \n// 75ns            1               0               6d              1               6b0d8d          \n// 80ns            0               0               6d              1               6b0d8d          \n// 85ns            1               0               12              0                    x          \n// 90ns            0               0               12              0                    x          \n// 95ns            1               0                1              0                    x          \n// 100ns           0               0                1              0                    x          \n// 105ns           1               0                d              1               6d1201          \n// 110ns           0               0                d              1               6d1201          \n// 115ns           1               0               76              0                    x          \n// 120ns           0               0               76              0                    x          \n// 125ns           1               0               3d              0                    x          \n// 130ns           0               0               3d              0                    x          \n// 135ns           1               0               ed              1                d763d          \n// 140ns           0               0               ed              1                d763d          \n// 145ns           1               0               8c              0                    x          \n// 150ns           0               0               8c              0                    x          \n// 155ns           1               0               f9              0                    x          \n// 160ns           0               0               f9              0                    x          \n// 165ns           1               0               ce              1               ed8cf9          \n// 170ns           0               0               ce              1               ed8cf9          \n// 175ns           1               0               c5              0                    x          \n// 180ns           0               0               c5              0                    x          \n// 185ns           1               0               aa              0                    x          \n// 190ns           0               0               aa              0                    x          ", "prompt": "module top_module (\n\tinput clk,\n\tinput [7:0] in,\n\tinput reset,\n\toutput [23:0] out_bytes,\n\toutput done\n);\n", "completion": "reg [2:0] state;\nreg [23:0] message;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tstate <= 0;\n\t\tmessage <= 0;\n\tend else begin\n\t\tcase (state)\n\t\t\t0: begin\n\t\t\t\tif (in[3] == 1) begin\n\t\t\t\t\tmessage[23:16] <= in;\n\t\t\t\t\tstate <= 1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1: begin\n\t\t\t\tif (in[3] == 1) begin\n\t\t\t\t\tmessage[15:8] <= in;\n\t\t\t\t\tstate <= 2;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2: begin\n\t\t\t\tif (in[3] == 1) begin\n\t\t\t\t\tmessage[7:0] <= in;\n\t\t\t\t\tstate <= 3;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3: begin\n\t\t\t\tdone <= 1;\n\t\t\t\tstate <= 0;\n\t\t\tend\n\t\tendcase\n\tend\nend\n\nassign out_bytes = message;\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "2012_q2b", "description": "\n// Consider the state machine shown below:\n\n// A (0) --1--> B\n// A (0) --0--> A\n// B (0) --1--> C\n// B (0) --0--> D\n// C (0) --1--> E\n// C (0) --0--> D\n// D (0) --1--> F\n// D (0) --0--> A\n// E (1) --1--> E\n// E (1) --0--> D\n// F (1) --1--> C\n// F (1) --0--> D\n\n// Assume that a one-hot code is used with the state assignment y[5:0] = 000001(A), 000010(B), 000100(C), 001000(D), 010000(E), 100000(F)\n\n// Write a Verilog for the signal Y1, which is the input of state flip-flop y[1], for the signal Y3, which is the input of state flip-flop y[3]. Derive the Verilog by inspection assuming a one-hot encoding.\n", "prompt": "module top_module (\n\tinput [5:0] y,\n\tinput w,\n\toutput Y1,\n\toutput Y3\n);\n", "completion": "\twire [5:0] state;\n\tassign state = y[5:0];\n\n\tassign Y1 = (state == 6'b000001) ? 1'b1 :\n\t\t\t\t(state == 6'b000010) ? 1'b0 :\n\t\t\t\t(state == 6'b000100) ? 1'b1 :\n\t\t\t\t(state == 6'b001000) ? 1'b0 :\n\t\t\t\t(state == 6'b010000) ? 1'b1 :\n\t\t\t\t(state == 6'b100000) ? 1'b0 : 1'b0;\n\n\tassign Y3 = (state == 6'b000001) ? 1'b0 :\n\t\t\t\t(state == 6'b000010) ? 1'b1 :\n\t\t\t\t(state == 6'b000100) ? 1'b0 :\n\t\t\t\t(state == 6'b001000) ? 1'b1 :\n\t\t\t\t(state == 6'b010000) ? 1'b0 :\n\t\t\t\t(state == 6'b100000) ? 1'b1 : 1'b0;\n\n\nendmodule", "result": "failed: 392 out of 600 samples.", "passed": false}
{"task_id": "vector0", "description": "Build a circuit that has one 3-bit input, then outputs the same vector, and also splits it into three separate 1-bit outputs. Connect output o0 to the input vector's position 0, o1 to position 1, etc.", "prompt": "module top_module(\n\tinput [2:0] vec, \n\toutput [2:0] outv,\n\toutput o2,\n\toutput o1,\n\toutput o0\n);\n", "completion": "assign outv = vec;\nassign o2 = vec[2];\nassign o1 = vec[1];\nassign o0 = vec[0];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap4", "description": "Implement the circuit described by the Karnaugh map below.\n\n//        ab\n// cd   00 01 11 10\n//  00 | 0 | 1 | 0 | 1 |\n//  01 | 1 | 0 | 1 | 0 |\n//  11 | 0 | 1 | 0 | 1 |\n//  10 | 1 | 0 | 1 | 0 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput reg out\n);\n", "completion": "\talways @(*) begin\n\t\tcase ({a,b,c,d})\n\t\t\t4'b0000: out = 1'b0;\n\t\t\t4'b0001: out = 1'b1;\n\t\t\t4'b0010: out = 1'b0;\n\t\t\t4'b0011: out = 1'b1;\n\t\t\t4'b0100: out = 1'b1;\n\t\t\t4'b0101: out = 1'b0;\n\t\t\t4'b0110: out = 1'b1;\n\t\t\t4'b0111: out = 1'b0;\n\t\t\t4'b1000: out = 1'b0;\n\t\t\t4'b1001: out = 1'b1;\n\t\t\t4'b1010: out = 1'b0;\n\t\t\t4'b1011: out = 1'b1;\n\t\t\t4'b1100: out = 1'b1;\n\t\t\t4'b1101: out = 1'b0;\n\t\t\t4'b1110: out = 1'b1;\n\t\t\t4'b1111: out = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 112 out of 232 samples.", "passed": false}
{"task_id": "vector1", "description": "Build a combinational circuit that splits an input half-word (16 bits, [15:0] ) into lower [7:0] and upper [15:8] bytes.", "prompt": "module top_module (\n\tinput [15:0] in,\n\toutput [7:0] out_hi,\n\toutput [7:0] out_lo\n);\n", "completion": "\tassign out_hi = in[15:8];\n\tassign out_lo = in[7:0];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "norgate", "description": "Create a module that implements a NOR gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = ~(a | b);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "alwaysblock2", "description": "Build an XOR gate three ways, using an assign statement (output out_assign), a combinational always block (output out_always_comb), and a clocked always block (output out_always_ff). Note that the clocked always block produces a different circuit from the other two: There is a flip-flop so the output is delayed.", "prompt": "module top_module(\n\tinput clk,\n\tinput a, \n\tinput b,\n\toutput out_assign,\n\toutput reg out_always_comb,\n\toutput reg out_always_ff\n);\n", "completion": "// Using assign statement\nassign out_assign = a ^ b;\n\n// Using combinational always block\nalways @(*) begin\n\tout_always_comb = a ^ b;\nend\n\n// Using clocked always block\nalways @(posedge clk) begin\n\tout_always_ff <= a ^ b;\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q6c", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Resets into state A. For this part, assume that a one-hot code is used with the state assignment y[6:1] = 000001, 000010, 000100, 001000, 010000, 100000 for states A, B,..., F, respectively.\n\n// Write Verilog for the next-state signals Y2 and Y4 corresponding to signal y[2] and y[4]. Derive the logic equations by inspection assuming a one-hot encoding. ", "prompt": "module top_module (\n\tinput [6:1] y,\n\tinput w,\n\toutput Y2,\n\toutput Y4\n);\n", "completion": "\twire [6:1] next_state;\n\t\n\t// Next-state logic\n\tassign next_state[1] = (y[1] == 1'b0) ? 1'b1 : 1'b0; // A --0--> B\n\tassign next_state[2] = (y[1] == 1'b0) ? 1'b0 : 1'b1; // A --1--> A\n\tassign next_state[3] = (y[1] == 1'b1) ? 1'b1 : 1'b0; // B --0--> C\n\tassign next_state[4] = (y[1] == 1'b1) ? 1'b0 : 1'b1; // B --1--> D\n\tassign next_state[5] = (y[2] == 1'b0) ? 1'b1 : 1'b0; // C --0--> E\n\tassign next_state[6] = (y[2] == 1'b0) ? 1'b0 : 1'b1; // C --1--> D\n\tassign next_state[7] = (y[2] == 1'b1) ? 1'b1 : 1'b0; // D --0--> F\n\tassign next_state[8] = (y[2] == 1'b1) ? 1'b0 : 1'b1; // D --1--> A\n\tassign next_state[9] = (y[3] == 1'b1) ? 1'b1 : 1'b0; // E --0--> E\n\tassign next_state[10] = (y[3] == 1'b1) ? 1'b0 : 1'b1; // E --1--> D\n\tassign next_state[11] = (y[4] == 1'b1) ? 1'b1 : 1'b0; // F --0--> C\n\tassign next_state[12] = (y[4] == 1'b1) ? 1'b0 : 1'b1; // F --1--> D\n\t\n\t// Output logic\n\tassign Y2 = next_state[3] | next_state[4] | next_state[7] | next_state[8];\n\tassign Y4 = next_state[5] | next_state[6] | next_state[9] | next_state[10] | next_state[11] | next_state[12];\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mux256to1", "description": "Create a 1-bit wide, 256-to-1 multiplexer. The 256 inputs are all packed into a single 256-bit input vector. sel=0 should select in[0], sel=1 selects bits in[1], sel=2 selects bits in[2], etc.", "prompt": "module top_module (\n\tinput [255:0] in,\n\tinput [7:0] sel,\n\toutput  out\n);\n", "completion": "\tassign out = in[sel];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q4a", "description": "Consider an n-bit shift register circuit. Inputs E are for enabling shift, R for value to load, L is asserted when it should load, and w is the input to the first stage of the shift register. Write a Verilog module named top_module for one stage of this circuit, including both the flip-flop and multiplexers.", "prompt": "module top_module (\n\tinput clk,\n\tinput w,\n\tinput R,\n\tinput E,\n\tinput L,\n\toutput reg Q\n);\n", "completion": "\treg [n-1:0] shift_reg;\n\twire [n-1:0] shifted_reg;\n\t\n\t// Shift register\n\talways @(posedge clk) begin\n\t\tif (E) begin\n\t\t\tshift_reg <= {shift_reg[n-2:0], w};\n\t\tend\n\tend\n\t\n\t// Multiplexer for loading\n\tassign shifted_reg = (L) ? R : shift_reg;\n\t\n\t// Flip-flop\n\talways @(posedge clk) begin\n\t\tQ <= shifted_reg[0];\n\tend\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "ece241_2014_q4", "description": "Given the finite state machine circuit described below, assume that the D flip-flops are initially reset to zero before the machine begins.\n\n// Build this circuit in Verilog.\n\n// Input x goes to three different two-input gates: a XOR, an AND, and a OR gate. Each of the three gates is connected to the input of a D flip-flop and then the flip-flop outputs all go to a three-input XNOR, whose output is Z. The second input of the XOR is its corresponding flip-flop's output, the second input of the AND is its corresponding flip-flop's complemented output, and finally the second input of the OR is its corresponding flip-flop's complementary output.", "prompt": "module top_module (\n\tinput clk,\n\tinput x,\n\toutput z\n);\n", "completion": "\twire d1, d2, d3;\n\twire q1, q2, q3;\n\twire nq1, nq2, nq3;\n\n\t// D flip-flops\n\tDFF dff1 (\n\t\t.D(x),\n\t\t.CK(clk),\n\t\t.Q(q1),\n\t\t.QN(nq1)\n\t);\n\n\tDFF dff2 (\n\t\t.D(d2),\n\t\t.CK(clk),\n\t\t.Q(q2),\n\t\t.QN(nq2)\n\t);\n\n\tDFF dff3 (\n\t\t.D(d3),\n\t\t.CK(clk),\n\t\t.Q(q3),\n\t\t.QN(nq3)\n\t);\n\n\t// XOR gate\n\tassign d1 = x ^ q1;\n\n\t// AND gate\n\tassign d2 = ~(nq2 & q1);\n\n\t// OR gate\n\tassign d3 = ~(nq3 | q1);\n\n\t// XNOR gate\n\tassign z = ~(q1 ^ q2 ^ q3);\n\nendmodule\n\nmodule DFF (\n\tinput D,\n\tinput CK,\n\toutput Q,\n\toutput QN\n);\n\n\treg Q_reg;\n\n\talways @(posedge CK) begin\n\t\tQ_reg <= D;\n\tend\n\n\tassign Q = Q_reg;\n\tassign QN = ~Q_reg;\n\n\nendmodule", "result": "failed: 90 out of 118 samples.", "passed": false}
{"task_id": "circuit4", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               0               \n// 5ns             0               0               0               0               0               \n// 10ns            0               0               0               0               0               \n// 15ns            0               0               0               0               0               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               1               \n// 30ns            0               0               1               1               1               \n// 35ns            0               1               0               0               1               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               1               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               0               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               1               \n// 75ns            1               1               0               0               1               \n// 80ns            1               1               0               1               1               \n// 85ns            1               1               1               0               1               \n// 90ns            1               1               1               1               1               ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = (a & b) | (c & d);\n\n\nendmodule", "result": "failed: 38 out of 121 samples.", "passed": false}
{"task_id": "rule110", "description": "Rule 110 is a one-dimensional cellular automaton with interesting properties (such as being Turing-complete). There is a one-dimensional array of cells (on or off). At each time step, the state of each cell changes. In Rule 110, the next state of each cell depends only on itself and its two neighbours, according to the following table:\n// Left | Center | Right | Center's next state\n// 1 | 1 | 1 | 0\n// 1 | 1 | 0 | 1\n// 1 | 0 | 1 | 1\n// 1 | 0 | 0 | 0\n// 0 | 1 | 1 | 1\n// 0 | 1 | 0 | 1\n// 0 | 0 | 1 | 1\n// 0 | 0 | 0 | 0 \n// In this circuit, create a 512-cell system (q[511:0]), and advance by one time step each clock cycle. The synchronous active high load input indicates the state of the system should be loaded with data[511:0]. Assume the boundaries (q[-1] and q[512]) are both zero (off).", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [511:0] data,\n\toutput reg [511:0] q);\n", "completion": "\treg [511:0] q_next;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tq_next[0] <= 0;\n\t\t\tq_next[511] <= 0;\n\t\t\tfor (int i = 1; i < 511; i = i + 1) begin\n\t\t\t\tcase ({q[i-1], q[i], q[i+1]})\n\t\t\t\t\t3'b111: q_next[i] <= 0;\n\t\t\t\t\t3'b110: q_next[i] <= 1;\n\t\t\t\t\t3'b101: q_next[i] <= 1;\n\t\t\t\t\t3'b100: q_next[i] <= 0;\n\t\t\t\t\t3'b011: q_next[i] <= 1;\n\t\t\t\t\t3'b010: q_next[i] <= 1;\n\t\t\t\t\t3'b001: q_next[i] <= 1;\n\t\t\t\t\t3'b000: q_next[i] <= 0;\n\t\t\t\tendcase\n\t\t\tend\n\t\t\tq <= q_next;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 6220 out of 6283 samples.", "passed": false}
{"task_id": "fsm3s", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Implement this state machine. Include a synchronous active high reset that resets the FSM to state A. \n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg out_reg;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 2'b00;\n\t\t\tout_reg <= 1'b0;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tout_reg <= out_reg;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = in ? 2'b10 : 2'b01;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b10;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tnext_state = in ? 2'b00 : 2'b11;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tnext_state = in ? 2'b11 : 2'b00;\n\t\t\t\tout_reg = 1'b1;\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = out_reg;\n\n\nendmodule", "result": "failed: 62 out of 230 samples.", "passed": false}
{"task_id": "circuit5", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               e               q               \n// 0ns             x               x               x               x               x               x               \n// 5ns             x               x               x               x               x               x               \n// 10ns            x               x               x               x               x               x               \n// 15ns            a               b               0               d               e               b               \n// 20ns            a               b               1               d               e               e               \n// 25ns            a               b               2               d               e               a               \n// 30ns            a               b               3               d               e               d               \n// 35ns            a               b               4               d               e               f               \n// 40ns            a               b               5               d               e               f               \n// 45ns            a               b               6               d               e               f               \n// 50ns            a               b               7               d               e               f               \n// 55ns            a               b               8               d               e               f               \n// 60ns            a               b               9               d               e               f               \n// 65ns            a               b               a               d               e               f               \n// 70ns            a               b               b               d               e               f               \n// 75ns            a               b               c               d               e               f               \n// 80ns            a               b               d               d               e               f               \n// 85ns            a               b               e               d               e               f               \n// 90ns            a               b               f               d               e               f               ", "prompt": "module top_module (\n\tinput [3:0] a, \n\tinput [3:0] b, \n\tinput [3:0] c, \n\tinput [3:0] d,\n\tinput [3:0] e,\n\toutput reg [3:0] q\n);\n", "completion": "always @(*) begin\n\tcase ({a, b, c, d, e})\n\t\t5'b00000: q = 4'b0001;\n\t\t5'b00001: q = 4'b0010;\n\t\t5'b00010: q = 4'b0100;\n\t\t5'b00011: q = 4'b1000;\n\t\t5'b00100: q = 4'b0000;\n\t\t5'b00101: q = 4'b0001;\n\t\t5'b00110: q = 4'b0010;\n\t\t5'b00111: q = 4'b0100;\n\t\t5'b01000: q = 4'b1000;\n\t\t5'b01001: q = 4'b0000;\n\t\t5'b01010: q = 4'b0001;\n\t\t5'b01011: q = 4'b0010;\n\t\t5'b01100: q = 4'b0100;\n\t\t5'b01101: q = 4'b1000;\n\t\t5'b01110: q = 4'b0000;\n\t\t5'b01111: q = 4'b0001;\n\t\t5'b10000: q = 4'b0010;\n\t\t5'b10001: q = 4'b0100;\n\t\t5'b10010: q = 4'b1000;\n\t\t5'b10011: q = 4'b0000;\n\t\t5'b10100: q = 4'b0001;\n\t\t5'b10101: q = 4'b0010;\n\t\t5'b10110: q = 4'b0100;\n\t\t5'b10111: q = 4'b1000;\n\t\t5'b11000: q = 4'b0000;\n\t\t5'b11001: q = 4'b0001;\n\t\t5'b11010: q = 4'b0010;\n\t\t5'b11011: q = 4'b0100;\n\t\t5'b11100: q = 4'b1000;\n\t\t5'b11101: q = 4'b0000;\n\t\t5'b11110: q = 4'b0001;\n\t\t5'b11111: q = 4'b0010;\n\t\tdefault: q = 4'b0000;\n\tendcase\nend\n\n\nendmodule", "result": "failed: 135 out of 141 samples.", "passed": false}
{"task_id": "bugs_mux2", "description": "Find the bug and fix this 8-bit wide 2-to-1 mux.\n\n// module top_module (\n//     input sel,\n//     input [7:0] a,\n//     input [7:0] b,\n//     output out  );\n\n//     assign out = (~sel & a) | (sel & b);\n\n// endmodule", "prompt": "module top_module (\n\tinput sel,\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput reg [7:0] out\n);\n", "completion": "\talways @(*) begin\n\t\tif (sel == 1'b0) begin\n\t\t\tout = a;\n\t\tend else begin\n\t\t\tout = b;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 111 out of 114 samples.", "passed": false}
{"task_id": "mt2015_muxdff", "description": "Consider this Verilog module \"full_module\":\n\n// module full_module (\n//     input [2:0] r,\n//     input L,\n//     input clk,\n//     output reg [2:0] q\n);\n\n// always @(posedge clk) begin\n//     if (L) begin\n//         q <= r;\n//     end else begin\n//         q <= {q[1] ^ q[2], q[0], q[2]};\n//     end\n// end\n\n// endmodule\n\n// You want to create a hierarchical Verilog design where a flipflop and 2-1 multiplexer are in a submodule, and that submodule is instantiated three times in this code. Create the submodule called \"top_module\".\n", "prompt": "module top_module(\n\tinput clk,\n\tinput L,\n\tinput q_in,\n\tinput r_in,\n\toutput reg Q);\n", "completion": "\treg q_reg;\n\treg [1:0] mux_out;\n\n\talways @(posedge clk) begin\n\t\tif (L) begin\n\t\t\tq_reg <= r_in;\n\t\tend else begin\n\t\t\tq_reg <= {q_reg[1] ^ q_reg[2], q_reg[0], q_reg[2]};\n\t\tend\n\tend\n\n\tassign mux_out = {q_reg, q_in};\n\n\tassign Q = mux_out[0];\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "edgecapture", "description": "For each bit in a 32-bit vector, capture when the input signal changes from 1 in one clock cycle to 0 the next. \"Capture\" means that the output will remain 1 until the register is reset (active high synchronous reset).", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput [31:0] in,\n\toutput reg [31:0] out);\n", "completion": "\treg [31:0] prev_in;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tout <= 0;\n\t\t\tprev_in <= 0;\n\t\tend else begin\n\t\t\tfor (int i = 0; i < 32; i = i + 1) begin\n\t\t\t\tif (in[i] == 1 && prev_in[i] == 0) begin\n\t\t\t\t\tout[i] <= 1;\n\t\t\t\tend\n\t\t\tend\n\t\t\tprev_in <= in;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 121 out of 266 samples.", "passed": false}
{"task_id": "dff8", "description": "Create 8 D flip-flops. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_next;\n\n\talways @(posedge clk) begin\n\t\tq <= q_next;\n\tend\n\n\talways @(*) begin\n\t\tq_next[0] = d[0];\n\t\tq_next[1] = d[1];\n\t\tq_next[2] = d[2];\n\t\tq_next[3] = d[3];\n\t\tq_next[4] = d[4];\n\t\tq_next[5] = d[5];\n\t\tq_next[6] = d[6];\n\t\tq_next[7] = d[7];\n\tend\n\n\nendmodule", "result": "failed: 1 out of 41 samples.", "passed": false}
{"task_id": "ece241_2014_q1c", "description": "Assume that you have two 8-bit 2's complement numbers, a[7:0] and b[7:0]. These numbers are added to produce s[7:0]. Also compute whether a (signed) overflow has occurred.", "prompt": "module top_module (\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput [7:0] s,\n\toutput overflow\n);\n", "completion": "\twire [8:0] sum;\n\tassign sum = {1'b0, a} + {1'b0, b};\n\tassign s = sum[7:0];\n\tassign overflow = sum[8];\n\n\nendmodule", "result": "failed: 55 out of 116 samples.", "passed": false}
{"task_id": "review2015_fsmonehot", "description": "Given the following Moore state machine with 3 input (d, done_counting, ack) and 3 outputs (shift_ena, counting, done). Unless otherwise stated in the diagram below, assume outputs are 0 and inputs are don't cares.\n\n// S () --d=0--> S\n// S () --d=1--> S1\n// S1 () --d=0--> S\n// S1 () --d=1--> S11\n// S11 () --d=0--> S110\n// S11 () --d=1--> S11\n// S110 () --d=0--> S\n// S110 () --d=1--> B0\n// B0 (shift_ena=1) -- (always go to next cycle) --> B1\n// B1 (shift_ena=1) -- (always go to next cycle) --> B2\n// B2 (shift_ena=1) -- (always go to next cycle) --> B3\n// B3 (shift_ena=1) -- (always go to next cycle) --> Count\n// Count (counting=1) --!(done_counting)--> Count\n// Count (counting=1) --(done_counting)--> Wait\n// Wait (done=1) --ack=0--> Wait\n// Wait (done=1) --ack=1--> S\n\n// At reset, the state machine starts in state \"S\". Derive next-state logic equations and output logic equations by inspection assuming the following one-hot encoding is used: (S, S1, S11, S110, B0, B1, B2, B3, Count, Wait) = (10'b0000000001, 10'b0000000010, 10'b0000000100, ... , 10'b1000000000)\n\n// Derive state transition and output logic equations by inspection assuming a one-hot encoding. Implement only the state transition logic and output logic (the combinational logic portion) for this state machine.\n\n// Write code that generates the following equations:\n\n// - B3_next -- next-state logic for state B3\n// - S_next\n// - S1_next\n// - Count_next\n// - Wait_next\n// - done -- output logic\n// - counting\n// - shift_ena\n", "prompt": "module top_module(\n    input d,\n    input done_counting,\n    input ack,\n    input [9:0] state,    // 10-bit one-hot current state\n    output B3_next,\n    output S_next,\n    output S1_next,\n    output Count_next,\n    output Wait_next,\n    output done,\n    output counting,\n    output shift_ena\n );\n", "completion": "    // Define the next-state logic for each state\n    assign B3_next = (state[3]) ? 1'b1 : 1'b0;\n    assign S_next = (state[0]) ? 1'b1 : 1'b0;\n    assign S1_next = (state[1]) ? 1'b1 : 1'b0;\n    assign Count_next = (state[8]) ? 1'b1 : 1'b0;\n    assign Wait_next = (state[9]) ? 1'b1 : 1'b0;\n\n    // Define the output logic for each state\n    assign done = (state[9]) ? 1'b1 : 1'b0;\n    assign counting = (state[8]) ? 1'b1 : 1'b0;\n    assign shift_ena = (state[3]) ? 1'b1 : 1'b0;\n\n    // Define the state transition logic\n    always @ (posedge clk) begin\n        case (state)\n            10'b0000000001: begin // S\n                if (d == 1'b0) begin\n                    next_state <= 10'b0000000001;\n                end else begin\n                    next_state <= 10'b0000000010;\n                end\n            end\n            10'b0000000010: begin // S1\n                if (d == 1'b0) begin\n                    next_state <= 10'b0000000001;\n                end else begin\n                    next_state <= 10'b0000000100;\n                end\n            end\n            10'b0000000100: begin // S11\n                if (d == 1'b0) begin\n                    next_state <= 10'b0000000100;\n                end else begin\n                    next_state <= 10'b0000001000;\n                end\n            end\n            10'b0000001000: begin // S110\n                if (d == 1'b0) begin\n                    next_state <= 10'b0000000001;\n                end else begin\n                    next_state <= 10'b0000010000;\n                end\n            end\n            10'b0000010000: begin // B0\n                next_state <= 10'b0000010001;\n            end\n            10'b0000010001: begin // B1\n                next_state <= 10'b0000010010;\n            end\n            10'b0000010010: begin // B2\n                next_state <= 10'b0000010011;\n            end\n            10'b0000010011: begin // B3\n                next_state <= 10'b0000010100;\n            end\n            10'b0000010100: begin // Count\n                if (!done_counting) begin\n                    next_state <= 10'b0000010100;\n                end else begin\n                    next_state <= 10'b0000010101;\n                end\n            end\n            10'b0000010101: begin // Wait\n                if (done) begin\n                    if (ack) begin\n                        next_state <= 10'b0000000001;\n                    end else begin\n                        next_state <= 10'b0000010101;\n                    end\n                end else begin\n                    next_state <= 10'b0000010100;\n                end\n            end\n            default: begin\n                next_state <= 10'b0000000001;\n            end\n        endcase\n    end\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "counter_2bc", "description": "Build a two-bit saturating counter. The counter increments (up to a maximum of 3) when train_valid = 1 and train_taken = 1. It decrements (down to a minimum of 0) when train_valid = 1 and train_taken = 0. When not training (train_valid = 0), the counter keeps its value unchanged. areset is a positive edge triggered asynchronous reset that resets the counter to weakly not-taken (2'b01). Output state[1:0] is the two-bit counter value.", "prompt": "module top_module(\n    input clk,\n    input areset,\n    input train_valid,\n    input train_taken,\n    output logic [1:0] state\n);\n", "completion": "    always @(posedge clk or posedge areset) begin\n        if (areset) begin\n            state <= 2'b01;\n        end else if (train_valid) begin\n            if (train_taken) begin\n                if (state == 2'b11) begin\n                    state <= 2'b11;\n                end else begin\n                    state <= state + 1;\n                end\n            end else begin\n                if (state == 2'b00) begin\n                    state <= 2'b00;\n                end else begin\n                    state <= state - 1;\n                end\n            end\n        end\n    end\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_casez", "description": "Build a priority encoder for 8-bit inputs. Given an 8-bit vector, the output should report the first (least significant) bit in the vector that is 1. Report zero if the input vector has no bits that are high. For example, the input 8'b10010000 should output 3'd4, because bit[4] is first bit that is high.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput reg [2:0] pos\n);\n", "completion": "always @(*) begin\n\tcasez(in)\n\t\t8'b00000001: pos = 3'd0;\n\t\t8'b00000010: pos = 3'd1;\n\t\t8'b00000100: pos = 3'd2;\n\t\t8'b00001000: pos = 3'd3;\n\t\t8'b00010000: pos = 3'd4;\n\t\t8'b00100000: pos = 3'd5;\n\t\t8'b01000000: pos = 3'd6;\n\t\t8'b10000000: pos = 3'd7;\n\t\tdefault: pos = 3'd0;\n\tendcase\nend\n\n\nendmodule", "result": "failed: 147 out of 346 samples.", "passed": false}
{"task_id": "always_nolatches", "description": "Suppose you're building a circuit to process scancodes from a PS/2 keyboard for a game. Given the last two bytes of scancodes received, you need to indicate whether one of the arrow keys on the keyboard have been pressed. This involves a fairly simple mapping, which can be implemented as a case statement (or if-elseif) with four cases.\n// Scancode[15:0] | Arrow key\n// 16'he06b | left arrow\n// 16'he072 | down arrow\n// 16'he074 | right arrow\n// 16'he075 | up arrow\n// Anything else | none\n// Your circuit has one 16-bit input, and four outputs. Build this circuit that recognizes these four scancodes and asserts the correct output.\n\n", "prompt": "module top_module (\n\tinput [15:0] scancode,\n\toutput reg left,\n\toutput reg down,\n\toutput reg right,\n\toutput reg up\n);\n", "completion": "\talways @(*) begin\n\t\tcase (scancode)\n\t\t\t16'he06b: begin\n\t\t\t\tleft = 1;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he072: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 1;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he074: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 1;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he075: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 1;\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4j", "description": "Implement a 4-bit adder with full adders. The output sum should include the overflow bit.", "prompt": "module top_module (\n\tinput [3:0] x,\n\tinput [3:0] y,\n\toutput [4:0] sum\n);\n", "completion": "\twire [3:0] carry;\n\twire [3:0] sum_bits;\n\t\n\t// Full adder for bit 0\n\tfull_adder fa0(x[0], y[0], 1'b0, sum_bits[0], carry[0]);\n\t\n\t// Full adder for bit 1\n\tfull_adder fa1(x[1], y[1], carry[0], sum_bits[1], carry[1]);\n\t\n\t// Full adder for bit 2\n\tfull_adder fa2(x[2], y[2], carry[1], sum_bits[2], carry[2]);\n\t\n\t// Full adder for bit 3\n\tfull_adder fa3(x[3], y[3], carry[2], sum_bits[3], carry[3]);\n\t\n\t// Output sum\n\tassign sum = {carry[3], sum_bits};\n\t\nendmodule\n\nmodule full_adder (\n\tinput a,\n\tinput b,\n\tinput cin,\n\toutput sum,\n\toutput cout\n);\n\n\tassign sum = a ^ b ^ cin;\n\tassign cout = (a & b) | (a & cin) | (b & cin);\n\t\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "history_shift", "description": "Build a 32-bit global history shift register, including support for rolling back state in response to a pipeline flush caused by a branch misprediction. When a branch prediction is made (predict_valid = 1), shift in predict_taken from the LSB side to update the branch history for the predicted branch. (predict_history[0] is the direction of the youngest branch.) When a branch misprediction occurs (train_mispredicted = 1), load the branch history register with the history after the completion of the mispredicted branch. This is the history before the mispredicted branch (train_history) concatenated with the actual result of the branch (train_taken). If both a prediction and misprediction occur at the same time, the misprediction takes precedence, because the pipeline flush will also flush out the branch that is currently making a prediction. predict_history is the value of the branch history register. areset is a positive edge triggered asynchronous reset that resets the history counter to zero.\n\n", "prompt": "module top_module\n(\n    input clk,\n    input areset,\n    input predict_valid,\n    input predict_taken,\n    output logic [31:0] predict_history,\n    \n    input train_mispredicted,\n    input train_taken,\n    input [31:0] train_history\n);\n", "completion": "    logic [31:0] history_reg;\n    \n    always_ff @(posedge clk or posedge areset) begin\n        if (areset) begin\n            history_reg <= 0;\n        end else begin\n            if (predict_valid) begin\n                history_reg <= {history_reg[30:0], predict_taken};\n            end else if (train_mispredicted) begin\n                history_reg <= {train_history, train_taken};\n            end\n        end\n    end\n    \n    assign predict_history = history_reg;\n    \n\nendmodule", "result": "failed: 980 out of 2055 samples.", "passed": false}
{"task_id": "wire_decl", "description": "Implement the following circuit. Create two intermediate wires (named anything you want) to connect the AND and OR gates together. Note that the wire that feeds the NOT gate is really wire `out`, so you do not necessarily need to declare a third wire here. Notice how wires are driven by exactly one source (output of a gate), but can feed multiple inputs.\n\n// The circuit is composed of two layers. The first layer, counting from the input, is two AND gates: one whose input is connected to a and b, and the second is connected to c and d. The second layer there is an OR gate to OR the two AND outputs, connected the output 'out'. Additionally, there is an inverted output 'out_n'.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out,\n\toutput out_n );\n", "completion": "\twire and1_out;\n\twire and2_out;\n\n\tand and1 (and1_out, a, b);\n\tand and2 (and2_out, c, d);\n\tor or1 (out, and1_out, and2_out);\n\tnot not1 (out_n, out);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "dff", "description": "Create a single D flip-flop.", "prompt": "module top_module(\n\tinput clk,\n\tinput d,\n\toutput reg q);\n", "completion": "\talways @(posedge clk) begin\n\t\tq <= d;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2013_q12", "description": "In this question, you will design a circuit for an 8x1 memory, where writing to the memory is accomplished by shifting-in bits, and reading is \"random access\", as in a typical RAM. You will then use the circuit to realize a 3-input logic function. First, create an 8-bit shift register with 8 D-type flip-flops. Label the flip-flop outputs from Q[0]...Q[7]. The shift register input should be called S, which feeds the input of Q[0] (MSB is shifted in first). The enable input is synchronous active high and controls whether to shift. Extend the circuit to have 3 additional inputs A,B,C and an output Z. The circuit's behaviour should be as follows: when ABC is 000, Z=Q[0], when ABC is 001, Z=Q[1], and so on. Your circuit should contain ONLY the 8-bit shift register, and multiplexers. ", "prompt": "module top_module (\n\tinput clk,\n\tinput enable,\n\tinput S,\n\tinput A,\n\tinput B,\n\tinput C,\n\toutput reg Z\n);\n", "completion": "\treg [7:0] Q;\n\treg [2:0] ABC;\n\n\talways @(posedge clk) begin\n\t\tif (enable) begin\n\t\t\tQ <= {Q[6:0], S};\n\t\tend\n\tend\n\n\talways @(A, B, C) begin\n\t\tABC <= {A, B, C};\n\tend\n\n\talways @(ABC, Q) begin\n\t\tcase (ABC)\n\t\t\t3'b000: Z <= Q[0];\n\t\t\t3'b001: Z <= Q[1];\n\t\t\t3'b010: Z <= Q[2];\n\t\t\t3'b011: Z <= Q[3];\n\t\t\t3'b100: Z <= Q[4];\n\t\t\t3'b101: Z <= Q[5];\n\t\t\t3'b110: Z <= Q[6];\n\t\t\t3'b111: Z <= Q[7];\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "thermostat", "description": "A heating/cooling thermostat controls both a heater (during winter) and an air conditioner (during summer). Implement a circuit that will turn on and off the heater, air conditioning, and blower fan as appropriate. The thermostat can be in one of two modes: heating (mode = 1) and cooling (mode = 0). In heating mode, turn the heater on when it is too cold (too_cold = 1) but do not use the air conditioner. In cooling mode, turn the air conditioner on when it is too hot (too_hot = 1), but do not turn on the heater. When the heater or air conditioner are on, also turn on the fan to circulate the air. In addition, the user can also request the fan to turn on (fan_on = 1), even if the heater and air conditioner are off.", "prompt": "module top_module(\n\tinput mode,\n\tinput too_cold, \n\tinput too_hot,\n\tinput fan_on,\n\toutput heater,\n\toutput aircon,\n\toutput fan\n);\n", "completion": "\twire heater_on;\n\twire aircon_on;\n\twire fan_on_internal;\n\n\tassign heater = heater_on;\n\tassign aircon = aircon_on;\n\tassign fan = fan_on_internal;\n\n\tassign heater_on = (mode == 1) ? 1'b0 : (too_cold == 1) ? 1'b1 : 1'b0;\n\tassign aircon_on = (mode == 0) ? 1'b0 : (too_hot == 1) ? 1'b1 : 1'b0;\n\tassign fan_on_internal = (heater_on || aircon_on) ? 1'b1 : (fan_on == 1) ? 1'b1 : 1'b0;\n\n\nendmodule", "result": "failed: 189 out of 248 samples.", "passed": false}
{"task_id": "ece241_2013_q2", "description": "A single-output digital system with four inputs (a,b,c,d) generates a logic-1 when 2, 7, or 15 appears on the inputs, and a logic-0 when 0, 1, 4, 5, 6, 9, 10, 13, or 14 appears. The input conditions for the numbers 3, 8, 11, and 12 never occur in this system. For example, 7 corresponds to a,b,c,d being set to 0,1,1,1, respectively. Determine the output out_sop in minimum sum-of-products form, and the output out_pos in minimum product-of-sums form.\n\n", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out_sop,\n\toutput out_pos\n);\n", "completion": "\twire w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14, w15, w16, w17, w18, w19, w20, w21, w22, w23, w24, w25, w26, w27, w28, w29, w30, w31, w32, w33, w34, w35, w36, w37, w38, w39, w40, w41, w42, w43, w44, w45, w46, w47, w48, w49, w50, w51, w52, w53, w54, w55, w56, w57, w58, w59, w60, w61, w62, w63, w64, w65, w66, w67, w68, w69, w70, w71, w72, w73, w74, w75, w76, w77, w78, w79, w80, w81, w82, w83, w84, w85, w86, w87, w88, w89, w90, w91, w92, w93, w94, w95, w96, w97, w98, w99, w100, w101, w102, w103, w104, w105, w106, w107, w108, w109, w110, w111, w112, w113, w114, w115, w116, w117, w118, w119, w120, w121, w122, w123, w124, w125, w126, w127;\n\n\tassign w1 = a & b & c & d;\n\tassign w2 = a & b & c & ~d;\n\tassign w3 = a & b & ~c & d;\n\tassign w4 = a & b & ~c & ~d;\n\tassign w5 = a & ~b & c & d;\n\tassign w6 = a & ~b & c & ~d;\n\tassign w7 = a & ~b & ~c & d;\n\tassign w8 = ~a & b & c & d;\n\tassign w9 = ~a & b & c & ~d;\n\tassign w10 = ~a & b & ~c & d;\n\tassign w11 = ~a & b & ~c & ~d;\n\tassign w12 = ~a & ~b & c & d;\n\tassign w13 = ~a & ~b & c & ~d;\n\tassign w14 = ~a & ~b & ~c & d;\n\tassign w15 = ~a & ~b & ~c & ~d;\n\tassign w16 = a & b & ~d;\n\tassign w17 = a & ~b & c & ~d;\n\tassign w18 = a & ~b & ~c & d;\n\tassign w19 = ~a & b & ~c & d;\n\tassign w20 = ~a & ~b & c & ~d;\n\tassign w21 = ~a & ~b & ~c & d;\n\tassign w22 = a & ~b & ~d;\n\tassign w23 = ~a & b & ~c;\n\tassign w24 = ~a & ~b & c;\n\tassign w25 = ~a & ~b & ~c;\n\tassign w26 = a & b & d;\n\tassign w27 = a & b & ~c;\n\tassign w28 = a & ~b & c;\n\tassign w29 = a & ~b & ~c;\n\tassign w30 = ~a & b & d;\n\tassign w31 = ~a & b & ~c;\n\t\nendmodule", "result": "failed: 106 out of 107 samples.", "passed": false}
{"task_id": "lfsr32", "description": "A linear feedback shift register is a shift register usually with a few XOR gates to produce the next state of the shift register. A Galois LFSR is one particular arrangement where bit positions with a \"tap\" are XORed with the output bit to produce each bit's next value, while bit positions without a tap shift. Build a 32-bit Galois LFSR with taps at bit positions 32, 22, 2, and 1. Reset should be active high synchronous, and should reset the output q to 32'h1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [31:0] q);\n", "completion": "\treg [31:0] lfsr;\n\treg [31:0] tap_positions;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tlfsr <= 32'h1;\n\t\t\ttap_positions <= 32'h0;\n\t\tend else begin\n\t\t\tlfsr <= {lfsr[30:0], lfsr[31] ^ lfsr[21] ^ lfsr[1] ^ lfsr[0]};\n\t\t\ttap_positions <= {tap_positions[30:0], tap_positions[31] ^ tap_positions[21] ^ tap_positions[1] ^ tap_positions[0]};\n\t\tend\n\tend\n\n\tassign q = lfsr;\n\n\nendmodule", "result": "failed: 400356 out of 400411 samples.", "passed": false}
{"task_id": "circuit3", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               0               \n// 5ns             0               0               0               0               0               \n// 10ns            0               0               0               0               0               \n// 15ns            0               0               0               0               0               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               0               \n// 30ns            0               0               1               1               0               \n// 35ns            0               1               0               0               0               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               1               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               1               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               1               \n// 75ns            1               1               0               0               0               \n// 80ns            1               1               0               1               1               \n// 85ns            1               1               1               0               1               \n// 90ns            1               1               1               1               1               ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = (a & b) | (c & d);\n\n\nendmodule", "result": "failed: 49 out of 121 samples.", "passed": false}
{"task_id": "7420", "description": "The 7400-series integrated circuits are a series of digital chips with a few gates each. The 7420 is a chip with two 4-input NAND gates.\n\n// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.", "prompt": "module top_module(\n\tinput p1a, \n\tinput p1b, \n\tinput p1c, \n\tinput p1d, \n\toutput p1y, \n\tinput p2a, \n\tinput p2b, \n\tinput p2c, \n\tinput p2d, \n\toutput p2y\n);\n", "completion": "\twire nand1_out, nand2_out;\n\t\n\tnand nand1(nand1_out, p1a, p1b, p1c, p1d);\n\tnand nand2(nand2_out, p2a, p2b, p2c, p2d);\n\t\n\tassign p1y = nand1_out;\n\tassign p2y = nand2_out;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "popcount255", "description": "A \"population count\" circuit counts the number of '1's in an input vector. Build a population count circuit for a 255-bit input vector.", "prompt": "module top_module (\n\tinput [254:0] in,\n\toutput reg [7:0] out\n);\n", "completion": "\twire [7:0] count1, count2, count3, count4, count5, count6, count7, count8;\n\twire [7:0] count9, count10, count11, count12, count13, count14, count15, count16;\n\twire [7:0] count17, count18, count19, count20, count21, count22, count23, count24;\n\twire [7:0] count25, count26, count27, count28, count29, count30, count31, count32;\n\twire [7:0] count33, count34, count35, count36, count37, count38, count39, count40;\n\twire [7:0] count41, count42, count43, count44, count45, count46, count47, count48;\n\twire [7:0] count49, count50, count51, count52, count53, count54, count55, count56;\n\twire [7:0] count57, count58, count59, count60, count61, count62, count63, count64;\n\twire [7:0] count65, count66, count67, count68, count69, count70, count71, count72;\n\twire [7:0] count73, count74, count75, count76, count77, count78, count79, count80;\n\twire [7:0] count81, count82, count83, count84, count85, count86, count87, count88;\n\twire [7:0] count89, count90, count91, count92, count93, count94, count95, count96;\n\twire [7:0] count97, count98, count99, count100, count101, count102, count103, count104;\n\twire [7:0] count105, count106, count107, count108, count109, count110, count111, count112;\n\twire [7:0] count113, count114, count115, count116, count117, count118, count119, count120;\n\twire [7:0] count121, count122, count123, count124, count125, count126, count127, count128;\n\twire [7:0] count129, count130, count131, count132, count133, count134, count135, count136;\n\twire [7:0] count137, count138, count139, count140, count141, count142, count143, count144;\n\twire [7:0] count145, count146, count147, count148, count149, count150, count151, count152;\n\twire [7:0] count153, count154, count155, count156, count157, count158, count159, count160;\n\twire [7:0] count161, count162, count163, count164, count165, count166, count167, count168;\n\twire [7:0] count169, count170, count171, count172, count173, count174, count175, count176;\n\twire [7:0] count177, count178, count179, count180, count181, count182, count183, count184;\n\twire [7:0] count185, count186, count187, count188, count\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "gatesv", "description": "You are given a four-bit input vector in[3:0]. We want to know some relationships between each bit and its neighbour: \n// (1) out_both: Each bit of this output vector should indicate whether both the corresponding input bit and its neighbour to the left (higher index) are '1'. For example, out_both[2] should indicate if in[2] and in[3] are both 1. Since in[3] has no neighbour to the left, the answer is obvious so we don't need to know out_both[3]. \n// (2) out_any: Each bit of this output vector should indicate whether any of the corresponding input bit and its neighbour to the right are '1'. For example, out_any[2] should indicate if either in[2] or in[1] are 1. Since in[0] has no neighbour to the right, the answer is obvious so we don't need to know out_any[0]. \n// (3) out_different: Each bit of this output vector should indicate whether the corresponding input bit is different from its neighbour to the left. For example, out_different[2] should indicate if in[2] is different from in[3]. For this part, treat the vector as wrapping around, so in[3]'s neighbour to the left is in[0].", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput [2:0] out_both,\n\toutput [3:1] out_any,\n\toutput [3:0] out_different\n);\n", "completion": "\tassign out_both[2] = in[2] & in[3];\n\tassign out_both[1] = in[1] & in[2];\n\tassign out_both[0] = in[0] & in[1];\n\n\tassign out_any[3] = in[3] | in[0];\n\tassign out_any[2] = in[2] | in[3] | in[1];\n\tassign out_any[1] = in[1] | in[2] | in[0];\n\n\tassign out_different[3] = in[3] ^ in[0];\n\tassign out_different[2] = in[2] ^ in[3];\n\tassign out_different[1] = in[1] ^ in[2];\n\tassign out_different[0] = in[0] ^ in[1];\n\n\nendmodule", "result": "failed: 101 out of 213 samples.", "passed": false}
{"task_id": "circuit6", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a                  q            \n// 0ns             x                  x            \n// 5ns             x                  x            \n// 10ns            x                  x            \n// 15ns            0               1232            \n// 20ns            1               aee0            \n// 25ns            2               27d4            \n// 30ns            3               5a0e            \n// 35ns            4               2066            \n// 40ns            5               64ce            \n// 45ns            6               c526            \n// 50ns            7               2f19            \n// 55ns            0               1232            \n// 60ns            1               aee0            \n// 65ns            2               27d4            \n// 70ns            4               2066            \n// 75ns            1               aee0            \n// 80ns            1               aee0            \n// 85ns            3               5a0e            \n// 90ns            5               64ce            ", "prompt": "module top_module (\n\tinput [2:0] a, \n\toutput reg [15:0] q\n);\n", "completion": "always @(*) begin\n\tcase (a)\n\t\t3'b000: q = 16'h1232;\n\t\t3'b001: q = 16'haee0;\n\t\t3'b010: q = 16'h27d4;\n\t\t3'b011: q = 16'h5a0e;\n\t\t3'b100: q = 16'h2066;\n\t\t3'b101: q = 16'h64ce;\n\t\t3'b110: q = 16'hc526;\n\t\t3'b111: q = 16'h2f19;\n\t\tdefault: q = 16'h0000;\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "countslow", "description": "Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is active high synchronous, and should reset the counter to 0. We want to be able to pause the counter rather than always incrementing every clock cycle, so the \"slowena\" input if high indicates when the counter should increment. ", "prompt": "module top_module(\n\tinput clk,\n\tinput slowena,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else if (slowena) begin\n\t\t\tif (q == 4'b1001) begin\n\t\t\t\tq <= 4'b0000;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4f", "description": "Implement the following circuit in Verilog. Two inputs (in1 and in2) go to an AND gate, but the in2 input to the AND gate has a bubble. The output of the AND gate is connected to 'out'.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\toutput logic out\n);\n", "completion": "\tassign out = in1 & in2;\n\n\nendmodule", "result": "failed: 49 out of 100 samples.", "passed": false}
{"task_id": "m2014_q4h", "description": "The module assigns the output port to the same value as the input port combinationally.", "prompt": "module top_module(\n\tinput in,\n\toutput out);\n", "completion": "\tassign out = in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm1", "description": "Consider the follow Moore machine with the diagram described below:\n\n// B (1) --0--> A\n// B (1) --1--> B\n// A (0) --0--> B\n// A (0) --1--> A\n\n// Write Verilog implementing this state machine. It should asynchronously reset into state B if reset if high.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= 2'b10;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = (state == 2'b00) ? 1'b0 : 1'b1;\n\n\nendmodule", "result": "failed: 72 out of 228 samples.", "passed": false}
{"task_id": "dualedge", "description": "A dual-edge triggered flip-flop is triggered on both edges of the clock. However, FPGAs don't have dual-edge triggered flip-flops, and always @(posedge clk or negedge clk) is not accepted as a legal sensitivity list. Build a circuit that functionally behaves like a dual-edge triggered flip-flop.", "prompt": "module top_module(\n\tinput clk,\n\tinput d,\n\toutput reg q);\n", "completion": "\treg q_next;\n\n\talways @(posedge clk) begin\n\t\tq_next <= ~q;\n\tend\n\n\talways @(negedge clk) begin\n\t\tq <= q_next;\n\tend\n\n\nendmodule", "result": "failed: 223 out of 224 samples.", "passed": false}
{"task_id": "xnorgate", "description": "Create a module that implements an XNOR gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\twire w1, w2, w3;\n\n\t// Implementing AND gate\n\tand gate1(w1, a, b);\n\n\t// Implementing NOT gate\n\tnot gate2(w2, w1);\n\n\t// Implementing OR gate\n\tor gate3(w3, a, b);\n\n\t// Implementing NOT gate\n\tnot gate4(out, w2);\n\n\t// Implementing AND gate\n\tand gate5(out, w3, out);\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mt2015_q4", "description": "Module A implements the boolean function z = (x^y) & x.\n\n// Module B can be described by the following simulation waveform: \n\n// time            x               y               z               \n// 0ns             0               0               1               \n// 5ns             0               0               1               \n// 10ns            0               0               1               \n// 15ns            0               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               0               \n// 30ns            1               0               0               \n// 35ns            0               1               0               \n// 40ns            0               1               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               1               \n// 60ns            0               1               0               \n// 65ns            0               1               0               \n// 70ns            1               1               1               \n// 75ns            0               1               0               \n// 80ns            0               1               0               \n// 85ns            0               1               0               \n// 90ns            1               0               0               \n\n\n// Now consider a top-level that uses two A submodules and two B submodules. The first input of all four submodules is connect to input 'x', and the second input of all four submodules is connected to 'y'. The output of the first A submodule is connected to a two-input OR, along with the output of the first B submodule. The second pair of A and B submodules is similarly connected to an AND gate. The output of the OR and the AND is connected to an XOR, whose output is 'z'.\n\n// Implement this circuit in Verilog.", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\twire a1_z, a2_z, b1_z, b2_z, or_out, and_out;\n\n\t// Instantiate A submodules\n\tA a1(x, y, a1_z);\n\tA a2(x, y, a2_z);\n\n\t// Instantiate B submodules\n\tB b1(x, y, b1_z);\n\tB b2(x, y, b2_z);\n\n\t// OR gate\n\tor(or_out, a1_z, b1_z);\n\n\t// AND gate\n\tand(and_out, a2_z, b2_z);\n\n\t// XOR gate\n\txor(z, or_out, and_out);\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "rotate100", "description": "Build a 100-bit left/right rotator, with synchronous load and left/right enable. A rotator shifts-in the shifted-out bit from the other end of the register, unlike a shifter that discards the shifted-out bit and shifts in a zero. If enabled, a rotator rotates the bits around and does not modify/discard them. \n// (1) load: Loads shift register with data[99:0] instead of rotating. Synchronous active high.\n// (2) ena[1:0]: Synchronous. Chooses whether and which direction to rotate: \n//     (a) 2'b01 rotates right by one bit, \n//     (b) 2'b10 rotates left by one bit, \n//     (c) 2'b00 and 2'b11 do not rotate. \n// (3) q: The contents of the rotator.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [1:0] ena,\n\tinput [99:0] data,\n\toutput reg [99:0] q);\n", "completion": "\treg [99:0] shift_reg;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tshift_reg <= data;\n\t\tend else begin\n\t\t\tcase (ena)\n\t\t\t\t2'b01: shift_reg <= {shift_reg[0], shift_reg[99:1]};\n\t\t\t\t2'b10: shift_reg <= {shift_reg[98:0], shift_reg[99]};\n\t\t\t\t2'b00: shift_reg <= shift_reg;\n\t\t\t\t2'b11: shift_reg <= shift_reg;\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign q = shift_reg;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "review2015_count1k", "description": "Build a counter that counts from 0 to 999, inclusive, with a period of 1000 cycles. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [9:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 10'b0;\n\t\tend else begin\n\t\t\tif (q == 10'b1111111111) begin\n\t\t\t\tq <= 10'b0;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 2298 out of 8027 samples.", "passed": false}
{"task_id": "notgate", "description": "Create a module that implements a NOT gate.", "prompt": "module top_module(\n\tinput in,\n\toutput out\n);\n", "completion": "\tassign out = ~in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm_onehot", "description": "Given the follow state machine with 1 input and 2 outputs (the outputs are given as \"(out1, out2)\"):\n\n// S0 (0, 0) --0--> S0\n// S0 (0, 0) --1--> S1\n// S1 (0, 0) --0--> S0\n// S1 (0, 0) --1--> S2\n// S2 (0, 0) --0--> S0\n// S2 (0, 0) --1--> S3\n// S3 (0, 0) --0--> S0\n// S3 (0, 0) --1--> S4\n// S4 (0, 0) --0--> S0\n// S4 (0, 0) --1--> S5\n// S5 (0, 0) --0--> S8\n// S5 (0, 0) --1--> S6\n// S6 (0, 0) --0--> S9\n// S6 (0, 0) --1--> S7\n// S7 (0, 1) --0--> S0\n// S7 (0, 1) --1--> S7\n// S8 (1, 0) --0--> S0\n// S8 (1, 0) --1--> S1\n// S9 (1, 1) --0--> S0\n// S9 (1, 1) --1--> S1\n\n// Suppose this state machine uses one-hot encoding, where state[0] through state[9] correspond to the states S0 though S9, respectively. The outputs are zero unless otherwise specified.\n\n// Write Verilog implementing the state transition logic and output logic portions of the state machine (but not the state flip-flops). You are given the current state in state[9:0] and must produce next_state[9:0] and the two outputs. Derive the logic equations by inspection assuming a one-hot encoding.", "prompt": "module top_module (\n\tinput in,\n\tinput [9:0] state,\n\toutput [9:0] next_state,\n\toutput out1,\n\toutput out2);\n", "completion": "\tassign out1 = (state[5] & ~state[4] & ~state[3] & ~state[2] & ~state[1] & ~state[0]);\n\tassign out2 = (state[9] & ~state[8] & ~state[7] & ~state[6] & ~state[5] & ~state[4] & ~state[3] & ~state[2] & ~state[1] & ~state[0]);\n\n\talways @(*) begin\n\t\tcase(state)\n\t\t\t// S0 (0, 0) --0--> S0\n\t\t\t10'b0000000000: next_state = 10'b0000000000;\n\t\t\t// S0 (0, 0) --1--> S1\n\t\t\t10'b0000000001: next_state = 10'b0000000010;\n\t\t\t// S1 (0, 0) --0--> S0\n\t\t\t10'b0000000010: next_state = 10'b0000000000;\n\t\t\t// S1 (0, 0) --1--> S2\n\t\t\t10'b0000000011: next_state = 10'b0000000100;\n\t\t\t// S2 (0, 0) --0--> S0\n\t\t\t10'b0000000100: next_state = 10'b0000000000;\n\t\t\t// S2 (0, 0) --1--> S3\n\t\t\t10'b0000000101: next_state = 10'b0000001000;\n\t\t\t// S3 (0, 0) --0--> S0\n\t\t\t10'b0000001000: next_state = 10'b0000000000;\n\t\t\t// S3 (0, 0) --1--> S4\n\t\t\t10'b0000001001: next_state = 10'b0000010000;\n\t\t\t// S4 (0, 0) --0--> S0\n\t\t\t10'b0000010000: next_state = 10'b0000000000;\n\t\t\t// S4 (0, 0) --1--> S5\n\t\t\t10'b0000010001: next_state = 10'b0000100000;\n\t\t\t// S5 (0, 0) --0--> S8\n\t\t\t10'b0000100000: next_state = 10'b0001000000;\n\t\t\t// S5 (0, 0) --1--> S6\n\t\t\t10'b0000100001: next_state = 10'b0010000000;\n\t\t\t// S6 (0, 0) --0--> S9\n\t\t\t10'b0010000000: next_state = 10'b0100000000;\n\t\t\t// S6 (0, 0) --1--> S7\n\t\t\t10'b0010000001: next_state = 10'b0000000001;\n\t\t\t// S7 (0, 1) --0--> S0\n\t\t\t10'b0000000001: next_state = 10'b0000000000;\n\t\t\t// S7 (0, 1) --1--> S7\n\t\t\t10'b0000000010: next_state = 10'b0000000010;\n\t\t\t// S8 (1, 0) --0--> S0\n\t\t\t10'b0001000000: next_state = 10'b0000000000;\n\t\t\t// S\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "ece241_2013_q7", "description": "A JK flip-flop has the below truth table. Note: Qold is the output of the flip-flop before the positive clock edge.\n// J | K | Q\n// 0 | 0 | Qold\n// 0 | 1 | 0\n// 1 | 0 | 1\n// 1 | 1 | ~Qold", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\toutput reg Q\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (j == 1'b0 && k == 1'b0) begin\n\t\t\tQ <= Q;\n\t\tend else if (j == 1'b0 && k == 1'b1) begin\n\t\t\tQ <= 1'b0;\n\t\tend else if (j == 1'b1 && k == 1'b0) begin\n\t\t\tQ <= 1'b1;\n\t\tend else if (j == 1'b1 && k == 1'b1) begin\n\t\t\tQ <= ~Q;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "popcount3", "description": "A \"population count\" circuit counts the number of '1's in an input vector. Build a population count circuit for a 3-bit input vector.", "prompt": "module top_module (\n\tinput [2:0] in,\n\toutput [1:0] out\n);\n", "completion": "\twire [1:0] temp1, temp2;\n\n\t// First level of population count\n\tpop_count_1bit p1(in[0], in[1], temp1[0]);\n\tpop_count_1bit p2(in[1], in[2], temp1[1]);\n\n\t// Second level of population count\n\tpop_count_1bit p3(temp1[0], temp1[1], temp2[0]);\n\tpop_count_1bit p4(temp1[1], in[2], temp2[1]);\n\n\t// Final output\n\tassign out = temp2;\n\nendmodule\n\nmodule pop_count_1bit (\n\tinput a,\n\tinput b,\n\toutput out\n);\n\n\tassign out = a + b;\n\n\nendmodule", "result": "failed: 150 out of 220 samples.", "passed": false}
{"task_id": "vector5", "description": "Given five 1-bit signals (a, b, c, d, and e), compute all 25 pairwise one-bit comparisons in the 25-bit output vector. The output should be 1 if the two bits being compared are equal. Example: out[24] = ~a ^ a; out[23] = ~a ^ b; out[22] = ~a ^ c; ... out[ 1] = ~e ^ d; out[ 0] = ~e ^ e.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\tinput e,\n\toutput [24:0] out\n);\n", "completion": "\tassign out[24] = ~a ^ a;\n\tassign out[23] = ~a ^ b;\n\tassign out[22] = ~a ^ c;\n\tassign out[21] = ~a ^ d;\n\tassign out[20] = ~a ^ e;\n\tassign out[19] = ~b ^ a;\n\tassign out[18] = ~b ^ b;\n\tassign out[17] = ~b ^ c;\n\tassign out[16] = ~b ^ d;\n\tassign out[15] = ~b ^ e;\n\tassign out[14] = ~c ^ a;\n\tassign out[13] = ~c ^ b;\n\tassign out[12] = ~c ^ c;\n\tassign out[11] = ~c ^ d;\n\tassign out[10] = ~c ^ e;\n\tassign out[ 9] = ~d ^ a;\n\tassign out[ 8] = ~d ^ b;\n\tassign out[ 7] = ~d ^ c;\n\tassign out[ 6] = ~d ^ d;\n\tassign out[ 5] = ~d ^ e;\n\tassign out[ 4] = ~e ^ a;\n\tassign out[ 3] = ~e ^ b;\n\tassign out[ 2] = ~e ^ c;\n\tassign out[ 1] = ~e ^ d;\n\tassign out[ 0] = ~e ^ e;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "lemmings1", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. Implement a Moore state machine with two states, two inputs, and one output (internal to the module) that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\toutput walk_left,\n\toutput walk_right\n);\n", "completion": "\treg [1:0] state;\n\tparameter [1:0] WALK_LEFT = 2'b00, WALK_RIGHT = 2'b01;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= WALK_LEFT;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tWALK_LEFT: begin\n\t\t\t\t\tif (bump_right) begin\n\t\t\t\t\t\tstate <= WALK_RIGHT;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tWALK_RIGHT: begin\n\t\t\t\t\tif (bump_left) begin\n\t\t\t\t\t\tstate <= WALK_LEFT;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign walk_left = (state == WALK_LEFT);\n\tassign walk_right = (state == WALK_RIGHT);\n\n\nendmodule", "result": "failed: 186 out of 229 samples.", "passed": false}
{"task_id": "circuit1", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               q               \n// 0ns             0               0               0               \n// 5ns             0               0               0               \n// 10ns            0               0               0               \n// 15ns            0               0               0               \n// 20ns            0               0               0               \n// 25ns            0               1               0               \n// 30ns            0               1               0               \n// 35ns            1               0               0               \n// 40ns            1               0               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               0               \n// 60ns            0               0               0               \n// 65ns            0               1               0               \n// 70ns            0               1               0               \n// 75ns            1               0               0               \n// 80ns            1               0               0               \n// 85ns            1               1               1               \n// 90ns            1               1               1               \n", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\toutput q\n);\n", "completion": "\tassign q = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "7458", "description": "The 7458 is a chip with four AND gates and two OR gates. Create a module in Verilog with the same functionality as the 7458 chip. It has 10 inputs and 2 outputs. You may choose to use an `assign` statement to drive each of the output wires, or you may choose to declare (four) wires for use as intermediate signals, where each internal wire is driven by the output of one of the AND gates.\n\n// In this circuit, p1y should be the OR of two 3-input AND gates: one that ANDs p1a, p1b, and p1c, and the second that ANDs p1d, p1e, and p1f. The output p2y is the OR of two 2-input AND gates: one that ANDs p2a and p2b, and the second that ANDs p2c and p2d.", "prompt": "module top_module(\n\tinput p1a, \n\tinput p1b, \n\tinput p1c, \n\tinput p1d,\n\tinput p1e,\n\tinput p1f,\n\toutput p1y, \n\tinput p2a, \n\tinput p2b, \n\tinput p2c, \n\tinput p2d, \n\toutput p2y\n);\n", "completion": "\twire and1, and2, and3, and4, and5, and6, and7, and8;\n\t\n\tassign and1 = p1a & p1b & p1c;\n\tassign and2 = p1d & p1e & p1f;\n\tassign and3 = p2a & p2b;\n\tassign and4 = p2c & p2d;\n\t\n\tassign p1y = and1 | and2;\n\tassign p2y = and3 | and4;\n\t\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q3c", "description": "Given the state-assigned table shown below, implement the logic functions Y[0] and z.\n// Present state y[2:0] | Next state Y[2:0] x=0, Next state Y[2:0] x=1 | Output z\n// 000 | 000, 001 | 0\n// 001 | 001, 100 | 0\n// 010 | 010, 001 | 0\n// 011 | 001, 010 | 1\n// 100 | 011, 100 | 1\n", "prompt": "module top_module (\n\tinput clk,\n\tinput x,\n\tinput [2:0] y,\n\toutput reg Y0,\n\toutput reg z\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tcase (y)\n\t\t\t3'b000: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b1;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 89 out of 200 samples.", "passed": false}
{"task_id": "m2014_q4e", "description": "Implement a 2-input NOR gate.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\toutput logic out\n);\n", "completion": "\tassign out = ~(in1 | in2);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "wire4", "description": "Create a module with 3 inputs and 4 outputs that behaves like wires that makes these connections: a -> w\n// ; b -> x; b -> y; c -> z.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\toutput w,\n\toutput x,\n\toutput y,\n\toutput z  );\n", "completion": "\tassign w = a;\n\tassign x = b;\n\tassign y = b;\n\tassign z = c;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4b", "description": "Implement a D flip flop, positive edge triggered, with an asynchronous reset \"ar\".", "prompt": "module top_module (\n\tinput clk,\n\tinput d,\n\tinput ar,\n\toutput logic q\n);\n", "completion": "always @(posedge clk or posedge ar) begin\n\tif (ar) begin\n\t\tq <= 0;\n\tend else begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_case", "description": "Create a 6-to-1 multiplexer. When sel is between 0 and 5, choose the corresponding data input. Otherwise, output 0. The data inputs and outputs are all 4 bits wide.", "prompt": "module top_module (\n\tinput [2:0] sel,\n\tinput [3:0] data0,\n\tinput [3:0] data1,\n\tinput [3:0] data2,\n\tinput [3:0] data3,\n\tinput [3:0] data4,\n\tinput [3:0] data5,\n\toutput reg [3:0] out\n);\n", "completion": "always @(*) begin\n\tcase(sel)\n\t\t3'b000: out = data0;\n\t\t3'b001: out = data1;\n\t\t3'b010: out = data2;\n\t\t3'b011: out = data3;\n\t\t3'b100: out = data4;\n\t\t3'b101: out = data5;\n\t\tdefault: out = 4'b0000;\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "timer", "description": "Implement a timer that counts down for a given number of clock cycles, then asserts a signal to indicate that the given duration has elapsed. A good way to implement this is with a down-counter that asserts an output signal when the count becomes 0. At each clock cycle: \n// (1) If load = 1, load the internal counter with the 10-bit data, the number of clock cycles the timer should count before timing out. The counter can be loaded at any time, including when it is still counting and has not yet reached 0. \n// (2) If load = 0, the internal counter should decrement by 1. The output signal tc (\"terminal count\") indicates whether the internal counter has reached 0. Once the internal counter has reached 0, it should stay 0 (stop counting) until the counter is loaded again.\n\n", "prompt": "module top_module(\n\tinput clk, \n\tinput load, \n\tinput [9:0] data, \n\toutput tc\n);\n", "completion": "reg [9:0] count;\n\nalways @(posedge clk) begin\n\tif (load) begin\n\t\tcount <= data;\n\tend else begin\n\t\tcount <= count - 1;\n\tend\nend\n\nassign tc = (count == 0);\n\n\nendmodule", "result": "failed: 1904 out of 7127 samples.", "passed": false}
{"task_id": "review2015_fsmseq", "description": "Build a finite-state machine that searches for the sequence 1101 in an input bit stream. When the sequence is found, it should set start_shifting to 1, forever, until reset. Reset is active high synchronous.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput data,\n\toutput start_shifting);\n", "completion": "\tparameter IDLE = 2'b00;\n\tparameter BIT1 = 2'b01;\n\tparameter BIT2 = 2'b10;\n\tparameter BIT3 = 2'b11;\n\n\treg [1:0] state;\n\treg [3:0] shift_reg;\n\n\tassign start_shifting = (state == BIT3);\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\t\tshift_reg <= 4'b0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (data == 1'b1) begin\n\t\t\t\t\t\tstate <= BIT1;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tBIT1: begin\n\t\t\t\t\tif (data == 1'b1) begin\n\t\t\t\t\t\tstate <= BIT2;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tBIT2: begin\n\t\t\t\t\tif (data == 1'b0) begin\n\t\t\t\t\t\tstate <= BIT3;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tBIT3: begin\n\t\t\t\t\tif (data == 1'b1) begin\n\t\t\t\t\t\tstate <= BIT1;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 306 out of 643 samples.", "passed": false}
{"task_id": "dff8r", "description": "Create 8 D flip-flops with active high synchronous reset setting the output to zero. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput reset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_next;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 8'b0;\n\t\tend else begin\n\t\t\tq <= q_next;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tq_next[0] = d[0];\n\t\tq_next[1] = d[1];\n\t\tq_next[2] = d[2];\n\t\tq_next[3] = d[3];\n\t\tq_next[4] = d[4];\n\t\tq_next[5] = d[5];\n\t\tq_next[6] = d[6];\n\t\tq_next[7] = d[7];\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "edgedetect2", "description": "For each bit in an 8-bit vector, detect when the input signal changes from one clock cycle to the next (detect any edge). The output bit should be set the cycle after a 0 to 1 transition occurs.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] in,\n\toutput reg [7:0] anyedge);\n", "completion": "\treg [7:0] prev_in;\n\n\talways @(posedge clk) begin\n\t\tprev_in <= in;\n\t\tanyedge <= in ^ prev_in;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "count1to10", "description": "Make a decade counter that counts 1 through 10, inclusive. The reset input is active high synchronous, and should reset the counter to 1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0001;\n\t\tend else if (q == 4'b1010) begin\n\t\t\tq <= 4'b0001;\n\t\tend else begin\n\t\t\tq <= q + 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit9", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               q               \n// 0ns             0               1               x               \n// 5ns             1               1               4               \n// 10ns            0               1               4               \n// 15ns            1               1               4               \n// 20ns            0               1               4               \n// 25ns            1               1               4               \n// 30ns            0               1               4               \n// 35ns            1               1               4               \n// 40ns            0               1               4               \n// 45ns            1               0               4               \n// 50ns            0               0               4               \n// 55ns            1               0               5               \n// 60ns            0               0               5               \n// 65ns            1               0               6               \n// 70ns            0               0               6               \n// 75ns            1               0               0               \n// 80ns            0               0               0               \n// 85ns            1               0               1               \n// 90ns            0               0               1               ", "prompt": "module top_module (\n\tinput clk,\n\tinput a, \n\toutput reg [2:0] q\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (a) begin\n\t\t\tq <= q + 1;\n\t\tend else begin\n\t\t\tq <= 0;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 212 out of 245 samples.", "passed": false}
{"task_id": "lfsr5", "description": "A linear feedback shift register is a shift register usually with a few XOR gates to produce the next state of the shift register. A Galois LFSR is one particular arrangement where bit positions with a \"tap\" are XORed with the output bit to produce its next value, while bit positions without a tap shift. If the taps positions are carefully chosen, the LFSR can be made to be \"maximum-length\". A maximum-length LFSR of n bits cycles through 2**n-1 states before repeating (the all-zero state is never reached). Build a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3. The active-high synchronous reset should reset the LFSR output to 1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [4:0] q);\n", "completion": "\treg [4:0] lfsr;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tlfsr <= 5'b00001;\n\t\tend else begin\n\t\t\tlfsr <= {lfsr[3], lfsr[4] ^ lfsr[2], lfsr[0], lfsr[1]};\n\t\tend\n\tend\n\n\tassign q = lfsr;\n\n\nendmodule", "result": "failed: 4276 out of 4443 samples.", "passed": false}
{"task_id": "bugs_addsubz", "description": "The following adder-subtractor with zero flag doesn't work. Fix the bug(s).\n\n// synthesis verilog_input_version verilog_2001\n// module top_module ( \n//     input do_sub,\n//     input [7:0] a,\n//     input [7:0] b,\n//     output reg [7:0] out,\n//     output reg result_is_zero\n// );//\n\n//     always @(*) begin\n//         case (do_sub)\n//           0: out = a+b;\n//           1: out = a-b;\n//         endcase\n\n//         if (~out)\n//             result_is_zero = 1;\n//     end\n\n// endmodule", "prompt": "module top_module (\n\tinput do_sub,\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput reg [7:0] out,\n\toutput reg result_is_zero\n);\n", "completion": "\talways @(*) begin\n\t\tcase (do_sub)\n\t\t\t0: out = a+b;\n\t\t\t1: out = a-b;\n\t\tendcase\n\n\t\tif (out == 8'b0)\n\t\t\tresult_is_zero = 1;\n\t\telse\n\t\t\tresult_is_zero = 0;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q3", "description": "Consider the function f shown in the Karnaugh map below. d is don't-care, which means you may choose to output whatever value is convenient. Implement this function. \n//        x[1]x[2]\n// x[3]x[4]   00 01 11 10\n//  00 | d | 0 | d | d |\n//  01 | 0 | d | 1 | 0 |\n//  11 | 1 | 1 | d | d |\n//  10 | 1 | 1 | 0 | d |", "prompt": "module top_module (\n\tinput [4:1] x,\n\toutput logic f\n);\n", "completion": "\talways_comb begin\n\t\tcase ({x[4], x[3]})\n\t\t\t2'b00: f = x[2] ^ x[1];\n\t\t\t2'b01: f = ~x[2] & x[1];\n\t\t\t2'b11: f = x[2] | x[1];\n\t\t\t2'b10: f = x[2] & ~x[1];\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "bugs_case", "description": "This combinational circuit is supposed to recognize 8-bit keyboard scancodes for keys 0 through 9. It should indicate whether one of the 10 cases were recognized (valid), and if so, which key was detected. If the 8-bit input is 8'h45, 8'h16, 8'h1e, 8'h26, 8'h25, 8'h2e, 8'h36, 8'h3d, 8'h3e, or 8'h46, the 4-bit output will be set to 0, 1, 2, 3, 4, 5, 6, 7, 8, or 9 respectively, the 1-bit valid would be set to 1. If the input does not match any of the cases, both output signals would be set to 0.", "prompt": "module top_module (\n\tinput [7:0] code,\n\toutput reg [3:0] out,\n\toutput reg valid\n);\n", "completion": "\talways @(*) begin\n\t\tcase (code)\n\t\t\t8'h45: begin\n\t\t\t\tout = 4'b0000;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h16: begin\n\t\t\t\tout = 4'b0001;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h1e: begin\n\t\t\t\tout = 4'b0010;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h26: begin\n\t\t\t\tout = 4'b0011;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h25: begin\n\t\t\t\tout = 4'b0100;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h2e: begin\n\t\t\t\tout = 4'b0101;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h36: begin\n\t\t\t\tout = 4'b0110;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h3d: begin\n\t\t\t\tout = 4'b0111;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h3e: begin\n\t\t\t\tout = 4'b1000;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h46: begin\n\t\t\t\tout = 4'b1001;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tout = 4'b0000;\n\t\t\t\tvalid = 1'b0;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vectorr", "description": "Given an 8-bit input vector [7:0], reverse its bit ordering.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput [7:0] out\n);\n", "completion": "\tassign out = {in[0], in[1], in[2], in[3], in[4], in[5], in[6], in[7]};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap3", "description": "Implement the circuit described by the Karnaugh map below. d is don't-care, which means you may choose to output whatever value is convenient.\n\n//        ab\n// cd   01 00 10 11\n//  00 | d | 0 | 1 | 1 |\n//  01 | 0 | 0 | d | d |\n//  11 | 0 | 1 | 1 | 1 |\n//  10 | 0 | 1 | 1 | 1 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput reg out\n);\n", "completion": "\talways @(*) begin\n\t\tcase ({a,b,c,d})\n\t\t\t4'b0000: out = 1'b0;\n\t\t\t4'b0001: out = 1'b0;\n\t\t\t4'b0010: out = 1'b1;\n\t\t\t4'b0011: out = 1'b1;\n\t\t\t4'b0100: out = 1'b0;\n\t\t\t4'b0101: out = 1'b0;\n\t\t\t4'b0110: out = 1'b0;\n\t\t\t4'b0111: out = 1'b0;\n\t\t\t4'b1000: out = 1'b0;\n\t\t\t4'b1001: out = 1'b1;\n\t\t\t4'b1010: out = 1'b1;\n\t\t\t4'b1011: out = 1'b1;\n\t\t\t4'b1100: out = 1'b0;\n\t\t\t4'b1101: out = 1'b1;\n\t\t\t4'b1110: out = 1'b1;\n\t\t\t4'b1111: out = 1'b1;\n\t\t\tdefault: out = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 23 out of 232 samples.", "passed": false}
{"task_id": "review2015_shiftcount", "description": "Build a four-bit shift register that also acts as a down counter. Data is shifted in most-significant-bit first when shift_ena is 1. The number currently in the shift register is decremented when count_ena is 1. Since the full system doesn't ever use shift_ena and count_ena together, it does not matter what your circuit does if both control inputs are 1 (This mainly means that it doesn't matter which case gets higher priority).", "prompt": "module top_module(\n\tinput clk,\n\tinput shift_ena,\n\tinput count_ena,\n\tinput data,\n\toutput reg [3:0] q);\n", "completion": "\treg [3:0] shift_reg;\n\treg [3:0] count_reg;\n\n\talways @(posedge clk) begin\n\t\tif (shift_ena) begin\n\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\tend\n\t\tif (count_ena) begin\n\t\t\tcount_reg <= count_reg - 1;\n\t\tend\n\tend\n\n\tassign q = shift_reg;\n\n\nendmodule", "result": "failed: 1758 out of 2071 samples.", "passed": false}
{"task_id": "wire", "description": "Create a module with one input and one output that behaves like a wire.", "prompt": "module top_module(\n\tinput in,\n\toutput out);\n", "completion": "\tassign out = in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "review2015_fsmshift", "description": "This module is a part of the FSM for controlling the shift register, we want the ability to enable the shift register for exactly 4 clock cycles whenever the proper bit pattern is detected. Whenever the FSM is reset, assert shift_ena for 4 cycles, then 0 forever (until reset). Reset should be active high synchronous.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput shift_ena);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\n\tparameter IDLE = 2'b00;\n\tparameter SHIFT_ENA = 2'b01;\n\tparameter SHIFT_DIS = 2'b10;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tIDLE: begin\n\t\t\t\tshift_ena = 1'b1;\n\t\t\t\tnext_state = SHIFT_ENA;\n\t\t\tend\n\t\t\tSHIFT_ENA: begin\n\t\t\t\tshift_ena = 1'b1;\n\t\t\t\tnext_state = SHIFT_DIS;\n\t\t\tend\n\t\t\tSHIFT_DIS: begin\n\t\t\t\tshift_ena = 1'b0;\n\t\t\t\tnext_state = SHIFT_ENA;\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tshift_ena = 1'b0;\n\t\t\t\tnext_state = IDLE;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "count15", "description": "Build a 4-bit binary counter that counts from 0 through 15, inclusive, with a period of 16. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else begin\n\t\t\tq <= q + 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_if", "description": "Build a 2-to-1 mux that chooses between a and b. Choose b if both sel_b1 and sel_b2 are true. Otherwise, choose a. Do the same twice, once using assign statements and once using a procedural if statement.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput sel_b1,\n\tinput sel_b2,\n\toutput out_assign,\n\toutput reg out_always\n);\n", "completion": "// Using assign statements\nassign out_assign = (sel_b1 & sel_b2) ? b : a;\n\n// Using procedural if statement\nalways @(*) begin\n\tif (sel_b1 & sel_b2) begin\n\t\tout_always = b;\n\tend else begin\n\t\tout_always = a;\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap1", "description": "Implement the circuit described by the Karnaugh map below.\n//        a\n// bc   0 1 \n//  00 | 0 | 1 |\n//  01 | 1 | 1 | \n//  11 | 1 | 1 | \n//  10 | 1 | 1 | \n", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\tinput c,\n\toutput out\n);\n", "completion": "\tassign out = (~a & ~b & ~c) | (~a & ~b & c) | (~a & b & ~c) | (~a & b & c) | (a & ~b & ~c) | (a & ~b & c) | (a & b & ~c) | (a & b & c);\n\n\nendmodule", "result": "failed: 24 out of 219 samples.", "passed": false}
{"task_id": "2013_q2afsm", "description": "Consider the FSM described by the state diagram shown below:\n\n// A --r1=0,r2=0,r3=0--> A\n// A --r1=1--> B\n// A --r1=0,r2=1--> C\n// A --r1=0,r2=0,r3=0--> D\n// B (g1=1) --r1=1--> B\n// B (g1=1) --r1=0--> A\n// C (g2=1) --r2=1--> C\n// C (g2=1) --r2=0--> A\n\n// Resetn is an active-low synchronous reset that resets into state A. This FSM acts as an arbiter circuit, which controls access to some type of resource by three requesting devices. Each device makes its request for the resource by setting a signal _r[i]_ = 1, where _r[i]_ is either _r[1]_, _r[2]_, or _r[3]_. Each r[i] is an input signal to the FSM, and represents one of the three devices. The FSM stays in state _A_ as long as there are no requests. When one or more request occurs, then the FSM decides which device receives a grant to use the resource and changes to a state that sets that device's _g[i]_ signal to 1. Each _g[i]_ is an output from the FSM. There is a priority system, in that device 1 has a higher priority than device 2, and device 3 has the lowest priority. Hence, for example, device 3 will only receive a grant if it is the only device making a request when the FSM is in state _A_. Once a device, _i_, is given a grant by the FSM, that device continues to receive the grant as long as its request, _r[i]_ = 1.\n\n// Write complete Verilog code that represents this FSM. Use separate always blocks for the state table and the state flip-flops, as done in lectures. Describe the FSM outputs, _g[i]_, using either continuous assignment statement(s) or an always block (at your discretion). Assign any state codes that you wish to use.", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput [3:1] r,\n\toutput [3:1] g\n);\n", "completion": "\t// Define the states\n\tparameter A = 2'b00;\n\tparameter B = 2'b01;\n\tparameter C = 2'b10;\n\tparameter D = 2'b11;\n\t\n\t// Define the state flip-flops\n\treg [1:0] state;\n\treg [1:0] next_state;\n\t\n\t// Define the state table\n\talways @ (posedge clk or negedge resetn) begin\n\t\tif (~resetn) begin\n\t\t\tstate <= A;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\t\n\t// Define the next state logic\n\talways @ (*) begin\n\t\tcase (state)\n\t\t\tA: begin\n\t\t\t\tif (r[1] & ~r[2] & ~r[3]) begin\n\t\t\t\t\tnext_state = B;\n\t\t\t\tend else if (~r[1] & r[2] & ~r[3]) begin\n\t\t\t\t\tnext_state = C;\n\t\t\t\tend else if (~r[1] & ~r[2] & r[3]) begin\n\t\t\t\t\tnext_state = D;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\tend\n\t\t\tend\n\t\t\tB: begin\n\t\t\t\tif (r[1]) begin\n\t\t\t\t\tnext_state = B;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\tend\n\t\t\tend\n\t\t\tC: begin\n\t\t\t\tif (r[2]) begin\n\t\t\t\t\tnext_state = C;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\tend\n\t\t\tend\n\t\t\tD: begin\n\t\t\t\tif (~r[1] & ~r[2] & ~r[3]) begin\n\t\t\t\t\tnext_state = D;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\t\n\t// Define the output logic\n\talways @ (*) begin\n\t\tcase (state)\n\t\t\tA: begin\n\t\t\t\tg[1] = 0;\n\t\t\t\tg[2] = 0;\n\t\t\t\tg[3] = 0;\n\t\t\tend\n\t\t\tB: begin\n\t\t\t\tg[1] = 1;\n\t\t\t\tg[2] = 0;\n\t\t\t\tg[3] = 0;\n\t\t\tend\n\t\t\tC: begin\n\t\t\t\tg[1] = 0;\n\t\t\t\tg[2] = 1;\n\t\t\t\tg[3] = 0;\n\t\t\tend\n\t\t\tD: begin\n\t\t\t\tg[1] = 0;\n\t\t\t\tg[2] = 0;\n\t\t\t\tg[3] = 1;\n\t\t\tend\n\t\tendcase\n\tend\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "count10", "description": "Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else begin\n\t\t\tif (q == 4'b1001) begin\n\t\t\t\tq <= 4'b0000;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm_ps2", "description": "The PS/2 mouse protocol sends messages that are three bytes long. However, within a continuous byte stream, it's not obvious where messages start and end. The only indication is that the first byte of each three byte message always has in[3]=1 (but in[3] of the other two bytes may be 1 or 0 depending on data). We want a finite state machine that will search for message boundaries when given an input byte stream. The algorithm we'll use is to discard bytes until we see one with in[3]=1. We then assume that this is byte 1 of a message, and signal the receipt of a message once all 3 bytes have been received (done). The FSM should signal done in the cycle immediately after the third byte of each message was successfully received. Reset should be active high synchronous.", "prompt": "module top_module (\n\tinput clk,\n\tinput [7:0] in,\n\tinput reset,\n\toutput done\n);\n", "completion": "\treg [2:0] state;\n\treg [7:0] message;\n\treg [1:0] byte_count;\n\t\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 0;\n\t\t\tmessage <= 0;\n\t\t\tbyte_count <= 0;\n\t\t\tdone <= 0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\t0: begin // Wait for first byte with in[3]=1\n\t\t\t\t\tif (in[3] == 1) begin\n\t\t\t\t\t\tmessage <= {in[7:4], in[2:0]};\n\t\t\t\t\t\tbyte_count <= 1;\n\t\t\t\t\t\tstate <= 1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t1: begin // Wait for second byte\n\t\t\t\t\tmessage <= {message[4:0], in[7:4]};\n\t\t\t\t\tbyte_count <= byte_count + 1;\n\t\t\t\t\tif (byte_count == 2) begin\n\t\t\t\t\t\tstate <= 2;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t2: begin // Wait for third byte\n\t\t\t\t\tmessage <= {message[4:0], in[7:4]};\n\t\t\t\t\tbyte_count <= byte_count + 1;\n\t\t\t\t\tif (byte_count == 3) begin\n\t\t\t\t\t\tstate <= 0;\n\t\t\t\t\t\tdone <= 1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mux2to1", "description": "Create a one-bit wide, 2-to-1 multiplexer. When sel=0, choose a. When sel=1, choose b.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput sel,\n\toutput out\n);\n", "completion": "\tassign out = (sel == 0) ? a : b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates4", "description": "Build a combinational circuit with four inputs, in[3:0]. There are 3 outputs: \n// (1) out_and: output of a 4-input AND gate. \n// (2) out_or: output of a 4-input OR gate. \n// (3) out_xor: output of a 4-input XOR gate.\n", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor\n);\n", "completion": "\tassign out_and = &in;\n\tassign out_or = |in;\n\tassign out_xor = ^in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q3bfsm", "description": "Given the state-assigned table shown below, implement the finite-state machine. Reset should synchronous active high reset the FSM to state 000.\n\n// Present state y[2:0] | Next state y[2:0] x=0, Next state y[2:0] x=1, Output z\n// 000 | 000, 001 | 0\n// 001 | 001, 100 | 0\n// 010 | 010, 001 | 0\n// 011 | 001, 010 | 1\n// 100 | 011, 100 | 1\n", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput x,\n\toutput reg z\n);\n", "completion": "reg [2:0] state;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tstate <= 3'b000;\n\t\tz <= 1'b0;\n\tend\n\telse begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tstate <= 3'b000;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tstate <= 3'b010;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend\n\n\nendmodule", "result": "failed: 230 out of 1006 samples.", "passed": false}
{"task_id": "2013_q2bfsm", "description": "Consider a finite state machine that is used to control some type of motor. The FSM has inputs x and y, which come from the motor, and produces outputs f and g, which control the motor. There is also a clock input called clk and a reset input (synchronous, active low) called resetn. The FSM has to work as follows. As long as the reset input is asserted, the FSM stays in a beginning state, called state A. When the reset signal is de-asserted, then after the next clock edge the FSM has to set the output f to 1 for one clock cycle. Then, the FSM has to monitor the x input. When x has produced the values 1, 0, 1 in three successive clock cycles, then g should be set to 1 on the following clock cycle. While maintaining g = 1 the FSM has to monitor the y input. If y has the value 1 within at most two clock cycles, then the FSM should maintain g = 1 permanently (that is, until reset). But if y does not become 1 within two clock cycles, then the FSM should set g = 0 permanently (until reset).", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput x,\n\tinput y,\n\toutput f,\n\toutput g\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] x_history;\n\treg [1:0] y_history;\n\n\talways @(posedge clk or negedge resetn) begin\n\t\tif (~resetn) begin\n\t\t\tstate <= 2'b00;\n\t\t\tx_history <= 2'b00;\n\t\t\ty_history <= 2'b00;\n\t\t\tf <= 1'b0;\n\t\t\tg <= 1'b0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\t2'b00: begin\n\t\t\t\t\tf <= 1'b1;\n\t\t\t\t\tg <= 1'b0;\n\t\t\t\t\tstate <= 2'b01;\n\t\t\t\tend\n\t\t\t\t2'b01: begin\n\t\t\t\t\tf <= 1'b0;\n\t\t\t\t\tg <= 1'b0;\n\t\t\t\t\tx_history <= {x_history[0], x};\n\t\t\t\t\tif (x_history == 2'b111) begin\n\t\t\t\t\t\tstate <= 2'b10;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t2'b10: begin\n\t\t\t\t\tf <= 1'b0;\n\t\t\t\t\tg <= 1'b1;\n\t\t\t\t\ty_history <= {y_history[0], y};\n\t\t\t\t\tif (y_history == 2'b11) begin\n\t\t\t\t\t\tstate <= 2'b11;\n\t\t\t\t\tend else if (y_history == 2'b00) begin\n\t\t\t\t\t\tstate <= 2'b10;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t2'b11: begin\n\t\t\t\t\tf <= 1'b0;\n\t\t\t\t\tg <= 1'b1;\n\t\t\t\t\ty_history <= {y_history[0], y};\n\t\t\t\t\tif (y_history == 2'b11) begin\n\t\t\t\t\t\tstate <= 2'b11;\n\t\t\t\t\tend else if (y_history == 2'b00) begin\n\t\t\t\t\t\tstate <= 2'b10;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "dff8p", "description": "Create 8 D flip-flops with active high synchronous reset. The flip-flops must be reset to 0x34 rather than zero. All DFFs should be triggered by the negative edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput reset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_next;\n\n\talways @(negedge clk) begin\n\t\tif (reset) begin\n\t\t\tq_next <= 8'h34;\n\t\tend else begin\n\t\t\tq_next <= d;\n\t\tend\n\tend\n\n\talways @(negedge clk) begin\n\t\tq <= q_next;\n\tend\n\n\nendmodule", "result": "failed: 420 out of 436 samples.", "passed": false}
{"task_id": "reduction", "description": "Parity checking is often used as a simple method of detecting errors when transmitting data through an imperfect channel. Create a circuit that will compute a parity bit for a 8-bit byte (which will add a 9th bit to the byte). We will use \"even\" parity, where the parity bit is just the XOR of all 8 data bits.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput parity\n);\n", "completion": "\tassign parity = in[0] ^ in[1] ^ in[2] ^ in[3] ^ in[4] ^ in[5] ^ in[6] ^ in[7];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm3comb", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Use the following state encoding: A=2'b00, B=2'b01, C=2'b10, D=2'b11.Implement only the state transition logic and output logic (the combinational logic portion) for this state machine. Given the current state (state), compute the next_state and output (out) based on the state transition table.\n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput in,\n\tinput [1:0] state,\n\toutput reg [1:0] next_state,\n\toutput out\n);\n", "completion": "\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b00;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tnext_state = in ? 2'b10 : 2'b01;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tnext_state = in ? 2'b00 : 2'b10;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b11;\n\t\t\t\tout = 1'b1;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mt2015_q4b", "description": "The module can be described by the following simulation waveform: \n\n// time            x               y               z               \n// 0ns             0               0               1               \n// 5ns             0               0               1               \n// 10ns            0               0               1               \n// 15ns            0               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               0               \n// 30ns            1               0               0               \n// 35ns            0               1               0               \n// 40ns            0               1               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               1               \n// 60ns            0               1               0               \n// 65ns            0               1               0               \n// 70ns            1               1               1               \n// 75ns            0               1               0               \n// 80ns            0               1               0               \n// 85ns            0               1               0               \n// 90ns            1               0               0               ", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\treg [1:0] state;\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tif (x == 1'b0 && y == 1'b0) begin\n\t\t\t\t\tstate = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else if (x == 1'b1 && y == 1'b0) begin\n\t\t\t\t\tstate = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tstate = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tif (x == 1'b0 && y == 1'b1) begin\n\t\t\t\t\tstate = 2'b10;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else if (x == 1'b1 && y == 1'b1) begin\n\t\t\t\t\tstate = 2'b11;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tstate = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tif (x == 1'b0 && y == 1'b0) begin\n\t\t\t\t\tstate = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else if (x == 1'b1 && y == 1'b0) begin\n\t\t\t\t\tstate = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tstate = 2'b10;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tif (x == 1'b0 && y == 1'b1) begin\n\t\t\t\t\tstate = 2'b10;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else if (x == 1'b1 && y == 1'b1) begin\n\t\t\t\t\tstate = 2'b11;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tstate = 2'b11;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "2012_q2fsm", "description": "Consider the state machine shown below:\n\n// A (0) --1--> B\n// A (0) --0--> A\n// B (0) --1--> C\n// B (0) --0--> D\n// C (0) --1--> E\n// C (0) --0--> D\n// D (0) --1--> F\n// D (0) --0--> A\n// E (1) --1--> E\n// E (1) --0--> D\n// F (1) --1--> C\n// F (1) --0--> D\n\n// Reset resets into state A and is synchronous active-high. \n\n// Write complete Verilog code that represents this FSM. Use separate **always** blocks for the state table and the state flip-flops. Describe the FSM output, which is called _z_, using either continuous assignment statement(s) or an **always** block (at your discretion). Assign any state codes that you wish to use.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput w,\n\toutput z\n);\n", "completion": "\t// Define the states\n\tparameter A = 2'b00;\n\tparameter B = 2'b01;\n\tparameter C = 2'b10;\n\tparameter D = 2'b11;\n\tparameter E = 2'b100;\n\tparameter F = 2'b101;\n\n\t// Define the state register\n\treg [2:0] state;\n\n\t// Define the next state logic\n\talways @ (posedge clk, posedge reset) begin\n\t\tif (reset) begin\n\t\t\tstate <= A;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tA: begin\n\t\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\t\tstate <= B;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= A;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tB: begin\n\t\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\t\tstate <= C;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= D;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tC: begin\n\t\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\t\tstate <= E;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= D;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tD: begin\n\t\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\t\tstate <= F;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= A;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tE: begin\n\t\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\t\tstate <= E;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= D;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tF: begin\n\t\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\t\tstate <= C;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= D;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\t// Define the output logic\n\talways @ (state) begin\n\t\tcase (state)\n\t\t\tA: z = 1'b0;\n\t\t\tB: z = 1'b0;\n\t\t\tC: z = 1'b0;\n\t\t\tD: z = 1'b0;\n\t\t\tE: z = 1'b1;\n\t\t\tF: z = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "dff16e", "description": "Create 16 D flip-flops. It's sometimes useful to only modify parts of a group of flip-flops. The byte-enable inputs control whether each byte of the 16 registers should be written to on that cycle. byteena[1] controls the upper byte d[15:8], while byteena[0] controls the lower byte d[7:0]. resetn is a synchronous, active-low reset. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput resetn,\n\tinput [1:0] byteena,\n\tinput [15:0] d,\n\toutput reg [15:0] q);\n", "completion": "\treg [7:0] d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15;\n\treg [7:0] q0, q1, q2, q3, q4, q5, q6, q7, q8, q9, q10, q11, q12, q13, q14, q15;\n\n\talways @(posedge clk) begin\n\t\tif (!resetn) begin\n\t\t\tq0 <= 8'b0;\n\t\t\tq1 <= 8'b0;\n\t\t\tq2 <= 8'b0;\n\t\t\tq3 <= 8'b0;\n\t\t\tq4 <= 8'b0;\n\t\t\tq5 <= 8'b0;\n\t\t\tq6 <= 8'b0;\n\t\t\tq7 <= 8'b0;\n\t\t\tq8 <= 8'b0;\n\t\t\tq9 <= 8'b0;\n\t\t\tq10 <= 8'b0;\n\t\t\tq11 <= 8'b0;\n\t\t\tq12 <= 8'b0;\n\t\t\tq13 <= 8'b0;\n\t\t\tq14 <= 8'b0;\n\t\t\tq15 <= 8'b0;\n\t\tend else begin\n\t\t\tif (byteena[1]) begin\n\t\t\t\td15 <= d[15];\n\t\t\t\td14 <= d[14];\n\t\t\t\td13 <= d[13];\n\t\t\t\td12 <= d[12];\n\t\t\t\td11 <= d[11];\n\t\t\t\td10 <= d[10];\n\t\t\t\td9 <= d[9];\n\t\t\t\td8 <= d[8];\n\t\t\tend\n\t\t\tif (byteena[0]) begin\n\t\t\t\td7 <= d[7];\n\t\t\t\td6 <= d[6];\n\t\t\t\td5 <= d[5];\n\t\t\t\td4 <= d[4];\n\t\t\t\td3 <= d[3];\n\t\t\t\td2 <= d[2];\n\t\t\t\td1 <= d[1];\n\t\t\t\td0 <= d[0];\n\t\t\tend\n\t\t\tq15 <= q0;\n\t\t\tq14 <= q1;\n\t\t\tq13 <= q2;\n\t\t\tq12 <= q3;\n\t\t\tq11 <= q4;\n\t\t\tq10 <= q5;\n\t\t\tq9 <= q6;\n\t\t\tq8 <= q7;\n\t\t\tq7 <= q8;\n\t\t\tq6 <= q9;\n\t\t\tq5 <= q10;\n\t\t\tq4 <= q11;\n\t\t\tq3 <= q12;\n\t\t\tq2 <= q13;\n\t\t\tq1 <= q14;\n\t\t\tq0 <= q15;\n\t\tend\n\tend\n\n\tassign q = {q15, q14, q13, q12, q11, q10, q9, q8, q7, q6, q5, q4, q3, q2, q1, q0};\n\n\nendmodule", "result": "failed: 432 out of 443 samples.", "passed": false}
{"task_id": "edgedetect", "description": "For each bit in an 8-bit vector, detect when the input signal changes from 0 in one clock cycle to 1 the next (similar to positive edge detection). The output bit should be set the cycle after a 0 to 1 transition occurs.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] in,\n\toutput reg [7:0] pedge);\n", "completion": "\treg [7:0] prev_in;\n\n\talways @(posedge clk) begin\n\t\tprev_in <= in;\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (in == 8'b10000000 && prev_in == 8'b01111111) begin\n\t\t\tpedge[0] <= 1;\n\t\tend else if (in == 8'b01111111 && prev_in == 8'b10000000) begin\n\t\t\tpedge[0] <= 1;\n\t\tend else begin\n\t\t\tpedge[0] <= 0;\n\t\tend\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (in == 8'b01111110 && prev_in == 8'b10000001) begin\n\t\t\tpedge[1] <= 1;\n\t\tend else if (in == 8'b10000001 && prev_in == 8'b01111110) begin\n\t\t\tpedge[1] <= 1;\n\t\tend else begin\n\t\t\tpedge[1] <= 0;\n\t\tend\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (in == 8'b01111100 && prev_in == 8'b10000011) begin\n\t\t\tpedge[2] <= 1;\n\t\tend else if (in == 8'b10000011 && prev_in == 8'b01111100) begin\n\t\t\tpedge[2] <= 1;\n\t\tend else begin\n\t\t\tpedge[2] <= 0;\n\t\tend\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (in == 8'b01111000 && prev_in == 8'b10000111) begin\n\t\t\tpedge[3] <= 1;\n\t\tend else if (in == 8'b10000111 && prev_in == 8'b01111000) begin\n\t\t\tpedge[3] <= 1;\n\t\tend else begin\n\t\t\tpedge[3] <= 0;\n\t\tend\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (in == 8'b01110000 && prev_in == 8'b10001111) begin\n\t\t\tpedge[4] <= 1;\n\t\tend else if (in == 8'b10001111 && prev_in == 8'b01110000) begin\n\t\t\tpedge[4] <= 1;\n\t\tend else begin\n\t\t\tpedge[4] <= 0;\n\t\tend\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (in == 8'b01100000 && prev_in == 8'b10011111) begin\n\t\t\tpedge[5] <= 1;\n\t\tend else if (in == 8'b10011111 && prev_in == 8'b01100000) begin\n\t\t\tpedge[5] <= 1;\n\t\tend else begin\n\t\t\tpedge[5] <= 0;\n\t\tend\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (in == 8'b01000000 && prev_in == 8'b10111111) begin\n\t\t\tpedge[6] <= 1;\n\t\tend else if (in == 8'b10111111 && prev_in == 8'b01000000) begin\n\t\t\tpedge[6] <= 1;\n\t\tend else begin\n\t\t\tpedge[6] <= 0;\n\t\tend\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (in == 8'b00000001 && prev_in == 8'b11111110) begin\n\t\t\tpedge[7] <= 1;\n\t\tend else if (in == 8'b11\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "circuit8", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clock           a               p               q               \n// 0ns             0               0               x               x               \n// 5ns             0               0               x               x               \n// 10ns            0               0               x               x               \n// 15ns            0               0               x               x               \n// 20ns            0               0               x               x               \n// 25ns            1               0               0               x               \n// 30ns            1               0               0               x               \n// 35ns            1               0               0               x               \n// 40ns            1               0               0               x               \n// 45ns            1               0               0               x               \n// 50ns            1               0               0               x               \n// 55ns            0               0               0               0               \n// 60ns            0               0               0               0               \n// 65ns            0               0               0               0               \n// 70ns            0               1               0               0               \n// 75ns            0               0               0               0               \n// 80ns            0               1               0               0               \n// 85ns            1               0               0               0               \n// 90ns            1               1               1               0               \n// 95ns            1               0               0               0               \n// 100ns           1               1               1               0               \n// 105ns           1               0               0               0               \n// 110ns           1               1               1               0               \n// 115ns           0               0               1               1               \n// 120ns           0               1               1               1               \n// 125ns           0               0               1               1               \n// 130ns           0               1               1               1               \n// 135ns           0               0               1               1               \n// 140ns           0               0               1               1               \n// 145ns           1               0               0               1               \n// 150ns           1               0               0               1               \n// 155ns           1               0               0               1               \n// 160ns           1               0               0               1               \n// 165ns           1               1               1               1               \n// 170ns           1               0               0               1               \n// 175ns           0               1               0               0               \n// 180ns           0               0               0               0               \n// 185ns           0               1               0               0               \n// 190ns           0               0               0               0       ", "prompt": "module top_module (\n\tinput clock,\n\tinput a, \n\toutput reg p,\n\toutput reg q\n);\n", "completion": "\talways @(posedge clock) begin\n\t\tif (a == 1) begin\n\t\t\tp <= 0;\n\t\t\tq <= 0;\n\t\tend else begin\n\t\t\tp <= q;\n\t\t\tq <= ~p;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 171 out of 240 samples.", "passed": false}
{"task_id": "rule90", "description": "Rule 90 is a one-dimensional cellular automaton with interesting properties. The rules are simple. There is a one-dimensional array of cells (on or off). At each time step, the next state of each cell is the XOR of the cell's two current neighbours:\n// Left | Center | Right | Center's next state\n// 1 | 1 | 1 | 0\n// 1 | 1 | 0 | 1\n// 1 | 0 | 1 | 0\n// 1 | 0 | 0 | 1\n// 0 | 1 | 1 | 1\n// 0 | 1 | 0 | 0 \n// 0 | 0 | 1 | 1\n// 0 | 0 | 0 | 0\n// In this circuit, create a 512-cell system (q[511:0]), and advance by one time step each clock cycle. The load input indicates the state of the system should be loaded with data[511:0]. Assume the boundaries (q[-1] and q[512]) are both zero (off).", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [511:0] data,\n\toutput reg [511:0] q);\n", "completion": "\treg [511:0] next_q;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tnext_q[0] <= 0;\n\t\t\tnext_q[511] <= 0;\n\t\t\tfor (int i = 1; i < 511; i = i + 1) begin\n\t\t\t\tnext_q[i] <= q[i-1] ^ q[i+1];\n\t\t\tend\n\t\t\tq <= next_q;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 7058 out of 7121 samples.", "passed": false}
{"task_id": "mt2015_eq2", "description": "Create a circuit that has two 2-bit inputs A[1:0] and B[1:0], and produces an output z. The value of z should be 1 if A = B, otherwise z should be 0.", "prompt": "module top_module(\n\tinput [1:0] A,\n\tinput [1:0] B,\n\toutput z);\n", "completion": "\tassign z = (A == B) ? 1 : 0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gatesv100", "description": "You are given a 100-bit input vector in[99:0]. We want to know some relationships between each bit and its neighbour: \n// (1) out_both: Each bit of this output vector should indicate whether both the corresponding input bit and its neighbour to the left are '1'. For example, out_both[98] should indicate if in[98] and in[99] are both 1. Since in[99] has no neighbour to the left, the answer is obvious so we don't need to know out_both[99]. \n// (2) out_any: Each bit of this output vector should indicate whether any of the corresponding input bit and its neighbour to the right are '1'. For example, out_any[2] should indicate if either in[2] or in[1] are 1. Since in[0] has no neighbour to the right, the answer is obvious so we don't need to know out_any[0]. \n// (3) out_different: Each bit of this output vector should indicate whether the corresponding input bit is different from its neighbour to the left. For example, out_different[98] should indicate if in[98] is different from in[99]. For this part, treat the vector as wrapping around, so in[99]'s neighbour to the left is in[0].\n", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput [98:0] out_both,\n\toutput [99:1] out_any,\n\toutput [99:0] out_different\n);\n", "completion": "\tassign out_both = {in[98:0], 1'b0} & {1'b0, in[99:1]};\n\tassign out_any = {in[99:1], 1'b0} | {1'b0, in[98:0]};\n\tassign out_different = {in[99:1], 1'b0} ^ {1'b0, in[98:0]};\n\n\nendmodule", "result": "failed: 201 out of 201 samples.", "passed": false}
{"task_id": "m2014_q4a", "description": "Implement a D latch using an always block.\n", "prompt": "module top_module (\n\tinput d,\n\tinput ena,\n\toutput logic q\n);\n", "completion": "always @(*) begin\n\tif (ena) begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "mux256to1v", "description": "Create a 4-bit wide, 256-to-1 multiplexer. The 256 4-bit inputs are all packed into a single 1024-bit input vector. sel=0 should select bits in[3:0], sel=1 selects bits in[7:4], sel=2 selects bits in[11:8], etc.", "prompt": "module top_module (\n\tinput [1023:0] in,\n\tinput [7:0] sel,\n\toutput [3:0] out\n);\n", "completion": "\twire [3:0] out_0;\n\twire [3:0] out_1;\n\twire [3:0] out_2;\n\twire [3:0] out_3;\n\n\tassign out_0 = in[sel*4+3:sel*4];\n\tassign out_1 = in[sel*4+7:sel*4+4];\n\tassign out_2 = in[sel*4+11:sel*4+8];\n\tassign out_3 = in[sel*4+15:sel*4+12];\n\n\tassign out = {out_3, out_2, out_1, out_0};\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mux9to1v", "description": "Create a 16-bit wide, 9-to-1 multiplexer. sel=0 chooses a, sel=1 chooses b, etc. For the unused cases (sel=9 to 15), set all output bits to '1'.", "prompt": "module top_module (\n\tinput [15:0] a,\n\tinput [15:0] b,\n\tinput [15:0] c,\n\tinput [15:0] d,\n\tinput [15:0] e,\n\tinput [15:0] f,\n\tinput [15:0] g,\n\tinput [15:0] h,\n\tinput [15:0] i,\n\tinput [3:0] sel,\n\toutput logic [15:0] out\n);\n", "completion": "always_comb begin\n\tcase(sel)\n\t\t4'b0000: out = a;\n\t\t4'b0001: out = b;\n\t\t4'b0010: out = c;\n\t\t4'b0011: out = d;\n\t\t4'b0100: out = e;\n\t\t4'b0101: out = f;\n\t\t4'b0110: out = g;\n\t\t4'b0111: out = h;\n\t\t4'b1000: out = i;\n\t\tdefault: out = 16'b1111111111111111;\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vectorgates", "description": "Build a circuit that has two 3-bit inputs that computes the bitwise-OR of the two vectors, the logical-OR of the two vectors, and the inverse (NOT) of both vectors. Place the inverse of b in the upper half of out_not (i.e., bits [5:3]), and the inverse of a in the lower half.", "prompt": "module top_module(\n\tinput [2:0] a, \n\tinput [2:0] b, \n\toutput [2:0] out_or_bitwise,\n\toutput out_or_logical,\n\toutput [5:0] out_not\n);\n", "completion": "\tassign out_or_bitwise = a | b;\n\tassign out_or_logical = (a != 0) || (b != 0);\n\tassign out_not = {~b, ~a};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm3onehot", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Use the following one-hot state encoding: A=4'b0001, B=4'b0010, C=4'b0100, D=4'b1000. Derive state transition and output logic equations by inspection assuming a one-hot encoding. Implement only the state transition logic and output logic (the combinational logic portion) for this state machine. \n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput in,\n\tinput [3:0] state,\n\toutput reg [3:0] next_state,\n\toutput out\n);\n", "completion": "always @(*) begin\n\tcase(state)\n\t\t4'b0001: begin // State A\n\t\t\tif(in == 1'b0) begin\n\t\t\t\tnext_state = 4'b0010; // Next state B\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\telse begin\n\t\t\t\tnext_state = 4'b0001; // Next state A\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\tend\n\t\t4'b0010: begin // State B\n\t\t\tif(in == 1'b0) begin\n\t\t\t\tnext_state = 4'b0100; // Next state C\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\telse begin\n\t\t\t\tnext_state = 4'b0010; // Next state B\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\tend\n\t\t4'b0100: begin // State C\n\t\t\tif(in == 1'b0) begin\n\t\t\t\tnext_state = 4'b1000; // Next state D\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\telse begin\n\t\t\t\tnext_state = 4'b0001; // Next state A\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\tend\n\t\t4'b1000: begin // State D\n\t\t\tif(in == 1'b0) begin\n\t\t\t\tnext_state = 4'b0100; // Next state C\n\t\t\t\tout = 1'b1;\n\t\t\tend\n\t\t\telse begin\n\t\t\t\tnext_state = 4'b0010; // Next state B\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\tend\n\tendcase\nend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "conditional", "description": "Given four unsigned numbers, find the minimum. Unsigned numbers can be compared with standard comparison operators (a < b). ", "prompt": "module top_module (\n\tinput [7:0] a,\n\tinput [7:0] b,\n\tinput [7:0] c,\n\tinput [7:0] d,\n\toutput reg [7:0] min\n);\n", "completion": "\talways @(*) begin\n\t\tif (a < b && a < c && a < d)\n\t\t\tmin = a;\n\t\telse if (b < c && b < d)\n\t\t\tmin = b;\n\t\telse if (c < d)\n\t\t\tmin = c;\n\t\telse\n\t\t\tmin = d;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates", "description": "Build a combinational circuit with two inputs, a and b. There are 7 outputs, each with a logic gate driving it: \n// (1) out_and: a and b \n// (2) out_or: a or b \n// (3) out_xor: a xor b \n// (4) out_nand: a nand b \n// (5) out_nor: a nor b \n// (6) out_xnor: a xnor b \n// (7) out_anotb: a and-not b", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor,\n\toutput out_nand,\n\toutput out_nor,\n\toutput out_xnor,\n\toutput out_anotb\n);\n", "completion": "\tassign out_and = a & b;\n\tassign out_or = a | b;\n\tassign out_xor = a ^ b;\n\tassign out_nand = ~(a & b);\n\tassign out_nor = ~(a | b);\n\tassign out_xnor = ~(a ^ b);\n\tassign out_anotb = a & ~b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap2", "description": "Implement the circuit described by the Karnaugh map below.\n\n//        ab\n// cd   00 01 11 10\n//  00 | 1 | 1 | 0 | 1 |\n//  01 | 1 | 0 | 0 | 1 |\n//  11 | 0 | 1 | 1 | 1 |\n//  10 | 1 | 1 | 0 | 0 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out\n);\n", "completion": "\twire w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14, w15, w16;\n\n\tassign w1 = a & b;\n\tassign w2 = a & ~b;\n\tassign w3 = ~a & b;\n\tassign w4 = ~a & ~b;\n\tassign w5 = c & d;\n\tassign w6 = c & ~d;\n\tassign w7 = ~c & d;\n\tassign w8 = ~c & ~d;\n\n\tassign w9 = w1 | w2;\n\tassign w10 = w3 | w4;\n\tassign w11 = w5 | w6;\n\tassign w12 = w7 | w8;\n\n\tassign w13 = w9 & w10;\n\tassign w14 = w11 & w12;\n\n\tassign w15 = w13 | w14;\n\n\tassign out = w15;\n\n\nendmodule", "result": "failed: 142 out of 232 samples.", "passed": false}
{"task_id": "2014_q3fsm", "description": "Consider a finite state machine with inputs s and w. Assume that the FSM begins in a reset state called A, as depicted below. The FSM remains in state A as long as s = 0, and it moves to state B when s = 1. Once in state B the FSM examines the value of the input w in the next three clock cycles. If w = 1 in exactly two of these clock cycles, then the FSM has to set an output z to 1 in the following clock cycle. Otherwise z has to be 0. The FSM continues checking w for the next three clock cycles, and so on. Use as few states as possible. Note that the s input is used only in state A, so you need to consider just the w input. Assume reset is active high synchronous.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput s,\n\tinput w,\n\toutput reg z\n);\n", "completion": "\tparameter A = 2'b00;\n\tparameter B = 2'b01;\n\tparameter C = 2'b10;\n\tparameter D = 2'b11;\n\t\n\treg [1:0] state;\n\treg [2:0] count;\n\treg [1:0] w_history;\n\t\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= A;\n\t\t\tcount <= 0;\n\t\t\tw_history <= 0;\n\t\t\tz <= 0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tA: begin\n\t\t\t\t\tif (s) begin\n\t\t\t\t\t\tstate <= B;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tB: begin\n\t\t\t\t\tcount <= count + 1;\n\t\t\t\t\tw_history <= {w_history[0], w};\n\t\t\t\t\tif (count == 3) begin\n\t\t\t\t\t\tif (w_history == 2'b01 || w_history == 2'b10) begin\n\t\t\t\t\t\t\tstate <= C;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tstate <= D;\n\t\t\t\t\t\tend\n\t\t\t\t\t\tcount <= 0;\n\t\t\t\t\t\tw_history <= 0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tC: begin\n\t\t\t\t\tz <= 1;\n\t\t\t\t\tstate <= D;\n\t\t\t\tend\n\t\t\t\tD: begin\n\t\t\t\t\tz <= 0;\n\t\t\t\t\tstate <= B;\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\nendmodule", "result": "failed: 266 out of 1414 samples.", "passed": false}
{"task_id": "vector4", "description": "One common place to see a replication operator is when sign-extending a smaller number to a larger one, while preserving its signed value. This is done by replicating the sign bit (the most significant bit) of the smaller number to the left. For example, sign-extending 4'b0101 (5) to 8 bits results in 8'b00000101 (5), while sign-extending 4'b1101 (-3) to 8 bits results in 8'b11111101 (-3). Build a circuit that sign-extends an 8-bit number to 32 bits. This requires a concatenation of 24 copies of the sign bit (i.e., replicate bit[7] 24 times) followed by the 8-bit number itself.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput [31:0] out\n);\n", "completion": "\tassign out = {24{in[7]}, in};\n\n\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "m2014_q4k", "description": "Implement a shift register with four D flops. Reset is active-low synchronous resettable.", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput in,\n\toutput out\n);\n", "completion": "\treg [3:0] shift_reg;\n\n\talways @(posedge clk or negedge resetn) begin\n\t\tif (!resetn) begin\n\t\t\tshift_reg <= 4'b0;\n\t\tend else begin\n\t\t\tshift_reg <= {shift_reg[2:0], in};\n\t\tend\n\tend\n\n\tassign out = shift_reg[3];\n\n\nendmodule", "result": "failed: 14 out of 299 samples.", "passed": false}
{"task_id": "always_case2", "description": "A priority encoder is a combinational circuit that, when given an input bit vector, outputs the position of the first 1 bit in the vector. For example, a 8-bit priority encoder given the input 8'b10010000 would output 3'd4, because bit[4] is first bit that is high. Build a 4-bit priority encoder. For this problem, if none of the input bits are high (i.e., input is zero), output zero. Note that a 4-bit number has 16 possible combinations.", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput reg [1:0] pos\n);\n", "completion": "always @* begin\n\tcasez(in)\n\t\t4'b0001: pos = 2'b00;\n\t\t4'b0010: pos = 2'b01;\n\t\t4'b0100: pos = 2'b10;\n\t\t4'b1000: pos = 2'b11;\n\t\tdefault: pos = 2'b00;\n\tendcase\nend\n\n\nendmodule", "result": "failed: 20 out of 94 samples.", "passed": false}
{"task_id": "fsm2", "description": "This is a Moore state machine with two states, two inputs, and one output. Implement this state machine in Verilog. Reset is an active-high asynchronous reset to state OFF.\n\n// OFF (out=0) --j=0--> OFF\n// OFF (out=0) --j=1--> ON\n// ON (out=1) --k=0--> ON\n// ON (out=1) --k=1--> OFF", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\tparameter OFF = 2'b00, ON = 2'b01;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= OFF;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tOFF: begin\n\t\t\t\t\tif (j) begin\n\t\t\t\t\t\tstate <= ON;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tON: begin\n\t\t\t\t\tif (k) begin\n\t\t\t\t\t\tstate <= OFF;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = (state == ON);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4i", "description": "Build a circuit with no inputs and one output. That output should always drive 0 (or logic low).", "prompt": "module top_module(\n\toutput out);\n", "completion": "\tassign out = 1'b0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "step_one", "description": "Build a circuit with no inputs and one output. That output should always drive 1 (or logic high).", "prompt": "module top_module(\n\toutput one);\n", "completion": "\tassign one = 1'b1;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vector100r", "description": "Given a 100-bit input vector [99:0], reverse its bit ordering.", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput reg [99:0] out\n);\n", "completion": "integer i;\n\nalways @(*) begin\n\tfor (i = 0; i < 100; i = i + 1) begin\n\t\tout[i] = in[99-i];\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4d", "description": "Implement in Verilog the following circuit: A D flip-flop takes as input the output of a two-input XOR. The flip-flop is positive edge triggered by clk, but there is no reset. The XOR takes as input 'in' along with the output 'out' of the flip-flop.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\toutput logic out\n);\n", "completion": "\treg d;\n\talways @(posedge clk) begin\n\t\td <= in ^ out;\n\tend\n\n\talways @(posedge clk) begin\n\t\tout <= d;\n\tend\n\n\nendmodule", "result": "failed: 1 out of 100 samples.", "passed": false}
{"task_id": "shift4", "description": "Build a 4-bit shift register (right shift), with asynchronous positive edge triggered areset, synchronous active high signals load, and enable. \n// (1) areset: Resets shift register to zero. \n// (2) load: Loads shift register with data[3:0] instead of shifting. \n// (3) ena: Shift right (q[3] becomes zero, q[0] is shifted out and disappears). \n// (4) q: The contents of the shift register. If both the load and ena inputs are asserted (1), the load input has higher priority. \n", "prompt": "module top_module(\n\tinput clk,\n\tinput areset,\n\tinput load,\n\tinput ena,\n\tinput [3:0] data,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tq <= 4'b0;\n\t\tend else if (load) begin\n\t\t\tq <= data;\n\t\tend else if (ena) begin\n\t\t\tq <= {q[2:0], 1'b0};\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 61 out of 427 samples.", "passed": false}
{"task_id": "truthtable1", "description": "Create a combinational circuit that implements the truth table.\n\n// x3 | x2 | x1 | f\n// 0 | 0 | 0 | 0\n// 0 | 0 | 1 | 0\n// 0 | 1 | 0 | 1\n// 0 | 1 | 1 | 1\n// 1 | 0 | 0 | 0\n// 1 | 0 | 1 | 1\n// 1 | 1 | 0 | 0\n// 1 | 1 | 1 | 1", "prompt": "module top_module (\n\tinput x3,\n\tinput x2,\n\tinput x1,\n\toutput f\n);\n", "completion": "\tassign f = (~x3 & ~x2 & x1) | (~x3 & x2 & ~x1) | (x3 & ~x2 & ~x1) | (x3 & x2 & x1);\n\n\nendmodule", "result": "failed: 8 out of 58 samples.", "passed": false}
{"task_id": "dff8ar", "description": "Create 8 D flip-flops with active high asynchronous reset. The output should be reset to 0. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput areset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_next;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tq <= 8'b0;\n\t\tend else begin\n\t\t\tq <= q_next;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tq_next[0] = d[0];\n\t\tq_next[1] = d[1];\n\t\tq_next[2] = d[2];\n\t\tq_next[3] = d[3];\n\t\tq_next[4] = d[4];\n\t\tq_next[5] = d[5];\n\t\tq_next[6] = d[6];\n\t\tq_next[7] = d[7];\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates100", "description": "Build a combinational circuit with 100 inputs, in[99:0]. There are 3 outputs: \n// (1) out_and: output of a 100-input AND gate. \n// (2) out_or: output of a 100-input OR gate. \n// (3) out_xor: output of a 100-input XOR gate.\n\n", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor\n);\n", "completion": "\tassign out_and = &in;\n\tassign out_or = |in;\n\tassign out_xor = ^in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "hadd", "description": "Create a half adder. A half adder adds two bits (with no carry-in) and produces a sum and carry-out.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\toutput sum,\n\toutput cout\n);\n", "completion": "\tassign sum = a ^ b;\n\tassign cout = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_if2", "description": "Fix any and all bugs in this code:\n\n// module top_module (\n//     input      cpu_overheated,\n//     output reg shut_off_computer,\n//     input      arrived,\n//     input      gas_tank_empty,\n//     output reg keep_driving  ); //\n\n//     always @(*) begin\n//         if (cpu_overheated)\n//            shut_off_computer = 1;\n//     end\n\n//     always @(*) begin\n//         if (~arrived)\n//            keep_driving = ~gas_tank_empty;\n//     end\n\n// endmodule\n", "prompt": "module top_module (\n\tinput cpu_overheated,\n\toutput reg shut_off_computer,\n\tinput arrived,\n\tinput gas_tank_empty,\n\toutput reg keep_driving\n);\n", "completion": "\talways @(*) begin\n\t\tif (cpu_overheated)\n\t\t\tshut_off_computer = 1;\n\t\telse\n\t\t\tshut_off_computer = 0;\n\tend\n\n\talways @(*) begin\n\t\tif (~arrived)\n\t\t\tkeep_driving = ~gas_tank_empty;\n\t\telse\n\t\t\tkeep_driving = 0;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm2s", "description": "This is a Moore state machine with two states, two inputs, and one output. Implement this state machine in Verilog. Reset is an active-high synchronous reset to state OFF.\n\n// OFF (out=0) --j=0--> OFF\n// OFF (out=0) --j=1--> ON\n// ON (out=1) --k=0--> ON\n// ON (out=1) --k=1--> OFF", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\tparameter OFF = 2'b00;\n\tparameter ON = 2'b01;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= OFF;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tOFF: begin\n\t\t\t\t\tif (j) begin\n\t\t\t\t\t\tstate <= ON;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tON: begin\n\t\t\t\t\tif (k) begin\n\t\t\t\t\t\tstate <= OFF;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = (state == ON);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vector3", "description": "Given several input vectors, concatenate them together then split them up into several output vectors. There are six 5-bit input vectors: a, b, c, d, e, and f, for a total of 30 bits of input. There are four 8-bit output vectors: w, x, y, and z, for 32 bits of output. The output should be a concatenation of the input vectors followed by two 1 bits (the two 1 bits should be in the LSB positions).", "prompt": "module top_module (\n\tinput [4:0] a,\n\tinput [4:0] b,\n\tinput [4:0] c,\n\tinput [4:0] d,\n\tinput [4:0] e,\n\tinput [4:0] f,\n\toutput [7:0] w,\n\toutput [7:0] x,\n\toutput [7:0] y,\n\toutput [7:0] z\n);\n", "completion": "\twire [29:0] input_concat;\n\tassign input_concat = {a, b, c, d, e, f};\n\n\twire [31:0] output_concat;\n\tassign output_concat = {input_concat, 2'b11};\n\n\tassign w = output_concat[31:24];\n\tassign x = output_concat[23:16];\n\tassign y = output_concat[15:8];\n\tassign z = output_concat[7:0];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit2", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               1               \n// 5ns             0               0               0               0               1               \n// 10ns            0               0               0               0               1               \n// 15ns            0               0               0               0               1               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               0               \n// 30ns            0               0               1               1               1               \n// 35ns            0               1               0               0               0               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               0               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               1               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               0               \n// 75ns            1               1               0               0               1               \n// 80ns            1               1               0               1               0               \n// 85ns            1               1               1               0               0               \n// 90ns            1               1               1               1               1       ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = ~(a & b & c & d);\n\n\nendmodule", "result": "failed: 64 out of 121 samples.", "passed": false}
{"task_id": "andgate", "description": "Create a module that implements an AND gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm1s", "description": "This is a Moore state machine with two states, one input, and one output. Implement this state machine in Verilog. The reset state is B and reset is active-high synchronous.\n\n// B (out=1) --in=0--> A\n// B (out=1) --in=1--> B\n// A (out=0) --in=0--> B\n// A (out=0) --in=1--> A", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 2'b10; // reset to B state\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b10: begin // B state\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b01; // go to A state\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b10; // stay in B state\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b01: begin // A state\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b10; // go to B state\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01; // stay in A state\n\t\t\t\tend\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tnext_state = 2'b10; // default to B state\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = (state == 2'b10) ? 1'b1 : 1'b0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fadd", "description": "Create a full adder. A full adder adds three bits (including carry-in) and produces a sum and carry-out.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput cin,\n\toutput cout,\n\toutput sum\n);\n", "completion": "\twire w1, w2, w3;\n\n\txor(w1, a, b);\n\txor(sum, w1, cin);\n\tand(w2, a, b);\n\tand(w3, w1, cin);\n\tor(cout, w2, w3);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4g", "description": "Implement in Verilog the following circuit: A two-input XNOR (connected to 'in1' and 'in2) has an output connected to the input of a two-input XOR. The second input of the XOR is 'in3.' The output of the XOR is 'out'.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\tinput in3,\n\toutput logic out\n);\n", "completion": "\twire xnor_out;\n\t\n\tassign xnor_out = ~(in1 ^ in2);\n\t\n\tassign out = xnor_out ^ in3;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2014_q3", "description": "For the following Karnaugh map, give the circuit implementation using one 4-to-1 multiplexer and as many 2-to-1 multiplexers as required, but using as few as possible. You are not allowed to use any other logic gate and you must use _a_ and _b_ as the multiplexer selector inputs, as shown on the 4-to-1 multiplexer below.\n\n//       ab\n// cd   00 01 11 10\n//  00 | 0 | 0 | 0 | 1 |\n//  01 | 1 | 0 | 0 | 0 |\n//  11 | 1 | 0 | 1 | 1 |\n//  10 | 1 | 0 | 0 | 1 |\n\n// Consider a block diagram with inputs 'c' and 'd' going into a module called \"top_module\". This \"top_module\" has four outputs, mux_in[3:0], that connect to a four input mux. The mux takes as input {a,b} and ab = 00 is connected to mux_in[0], ab=01 is connected to mux_in[1], and so in. You are implementing in Verilog just the portion labelled \"top_module\", such that the entire circuit (including the 4-to-1 mux) implements the K-map.\n", "prompt": "module top_module (\n\tinput c,\n\tinput d,\n\toutput [3:0] mux_in\n);\n", "completion": "\twire a = c;\n\twire b = d;\n\twire ab = a & b;\n\n\tassign mux_in[0] = ab & ~a & ~b;\n\tassign mux_in[1] = ab & ~a & b;\n\tassign mux_in[2] = ab & a & b;\n\tassign mux_in[3] = ab & a & ~b;\n\n\nendmodule", "result": "failed: 60 out of 60 samples.", "passed": false}
{"task_id": "ece241_2014_q5b", "description": "The following diagram is a Mealy machine implementation of the 2's complementer. Implement in Verilog using one-hot encoding. Resets into state A and reset is asynchronous active-high.\n\n// A --x=0 (z=0)--> A\n// A --x=1 (z=1)--> B\n// B --x=0 (z=1)--> B\n// B --x=1 (z=0)--> B", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput x,\n\toutput z\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg [1:0] output_reg;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= 2'b00;\n\t\t\toutput_reg <= 2'b00;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\toutput_reg <= {state[1], state[0]};\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tif (x == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tif (x == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tif (x == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b11;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tif (x == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b11;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "circuit10", "description": "This is a sequential circuit. The circuit consists of combinational logic and one bit of memory (i.e., one flip-flop). The output of the flip-flop has been made observable through the output state.\n\n// Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               b               state           q               \n// 0ns             0               1               x               x               x               \n// 5ns             1               1               x               x               x               \n// 10ns            0               0               0               x               x               \n// 15ns            1               0               0               0               0               \n// 20ns            0               0               0               0               0               \n// 25ns            1               0               0               0               0               \n// 30ns            0               0               0               0               0               \n// 35ns            1               0               0               0               0               \n// 40ns            0               0               0               0               0               \n// 45ns            1               0               1               0               1               \n// 50ns            0               0               1               0               1               \n// 55ns            1               1               0               0               1               \n// 60ns            0               1               0               0               1               \n// 65ns            1               1               1               0               0               \n// 70ns            0               1               1               0               0               \n// 75ns            1               0               0               1               1               \n// 80ns            0               0               0               1               1               \n// 85ns            1               1               1               0               0               \n// 90ns            0               1               1               0               0               \n// 95ns            1               1               1               1               1               \n// 100ns           0               1               1               1               1               \n// 105ns           1               1               1               1               1               \n// 110ns           0               1               1               1               1               \n// 115ns           1               1               0               1               0               \n// 120ns           0               1               0               1               0               \n// 125ns           1               0               1               1               0               \n// 130ns           0               0               1               1               0               \n// 135ns           1               0               0               1               1               \n// 140ns           0               0               0               1               1               \n// 145ns           1               0               0               0               0               \n// 150ns           0               0               0               0               0               \n// 155ns           1               0               0               0               0               \n// 160ns           0               0               0               0               0               \n// 165ns           1               0               0               0               0               \n// 170ns           0               0               0               0               0               \n// 175ns           1               0               0               0               0               \n// 180ns           0               0               0               0               0               \n// 185ns           1               0               0               0               0               \n// 190ns           0               0               0               0               0        ", "prompt": "module top_module (\n\tinput clk,\n\tinput a,\n\tinput b,\n\toutput q,\n\toutput state\n);\n", "completion": "\treg q_reg;\n\twire state_wire;\n\n\tassign state = state_wire;\n\n\talways @(posedge clk) begin\n\t\tif (a == 1 && b == 0) begin\n\t\t\tq_reg <= 1;\n\t\t\tstate_wire <= 0;\n\t\tend else if (a == 0 && b == 1) begin\n\t\t\tq_reg <= 0;\n\t\t\tstate_wire <= 0;\n\t\tend else if (a == 0 && b == 0) begin\n\t\t\tq_reg <= q_reg;\n\t\t\tstate_wire <= 1;\n\t\tend else begin\n\t\t\tq_reg <= q_reg;\n\t\t\tstate_wire <= 1;\n\t\tend\n\tend\n\n\tassign q = q_reg;\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "2012_q1g", "description": "Consider the function f shown in the Karnaugh map below. Implement this function.\n//        x[1]x[2]\n// x[3]x[4]   00 01 11 10\n//  00 | 1 | 0 | 0 | 1 |\n//  01 | 0 | 0 | 0 | 0 |\n//  11 | 1 | 1 | 1 | 0 |\n//  10 | 1 | 1 | 0 | 1 |", "prompt": "module top_module (\n\tinput [4:1] x,\n\toutput logic f\n);\n", "completion": "\talways_comb begin\n\t\tcase (x)\n\t\t\t4'b0000: f = 1'b0;\n\t\t\t4'b0001: f = 1'b0;\n\t\t\t4'b0010: f = 1'b0;\n\t\t\t4'b0011: f = 1'b0;\n\t\t\t4'b0100: f = 1'b0;\n\t\t\t4'b0101: f = 1'b0;\n\t\t\t4'b0110: f = 1'b0;\n\t\t\t4'b0111: f = 1'b0;\n\t\t\t4'b1000: f = 1'b1;\n\t\t\t4'b1001: f = 1'b0;\n\t\t\t4'b1010: f = 1'b1;\n\t\t\t4'b1011: f = 1'b1;\n\t\t\t4'b1100: f = 1'b1;\n\t\t\t4'b1101: f = 1'b1;\n\t\t\t4'b1110: f = 1'b0;\n\t\t\t4'b1111: f = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 67 out of 100 samples.", "passed": false}
{"task_id": "fsm_hdlc", "description": "Synchronous HDLC framing involves decoding a continuous bit stream of data to look for bit patterns that indicate the beginning and end of frames (packets). Seeing exactly 6 consecutive 1s (i.e., 01111110) is a \"flag\" that indicate frame boundaries. To avoid the data stream from accidentally containing \"flags\", the sender inserts a zero after every 5 consecutive 1s which the receiver must detect and discard. We also need to signal an error if there are 7 or more consecutive 1s. Create a Moore-type finite state machine to recognize these three sequences:\n\n// (1) 0111110: Signal a bit needs to be discarded (disc).\n// (2) 01111110: Flag the beginning/end of a frame (flag).\n// (3) 01111111...: Error (7 or more 1s) (err).\n\n// When the FSM is reset, it should be in a state that behaves as though the previous input were 0. The reset signal is active high synchronous. The output signals should be asserted for a complete cycle beginning on the clock cycle after the condition occurs.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput in,\n\toutput disc,\n\toutput flag,\n\toutput err);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b100;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b101;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b110;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign disc = (state == 3'b001) ? 1'b1 : 1'b0;\n\tassign flag = (state == 3'b011) ? 1'b1 : 1'b0;\n\tassign err = (state == 3'b111) ? 1'b1 : 1'b0;\n\n\nendmodule", "result": "failed: 290 out of 801 samples.", "passed": false}
{"task_id": "review2015_fancytimer", "description": "We want to create a timer with one input that:\n\n// (1) is started when a particular input pattern (1101) is detected,\n// (2) shifts in 4 more bits to determine the duration to delay,\n// (3) waits for the counters to finish counting, and\n// (4) notifies the user and waits for the user to acknowledge the timer.\n\n// The serial data is available on the data input pin. When the pattern 1101 is received, the circuit must then shift in the next 4 bits, most-significant-bit first. These 4 bits determine the duration of the timer delay, referred to as delay[3:0]. After that, the state machine asserts its counting output to indicate it is counting. Once the 1101 and delay[3:0] have been read, the circuit no longer looks at the data input until it resumes searching after everything else is done.\n\n// The state machine must count for exactly (delay[3:0] + 1) * 1000 clock cycles. e.g., delay=0 means count 1000 cycles, and delay=5 means count 6000 cycles. Also output the current remaining time. This should be equal to delay for 1000 cycles, then delay-1 for 1000 cycles, and so on until it is 0 for 1000 cycles. \n\n// When the circuit isn't counting, the count[3:0] output is don't-care (whatever value is convenient for you to implement). At that point, the circuit must assert done to notify the user the timer has timed out, and waits until input ack is 1 before being reset to look for the next occurrence of the start sequence (1101).\n\n// The circuit should reset into a state where it begins searching for the input sequence 1101. The reset signal is active high synchronous. \n", "prompt": "module top_module(\n\tinput wire clk,\n\tinput wire reset,\n\tinput wire data,\n    output wire [3:0] count,\n    output reg counting,\n    output reg done,\n    input wire ack );\n", "completion": "    reg [3:0] delay;\n    reg [3:0] count_reg;\n    reg [3:0] count_next;\n    reg [3:0] count_next_reg;\n    reg [3:0] count_next_next_reg;\n    reg [3:0] count_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_reg;\n    reg [3:0] count_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "ece241_2013_q4", "description": "A large reservior of water serves several users. In order to keep the level of water succificently high, three sensors are placed vertically at 5-inch intervals. When the water level is above the highest sensor s[3], the input flow rate should be zero. When the level is below the lowest sensor s[1], the flow rate should be at maximum (both Nominal flow valve and Supplemental flow valve opened). The flow rate when the level is between the upper and lower sensors is determined by two factors: the water level and the level previous to the last sensor change. Each water level has a nominal flow rate associated with it as show in the table below. If the sensor change indicates that the previous level was lower than the current level, the flow rate should be increased by opening the Supplemental flow valve (controlled by dfr). \n// Water Level | Sensors Asserted | Nominal Flow Rate Inputs to be Asserted\n// Above s[3] | s[1], s[2], s[3] | None\n// Between s[3] and s[2] | s[1], s[2] | fr1\n// Between s[2] and s[1]  | s[1] | fr1, fr2\n// Below s[1] | None | fr1, fr2, fr3\n// Also include an active-high synchronous reset that resets the state machine to a state equivalent to if the water level had been low for a long time (no sensors asserted, and all four outputs asserted).", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput [3:1] s,\n\toutput reg fr3,\n\toutput reg fr2,\n\toutput reg fr1,\n\toutput reg dfr\n);\n", "completion": "\tparameter [3:1] s3 = 3'b111;\n\tparameter [3:1] s2 = 3'b110;\n\tparameter [3:1] s1 = 3'b101;\n\tparameter [3:1] s0 = 3'b000;\n\t\n\treg [3:1] state;\n\treg [3:1] next_state;\n\t\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= s0;\n\t\t\tfr3 <= 1'b1;\n\t\t\tfr2 <= 1'b1;\n\t\t\tfr1 <= 1'b1;\n\t\t\tdfr <= 1'b1;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tcase (state)\n\t\t\t\ts3: begin\n\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\tfr2 <= 1'b0;\n\t\t\t\t\tfr1 <= 1'b0;\n\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\tend\n\t\t\t\ts2: begin\n\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\tend\n\t\t\t\ts1: begin\n\t\t\t\t\tfr3 <= 1'b1;\n\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\tend\n\t\t\t\ts0: begin\n\t\t\t\t\tfr3 <= 1'b1;\n\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\tdfr <= 1'b1;\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\talways @(*) begin\n\t\tcase (state)\n\t\t\ts3: begin\n\t\t\t\tif (s[3] == 1'b1) begin\n\t\t\t\t\tnext_state = s3;\n\t\t\t\tend else if (s[2] == 1'b1) begin\n\t\t\t\t\tnext_state = s2;\n\t\t\t\tend else if (s[1] == 1'b1) begin\n\t\t\t\t\tnext_state = s1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = s0;\n\t\t\t\tend\n\t\t\tend\n\t\t\ts2: begin\n\t\t\t\tif (s[3] == 1'b1) begin\n\t\t\t\t\tnext_state = s3;\n\t\t\t\tend else if (s[2] == 1'b1) begin\n\t\t\t\t\tnext_state = s2;\n\t\t\t\tend else if (s[1] == 1'b1) begin\n\t\t\t\t\tnext_state = s1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = s0;\n\t\t\t\tend\n\t\t\tend\n\t\t\ts1: begin\n\t\t\t\tif (s[3] == 1'b1) begin\n\t\t\t\t\tnext_state = s3;\n\t\t\t\tend else if (s[2] == 1'b1) begin\n\t\t\t\t\tnext_state = s2;\n\t\t\t\tend else if (s[1] == 1'b1) begin\n\t\t\t\t\tnext_state = s1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = s0;\n\t\t\t\tend\n\t\t\tend\n\t\t\ts0: begin\n\t\t\t\tif (s[3] == 1'b1) begin\n\t\t\t\t\tnext_state = s3;\n\t\t\t\tend else if (s[2] == 1'b1) begin\n\t\t\t\t\tnext_state = s2;\n\t\t\t\tend else if (s[1] == 1'b1) begin\n\t\t\t\t\tnext_state = s1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = s0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\t\n\nendmodule", "result": "failed: 1451 out of 2040 samples.", "passed": false}
{"task_id": "fsm_serial", "description": "In many (older) serial communications protocols, each data byte is sent along with a start bit and a stop bit, to help the receiver delimit bytes from the stream of bits. One common scheme is to use one start bit (0), 8 data bits, and 1 stop bit (1). The line is also at logic 1 when nothing is being transmitted (idle). Design a finite state machine that will identify when bytes have been correctly received when given a stream of bits. It needs to identify the start bit, wait for all 8 data bits, then verify that the stop bit was correct. If the stop bit does not appear when expected, the FSM must wait until it finds a stop bit before attempting to receive the next byte. Include a active-high synchronous reset. Note that the serial protocol sends the least significant bit first.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput done\n);\n", "completion": "\tparameter IDLE = 2'b00;\n\tparameter START = 2'b01;\n\tparameter DATA = 2'b10;\n\tparameter STOP = 2'b11;\n\t\n\treg [1:0] state;\n\treg [7:0] data;\n\treg [2:0] bit_count;\n\t\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\t\tdata <= 8'b0;\n\t\t\tbit_count <= 3'b0;\n\t\t\tdone <= 1'b0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\t\tstate <= START;\n\t\t\t\t\t\tbit_count <= 3'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTART: begin\n\t\t\t\t\tif (bit_count == 3'b000) begin\n\t\t\t\t\t\tdata <= {in, 7'b0};\n\t\t\t\t\t\tbit_count <= 3'b001;\n\t\t\t\t\tend else if (bit_count == 3'b001) begin\n\t\t\t\t\t\tdata <= {in, data[7:1]};\n\t\t\t\t\t\tbit_count <= 3'b010;\n\t\t\t\t\tend else if (bit_count == 3'b010) begin\n\t\t\t\t\t\tdata <= {in, data[7:2]};\n\t\t\t\t\t\tbit_count <= 3'b011;\n\t\t\t\t\tend else if (bit_count == 3'b011) begin\n\t\t\t\t\t\tdata <= {in, data[7:3]};\n\t\t\t\t\t\tbit_count <= 3'b100;\n\t\t\t\t\tend else if (bit_count == 3'b100) begin\n\t\t\t\t\t\tdata <= {in, data[7:4]};\n\t\t\t\t\t\tbit_count <= 3'b101;\n\t\t\t\t\tend else if (bit_count == 3'b101) begin\n\t\t\t\t\t\tdata <= {in, data[7:5]};\n\t\t\t\t\t\tbit_count <= 3'b110;\n\t\t\t\t\tend else if (bit_count == 3'b110) begin\n\t\t\t\t\t\tdata <= {in, data[7:6]};\n\t\t\t\t\t\tbit_count <= 3'b111;\n\t\t\t\t\tend else if (bit_count == 3'b111) begin\n\t\t\t\t\t\tstate <= STOP;\n\t\t\t\t\t\tbit_count <= 3'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTOP: begin\n\t\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tdone <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "fsm_serialdata", "description": "In many (older) serial communications protocols, each data byte is sent along with a start bit and a stop bit, to help the receiver delimit bytes from the stream of bits. One common scheme is to use one start bit (0), 8 data bits, and 1 stop bit (1). The line is also at logic 1 when nothing is being transmitted (idle). Design a finite state machine that will identify when bytes have been correctly received when given a stream of bits. It needs to identify the start bit, wait for all 8 data bits, then verify that the stop bit was correct. The module will also output the correctly-received data byte. out_byte needs to be valid when done is 1, and is don't-care otherwise.If the stop bit does not appear when expected, the FSM must wait until it finds a stop bit before attempting to receive the next byte. Include a active-high synchronous reset. Note that the serial protocol sends the least significant bit first. It should assert done each time it finds a stop bit.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput [7:0] out_byte,\n\toutput done\n);\n", "completion": "\treg [3:0] state;\n\treg [7:0] data;\n\treg [2:0] bit_count;\n\treg done_reg;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 4'b0000;\n\t\t\tdata <= 8'b0;\n\t\t\tbit_count <= 3'b0;\n\t\t\tdone_reg <= 1'b0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\t4'b0000: begin // Wait for start bit\n\t\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\t\tstate <= 4'b0001;\n\t\t\t\t\t\tbit_count <= 3'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t4'b0001: begin // Wait for 8 data bits\n\t\t\t\t\tif (bit_count < 3'b111) begin\n\t\t\t\t\t\tdata <= {in, data[7:1]};\n\t\t\t\t\t\tbit_count <= bit_count + 1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= 4'b0010;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t4'b0010: begin // Wait for stop bit\n\t\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\t\tstate <= 4'b0000;\n\t\t\t\t\t\tdone_reg <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out_byte = data;\n\tassign done = done_reg;\n\n\nendmodule", "result": "failed: 640 out of 905 samples.", "passed": false}
{"task_id": "gshare", "description": "Build a gshare branch predictor with 7-bit pc and 7-bit global history, hashed (using xor) into a 7-bit index. This index accesses a 128-entry table of two-bit saturating counters. The branch predictor should contain a 7-bit global branch history register. The branch predictor has two sets of interfaces: One for doing predictions and one for doing training. The prediction interface is used in the processor's Fetch stage to ask the branch predictor for branch direction predictions for the instructions being fetched. Once these branches proceed down the pipeline and are executed, the true outcomes of the branches become known. The branch predictor is then trained using the actual branch direction outcomes. \n// When a branch prediction is requested (predict_valid = 1) for a given pc, the branch predictor produces the predicted branch direction and state of the branch history register used to make the prediction. The branch history register is then updated (at the next positive clock edge) for the predicted branch. \n// When training for a branch is requested (train_valid = 1), the branch predictor is told the pc and branch history register value for the branch that is being trained, as well as the actual branch outcome and whether the branch was a misprediction (needing a pipeline flush). Update the pattern history table (PHT) to train the branch predictor to predict this branch more accurately next time. In addition, if the branch being trained is mispredicted, also recover the branch history register to the state immediately after the mispredicting branch completes execution.\n// If training for a misprediction and a prediction (for a different, younger instruction) occurs in the same cycle, both operations will want to modify the branch history register. When this happens, training takes precedence, because the branch being predicted will be discarded anyway. If training and prediction of the same PHT entry happen at the same time, the prediction sees the PHT state before training because training only modifies the PHT at the next positive clock edge. The following timing diagram shows the timing when training and predicting PHT entry 0 at the same time. The training request at cycle 4 changes the PHT entry state in cycle 5, but the prediction request in cycle 4 outputs the PHT state at cycle 4, without considering the effect of the training request in cycle 4. Reset is asynchronous active-high.", "prompt": "module top_module(\n\tinput clk,\n\tinput areset, \n\n\tinput predict_valid,\n\tinput [6:0] predict_pc,\n\toutput predict_taken, \n\toutput [6:0] predict_history,\n\n\tinput train_valid,\n\tinput train_taken,\n\tinput train_mispredicted,\n\tinput [6:0] train_history, \n\tinput [6:0] train_pc\n);\n", "completion": "\treg [6:0] ghr;\n\treg [6:0] pht [127:0];\n\treg [1:0] pht_state;\n\n\talways @(posedge clk) begin\n\t\tif (areset) begin\n\t\t\tghr <= 7'b0;\n\t\t\tpht <= 128'b0;\n\t\tend else begin\n\t\t\tif (predict_valid) begin\n\t\t\t\tpredict_taken <= pht[ghr ^ predict_pc][1];\n\t\t\t\tpredict_history <= ghr;\n\t\t\tend\n\t\t\tif (train_valid) begin\n\t\t\t\tif (train_mispredicted) begin\n\t\t\t\t\tghr <= train_history;\n\t\t\t\tend else begin\n\t\t\t\t\tghr <= ghr << 1 | train_taken;\n\t\t\t\tend\n\t\t\t\tpht[ghr ^ train_pc] <= pht_state;\n\t\t\tend\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (pht[ghr ^ predict_pc])\n\t\t\t2'b00: pht_state = 2'b01;\n\t\t\t2'b01: pht_state = 2'b10;\n\t\t\t2'b10: pht_state = 2'b11;\n\t\t\t2'b11: pht_state = 2'b00;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "lemmings4", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"\"aaah!\"\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// In addition to walking and falling, Lemmings can sometimes be told to do useful things, like dig (it starts digging when dig=1). A Lemming can dig if it is currently walking on ground (ground=1 and not falling), and will continue digging until it reaches the other side (ground=0). At that point, since there is no ground, it will fall (aaah!), then continue walking in its original direction once it hits ground again. As with falling, being bumped while digging has no effect, and being told to dig when falling or when there is no ground is ignored. (In other words, a walking Lemming can fall, dig, or switch directions. If more than one of these conditions are satisfied, fall has higher precedence than dig, which has higher precedence than switching directions.)\n// Although Lemmings can walk, fall, and dig, Lemmings aren't invulnerable. If a Lemming falls for too long then hits the ground, it can splatter. In particular, if a Lemming falls for more than 20 clock cycles then hits the ground, it will splatter and cease walking, falling, or digging (all 4 outputs become 0), forever (Or until the FSM gets reset). There is no upper limit on how far a Lemming can fall before hitting the ground. Lemmings only splatter when hitting the ground; they do not splatter in mid-air.\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\tinput dig,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah,\n\toutput digging\n);\n", "completion": "\tparameter IDLE = 2'b00;\n\tparameter WALK_LEFT = 2'b01;\n\tparameter WALK_RIGHT = 2'b10;\n\tparameter FALL = 2'b11;\n\n\treg [1:0] state;\n\treg [1:0] next_state;\n\treg [31:0] fall_count;\n\n\tassign walk_left = (state == WALK_LEFT) ? 1 : 0;\n\tassign walk_right = (state == WALK_RIGHT) ? 1 : 0;\n\tassign aaah = (state == FALL) ? 1 : 0;\n\tassign digging = (state == WALK_LEFT || state == WALK_RIGHT) ? dig : 0;\n\n\talways @(posedge clk) begin\n\t\tif (areset) begin\n\t\t\tstate <= WALK_LEFT;\n\t\t\tfall_count <= 0;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tif (state == FALL) begin\n\t\t\t\tfall_count <= fall_count + 1;\n\t\t\t\tif (fall_count > 20) begin\n\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\tfall_count <= 0;\n\t\t\t\tend\n\t\t\tend else begin\n\t\t\t\tfall_count <= 0;\n\t\t\tend\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tIDLE: begin\n\t\t\t\tif (ground) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALL;\n\t\t\t\tend\n\t\t\tend\n\t\t\tWALK_LEFT: begin\n\t\t\t\tif (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALL;\n\t\t\t\tend\n\t\t\tend\n\t\t\tWALK_RIGHT: begin\n\t\t\t\tif (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALL;\n\t\t\t\tend\n\t\t\tend\n\t\t\tFALL: begin\n\t\t\t\tif (ground) begin\n\t\t\t\t\tnext_state = (bump_left) ? WALK_LEFT : WALK_RIGHT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALL;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 514 out of 1003 samples.", "passed": false}
{"task_id": "review2015_fsm", "description": "We want to create a timer that:\n// (1) is started when a particular pattern (1101) is detected,\n// (2) shifts in 4 more bits to determine the duration to delay,\n// (3) waits for the counters to finish counting, and\n// (4) notifies the user and waits for the user to acknowledge the timer.\n// In this problem, implement just the finite-state machine that controls the timer. The data path (counters and some comparators) are not included here.\n// The serial data is available on the data input pin. When the pattern 1101 is received, the state machine must then assert output shift_ena for exactly 4 clock cycles. After that, the state machine asserts its counting output to indicate it is waiting for the counters, and waits until input done_counting is high.At that point, the state machine must assert done to notify the user the timer has timed out, and waits until input ack is 1 before being reset to look for the next occurrence of the start sequence (1101). The state machine should have a active high synchronous reset, setting the state to where it begins searching for the input sequence 1101.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput data,\n    output reg shift_ena,\n    output reg counting,\n    input done_counting,\n    output reg done,\n    input ack );\n", "completion": "    // Define the states of the finite-state machine\n    parameter IDLE = 2'b00;\n    parameter SHIFT = 2'b01;\n    parameter WAIT = 2'b10;\n\n    // Define the state register and next state logic\n    reg [1:0] state, next_state;\n    always @(posedge clk, posedge reset) begin\n        if (reset) begin\n            state <= IDLE;\n        end else begin\n            state <= next_state;\n        end\n    end\n\n    // Define the output logic\n    always @(*) begin\n        shift_ena = 0;\n        counting = 0;\n        done = 0;\n        next_state = state;\n        case (state)\n            IDLE: begin\n                if (data == 1'b1) begin\n                    next_state = SHIFT;\n                end\n            end\n            SHIFT: begin\n                shift_ena = 1;\n                next_state = WAIT;\n            end\n            WAIT: begin\n                counting = 1;\n                if (done_counting) begin\n                    done = 1;\n                    next_state = IDLE;\n                end\n            end\n        endcase\n    end\n\n    // Define the input logic\n    always @(posedge clk, posedge reset) begin\n        if (reset) begin\n            state <= IDLE;\n        end else begin\n            state <= next_state;\n        end\n    end\n\n    // Define the output logic\n    always @(*) begin\n        shift_ena = 0;\n        counting = 0;\n        done = 0;\n        next_state = state;\n        case (state)\n            IDLE: begin\n                if (data == 1'b1) begin\n                    next_state = SHIFT;\n                end\n            end\n            SHIFT: begin\n                shift_ena = 1;\n                next_state = WAIT;\n            end\n            WAIT: begin\n                counting = 1;\n                if (done_counting) begin\n                    done = 1;\n                    next_state = IDLE;\n                end\n            end\n        endcase\n    end\n\n    // Define the input logic\n    always @(posedge clk, posedge reset) begin\n        if (reset) begin\n            state <= IDLE;\n        end else begin\n            state <= next_state;\n        end\n    end\n\n    // Define the output logic\n    always @(*) begin\n        shift_ena = 0;\n        counting = 0;\n        done = 0;\n        next_state = state;\n        case (state)\n            IDLE: begin\n                if (data == 1'b1) begin\n                    next_state = SHIFT;\n                end\n            end\n            SHIFT: begin\n                shift_ena = 1;\n                next_state = WAIT;\n            end\n            WAIT: begin\n                counting = 1;\n                if (done_counting) begin\n                    done = 1;\n                    next_state = IDLE;\n                end\n            end\n        endcase\n    end\n\n    // Define the input logic\n    always @(posedge clk, posedge reset) begin\n        if (reset) begin\n            state <= IDLE;\n        end else begin\n            state <= next_state;\n        end\n    end\n\n    // Define the output logic\n    always @(*) begin\n        shift_ena = 0;\n        counting = 0;\n        done = 0;\n        next_state = state;\n        case (state)\n            IDLE: begin\n                if (data == 1'b1) begin\n                    next_state = SHIFT;\n                end\n            end\n            SHIFT: begin\n                shift_ena = 1;\n                next_state = WAIT;\n            end\n            WAIT: begin\n                counting = 1;\n                if (done_counting) begin\n                    done = 1;\n                    next_state = IDLE;\n                end\n            end\n        endcase\n    end\n\n    // Define the input logic\n    always @(posedge clk, posedge reset) begin\n        if (reset) begin\n            state <= IDLE;\n        end else begin\n            state <= next_state;\n        end\n    end\n\n    // Define the output logic\n    always @(*) begin\n        shift_ena = 0;\n        counting = 0;\n        done = 0;\n        next\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "conwaylife", "description": "The \"game\" is played on a two-dimensional grid of cells, where each cell is either 1 (alive) or 0 (dead). At each time step, each cell changes state depending on how many neighbours it has:\n// (1) 0-1 neighbour: Cell becomes 0.\n// (2) 2 neighbours: Cell state does not change.\n// (3) 3 neighbours: Cell becomes 1.\n// (4) 4+ neighbours: Cell becomes 0.\n// The game is formulated for an infinite grid. In this circuit, we will use a 16x16 grid. To make things more interesting, we will use a 16x16 toroid, where the sides wrap around to the other side of the grid. For example, the corner cell (0,0) has 8 neighbours: (15,1), (15,0), (15,15), (0,1), (0,15), (1,1), (1,0), and (1,15). The 16x16 grid is represented by a length 256 vector, where each row of 16 cells is represented by a sub-vector: q[15:0] is row 0, q[31:16] is row 1, etc. \n// (1) load: Loads data into q at the next clock edge, for loading initial state. Active high synchronous.\n// (2) q: The 16x16 current state of the game, updated every clock cycle.\n// The game state should advance by one timestep every clock cycle.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [255:0] data,\n\toutput reg [255:0] q);\n", "completion": "\treg [255:0] next_q;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tfor (int i = 0; i < 16; i++) begin\n\t\t\t\tfor (int j = 0; j < 16; j++) begin\n\t\t\t\t\tint alive_neighbours = 0;\n\t\t\t\t\tfor (int k = -1; k <= 1; k++) begin\n\t\t\t\t\t\tfor (int l = -1; l <= 1; l++) begin\n\t\t\t\t\t\t\tif (k != 0 || l != 0) begin\n\t\t\t\t\t\t\t\tint row = (i + k + 16) % 16;\n\t\t\t\t\t\t\t\tint col = (j + l + 16) % 16;\n\t\t\t\t\t\t\t\talive_neighbours += q[row*16 + col];\n\t\t\t\t\t\t\t}\n\t\t\t\t\t\t}\n\t\t\t\t\t}\n\t\t\t\t\tif (q[i*16 + j] == 1) begin\n\t\t\t\t\t\tif (alive_neighbours < 2 || alive_neighbours > 3) begin\n\t\t\t\t\t\t\tnext_q[i*16 + j] = 0;\n\t\t\t\t\t\t} else begin\n\t\t\t\t\t\t\tnext_q[i*16 + j] = 1;\n\t\t\t\t\t\t}\n\t\t\t\t\t} else begin\n\t\t\t\t\t\tif (alive_neighbours == 3) begin\n\t\t\t\t\t\t\tnext_q[i*16 + j] = 1;\n\t\t\t\t\t\t} else begin\n\t\t\t\t\t\t\tnext_q[i*16 + j] = 0;\n\t\t\t\t\t\t}\n\t\t\t\t\t}\n\t\t\t\t}\n\t\t\t}\n\t\t\tq <= next_q;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "lemmings3", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"aaah!\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// In addition to walking and falling, Lemmings can sometimes be told to do useful things, like dig (it starts digging when dig=1). A Lemming can dig if it is currently walking on ground (ground=1 and not falling), and will continue digging until it reaches the other side (ground=0). At that point, since there is no ground, it will fall (aaah!), then continue walking in its original direction once it hits ground again. As with falling, being bumped while digging has no effect, and being told to dig when falling or when there is no ground is ignored. (In other words, a walking Lemming can fall, dig, or switch directions. If more than one of these conditions are satisfied, fall has higher precedence than dig, which has higher precedence than switching directions.)\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\tinput dig,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah,\n\toutput digging\n);\n", "completion": "\tlocalparam [1:0] STATE_WALK_LEFT = 2'b00;\n\tlocalparam [1:0] STATE_WALK_RIGHT = 2'b01;\n\tlocalparam [1:0] STATE_FALL = 2'b10;\n\tlocalparam [1:0] STATE_DIG = 2'b11;\n\n\treg [1:0] state;\n\treg [1:0] next_state;\n\n\tassign walk_left = (state == STATE_WALK_LEFT);\n\tassign walk_right = (state == STATE_WALK_RIGHT);\n\tassign aaah = (state == STATE_FALL);\n\tassign digging = (state == STATE_DIG);\n\n\talways @(posedge clk) begin\n\t\tif (areset) begin\n\t\t\tstate <= STATE_WALK_LEFT;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tSTATE_WALK_LEFT: begin\n\t\t\t\tif (bump_right) begin\n\t\t\t\t\tnext_state = STATE_WALK_RIGHT;\n\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\tend else if (dig) begin\n\t\t\t\t\tnext_state = STATE_DIG;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = STATE_FALL;\n\t\t\t\tend\n\t\t\tend\n\t\t\tSTATE_WALK_RIGHT: begin\n\t\t\t\tif (bump_left) begin\n\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\tnext_state = STATE_WALK_RIGHT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = STATE_WALK_RIGHT;\n\t\t\t\tend else if (dig) begin\n\t\t\t\t\tnext_state = STATE_DIG;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = STATE_FALL;\n\t\t\t\tend\n\t\t\tend\n\t\t\tSTATE_FALL: begin\n\t\t\t\tif (ground) begin\n\t\t\t\t\tif (bump_left) begin\n\t\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\t\tnext_state = STATE_WALK_RIGHT;\n\t\t\t\t\tend else if (dig) begin\n\t\t\t\t\t\tnext_state = STATE_DIG;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = STATE_FALL;\n\t\t\t\tend\n\t\t\tend\n\t\t\tSTATE_DIG: begin\n\t\t\t\tif (ground) begin\n\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = STATE_DIG;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 339 out of 443 samples.", "passed": false}
{"task_id": "count_clock", "description": "Create a set of counters suitable for use as a 12-hour clock (with am/pm indicator). Your counters are clocked by a fast-running clk, with a pulse on ena whenever your clock should increment (i.e., once per second, while \"clk\" is much faster than once per second). The signal \"pm\" is asserted if the clock is PM, or is otherwise AM. hh, mm, and ss are two BCD (Binary-Coded Decimal) digits each for hours (01-12), minutes (00-59), and seconds (00-59). Reset is the active high synchronous signal that resets the clock to \"12:00 AM.\" Reset has higher priority than enable and can occur even when not enabled.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput ena,\n\toutput reg pm,\n\toutput reg [7:0] hh,\n\toutput reg [7:0] mm,\n\toutput reg [7:0] ss);\n", "completion": "\treg [3:0] hh_counter;\n\treg [5:0] mm_counter;\n\treg [5:0] ss_counter;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\thh_counter <= 4'b0000;\n\t\t\tmm_counter <= 6'b000000;\n\t\t\tss_counter <= 6'b000000;\n\t\t\tpm <= 1'b0;\n\t\tend\n\t\telse if (ena) begin\n\t\t\tif (ss_counter == 6'b111111) begin\n\t\t\t\tss_counter <= 6'b000000;\n\t\t\t\tif (mm_counter == 6'b111111) begin\n\t\t\t\t\tmm_counter <= 6'b000000;\n\t\t\t\t\tif (hh_counter == 4'b1100) begin\n\t\t\t\t\t\thh_counter <= 4'b0000;\n\t\t\t\t\t\tpm <= ~pm;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\thh_counter <= hh_counter + 1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tmm_counter <= mm_counter + 1;\n\t\t\t\tend\n\t\t\tend\n\t\t\telse begin\n\t\t\t\tss_counter <= ss_counter + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\tassign hh = {hh_counter[3], hh_counter[2:0]};\n\tassign mm = {mm_counter[5], mm_counter[4:0]};\n\tassign ss = {ss_counter[5], ss_counter[4:0]};\n\n\nendmodule", "result": "failed: 352412 out of 352413 samples.", "passed": false}
{"task_id": "lemmings2", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"aaah!\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah\n);\n", "completion": "\tlocalparam WALK_LEFT = 2'b01;\n\tlocalparam WALK_RIGHT = 2'b10;\n\tlocalparam FALLING = 2'b11;\n\n\treg [1:0] state;\n\treg [1:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (areset) begin\n\t\t\tstate <= WALK_LEFT;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tWALK_LEFT: begin\n\t\t\t\tif (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (ground == 0) begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend\n\t\t\tend\n\t\t\tWALK_RIGHT: begin\n\t\t\t\tif (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (ground == 0) begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend\n\t\t\tend\n\t\t\tFALLING: begin\n\t\t\t\tif (ground == 1) begin\n\t\t\t\t\tnext_state = state;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign walk_left = (state == WALK_LEFT);\n\tassign walk_right = (state == WALK_RIGHT);\n\tassign aaah = (state == FALLING);\n\n\nendmodule", "result": "failed: 355 out of 441 samples.", "passed": false}
{"task_id": "countbcd", "description": "Build a 4-digit BCD (binary-coded decimal) counter. Each decimal digit is encoded using 4 bits: q[3:0] is the ones digit, q[7:4] is the tens digit, etc. For digits [3:1], also output an enable signal indicating when each of the upper three digits should be incremented. Include a synchronous active-high reset.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput [3:1] ena,\n\toutput reg [15:0] q);\n", "completion": "\treg [3:0] ones_digit;\n\treg [3:0] tens_digit;\n\treg [3:0] hundreds_digit;\n\treg [3:0] thousands_digit;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tones_digit <= 4'b0000;\n\t\t\ttens_digit <= 4'b0000;\n\t\t\thundreds_digit <= 4'b0000;\n\t\t\tthousands_digit <= 4'b0000;\n\t\tend else begin\n\t\t\tif (ones_digit == 4'b1001) begin\n\t\t\t\tones_digit <= 4'b0000;\n\t\t\t\tif (tens_digit == 4'b1001) begin\n\t\t\t\t\ttens_digit <= 4'b0000;\n\t\t\t\t\tif (hundreds_digit == 4'b1001) begin\n\t\t\t\t\t\thundreds_digit <= 4'b0000;\n\t\t\t\t\t\tif (thousands_digit == 4'b1001) begin\n\t\t\t\t\t\t\tthousands_digit <= 4'b0000;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tthousands_digit <= thousands_digit + 1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\thundreds_digit <= hundreds_digit + 1;\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\ttens_digit <= tens_digit + 1;\n\t\t\t\tend\n\t\t\tend else begin\n\t\t\t\tones_digit <= ones_digit + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\tassign ena = {thousands_digit[3], hundreds_digit[3], tens_digit[3]};\n\n\tassign q = {thousands_digit, hundreds_digit, tens_digit, ones_digit};\n\n\nendmodule", "result": "failed: 20552 out of 39805 samples.", "passed": false}
{"task_id": "mux2to1v", "description": "Create a 2-1 multiplexer. When sel=0, choose a. When sel=1, choose b.", "prompt": "module top_module (\n\tinput [99:0] a,\n\tinput [99:0] b,\n\tinput sel,\n\toutput [99:0] out\n);\n", "completion": "\tassign out = sel ? b : a;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q6b", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Assume that you want to Implement the FSM using three flip-flops and state codes y[3:1] = 000, 001, ..., 101 for states A, B, ..., F, respectively. Implement just the next-state logic for y[2] in Verilog. The output Y2 is y[2].", "prompt": "module top_module(\n\tinput [3:1] y,\n\tinput w,\n\toutput reg Y2);\n", "completion": "\talways @(*) begin\n\t\tcase(y)\n\t\t\t3'b000: Y2 = w;\n\t\t\t3'b001: Y2 = ~w;\n\t\t\t3'b010: Y2 = 1'b0;\n\t\t\t3'b011: Y2 = 1'b1;\n\t\t\t3'b100: Y2 = 1'b0;\n\t\t\t3'b101: Y2 = 1'b1;\n\t\t\tdefault: Y2 = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 38 out of 100 samples.", "passed": false}
{"task_id": "ringer", "description": "Suppose you are designing a circuit to control a cellphone's ringer and vibration motor. Whenever the phone needs to ring from an incoming call (input ring), your circuit must either turn on the ringer (output ringer = 1) or the motor (output motor = 1), but not both. If the phone is in vibrate mode (input vibrate_mode = 1), turn on the motor. Otherwise, turn on the ringer.", "prompt": "module top_module(\n\tinput ring, \n\tinput vibrate_mode,\n\toutput ringer,\n\toutput motor\n);\n", "completion": "\tassign ringer = ring & ~vibrate_mode;\n\tassign motor = vibrate_mode;\n\n\nendmodule", "result": "failed: 4 out of 19 samples.", "passed": false}
{"task_id": "alwaysblock1", "description": "Build an AND gate using both an assign statement and a combinational always block. ", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out_assign,\n\toutput reg out_alwaysblock\n);\n", "completion": "assign out_assign = a & b;\n\nalways @(*) begin\n\tout_alwaysblock = a & b;\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "zero", "description": "Build a circuit that always outputs a LOW.", "prompt": "module top_module(\n\toutput zero);\n", "completion": "\tassign zero = 1'b0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit7", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               q               \n// 0ns             0               x               x               \n// 5ns             1               0               x               \n// 10ns            0               0               x               \n// 15ns            1               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               1               \n// 30ns            0               0               1               \n// 35ns            1               1               1               \n// 40ns            0               1               1               \n// 45ns            1               1               0               \n// 50ns            0               1               0               \n// 55ns            1               1               0               \n// 60ns            0               1               0               \n// 65ns            1               1               0               \n// 70ns            0               1               0               \n// 75ns            1               1               0               \n// 80ns            0               1               0               \n// 85ns            1               1               0               \n// 90ns            0               1               0         ", "prompt": "module top_module (\n\tinput clk,\n\tinput a, \n\toutput reg q\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (a == 1) begin\n\t\t\tq <= 0;\n\t\tend else begin\n\t\t\tq <= 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2014_q5a", "description": "You are to design a one-input one-output serial 2's complementer Moore state machine. The input (x) is a series of bits (one per clock cycle) beginning with the least-significant bit of the number, and the output (Z) is the 2's complement of the input. The machine will accept input numbers of arbitrary length. The circuit requires a positive edge triggered asynchronous reset. The conversion begins when Reset is released and stops when Reset is asserted.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput x,\n\toutput z\n);\n", "completion": "\treg [31:0] shift_reg;\n\treg [31:0] complement_reg;\n\treg [31:0] output_reg;\n\treg [31:0] output_reg_next;\n\treg [31:0] complement_reg_next;\n\treg [31:0] shift_reg_next;\n\treg [31:0] count;\n\treg [31:0] count_next;\n\treg [31:0] count_max;\n\treg [31:0] count_max_next;\n\treg [31:0] count_max_prev;\n\treg [31:0] count_max_prev_next;\n\treg [31:0] count_max_prev_prev;\n\treg [31:0] count_max_prev_prev_next;\n\treg [31:0] count_max_prev_prev_prev;\n\treg [31:0] count_max_prev_prev_prev_next;\n\treg [31:0] count_max_prev_prev_prev_prev;\n\treg [31:0] count_max_prev_prev_prev_prev_next;\n\treg [31:0] count_max_prev_prev_prev_prev_prev;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_next;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_next;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_next;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_next;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev_next;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_next;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_next;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_next;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_next;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_next;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev;\n\treg [31:0] count_max_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "fsm3", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Implement this state machine. Include a positive edge triggered asynchronous reset that resets the FSM to state A.\n \n// state | next state in=0, next state in=1 | output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg out_reg;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= 2'b00;\n\t\t\tnext_state <= 2'b00;\n\t\t\tout_reg <= 1'b0;\n\t\tend\n\t\telse begin\n\t\t\tstate <= next_state;\n\t\t\tout_reg <= (state == 2'b11) ? 1'b1 : 1'b0;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = (in) ? 2'b01 : 2'b00;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tnext_state = (in) ? 2'b10 : 2'b01;\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tnext_state = (in) ? 2'b00 : 2'b10;\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tnext_state = (in) ? 2'b11 : 2'b11;\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = out_reg;\n\n\nendmodule", "result": "failed: 29 out of 230 samples.", "passed": false}
{"task_id": "vector2", "description": "Build a circuit that reverses the byte order of a 32-bit vector.", "prompt": "module top_module (\n\tinput [31:0] in,\n\toutput [31:0] out\n);\n", "completion": "\tassign out = {in[7:0], in[15:8], in[23:16], in[31:24]};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4c", "description": "Implement a simple D flip flop with active high synchronous reset (reset output to 0).", "prompt": "module top_module (\n\tinput clk,\n\tinput d,\n\tinput r,\n\toutput logic q\n);\n", "completion": "always @(posedge clk) begin\n\tif (r) begin\n\t\tq <= 0;\n\tend else begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "mt2015_q4a", "description": "Implement the boolean function z = (x^y) & x.", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\tassign z = (x^y) & x;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "shift18", "description": "Build a 64-bit arithmetic shift register, with synchronous load. The shifter can shift both left and right, and by 1 or 8 bit positions, selected by \"amount.\" Assume the right shit is an arithmetic right shift. \n\n// Signals are defined as below:\n// (1) load: Loads shift register with data[63:0] instead of shifting. Active high.\n// (2) ena: Chooses whether to shift. Active high. \n// (3) amount: Chooses which direction and how much to shift. \n//     (a) 2'b00: shift left by 1 bit. \n//     (b) 2'b01: shift left by 8 bits. \n//     (c) 2'b10: shift right by 1 bit. \n//     (d) 2'b11: shift right by 8 bits. \n// (4) q: The contents of the shifter.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput ena,\n\tinput [1:0] amount,\n\tinput [63:0] data,\n\toutput reg [63:0] q);\n", "completion": "\treg [63:0] shifter;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tshifter <= data;\n\t\tend else if (ena) begin\n\t\t\tcase (amount)\n\t\t\t\t2'b00: shifter <= {shifter[62:0], 1'b0};\n\t\t\t\t2'b01: shifter <= {shifter[55:0], 8'b0};\n\t\t\t\t2'b10: shifter <= {1'b0, shifter[63:1]};\n\t\t\t\t2'b11: shifter <= {8'b0, shifter[63:8]};\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign q = shifter;\n\n\nendmodule", "result": "failed: 1356 out of 4041 samples.", "passed": false}
{"task_id": "ece241_2013_q8", "description": "Implement a Mealy-type finite state machine that recognizes the sequence \"101\" on an input signal named x. Your FSM should have an output signal, z, that is asserted to logic-1 when the \"101\" sequence is detected. Your FSM should also have a negative edge triggered asynchronous reset. You may only have 3 states in your state machine. Your FSM should recognize overlapping sequences.", "prompt": "module top_module (\n\tinput clk,\n\tinput aresetn,\n\tinput x,\n\toutput reg z\n);\n", "completion": "\tparameter IDLE = 2'b00;\n\tparameter STATE1 = 2'b01;\n\tparameter STATE2 = 2'b10;\n\t\n\treg [1:0] state;\n\treg [1:0] next_state;\n\t\n\talways @(posedge clk or negedge aresetn) begin\n\t\tif (aresetn == 0) begin\n\t\t\tstate <= IDLE;\n\t\t\tz <= 0;\n\t\tend\n\t\telse begin\n\t\t\tstate <= next_state;\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (x == 1) begin\n\t\t\t\t\t\tnext_state = STATE1;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tnext_state = IDLE;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTATE1: begin\n\t\t\t\t\tif (x == 0) begin\n\t\t\t\t\t\tnext_state = STATE2;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tnext_state = STATE1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTATE2: begin\n\t\t\t\t\tif (x == 1) begin\n\t\t\t\t\t\tnext_state = IDLE;\n\t\t\t\t\t\tz <= 1;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tnext_state = STATE2;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\nendmodule", "result": "failed: 227 out of 440 samples.", "passed": false}
{"task_id": "m2014_q6", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Implement this state machine in Verilog.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput w,\n\toutput z\n);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b100;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b101;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b100;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\tend\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tnext_state = 3'b000;\n\t\t\tend\n\t\tendcase\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tz = 1'b0;\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tz = 1'b0;\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tz = 1'b0;\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tz = 1'b0;\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tz = 1'b1;\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tz = 1'b1;\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tz = 1'b0;\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tz = 1'b0;\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tz = 1'b0;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "fsm_ps2data", "description": "We want a finite state machine that will search for message boundaries when given an input byte stream. The algorithm we'll use is to discard bytes until we see one with in[3]=1. We then assume that this is byte 1 of a message, and signal the receipt of a message once all 3 bytes have been received (done). The FSM should signal done in the cycle immediately after the third byte of each message was successfully received.\n\n// Implement the datapath module that will output the 24-bit (3 byte) message whenever a packet is received (out_bytes[23:16] is the first byte, out_bytes[15:8] is the second byte, etc.). The reset signal is active high synchronous. out_bytes needs to be valid whenever the done signal is asserted. You may output anything at other times (i.e., don't-care). \n\n// Waveform example:\n// time            clk             reset           in[7:0]         done            out_bytes       \n// 0ns             0               1                0              x                    x          \n// 5ns             1               1                0              0                    x          \n// 10ns            0               1                0              0                    x          \n// 15ns            1               0               2c              0                    x          \n// 20ns            0               0               2c              0                    x          \n// 25ns            1               0               81              0                    x          \n// 30ns            0               0               81              0                    x          \n// 35ns            1               0                9              0                    x          \n// 40ns            0               0                9              0                    x          \n// 45ns            1               0               6b              1               2c8109          \n// 50ns            0               0               6b              1               2c8109          \n// 55ns            1               0                d              0                    x          \n// 60ns            0               0                d              0                    x          \n// 65ns            1               0               8d              0                    x          \n// 70ns            0               0               8d              0                    x          \n// 75ns            1               0               6d              1               6b0d8d          \n// 80ns            0               0               6d              1               6b0d8d          \n// 85ns            1               0               12              0                    x          \n// 90ns            0               0               12              0                    x          \n// 95ns            1               0                1              0                    x          \n// 100ns           0               0                1              0                    x          \n// 105ns           1               0                d              1               6d1201          \n// 110ns           0               0                d              1               6d1201          \n// 115ns           1               0               76              0                    x          \n// 120ns           0               0               76              0                    x          \n// 125ns           1               0               3d              0                    x          \n// 130ns           0               0               3d              0                    x          \n// 135ns           1               0               ed              1                d763d          \n// 140ns           0               0               ed              1                d763d          \n// 145ns           1               0               8c              0                    x          \n// 150ns           0               0               8c              0                    x          \n// 155ns           1               0               f9              0                    x          \n// 160ns           0               0               f9              0                    x          \n// 165ns           1               0               ce              1               ed8cf9          \n// 170ns           0               0               ce              1               ed8cf9          \n// 175ns           1               0               c5              0                    x          \n// 180ns           0               0               c5              0                    x          \n// 185ns           1               0               aa              0                    x          \n// 190ns           0               0               aa              0                    x          ", "prompt": "module top_module (\n\tinput clk,\n\tinput [7:0] in,\n\tinput reset,\n\toutput [23:0] out_bytes,\n\toutput done\n);\n", "completion": "reg [2:0] state;\nreg [7:0] byte_buffer;\nreg [23:0] message_buffer;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tstate <= 0;\n\t\tbyte_buffer <= 0;\n\t\tmessage_buffer <= 0;\n\t\tdone <= 0;\n\tend else begin\n\t\tcase (state)\n\t\t\t0: begin\n\t\t\t\tif (in[3] == 1) begin\n\t\t\t\t\tbyte_buffer <= in;\n\t\t\t\t\tstate <= 1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1: begin\n\t\t\t\tbyte_buffer <= in;\n\t\t\t\tstate <= 2;\n\t\t\tend\n\t\t\t2: begin\n\t\t\t\tbyte_buffer <= in;\n\t\t\t\tmessage_buffer <= {message_buffer[15:0], byte_buffer};\n\t\t\t\tstate <= 0;\n\t\t\t\tdone <= 1;\n\t\t\tend\n\t\tendcase\n\tend\nend\n\nassign out_bytes = message_buffer;\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "2012_q2b", "description": "\n// Consider the state machine shown below:\n\n// A (0) --1--> B\n// A (0) --0--> A\n// B (0) --1--> C\n// B (0) --0--> D\n// C (0) --1--> E\n// C (0) --0--> D\n// D (0) --1--> F\n// D (0) --0--> A\n// E (1) --1--> E\n// E (1) --0--> D\n// F (1) --1--> C\n// F (1) --0--> D\n\n// Assume that a one-hot code is used with the state assignment y[5:0] = 000001(A), 000010(B), 000100(C), 001000(D), 010000(E), 100000(F)\n\n// Write a Verilog for the signal Y1, which is the input of state flip-flop y[1], for the signal Y3, which is the input of state flip-flop y[3]. Derive the Verilog by inspection assuming a one-hot encoding.\n", "prompt": "module top_module (\n\tinput [5:0] y,\n\tinput w,\n\toutput Y1,\n\toutput Y3\n);\n", "completion": "\twire [5:0] state = y[5:0];\n\t\n\tassign Y1 = (state == 6'b000001) ? 1'b1 :\n\t            (state == 6'b000010) ? 1'b0 :\n\t            (state == 6'b000100) ? 1'b1 :\n\t            (state == 6'b001000) ? 1'b0 :\n\t            (state == 6'b010000) ? 1'b1 :\n\t            (state == 6'b100000) ? 1'b0 : 1'b0;\n\t\n\tassign Y3 = (state == 6'b000001) ? 1'b0 :\n\t            (state == 6'b000010) ? 1'b1 :\n\t            (state == 6'b000100) ? 1'b0 :\n\t            (state == 6'b001000) ? 1'b1 :\n\t            (state == 6'b010000) ? 1'b0 :\n\t            (state == 6'b100000) ? 1'b1 : 1'b0;\n\t\n\nendmodule", "result": "failed: 392 out of 600 samples.", "passed": false}
{"task_id": "vector0", "description": "Build a circuit that has one 3-bit input, then outputs the same vector, and also splits it into three separate 1-bit outputs. Connect output o0 to the input vector's position 0, o1 to position 1, etc.", "prompt": "module top_module(\n\tinput [2:0] vec, \n\toutput [2:0] outv,\n\toutput o2,\n\toutput o1,\n\toutput o0\n);\n", "completion": "\tassign outv = vec;\n\tassign o2 = vec[2];\n\tassign o1 = vec[1];\n\tassign o0 = vec[0];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap4", "description": "Implement the circuit described by the Karnaugh map below.\n\n//        ab\n// cd   00 01 11 10\n//  00 | 0 | 1 | 0 | 1 |\n//  01 | 1 | 0 | 1 | 0 |\n//  11 | 0 | 1 | 0 | 1 |\n//  10 | 1 | 0 | 1 | 0 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput reg out\n);\n", "completion": "\talways @(*) begin\n\t\tcase ({a,b,c,d})\n\t\t\t4'b0000: out = 1'b0;\n\t\t\t4'b0001: out = 1'b1;\n\t\t\t4'b0010: out = 1'b0;\n\t\t\t4'b0011: out = 1'b1;\n\t\t\t4'b0100: out = 1'b1;\n\t\t\t4'b0101: out = 1'b0;\n\t\t\t4'b0110: out = 1'b1;\n\t\t\t4'b0111: out = 1'b0;\n\t\t\t4'b1000: out = 1'b0;\n\t\t\t4'b1001: out = 1'b1;\n\t\t\t4'b1010: out = 1'b0;\n\t\t\t4'b1011: out = 1'b1;\n\t\t\t4'b1100: out = 1'b1;\n\t\t\t4'b1101: out = 1'b0;\n\t\t\t4'b1110: out = 1'b1;\n\t\t\t4'b1111: out = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 112 out of 232 samples.", "passed": false}
{"task_id": "vector1", "description": "Build a combinational circuit that splits an input half-word (16 bits, [15:0] ) into lower [7:0] and upper [15:8] bytes.", "prompt": "module top_module (\n\tinput [15:0] in,\n\toutput [7:0] out_hi,\n\toutput [7:0] out_lo\n);\n", "completion": "assign out_hi = in[15:8];\nassign out_lo = in[7:0];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "norgate", "description": "Create a module that implements a NOR gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = ~(a | b);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "alwaysblock2", "description": "Build an XOR gate three ways, using an assign statement (output out_assign), a combinational always block (output out_always_comb), and a clocked always block (output out_always_ff). Note that the clocked always block produces a different circuit from the other two: There is a flip-flop so the output is delayed.", "prompt": "module top_module(\n\tinput clk,\n\tinput a, \n\tinput b,\n\toutput out_assign,\n\toutput reg out_always_comb,\n\toutput reg out_always_ff\n);\n", "completion": "\t// Using assign statement\n\tassign out_assign = a ^ b;\n\n\t// Using combinational always block\n\talways @(*) begin\n\t\tout_always_comb = a ^ b;\n\tend\n\n\t// Using clocked always block\n\talways @(posedge clk) begin\n\t\tout_always_ff <= a ^ b;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q6c", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Resets into state A. For this part, assume that a one-hot code is used with the state assignment y[6:1] = 000001, 000010, 000100, 001000, 010000, 100000 for states A, B,..., F, respectively.\n\n// Write Verilog for the next-state signals Y2 and Y4 corresponding to signal y[2] and y[4]. Derive the logic equations by inspection assuming a one-hot encoding. ", "prompt": "module top_module (\n\tinput [6:1] y,\n\tinput w,\n\toutput Y2,\n\toutput Y4\n);\n", "completion": "\twire [6:1] next_state;\n\t\n\t// Next-state logic\n\tassign next_state[1] = (y[1] == 1'b0) ? 1'b1 : 1'b0; // A --0--> B\n\tassign next_state[2] = (y[1] == 1'b0) ? 1'b0 : 1'b1; // A --1--> A\n\tassign next_state[3] = (y[1] == 1'b1) ? 1'b1 : 1'b0; // B --0--> C\n\tassign next_state[4] = (y[1] == 1'b1) ? 1'b0 : 1'b1; // B --1--> D\n\tassign next_state[5] = (y[1] == 1'b0) ? 1'b1 : 1'b0; // C --0--> E\n\tassign next_state[6] = (y[1] == 1'b0) ? 1'b0 : 1'b1; // C --1--> D\n\tassign next_state[7] = (y[1] == 1'b1) ? 1'b1 : 1'b0; // D --0--> F\n\tassign next_state[8] = (y[1] == 1'b1) ? 1'b0 : 1'b1; // D --1--> A\n\tassign next_state[9] = (y[1] == 1'b1) ? 1'b1 : 1'b0; // E --0--> E\n\tassign next_state[10] = (y[1] == 1'b1) ? 1'b0 : 1'b1; // E --1--> D\n\tassign next_state[11] = (y[1] == 1'b0) ? 1'b1 : 1'b0; // F --0--> C\n\tassign next_state[12] = (y[1] == 1'b0) ? 1'b0 : 1'b1; // F --1--> D\n\t\n\t// Output logic\n\tassign Y2 = (w == 1'b0) ? next_state[2] : next_state[1];\n\tassign Y4 = (w == 1'b0) ? next_state[4] : next_state[3];\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mux256to1", "description": "Create a 1-bit wide, 256-to-1 multiplexer. The 256 inputs are all packed into a single 256-bit input vector. sel=0 should select in[0], sel=1 selects bits in[1], sel=2 selects bits in[2], etc.", "prompt": "module top_module (\n\tinput [255:0] in,\n\tinput [7:0] sel,\n\toutput  out\n);\n", "completion": "\tassign out = in[sel];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q4a", "description": "Consider an n-bit shift register circuit. Inputs E are for enabling shift, R for value to load, L is asserted when it should load, and w is the input to the first stage of the shift register. Write a Verilog module named top_module for one stage of this circuit, including both the flip-flop and multiplexers.", "prompt": "module top_module (\n\tinput clk,\n\tinput w,\n\tinput R,\n\tinput E,\n\tinput L,\n\toutput reg Q\n);\n", "completion": "\treg D;\n\n\talways @(posedge clk) begin\n\t\tif (L) begin\n\t\t\tD <= R;\n\t\tend else if (E) begin\n\t\t\tD <= Q;\n\t\tend\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (E) begin\n\t\t\tQ <= D;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 80 out of 200 samples.", "passed": false}
{"task_id": "ece241_2014_q4", "description": "Given the finite state machine circuit described below, assume that the D flip-flops are initially reset to zero before the machine begins.\n\n// Build this circuit in Verilog.\n\n// Input x goes to three different two-input gates: a XOR, an AND, and a OR gate. Each of the three gates is connected to the input of a D flip-flop and then the flip-flop outputs all go to a three-input XNOR, whose output is Z. The second input of the XOR is its corresponding flip-flop's output, the second input of the AND is its corresponding flip-flop's complemented output, and finally the second input of the OR is its corresponding flip-flop's complementary output.", "prompt": "module top_module (\n\tinput clk,\n\tinput x,\n\toutput z\n);\n", "completion": "\twire d1, d2, d3;\n\twire q1, q2, q3;\n\twire nq1, nq2, nq3;\n\twire xor_out, and_out, or_out;\n\n\t// D flip-flops\n\tDFF dff1 (\n\t\t.D(x),\n\t\t.CK(clk),\n\t\t.Q(q1),\n\t\t.QN(nq1)\n\t);\n\n\tDFF dff2 (\n\t\t.D(d1),\n\t\t.CK(clk),\n\t\t.Q(q2),\n\t\t.QN(nq2)\n\t);\n\n\tDFF dff3 (\n\t\t.D(d2),\n\t\t.CK(clk),\n\t\t.Q(q3),\n\t\t.QN(nq3)\n\t);\n\n\t// XOR gate\n\tassign xor_out = q1 ^ q2;\n\n\t// AND gate\n\tassign and_out = q2 & nq2;\n\n\t// OR gate\n\tassign or_out = q2 | nq2;\n\n\t// XNOR gate\n\tassign z = ~(xor_out ^ and_out ^ or_out);\n\n\t// D flip-flop inputs\n\tassign d1 = xor_out;\n\tassign d2 = and_out;\n\tassign d3 = or_out;\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "circuit4", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               0               \n// 5ns             0               0               0               0               0               \n// 10ns            0               0               0               0               0               \n// 15ns            0               0               0               0               0               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               1               \n// 30ns            0               0               1               1               1               \n// 35ns            0               1               0               0               1               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               1               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               0               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               1               \n// 75ns            1               1               0               0               1               \n// 80ns            1               1               0               1               1               \n// 85ns            1               1               1               0               1               \n// 90ns            1               1               1               1               1               ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = (a & b) | (c & d);\n\n\nendmodule", "result": "failed: 38 out of 121 samples.", "passed": false}
{"task_id": "rule110", "description": "Rule 110 is a one-dimensional cellular automaton with interesting properties (such as being Turing-complete). There is a one-dimensional array of cells (on or off). At each time step, the state of each cell changes. In Rule 110, the next state of each cell depends only on itself and its two neighbours, according to the following table:\n// Left | Center | Right | Center's next state\n// 1 | 1 | 1 | 0\n// 1 | 1 | 0 | 1\n// 1 | 0 | 1 | 1\n// 1 | 0 | 0 | 0\n// 0 | 1 | 1 | 1\n// 0 | 1 | 0 | 1\n// 0 | 0 | 1 | 1\n// 0 | 0 | 0 | 0 \n// In this circuit, create a 512-cell system (q[511:0]), and advance by one time step each clock cycle. The synchronous active high load input indicates the state of the system should be loaded with data[511:0]. Assume the boundaries (q[-1] and q[512]) are both zero (off).", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [511:0] data,\n\toutput reg [511:0] q);\n", "completion": "\treg [511:0] q_next;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tfor (int i = 1; i < 511; i = i + 1) begin\n\t\t\t\tcase ({q[i-1], q[i], q[i+1]})\n\t\t\t\t\t3'b111: q_next[i] <= 1'b0;\n\t\t\t\t\t3'b110: q_next[i] <= 1'b1;\n\t\t\t\t\t3'b101: q_next[i] <= 1'b1;\n\t\t\t\t\t3'b100: q_next[i] <= 1'b0;\n\t\t\t\t\t3'b011: q_next[i] <= 1'b1;\n\t\t\t\t\t3'b010: q_next[i] <= 1'b1;\n\t\t\t\t\t3'b001: q_next[i] <= 1'b1;\n\t\t\t\t\t3'b000: q_next[i] <= 1'b0;\n\t\t\t\tendcase\n\t\t\tend\n\t\t\tq <= q_next;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 6220 out of 6283 samples.", "passed": false}
{"task_id": "fsm3s", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Implement this state machine. Include a synchronous active high reset that resets the FSM to state A. \n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg out_reg;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 2'b00;\n\t\t\tout_reg <= 1'b0;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tout_reg <= out_reg;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = in ? 2'b10 : 2'b00;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b01;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tnext_state = in ? 2'b00 : 2'b11;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b01;\n\t\t\t\tout_reg = 1'b1;\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = out_reg;\n\n\nendmodule", "result": "failed: 36 out of 230 samples.", "passed": false}
{"task_id": "circuit5", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               e               q               \n// 0ns             x               x               x               x               x               x               \n// 5ns             x               x               x               x               x               x               \n// 10ns            x               x               x               x               x               x               \n// 15ns            a               b               0               d               e               b               \n// 20ns            a               b               1               d               e               e               \n// 25ns            a               b               2               d               e               a               \n// 30ns            a               b               3               d               e               d               \n// 35ns            a               b               4               d               e               f               \n// 40ns            a               b               5               d               e               f               \n// 45ns            a               b               6               d               e               f               \n// 50ns            a               b               7               d               e               f               \n// 55ns            a               b               8               d               e               f               \n// 60ns            a               b               9               d               e               f               \n// 65ns            a               b               a               d               e               f               \n// 70ns            a               b               b               d               e               f               \n// 75ns            a               b               c               d               e               f               \n// 80ns            a               b               d               d               e               f               \n// 85ns            a               b               e               d               e               f               \n// 90ns            a               b               f               d               e               f               ", "prompt": "module top_module (\n\tinput [3:0] a, \n\tinput [3:0] b, \n\tinput [3:0] c, \n\tinput [3:0] d,\n\tinput [3:0] e,\n\toutput reg [3:0] q\n);\n", "completion": "\talways @(*) begin\n\t\tcase ({a, b, c, d, e})\n\t\t\t5'b00000: q = 4'b0000;\n\t\t\t5'b00001: q = 4'b0001;\n\t\t\t5'b00010: q = 4'b0010;\n\t\t\t5'b00011: q = 4'b0011;\n\t\t\t5'b00100: q = 4'b0100;\n\t\t\t5'b00101: q = 4'b0101;\n\t\t\t5'b00110: q = 4'b0110;\n\t\t\t5'b00111: q = 4'b0111;\n\t\t\t5'b01000: q = 4'b1000;\n\t\t\t5'b01001: q = 4'b1001;\n\t\t\t5'b01010: q = 4'b1010;\n\t\t\t5'b01011: q = 4'b1011;\n\t\t\t5'b01100: q = 4'b1100;\n\t\t\t5'b01101: q = 4'b1101;\n\t\t\t5'b01110: q = 4'b1110;\n\t\t\t5'b01111: q = 4'b1111;\n\t\t\tdefault: q = 4'b0000;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 135 out of 141 samples.", "passed": false}
{"task_id": "bugs_mux2", "description": "Find the bug and fix this 8-bit wide 2-to-1 mux.\n\n// module top_module (\n//     input sel,\n//     input [7:0] a,\n//     input [7:0] b,\n//     output out  );\n\n//     assign out = (~sel & a) | (sel & b);\n\n// endmodule", "prompt": "module top_module (\n\tinput sel,\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput reg [7:0] out\n);\n", "completion": "\talways @(*) begin\n\t\tif (sel == 1'b0) begin\n\t\t\tout = a;\n\t\tend else begin\n\t\t\tout = b;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 111 out of 114 samples.", "passed": false}
{"task_id": "mt2015_muxdff", "description": "Consider this Verilog module \"full_module\":\n\n// module full_module (\n//     input [2:0] r,\n//     input L,\n//     input clk,\n//     output reg [2:0] q\n);\n\n// always @(posedge clk) begin\n//     if (L) begin\n//         q <= r;\n//     end else begin\n//         q <= {q[1] ^ q[2], q[0], q[2]};\n//     end\n// end\n\n// endmodule\n\n// You want to create a hierarchical Verilog design where a flipflop and 2-1 multiplexer are in a submodule, and that submodule is instantiated three times in this code. Create the submodule called \"top_module\".\n", "prompt": "module top_module(\n\tinput clk,\n\tinput L,\n\tinput q_in,\n\tinput r_in,\n\toutput reg Q);\n", "completion": "\treg [2:0] q_reg;\n\treg [2:0] r_reg;\n\n\talways @(posedge clk) begin\n\t\tif (L) begin\n\t\t\tq_reg <= r_reg;\n\t\tend else begin\n\t\t\tq_reg <= {q_reg[1] ^ q_reg[2], q_reg[0], q_reg[2]};\n\t\tend\n\tend\n\n\tassign Q = q_reg[0];\n\n\talways @(*) begin\n\t\tif (L) begin\n\t\t\tr_reg = r_in;\n\t\tend else begin\n\t\t\tr_reg = {q_in, q_reg[1], q_reg[2]};\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 45 out of 199 samples.", "passed": false}
{"task_id": "edgecapture", "description": "For each bit in a 32-bit vector, capture when the input signal changes from 1 in one clock cycle to 0 the next. \"Capture\" means that the output will remain 1 until the register is reset (active high synchronous reset).", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput [31:0] in,\n\toutput reg [31:0] out);\n", "completion": "\treg [31:0] prev_in;\n\treg [31:0] capture_mask;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tprev_in <= 0;\n\t\t\tcapture_mask <= 0;\n\t\t\tout <= 0;\n\t\tend else begin\n\t\t\tprev_in <= in;\n\t\t\tcapture_mask <= (in & ~prev_in);\n\t\t\tout <= (out | capture_mask);\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 115 out of 266 samples.", "passed": false}
{"task_id": "dff8", "description": "Create 8 D flip-flops. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_reg;\n\n\talways @(posedge clk) begin\n\t\tq_reg <= d;\n\tend\n\n\tassign q = q_reg;\n\n\nendmodule", "result": "failed: 1 out of 41 samples.", "passed": false}
{"task_id": "ece241_2014_q1c", "description": "Assume that you have two 8-bit 2's complement numbers, a[7:0] and b[7:0]. These numbers are added to produce s[7:0]. Also compute whether a (signed) overflow has occurred.", "prompt": "module top_module (\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput [7:0] s,\n\toutput overflow\n);\n", "completion": "\twire [8:0] sum;\n\tassign sum = {1'b0, a} + {1'b0, b};\n\tassign s = sum[7:0];\n\tassign overflow = sum[8];\n\n\nendmodule", "result": "failed: 55 out of 116 samples.", "passed": false}
{"task_id": "review2015_fsmonehot", "description": "Given the following Moore state machine with 3 input (d, done_counting, ack) and 3 outputs (shift_ena, counting, done). Unless otherwise stated in the diagram below, assume outputs are 0 and inputs are don't cares.\n\n// S () --d=0--> S\n// S () --d=1--> S1\n// S1 () --d=0--> S\n// S1 () --d=1--> S11\n// S11 () --d=0--> S110\n// S11 () --d=1--> S11\n// S110 () --d=0--> S\n// S110 () --d=1--> B0\n// B0 (shift_ena=1) -- (always go to next cycle) --> B1\n// B1 (shift_ena=1) -- (always go to next cycle) --> B2\n// B2 (shift_ena=1) -- (always go to next cycle) --> B3\n// B3 (shift_ena=1) -- (always go to next cycle) --> Count\n// Count (counting=1) --!(done_counting)--> Count\n// Count (counting=1) --(done_counting)--> Wait\n// Wait (done=1) --ack=0--> Wait\n// Wait (done=1) --ack=1--> S\n\n// At reset, the state machine starts in state \"S\". Derive next-state logic equations and output logic equations by inspection assuming the following one-hot encoding is used: (S, S1, S11, S110, B0, B1, B2, B3, Count, Wait) = (10'b0000000001, 10'b0000000010, 10'b0000000100, ... , 10'b1000000000)\n\n// Derive state transition and output logic equations by inspection assuming a one-hot encoding. Implement only the state transition logic and output logic (the combinational logic portion) for this state machine.\n\n// Write code that generates the following equations:\n\n// - B3_next -- next-state logic for state B3\n// - S_next\n// - S1_next\n// - Count_next\n// - Wait_next\n// - done -- output logic\n// - counting\n// - shift_ena\n", "prompt": "module top_module(\n    input d,\n    input done_counting,\n    input ack,\n    input [9:0] state,    // 10-bit one-hot current state\n    output B3_next,\n    output S_next,\n    output S1_next,\n    output Count_next,\n    output Wait_next,\n    output done,\n    output counting,\n    output shift_ena\n );\n", "completion": "    // Define the next-state logic for each state\n    assign B3_next = (state[3] == 1) ? 1'b1 : 1'b0;\n    assign S_next = (state[0] == 1) ? 1'b1 : 1'b0;\n    assign S1_next = (state[1] == 1) ? 1'b1 : 1'b0;\n    assign Count_next = (state[8] == 1) ? 1'b1 : 1'b0;\n    assign Wait_next = (state[9] == 1) ? 1'b1 : 1'b0;\n\n    // Define the output logic for each state\n    assign done = (state[9] == 1) ? 1'b1 : 1'b0;\n    assign counting = (state[8] == 1) ? 1'b1 : 1'b0;\n    assign shift_ena = (state[3] == 1) ? 1'b1 : 1'b0;\n\n    // Define the state transition logic\n    always @ (d, done_counting, ack, state) begin\n        case (state)\n            10'b0000000001: // S\n                if (d == 0)\n                    S_next = 1'b1;\n                else\n                    S1_next = 1'b1;\n            10'b0000000010: // S1\n                if (d == 0)\n                    S_next = 1'b1;\n                else\n                    S1_next = 1'b1;\n            10'b0000000100: // S11\n                if (d == 0)\n                    S1_next = 1'b1;\n                else\n                    S1_next = 1'b1;\n            10'b0000001000: // S110\n                if (d == 0)\n                    S_next = 1'b1;\n                else\n                    B0_next = 1'b1;\n            10'b0000010000: // B0\n                if (shift_ena == 1)\n                    B1_next = 1'b1;\n            10'b0000100000: // B1\n                if (shift_ena == 1)\n                    B2_next = 1'b1;\n            10'b0001000000: // B2\n                if (shift_ena == 1)\n                    B3_next = 1'b1;\n            10'b0010000000: // B3\n                if (counting == 1)\n                    if (done_counting == 0)\n                        Count_next = 1'b1;\n                    else\n                        Wait_next = 1'b1;\n            10'b0100000000: // Count\n                if (counting == 1)\n                    if (done_counting == 0)\n                        Count_next = 1'b1;\n                    else\n                        Wait_next = 1'b1;\n            10'b1000000000: // Wait\n                if (done == 1)\n                    if (ack == 0)\n                        Wait_next = 1'b1;\n                    else\n                        S_next = 1'b1;\n        endcase\n    end\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "counter_2bc", "description": "Build a two-bit saturating counter. The counter increments (up to a maximum of 3) when train_valid = 1 and train_taken = 1. It decrements (down to a minimum of 0) when train_valid = 1 and train_taken = 0. When not training (train_valid = 0), the counter keeps its value unchanged. areset is a positive edge triggered asynchronous reset that resets the counter to weakly not-taken (2'b01). Output state[1:0] is the two-bit counter value.", "prompt": "module top_module(\n    input clk,\n    input areset,\n    input train_valid,\n    input train_taken,\n    output logic [1:0] state\n);\n", "completion": "    always @(posedge clk or posedge areset) begin\n        if (areset) begin\n            state <= 2'b01;\n        end else if (train_valid) begin\n            if (train_taken) begin\n                if (state == 2'b11) begin\n                    state <= 2'b11;\n                end else begin\n                    state <= state + 1;\n                end\n            end else begin\n                if (state == 2'b00) begin\n                    state <= 2'b00;\n                end else begin\n                    state <= state - 1;\n                end\n            end\n        end\n    end\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_casez", "description": "Build a priority encoder for 8-bit inputs. Given an 8-bit vector, the output should report the first (least significant) bit in the vector that is 1. Report zero if the input vector has no bits that are high. For example, the input 8'b10010000 should output 3'd4, because bit[4] is first bit that is high.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput reg [2:0] pos\n);\n", "completion": "always @(*) begin\n\tcasez(in)\n\t\t8'b00000001: pos = 3'd0;\n\t\t8'b00000010: pos = 3'd1;\n\t\t8'b00000100: pos = 3'd2;\n\t\t8'b00001000: pos = 3'd3;\n\t\t8'b00010000: pos = 3'd4;\n\t\t8'b00100000: pos = 3'd5;\n\t\t8'b01000000: pos = 3'd6;\n\t\t8'b10000000: pos = 3'd7;\n\t\tdefault: pos = 3'd0;\n\tendcase\nend\n\n\nendmodule", "result": "failed: 147 out of 346 samples.", "passed": false}
{"task_id": "always_nolatches", "description": "Suppose you're building a circuit to process scancodes from a PS/2 keyboard for a game. Given the last two bytes of scancodes received, you need to indicate whether one of the arrow keys on the keyboard have been pressed. This involves a fairly simple mapping, which can be implemented as a case statement (or if-elseif) with four cases.\n// Scancode[15:0] | Arrow key\n// 16'he06b | left arrow\n// 16'he072 | down arrow\n// 16'he074 | right arrow\n// 16'he075 | up arrow\n// Anything else | none\n// Your circuit has one 16-bit input, and four outputs. Build this circuit that recognizes these four scancodes and asserts the correct output.\n\n", "prompt": "module top_module (\n\tinput [15:0] scancode,\n\toutput reg left,\n\toutput reg down,\n\toutput reg right,\n\toutput reg up\n);\n", "completion": "\talways @(*) begin\n\t\tcase (scancode)\n\t\t\t16'he06b: begin\n\t\t\t\tleft = 1;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he072: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 1;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he074: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 1;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he075: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 1;\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4j", "description": "Implement a 4-bit adder with full adders. The output sum should include the overflow bit.", "prompt": "module top_module (\n\tinput [3:0] x,\n\tinput [3:0] y,\n\toutput [4:0] sum\n);\n", "completion": "\twire [3:0] carry;\n\twire [3:0] sum_bits;\n\t\n\t// Full adder for bit 0\n\tfull_adder fa0(x[0], y[0], 1'b0, sum_bits[0], carry[0]);\n\t\n\t// Full adder for bit 1\n\tfull_adder fa1(x[1], y[1], carry[0], sum_bits[1], carry[1]);\n\t\n\t// Full adder for bit 2\n\tfull_adder fa2(x[2], y[2], carry[1], sum_bits[2], carry[2]);\n\t\n\t// Full adder for bit 3\n\tfull_adder fa3(x[3], y[3], carry[2], sum_bits[3], carry[3]);\n\t\n\t// Output sum\n\tassign sum = {carry[3], sum_bits};\n\t\nendmodule\n\nmodule full_adder (\n\tinput a,\n\tinput b,\n\tinput cin,\n\toutput sum,\n\toutput cout\n);\n\n\tassign sum = a ^ b ^ cin;\n\tassign cout = (a & b) | (a & cin) | (b & cin);\n\t\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "history_shift", "description": "Build a 32-bit global history shift register, including support for rolling back state in response to a pipeline flush caused by a branch misprediction. When a branch prediction is made (predict_valid = 1), shift in predict_taken from the LSB side to update the branch history for the predicted branch. (predict_history[0] is the direction of the youngest branch.) When a branch misprediction occurs (train_mispredicted = 1), load the branch history register with the history after the completion of the mispredicted branch. This is the history before the mispredicted branch (train_history) concatenated with the actual result of the branch (train_taken). If both a prediction and misprediction occur at the same time, the misprediction takes precedence, because the pipeline flush will also flush out the branch that is currently making a prediction. predict_history is the value of the branch history register. areset is a positive edge triggered asynchronous reset that resets the history counter to zero.\n\n", "prompt": "module top_module\n(\n    input clk,\n    input areset,\n    input predict_valid,\n    input predict_taken,\n    output logic [31:0] predict_history,\n    \n    input train_mispredicted,\n    input train_taken,\n    input [31:0] train_history\n);\n", "completion": "    logic [31:0] history_reg;\n    \n    always_ff @(posedge clk or posedge areset) begin\n        if (areset) begin\n            history_reg <= 32'b0;\n        end else begin\n            if (predict_valid) begin\n                history_reg <= {history_reg[30:0], predict_taken};\n            end else if (train_mispredicted) begin\n                history_reg <= {train_history, train_taken};\n            end\n        end\n    end\n    \n    assign predict_history = history_reg;\n    \n\nendmodule", "result": "failed: 980 out of 2055 samples.", "passed": false}
{"task_id": "wire_decl", "description": "Implement the following circuit. Create two intermediate wires (named anything you want) to connect the AND and OR gates together. Note that the wire that feeds the NOT gate is really wire `out`, so you do not necessarily need to declare a third wire here. Notice how wires are driven by exactly one source (output of a gate), but can feed multiple inputs.\n\n// The circuit is composed of two layers. The first layer, counting from the input, is two AND gates: one whose input is connected to a and b, and the second is connected to c and d. The second layer there is an OR gate to OR the two AND outputs, connected the output 'out'. Additionally, there is an inverted output 'out_n'.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out,\n\toutput out_n );\n", "completion": "\twire and1_out;\n\twire and2_out;\n\n\tand and1 (and1_out, a, b);\n\tand and2 (and2_out, c, d);\n\n\tor or1 (out, and1_out, and2_out);\n\n\tnot not1 (out_n, out);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "dff", "description": "Create a single D flip-flop.", "prompt": "module top_module(\n\tinput clk,\n\tinput d,\n\toutput reg q);\n", "completion": "\talways @(posedge clk) begin\n\t\tq <= d;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2013_q12", "description": "In this question, you will design a circuit for an 8x1 memory, where writing to the memory is accomplished by shifting-in bits, and reading is \"random access\", as in a typical RAM. You will then use the circuit to realize a 3-input logic function. First, create an 8-bit shift register with 8 D-type flip-flops. Label the flip-flop outputs from Q[0]...Q[7]. The shift register input should be called S, which feeds the input of Q[0] (MSB is shifted in first). The enable input is synchronous active high and controls whether to shift. Extend the circuit to have 3 additional inputs A,B,C and an output Z. The circuit's behaviour should be as follows: when ABC is 000, Z=Q[0], when ABC is 001, Z=Q[1], and so on. Your circuit should contain ONLY the 8-bit shift register, and multiplexers. ", "prompt": "module top_module (\n\tinput clk,\n\tinput enable,\n\tinput S,\n\tinput A,\n\tinput B,\n\tinput C,\n\toutput reg Z\n);\n", "completion": "\treg [7:0] Q;\n\treg [2:0] ABC;\n\n\talways @(posedge clk) begin\n\t\tif (enable) begin\n\t\t\tQ <= {Q[6:0], S};\n\t\tend\n\tend\n\n\talways @(A, B, C) begin\n\t\tABC <= {A, B, C};\n\tend\n\n\talways @(ABC, Q) begin\n\t\tcase (ABC)\n\t\t\t3'b000: Z <= Q[0];\n\t\t\t3'b001: Z <= Q[1];\n\t\t\t3'b010: Z <= Q[2];\n\t\t\t3'b011: Z <= Q[3];\n\t\t\t3'b100: Z <= Q[4];\n\t\t\t3'b101: Z <= Q[5];\n\t\t\t3'b110: Z <= Q[6];\n\t\t\t3'b111: Z <= Q[7];\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "thermostat", "description": "A heating/cooling thermostat controls both a heater (during winter) and an air conditioner (during summer). Implement a circuit that will turn on and off the heater, air conditioning, and blower fan as appropriate. The thermostat can be in one of two modes: heating (mode = 1) and cooling (mode = 0). In heating mode, turn the heater on when it is too cold (too_cold = 1) but do not use the air conditioner. In cooling mode, turn the air conditioner on when it is too hot (too_hot = 1), but do not turn on the heater. When the heater or air conditioner are on, also turn on the fan to circulate the air. In addition, the user can also request the fan to turn on (fan_on = 1), even if the heater and air conditioner are off.", "prompt": "module top_module(\n\tinput mode,\n\tinput too_cold, \n\tinput too_hot,\n\tinput fan_on,\n\toutput heater,\n\toutput aircon,\n\toutput fan\n);\n", "completion": "\twire heater_on;\n\twire aircon_on;\n\t\n\tassign heater = heater_on;\n\tassign aircon = aircon_on;\n\tassign fan = fan_on;\n\t\n\tassign heater_on = (mode == 1) ? 0 : (too_cold == 1) ? 1 : 0;\n\tassign aircon_on = (mode == 0) ? 0 : (too_hot == 1) ? 1 : 0;\n\t\n\nendmodule", "result": "failed: 189 out of 248 samples.", "passed": false}
{"task_id": "ece241_2013_q2", "description": "A single-output digital system with four inputs (a,b,c,d) generates a logic-1 when 2, 7, or 15 appears on the inputs, and a logic-0 when 0, 1, 4, 5, 6, 9, 10, 13, or 14 appears. The input conditions for the numbers 3, 8, 11, and 12 never occur in this system. For example, 7 corresponds to a,b,c,d being set to 0,1,1,1, respectively. Determine the output out_sop in minimum sum-of-products form, and the output out_pos in minimum product-of-sums form.\n\n", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out_sop,\n\toutput out_pos\n);\n", "completion": "\twire w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14, w15, w16, w17, w18, w19, w20, w21, w22, w23, w24, w25, w26, w27, w28, w29, w30, w31, w32, w33, w34, w35, w36, w37, w38, w39, w40, w41, w42, w43, w44, w45, w46, w47, w48, w49, w50, w51, w52, w53, w54, w55, w56, w57, w58, w59, w60, w61, w62, w63, w64, w65, w66, w67, w68, w69, w70, w71, w72, w73, w74, w75, w76, w77, w78, w79, w80, w81, w82, w83, w84, w85, w86, w87, w88, w89, w90, w91, w92, w93, w94, w95, w96, w97, w98, w99, w100, w101, w102, w103, w104, w105, w106, w107, w108, w109, w110, w111, w112, w113, w114, w115, w116, w117, w118, w119, w120, w121, w122, w123, w124, w125, w126, w127;\n\n\tassign w1 = a & b & c & d;\n\tassign w2 = a & b & c;\n\tassign w3 = a & b & d;\n\tassign w4 = a & c & d;\n\tassign w5 = b & c & d;\n\tassign w6 = a & b;\n\tassign w7 = a & c;\n\tassign w8 = a & d;\n\tassign w9 = b & c;\n\tassign w10 = b & d;\n\tassign w11 = c & d;\n\tassign w12 = a;\n\tassign w13 = b;\n\tassign w14 = c;\n\tassign w15 = d;\n\tassign w16 = ~a & ~b & ~c & ~d;\n\tassign w17 = ~a & ~b & ~c;\n\tassign w18 = ~a & ~b & ~d;\n\tassign w19 = ~a & ~c & ~d;\n\tassign w20 = ~b & ~c & ~d;\n\tassign w21 = ~a & ~b;\n\tassign w22 = ~a & ~c;\n\tassign w23 = ~a & ~d;\n\tassign w24 = ~b & ~c;\n\tassign w25 = ~b & ~d;\n\tassign w26 = ~c & ~d;\n\tassign w27 = ~a;\n\tassign w28 = ~b;\n\tassign w29 = ~c;\n\tassign w30 = ~d;\n\tassign w31 = w1 | w2 | w3 | w4 | w5 | w6 | w7 | w8 | w9 | w10 | w11 | w12 | w13 | w14 | w15;\n\tassign w32 = w16 | w17 | w18 | w19 | w20 | w21 | w22 | w23 | w24 | w25 | w26 | w27 | w28 | w29 | w30;\n\tassign w33 = ~\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "lfsr32", "description": "A linear feedback shift register is a shift register usually with a few XOR gates to produce the next state of the shift register. A Galois LFSR is one particular arrangement where bit positions with a \"tap\" are XORed with the output bit to produce each bit's next value, while bit positions without a tap shift. Build a 32-bit Galois LFSR with taps at bit positions 32, 22, 2, and 1. Reset should be active high synchronous, and should reset the output q to 32'h1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [31:0] q);\n", "completion": "\treg [31:0] lfsr;\n\treg [31:0] tap_positions;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tlfsr <= 32'h1;\n\t\t\ttap_positions <= 32'h0;\n\t\tend else begin\n\t\t\ttap_positions <= {tap_positions[30:0], lfsr[31] ^ lfsr[21] ^ lfsr[1] ^ lfsr[0]};\n\t\t\tlfsr <= {lfsr[30:0], tap_positions};\n\t\tend\n\tend\n\n\tassign q = lfsr;\n\n\nendmodule", "result": "failed: 400356 out of 400411 samples.", "passed": false}
{"task_id": "circuit3", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               0               \n// 5ns             0               0               0               0               0               \n// 10ns            0               0               0               0               0               \n// 15ns            0               0               0               0               0               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               0               \n// 30ns            0               0               1               1               0               \n// 35ns            0               1               0               0               0               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               1               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               1               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               1               \n// 75ns            1               1               0               0               0               \n// 80ns            1               1               0               1               1               \n// 85ns            1               1               1               0               1               \n// 90ns            1               1               1               1               1               ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = (a & b) | (c & d);\n\n\nendmodule", "result": "failed: 49 out of 121 samples.", "passed": false}
{"task_id": "7420", "description": "The 7400-series integrated circuits are a series of digital chips with a few gates each. The 7420 is a chip with two 4-input NAND gates.\n\n// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.", "prompt": "module top_module(\n\tinput p1a, \n\tinput p1b, \n\tinput p1c, \n\tinput p1d, \n\toutput p1y, \n\tinput p2a, \n\tinput p2b, \n\tinput p2c, \n\tinput p2d, \n\toutput p2y\n);\n", "completion": "\twire nand1_out, nand2_out;\n\t\n\tnand nand1(nand1_out, p1a, p1b, p1c, p1d);\n\tnand nand2(nand2_out, p2a, p2b, p2c, p2d);\n\t\n\tassign p1y = ~nand1_out;\n\tassign p2y = ~nand2_out;\n\n\nendmodule", "result": "failed: 239 out of 239 samples.", "passed": false}
{"task_id": "popcount255", "description": "A \"population count\" circuit counts the number of '1's in an input vector. Build a population count circuit for a 255-bit input vector.", "prompt": "module top_module (\n\tinput [254:0] in,\n\toutput reg [7:0] out\n);\n", "completion": "\twire [7:0] count1, count2, count3, count4, count5, count6, count7, count8;\n\n\tpop_count_8bit pc1(.in(in[7:0]), .out(count1));\n\tpop_count_8bit pc2(.in(in[15:8]), .out(count2));\n\tpop_count_8bit pc3(.in(in[23:16]), .out(count3));\n\tpop_count_8bit pc4(.in(in[31:24]), .out(count4));\n\tpop_count_8bit pc5(.in(in[39:32]), .out(count5));\n\tpop_count_8bit pc6(.in(in[47:40]), .out(count6));\n\tpop_count_8bit pc7(.in(in[55:48]), .out(count7));\n\tpop_count_8bit pc8(.in(in[63:56]), .out(count8));\n\n\talways @(*) begin\n\t\tout = count1 + count2 + count3 + count4 + count5 + count6 + count7 + count8;\n\tend\n\nendmodule\n\nmodule pop_count_8bit (\n\tinput [7:0] in,\n\toutput reg [7:0] out\n);\n\n\twire [7:0] count1, count2, count3, count4, count5, count6, count7;\n\n\tpop_count_4bit pc1(.in(in[3:0]), .out(count1));\n\tpop_count_4bit pc2(.in(in[7:4]), .out(count2));\n\tpop_count_4bit pc3(.in(count1 + count2), .out(count3));\n\tpop_count_4bit pc4(.in(count3), .out(count4));\n\tpop_count_4bit pc5(.in(count4), .out(count5));\n\tpop_count_4bit pc6(.in(count5), .out(count6));\n\tpop_count_4bit pc7(.in(count6), .out(count7));\n\n\talways @(*) begin\n\t\tout = count7;\n\tend\n\nendmodule\n\nmodule pop_count_4bit (\n\tinput [3:0] in,\n\toutput reg [7:0] out\n);\n\n\twire [7:0] count1, count2, count3;\n\n\tpop_count_2bit pc1(.in(in[1:0]), .out(count1));\n\tpop_count_2bit pc2(.in(in[3:2]), .out(count2));\n\tpop_count_2bit pc3(.in(count1 + count2), .out(count3));\n\n\talways @(*) begin\n\t\tout = count3;\n\tend\n\nendmodule\n\nmodule pop_count_2bit (\n\tinput [1:0] in,\n\toutput reg [7:0] out\n);\n\n\twire [7:0] count1, count2;\n\n\tpop_count_1bit pc1(.in(in[0]), .out(count1));\n\tpop_count_1bit pc2(.in(in[1]), .out(count2));\n\n\talways @(*) begin\n\t\tout = count1 + count2;\n\tend\n\nendmodule\n\nmodule pop_count_1bit (\n\tinput in,\n\toutput reg [7:0] out\n);\n\n\talways @(*) begin\n\t\tout = in;\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "gatesv", "description": "You are given a four-bit input vector in[3:0]. We want to know some relationships between each bit and its neighbour: \n// (1) out_both: Each bit of this output vector should indicate whether both the corresponding input bit and its neighbour to the left (higher index) are '1'. For example, out_both[2] should indicate if in[2] and in[3] are both 1. Since in[3] has no neighbour to the left, the answer is obvious so we don't need to know out_both[3]. \n// (2) out_any: Each bit of this output vector should indicate whether any of the corresponding input bit and its neighbour to the right are '1'. For example, out_any[2] should indicate if either in[2] or in[1] are 1. Since in[0] has no neighbour to the right, the answer is obvious so we don't need to know out_any[0]. \n// (3) out_different: Each bit of this output vector should indicate whether the corresponding input bit is different from its neighbour to the left. For example, out_different[2] should indicate if in[2] is different from in[3]. For this part, treat the vector as wrapping around, so in[3]'s neighbour to the left is in[0].", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput [2:0] out_both,\n\toutput [3:1] out_any,\n\toutput [3:0] out_different\n);\n", "completion": "\tassign out_both[2] = in[2] & in[3];\n\tassign out_both[1] = in[1] & in[2];\n\tassign out_both[0] = in[0] & in[1];\n\n\tassign out_any[3] = in[3] | in[0];\n\tassign out_any[2] = in[2] | in[3] | in[1];\n\tassign out_any[1] = in[1] | in[2] | in[0];\n\n\tassign out_different[3] = in[3] ^ in[0];\n\tassign out_different[2] = in[2] ^ in[3];\n\tassign out_different[1] = in[1] ^ in[2];\n\tassign out_different[0] = in[0] ^ in[1];\n\n\nendmodule", "result": "failed: 101 out of 213 samples.", "passed": false}
{"task_id": "circuit6", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a                  q            \n// 0ns             x                  x            \n// 5ns             x                  x            \n// 10ns            x                  x            \n// 15ns            0               1232            \n// 20ns            1               aee0            \n// 25ns            2               27d4            \n// 30ns            3               5a0e            \n// 35ns            4               2066            \n// 40ns            5               64ce            \n// 45ns            6               c526            \n// 50ns            7               2f19            \n// 55ns            0               1232            \n// 60ns            1               aee0            \n// 65ns            2               27d4            \n// 70ns            4               2066            \n// 75ns            1               aee0            \n// 80ns            1               aee0            \n// 85ns            3               5a0e            \n// 90ns            5               64ce            ", "prompt": "module top_module (\n\tinput [2:0] a, \n\toutput reg [15:0] q\n);\n", "completion": "always @(*) begin\n\tcase(a)\n\t\t3'b000: q = 16'h1232;\n\t\t3'b001: q = 16'haee0;\n\t\t3'b010: q = 16'h27d4;\n\t\t3'b011: q = 16'h5a0e;\n\t\t3'b100: q = 16'h2066;\n\t\t3'b101: q = 16'h64ce;\n\t\t3'b110: q = 16'hc526;\n\t\t3'b111: q = 16'h2f19;\n\t\tdefault: q = 16'h0000;\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "countslow", "description": "Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is active high synchronous, and should reset the counter to 0. We want to be able to pause the counter rather than always incrementing every clock cycle, so the \"slowena\" input if high indicates when the counter should increment. ", "prompt": "module top_module(\n\tinput clk,\n\tinput slowena,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else if (slowena) begin\n\t\t\tif (q == 4'b1001) begin\n\t\t\t\tq <= 4'b0000;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4f", "description": "Implement the following circuit in Verilog. Two inputs (in1 and in2) go to an AND gate, but the in2 input to the AND gate has a bubble. The output of the AND gate is connected to 'out'.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\toutput logic out\n);\n", "completion": "\tand gate1 (out, in1, in2);\n\n\nendmodule", "result": "failed: 49 out of 100 samples.", "passed": false}
{"task_id": "m2014_q4h", "description": "The module assigns the output port to the same value as the input port combinationally.", "prompt": "module top_module(\n\tinput in,\n\toutput out);\n", "completion": "\tassign out = in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm1", "description": "Consider the follow Moore machine with the diagram described below:\n\n// B (1) --0--> A\n// B (1) --1--> B\n// A (0) --0--> B\n// A (0) --1--> A\n\n// Write Verilog implementing this state machine. It should asynchronously reset into state B if reset if high.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= 2'b10;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = (state == 2'b00) ? 1'b1 : 1'b0;\n\n\nendmodule", "result": "failed: 156 out of 228 samples.", "passed": false}
{"task_id": "dualedge", "description": "A dual-edge triggered flip-flop is triggered on both edges of the clock. However, FPGAs don't have dual-edge triggered flip-flops, and always @(posedge clk or negedge clk) is not accepted as a legal sensitivity list. Build a circuit that functionally behaves like a dual-edge triggered flip-flop.", "prompt": "module top_module(\n\tinput clk,\n\tinput d,\n\toutput reg q);\n", "completion": "\treg q_next;\n\n\talways @(posedge clk) begin\n\t\tq_next <= ~q;\n\tend\n\n\talways @(negedge clk) begin\n\t\tq <= q_next;\n\tend\n\n\nendmodule", "result": "failed: 223 out of 224 samples.", "passed": false}
{"task_id": "xnorgate", "description": "Create a module that implements an XNOR gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = ~(a ^ b);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "mt2015_q4", "description": "Module A implements the boolean function z = (x^y) & x.\n\n// Module B can be described by the following simulation waveform: \n\n// time            x               y               z               \n// 0ns             0               0               1               \n// 5ns             0               0               1               \n// 10ns            0               0               1               \n// 15ns            0               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               0               \n// 30ns            1               0               0               \n// 35ns            0               1               0               \n// 40ns            0               1               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               1               \n// 60ns            0               1               0               \n// 65ns            0               1               0               \n// 70ns            1               1               1               \n// 75ns            0               1               0               \n// 80ns            0               1               0               \n// 85ns            0               1               0               \n// 90ns            1               0               0               \n\n\n// Now consider a top-level that uses two A submodules and two B submodules. The first input of all four submodules is connect to input 'x', and the second input of all four submodules is connected to 'y'. The output of the first A submodule is connected to a two-input OR, along with the output of the first B submodule. The second pair of A and B submodules is similarly connected to an AND gate. The output of the OR and the AND is connected to an XOR, whose output is 'z'.\n\n// Implement this circuit in Verilog.", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\twire a_out1, a_out2, b_out1, b_out2, or_out, and_out;\n\n\tA a1(x, y, a_out1);\n\tA a2(x, y, a_out2);\n\tB b1(x, y, b_out1);\n\tB b2(x, y, b_out2);\n\n\tor(or_out, a_out1, b_out1);\n\tand(and_out, a_out2, b_out2);\n\n\txor(z, or_out, and_out);\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "rotate100", "description": "Build a 100-bit left/right rotator, with synchronous load and left/right enable. A rotator shifts-in the shifted-out bit from the other end of the register, unlike a shifter that discards the shifted-out bit and shifts in a zero. If enabled, a rotator rotates the bits around and does not modify/discard them. \n// (1) load: Loads shift register with data[99:0] instead of rotating. Synchronous active high.\n// (2) ena[1:0]: Synchronous. Chooses whether and which direction to rotate: \n//     (a) 2'b01 rotates right by one bit, \n//     (b) 2'b10 rotates left by one bit, \n//     (c) 2'b00 and 2'b11 do not rotate. \n// (3) q: The contents of the rotator.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [1:0] ena,\n\tinput [99:0] data,\n\toutput reg [99:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tcase (ena)\n\t\t\t\t2'b01: q <= {q[0], q[99:1]};\n\t\t\t\t2'b10: q <= {q[98:0], q[99]};\n\t\t\t\t2'b00, 2'b11: q <= q;\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "review2015_count1k", "description": "Build a counter that counts from 0 to 999, inclusive, with a period of 1000 cycles. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [9:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 10'b0;\n\t\tend else begin\n\t\t\tif (q == 10'd999) begin\n\t\t\t\tq <= 10'b0;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "notgate", "description": "Create a module that implements a NOT gate.", "prompt": "module top_module(\n\tinput in,\n\toutput out\n);\n", "completion": "\tassign out = ~in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm_onehot", "description": "Given the follow state machine with 1 input and 2 outputs (the outputs are given as \"(out1, out2)\"):\n\n// S0 (0, 0) --0--> S0\n// S0 (0, 0) --1--> S1\n// S1 (0, 0) --0--> S0\n// S1 (0, 0) --1--> S2\n// S2 (0, 0) --0--> S0\n// S2 (0, 0) --1--> S3\n// S3 (0, 0) --0--> S0\n// S3 (0, 0) --1--> S4\n// S4 (0, 0) --0--> S0\n// S4 (0, 0) --1--> S5\n// S5 (0, 0) --0--> S8\n// S5 (0, 0) --1--> S6\n// S6 (0, 0) --0--> S9\n// S6 (0, 0) --1--> S7\n// S7 (0, 1) --0--> S0\n// S7 (0, 1) --1--> S7\n// S8 (1, 0) --0--> S0\n// S8 (1, 0) --1--> S1\n// S9 (1, 1) --0--> S0\n// S9 (1, 1) --1--> S1\n\n// Suppose this state machine uses one-hot encoding, where state[0] through state[9] correspond to the states S0 though S9, respectively. The outputs are zero unless otherwise specified.\n\n// Write Verilog implementing the state transition logic and output logic portions of the state machine (but not the state flip-flops). You are given the current state in state[9:0] and must produce next_state[9:0] and the two outputs. Derive the logic equations by inspection assuming a one-hot encoding.", "prompt": "module top_module (\n\tinput in,\n\tinput [9:0] state,\n\toutput [9:0] next_state,\n\toutput out1,\n\toutput out2);\n", "completion": "\tassign out1 = ~state[0] & state[1] & state[2] & state[3] & state[4] & state[5] & state[6] & state[7] & state[8] & state[9];\n\tassign out2 = state[0] & state[1] & state[2] & state[3] & state[4] & state[5] & state[6] & state[7] & state[8] & state[9];\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t// S0 (0, 0) --0--> S0\n\t\t\t10'b0000000000: next_state = 10'b0000000000;\n\t\t\t// S0 (0, 0) --1--> S1\n\t\t\t10'b0000000001: next_state = 10'b0000000010;\n\t\t\t// S1 (0, 0) --0--> S0\n\t\t\t10'b0000000010: next_state = 10'b0000000000;\n\t\t\t// S1 (0, 0) --1--> S2\n\t\t\t10'b0000000011: next_state = 10'b0000000100;\n\t\t\t// S2 (0, 0) --0--> S0\n\t\t\t10'b0000000100: next_state = 10'b0000000000;\n\t\t\t// S2 (0, 0) --1--> S3\n\t\t\t10'b0000000101: next_state = 10'b0000001000;\n\t\t\t// S3 (0, 0) --0--> S0\n\t\t\t10'b0000001000: next_state = 10'b0000000000;\n\t\t\t// S3 (0, 0) --1--> S4\n\t\t\t10'b0000001001: next_state = 10'b0000010000;\n\t\t\t// S4 (0, 0) --0--> S0\n\t\t\t10'b0000010000: next_state = 10'b0000000000;\n\t\t\t// S4 (0, 0) --1--> S5\n\t\t\t10'b0000010001: next_state = 10'b0000100000;\n\t\t\t// S5 (0, 0) --0--> S8\n\t\t\t10'b0000100000: next_state = 10'b0001000000;\n\t\t\t// S5 (0, 0) --1--> S6\n\t\t\t10'b0000100001: next_state = 10'b0010000000;\n\t\t\t// S6 (0, 0) --0--> S9\n\t\t\t10'b0010000000: next_state = 10'b0100000000;\n\t\t\t// S6 (0, 0) --1--> S7\n\t\t\t10'b0010000001: next_state = 10'b0000000001;\n\t\t\t// S7 (0, 1) --0--> S0\n\t\t\t10'b0000000001: next_state = 10'b0000000000;\n\t\t\t// S7 (0, 1) --1--> S7\n\t\t\t10'b0000000010: next_state = 10'b0000000010;\n\t\t\t// S8 (1, 0) --0--> S0\n\t\t\t10'b0001000000: next_state = 10'b0000000000\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "ece241_2013_q7", "description": "A JK flip-flop has the below truth table. Note: Qold is the output of the flip-flop before the positive clock edge.\n// J | K | Q\n// 0 | 0 | Qold\n// 0 | 1 | 0\n// 1 | 0 | 1\n// 1 | 1 | ~Qold", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\toutput reg Q\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (j == 1'b0 && k == 1'b0) begin\n\t\t\tQ <= Q;\n\t\tend else if (j == 1'b0 && k == 1'b1) begin\n\t\t\tQ <= 1'b0;\n\t\tend else if (j == 1'b1 && k == 1'b0) begin\n\t\t\tQ <= 1'b1;\n\t\tend else if (j == 1'b1 && k == 1'b1) begin\n\t\t\tQ <= ~Q;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "popcount3", "description": "A \"population count\" circuit counts the number of '1's in an input vector. Build a population count circuit for a 3-bit input vector.", "prompt": "module top_module (\n\tinput [2:0] in,\n\toutput [1:0] out\n);\n", "completion": "\twire [1:0] temp1, temp2;\n\n\t// First level of population count\n\tpop_count_1bit pop1 (\n\t\t.in(in[0]),\n\t\t.out(temp1[0])\n\t);\n\n\tpop_count_1bit pop2 (\n\t\t.in(in[1]),\n\t\t.out(temp1[1])\n\t);\n\n\t// Second level of population count\n\tpop_count_1bit pop3 (\n\t\t.in(temp1[0]),\n\t\t.out(temp2[0])\n\t);\n\n\tpop_count_1bit pop4 (\n\t\t.in(temp1[1]),\n\t\t.out(temp2[1])\n\t);\n\n\t// Final level of population count\n\tpop_count_1bit pop5 (\n\t\t.in(temp2[0]),\n\t\t.out(out[0])\n\t);\n\n\tpop_count_1bit pop6 (\n\t\t.in(temp2[1]),\n\t\t.out(out[1])\n\t);\n\nendmodule\n\nmodule pop_count_1bit (\n\tinput in,\n\toutput out\n);\n\n\tassign out = in;\n\n\nendmodule", "result": "failed: 111 out of 220 samples.", "passed": false}
{"task_id": "vector5", "description": "Given five 1-bit signals (a, b, c, d, and e), compute all 25 pairwise one-bit comparisons in the 25-bit output vector. The output should be 1 if the two bits being compared are equal. Example: out[24] = ~a ^ a; out[23] = ~a ^ b; out[22] = ~a ^ c; ... out[ 1] = ~e ^ d; out[ 0] = ~e ^ e.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\tinput e,\n\toutput [24:0] out\n);\n", "completion": "\tassign out[24] = ~a ^ a;\n\tassign out[23] = ~a ^ b;\n\tassign out[22] = ~a ^ c;\n\tassign out[21] = ~a ^ d;\n\tassign out[20] = ~a ^ e;\n\tassign out[19] = ~b ^ a;\n\tassign out[18] = ~b ^ b;\n\tassign out[17] = ~b ^ c;\n\tassign out[16] = ~b ^ d;\n\tassign out[15] = ~b ^ e;\n\tassign out[14] = ~c ^ a;\n\tassign out[13] = ~c ^ b;\n\tassign out[12] = ~c ^ c;\n\tassign out[11] = ~c ^ d;\n\tassign out[10] = ~c ^ e;\n\tassign out[ 9] = ~d ^ a;\n\tassign out[ 8] = ~d ^ b;\n\tassign out[ 7] = ~d ^ c;\n\tassign out[ 6] = ~d ^ d;\n\tassign out[ 5] = ~d ^ e;\n\tassign out[ 4] = ~e ^ a;\n\tassign out[ 3] = ~e ^ b;\n\tassign out[ 2] = ~e ^ c;\n\tassign out[ 1] = ~e ^ d;\n\tassign out[ 0] = ~e ^ e;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "lemmings1", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. Implement a Moore state machine with two states, two inputs, and one output (internal to the module) that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\toutput walk_left,\n\toutput walk_right\n);\n", "completion": "\treg [1:0] state;\n\tparameter [1:0] WALK_LEFT = 2'b00, WALK_RIGHT = 2'b01;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= WALK_LEFT;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tWALK_LEFT: begin\n\t\t\t\t\tif (bump_right) begin\n\t\t\t\t\t\tstate <= WALK_RIGHT;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tWALK_RIGHT: begin\n\t\t\t\t\tif (bump_left) begin\n\t\t\t\t\t\tstate <= WALK_LEFT;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign walk_left = (state == WALK_LEFT) ? 1'b1 : 1'b0;\n\tassign walk_right = (state == WALK_RIGHT) ? 1'b1 : 1'b0;\n\n\nendmodule", "result": "failed: 186 out of 229 samples.", "passed": false}
{"task_id": "circuit1", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               q               \n// 0ns             0               0               0               \n// 5ns             0               0               0               \n// 10ns            0               0               0               \n// 15ns            0               0               0               \n// 20ns            0               0               0               \n// 25ns            0               1               0               \n// 30ns            0               1               0               \n// 35ns            1               0               0               \n// 40ns            1               0               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               0               \n// 60ns            0               0               0               \n// 65ns            0               1               0               \n// 70ns            0               1               0               \n// 75ns            1               0               0               \n// 80ns            1               0               0               \n// 85ns            1               1               1               \n// 90ns            1               1               1               \n", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\toutput q\n);\n", "completion": "\tassign q = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "7458", "description": "The 7458 is a chip with four AND gates and two OR gates. Create a module in Verilog with the same functionality as the 7458 chip. It has 10 inputs and 2 outputs. You may choose to use an `assign` statement to drive each of the output wires, or you may choose to declare (four) wires for use as intermediate signals, where each internal wire is driven by the output of one of the AND gates.\n\n// In this circuit, p1y should be the OR of two 3-input AND gates: one that ANDs p1a, p1b, and p1c, and the second that ANDs p1d, p1e, and p1f. The output p2y is the OR of two 2-input AND gates: one that ANDs p2a and p2b, and the second that ANDs p2c and p2d.", "prompt": "module top_module(\n\tinput p1a, \n\tinput p1b, \n\tinput p1c, \n\tinput p1d,\n\tinput p1e,\n\tinput p1f,\n\toutput p1y, \n\tinput p2a, \n\tinput p2b, \n\tinput p2c, \n\tinput p2d, \n\toutput p2y\n);\n", "completion": "\twire and1, and2, and3, and4, and5, and6, and7, and8;\n\t\n\tassign and1 = p1a & p1b & p1c;\n\tassign and2 = p1d & p1e & p1f;\n\tassign and3 = p2a & p2b;\n\tassign and4 = p2c & p2d;\n\t\n\tassign p1y = and1 | and2;\n\tassign p2y = and3 | and4;\n\t\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q3c", "description": "Given the state-assigned table shown below, implement the logic functions Y[0] and z.\n// Present state y[2:0] | Next state Y[2:0] x=0, Next state Y[2:0] x=1 | Output z\n// 000 | 000, 001 | 0\n// 001 | 001, 100 | 0\n// 010 | 010, 001 | 0\n// 011 | 001, 010 | 1\n// 100 | 011, 100 | 1\n", "prompt": "module top_module (\n\tinput clk,\n\tinput x,\n\tinput [2:0] y,\n\toutput reg Y0,\n\toutput reg z\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tcase (y)\n\t\t\t3'b000: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b1;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 85 out of 200 samples.", "passed": false}
{"task_id": "m2014_q4e", "description": "Implement a 2-input NOR gate.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\toutput logic out\n);\n", "completion": "\tassign out = ~(in1 | in2);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "wire4", "description": "Create a module with 3 inputs and 4 outputs that behaves like wires that makes these connections: a -> w\n// ; b -> x; b -> y; c -> z.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\toutput w,\n\toutput x,\n\toutput y,\n\toutput z  );\n", "completion": "\tassign w = a;\n\tassign x = b;\n\tassign y = b;\n\tassign z = c;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4b", "description": "Implement a D flip flop, positive edge triggered, with an asynchronous reset \"ar\".", "prompt": "module top_module (\n\tinput clk,\n\tinput d,\n\tinput ar,\n\toutput logic q\n);\n", "completion": "always @(posedge clk or posedge ar) begin\n\tif (ar) begin\n\t\tq <= 0;\n\tend else begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_case", "description": "Create a 6-to-1 multiplexer. When sel is between 0 and 5, choose the corresponding data input. Otherwise, output 0. The data inputs and outputs are all 4 bits wide.", "prompt": "module top_module (\n\tinput [2:0] sel,\n\tinput [3:0] data0,\n\tinput [3:0] data1,\n\tinput [3:0] data2,\n\tinput [3:0] data3,\n\tinput [3:0] data4,\n\tinput [3:0] data5,\n\toutput reg [3:0] out\n);\n", "completion": "always @(*) begin\n\tcase(sel)\n\t\t3'b000: out = data0;\n\t\t3'b001: out = data1;\n\t\t3'b010: out = data2;\n\t\t3'b011: out = data3;\n\t\t3'b100: out = data4;\n\t\t3'b101: out = data5;\n\t\tdefault: out = 4'b0000;\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "timer", "description": "Implement a timer that counts down for a given number of clock cycles, then asserts a signal to indicate that the given duration has elapsed. A good way to implement this is with a down-counter that asserts an output signal when the count becomes 0. At each clock cycle: \n// (1) If load = 1, load the internal counter with the 10-bit data, the number of clock cycles the timer should count before timing out. The counter can be loaded at any time, including when it is still counting and has not yet reached 0. \n// (2) If load = 0, the internal counter should decrement by 1. The output signal tc (\"terminal count\") indicates whether the internal counter has reached 0. Once the internal counter has reached 0, it should stay 0 (stop counting) until the counter is loaded again.\n\n", "prompt": "module top_module(\n\tinput clk, \n\tinput load, \n\tinput [9:0] data, \n\toutput tc\n);\n", "completion": "reg [9:0] counter;\n\nalways @(posedge clk) begin\n\tif (load) begin\n\t\tcounter <= data;\n\tend else begin\n\t\tcounter <= counter - 1;\n\tend\nend\n\nassign tc = (counter == 0);\n\n\nendmodule", "result": "failed: 1904 out of 7127 samples.", "passed": false}
{"task_id": "review2015_fsmseq", "description": "Build a finite-state machine that searches for the sequence 1101 in an input bit stream. When the sequence is found, it should set start_shifting to 1, forever, until reset. Reset is active high synchronous.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput data,\n\toutput start_shifting);\n", "completion": "\tparameter IDLE = 2'b00, SEARCHING = 2'b01, FOUND = 2'b10;\n\treg [1:0] state;\n\treg [3:0] shift_reg;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\t\tshift_reg <= 4'b0;\n\t\t\tstart_shifting <= 1'b0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tif (shift_reg == 4'b1101) begin\n\t\t\t\t\t\tstate <= FOUND;\n\t\t\t\t\t\tstart_shifting <= 1'b1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= SEARCHING;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSEARCHING: begin\n\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tif (shift_reg == 4'b1101) begin\n\t\t\t\t\t\tstate <= FOUND;\n\t\t\t\t\t\tstart_shifting <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tFOUND: begin\n\t\t\t\t\tstart_shifting <= 1'b1;\n\t\t\t\t\tif (reset) begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\t\tstart_shifting <= 1'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "dff8r", "description": "Create 8 D flip-flops with active high synchronous reset setting the output to zero. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput reset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_next;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 8'b0;\n\t\tend else begin\n\t\t\tq <= q_next;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tq_next[0] = d[0];\n\t\tq_next[1] = d[1];\n\t\tq_next[2] = d[2];\n\t\tq_next[3] = d[3];\n\t\tq_next[4] = d[4];\n\t\tq_next[5] = d[5];\n\t\tq_next[6] = d[6];\n\t\tq_next[7] = d[7];\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "edgedetect2", "description": "For each bit in an 8-bit vector, detect when the input signal changes from one clock cycle to the next (detect any edge). The output bit should be set the cycle after a 0 to 1 transition occurs.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] in,\n\toutput reg [7:0] anyedge);\n", "completion": "\treg [7:0] prev_in;\n\n\talways @(posedge clk) begin\n\t\tprev_in <= in;\n\t\tanyedge <= in ^ prev_in;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "count1to10", "description": "Make a decade counter that counts 1 through 10, inclusive. The reset input is active high synchronous, and should reset the counter to 1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0001;\n\t\tend else begin\n\t\t\tif (q == 4'b1010) begin\n\t\t\t\tq <= 4'b0001;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit9", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               q               \n// 0ns             0               1               x               \n// 5ns             1               1               4               \n// 10ns            0               1               4               \n// 15ns            1               1               4               \n// 20ns            0               1               4               \n// 25ns            1               1               4               \n// 30ns            0               1               4               \n// 35ns            1               1               4               \n// 40ns            0               1               4               \n// 45ns            1               0               4               \n// 50ns            0               0               4               \n// 55ns            1               0               5               \n// 60ns            0               0               5               \n// 65ns            1               0               6               \n// 70ns            0               0               6               \n// 75ns            1               0               0               \n// 80ns            0               0               0               \n// 85ns            1               0               1               \n// 90ns            0               0               1               ", "prompt": "module top_module (\n\tinput clk,\n\tinput a, \n\toutput reg [2:0] q\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (a) begin\n\t\t\tq <= q + 1;\n\t\tend else begin\n\t\t\tq <= 0;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 212 out of 245 samples.", "passed": false}
{"task_id": "lfsr5", "description": "A linear feedback shift register is a shift register usually with a few XOR gates to produce the next state of the shift register. A Galois LFSR is one particular arrangement where bit positions with a \"tap\" are XORed with the output bit to produce its next value, while bit positions without a tap shift. If the taps positions are carefully chosen, the LFSR can be made to be \"maximum-length\". A maximum-length LFSR of n bits cycles through 2**n-1 states before repeating (the all-zero state is never reached). Build a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3. The active-high synchronous reset should reset the LFSR output to 1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [4:0] q);\n", "completion": "\treg [4:0] state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 5'b00001;\n\t\t\tq <= 1;\n\t\tend else begin\n\t\t\tstate <= {state[3:0], state[4] ^ state[2]};\n\t\t\tq <= state[0];\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 4412 out of 4443 samples.", "passed": false}
{"task_id": "bugs_addsubz", "description": "The following adder-subtractor with zero flag doesn't work. Fix the bug(s).\n\n// synthesis verilog_input_version verilog_2001\n// module top_module ( \n//     input do_sub,\n//     input [7:0] a,\n//     input [7:0] b,\n//     output reg [7:0] out,\n//     output reg result_is_zero\n// );//\n\n//     always @(*) begin\n//         case (do_sub)\n//           0: out = a+b;\n//           1: out = a-b;\n//         endcase\n\n//         if (~out)\n//             result_is_zero = 1;\n//     end\n\n// endmodule", "prompt": "module top_module (\n\tinput do_sub,\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput reg [7:0] out,\n\toutput reg result_is_zero\n);\n", "completion": "\talways @(*) begin\n\t\tcase (do_sub)\n\t\t\t0: out = a+b;\n\t\t\t1: out = a-b;\n\t\tendcase\n\n\t\tif (out == 8'b0)\n\t\t\tresult_is_zero = 1;\n\t\telse\n\t\t\tresult_is_zero = 0;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q3", "description": "Consider the function f shown in the Karnaugh map below. d is don't-care, which means you may choose to output whatever value is convenient. Implement this function. \n//        x[1]x[2]\n// x[3]x[4]   00 01 11 10\n//  00 | d | 0 | d | d |\n//  01 | 0 | d | 1 | 0 |\n//  11 | 1 | 1 | d | d |\n//  10 | 1 | 1 | 0 | d |", "prompt": "module top_module (\n\tinput [4:1] x,\n\toutput logic f\n);\n", "completion": "\talways_comb begin\n\t\tcase ({x[4], x[3]})\n\t\t\t2'b00: f = x[2] ^ x[1];\n\t\t\t2'b01: f = ~x[2] & x[1];\n\t\t\t2'b11: f = x[2] | x[1];\n\t\t\t2'b10: f = x[2] & x[1];\n\t\t\tdefault: f = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "bugs_case", "description": "This combinational circuit is supposed to recognize 8-bit keyboard scancodes for keys 0 through 9. It should indicate whether one of the 10 cases were recognized (valid), and if so, which key was detected. If the 8-bit input is 8'h45, 8'h16, 8'h1e, 8'h26, 8'h25, 8'h2e, 8'h36, 8'h3d, 8'h3e, or 8'h46, the 4-bit output will be set to 0, 1, 2, 3, 4, 5, 6, 7, 8, or 9 respectively, the 1-bit valid would be set to 1. If the input does not match any of the cases, both output signals would be set to 0.", "prompt": "module top_module (\n\tinput [7:0] code,\n\toutput reg [3:0] out,\n\toutput reg valid\n);\n", "completion": "\talways @(*) begin\n\t\tcase (code)\n\t\t\t8'h45: begin // 0\n\t\t\t\tout = 4'b0000;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h16: begin // 1\n\t\t\t\tout = 4'b0001;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h1e: begin // 2\n\t\t\t\tout = 4'b0010;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h26: begin // 3\n\t\t\t\tout = 4'b0011;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h25: begin // 4\n\t\t\t\tout = 4'b0100;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h2e: begin // 5\n\t\t\t\tout = 4'b0101;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h36: begin // 6\n\t\t\t\tout = 4'b0110;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h3d: begin // 7\n\t\t\t\tout = 4'b0111;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h3e: begin // 8\n\t\t\t\tout = 4'b1000;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h46: begin // 9\n\t\t\t\tout = 4'b1001;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tout = 4'b0000;\n\t\t\t\tvalid = 1'b0;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vectorr", "description": "Given an 8-bit input vector [7:0], reverse its bit ordering.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput [7:0] out\n);\n", "completion": "\tassign out = {in[0], in[1], in[2], in[3], in[4], in[5], in[6], in[7]};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap3", "description": "Implement the circuit described by the Karnaugh map below. d is don't-care, which means you may choose to output whatever value is convenient.\n\n//        ab\n// cd   01 00 10 11\n//  00 | d | 0 | 1 | 1 |\n//  01 | 0 | 0 | d | d |\n//  11 | 0 | 1 | 1 | 1 |\n//  10 | 0 | 1 | 1 | 1 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput reg out\n);\n", "completion": "\talways @(*) begin\n\t\tcase ({a,b,c,d})\n\t\t\t4'b0000: out = 1'b0;\n\t\t\t4'b0001: out = 1'b0;\n\t\t\t4'b0010: out = 1'b1;\n\t\t\t4'b0011: out = 1'b1;\n\t\t\t4'b0100: out = 1'b0;\n\t\t\t4'b0101: out = 1'b0;\n\t\t\t4'b0110: out = 1'bd;\n\t\t\t4'b0111: out = 1'bd;\n\t\t\t4'b1000: out = 1'b0;\n\t\t\t4'b1001: out = 1'b0;\n\t\t\t4'b1010: out = 1'b1;\n\t\t\t4'b1011: out = 1'b1;\n\t\t\t4'b1100: out = 1'b1;\n\t\t\t4'b1101: out = 1'b1;\n\t\t\t4'b1110: out = 1'b1;\n\t\t\t4'b1111: out = 1'b1;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "review2015_shiftcount", "description": "Build a four-bit shift register that also acts as a down counter. Data is shifted in most-significant-bit first when shift_ena is 1. The number currently in the shift register is decremented when count_ena is 1. Since the full system doesn't ever use shift_ena and count_ena together, it does not matter what your circuit does if both control inputs are 1 (This mainly means that it doesn't matter which case gets higher priority).", "prompt": "module top_module(\n\tinput clk,\n\tinput shift_ena,\n\tinput count_ena,\n\tinput data,\n\toutput reg [3:0] q);\n", "completion": "\treg [3:0] shift_reg;\n\treg [3:0] count_reg;\n\n\talways @(posedge clk) begin\n\t\tif (shift_ena) begin\n\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\tend\n\t\tif (count_ena) begin\n\t\t\tcount_reg <= count_reg - 1;\n\t\tend\n\tend\n\n\tassign q = shift_reg;\n\n\nendmodule", "result": "failed: 1758 out of 2071 samples.", "passed": false}
{"task_id": "wire", "description": "Create a module with one input and one output that behaves like a wire.", "prompt": "module top_module(\n\tinput in,\n\toutput out);\n", "completion": "\twire wire_out;\n\tassign wire_out = in;\n\tassign out = wire_out;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "review2015_fsmshift", "description": "This module is a part of the FSM for controlling the shift register, we want the ability to enable the shift register for exactly 4 clock cycles whenever the proper bit pattern is detected. Whenever the FSM is reset, assert shift_ena for 4 cycles, then 0 forever (until reset). Reset should be active high synchronous.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput shift_ena);\n", "completion": "\treg [2:0] state;\n\treg [1:0] count;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b001;\n\t\t\tcount <= 2'b00;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\t3'b001: begin\n\t\t\t\t\tstate <= 3'b010;\n\t\t\t\t\tcount <= 2'b00;\n\t\t\t\tend\n\t\t\t\t3'b010: begin\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\t\tcount <= 2'b00;\n\t\t\t\tend\n\t\t\t\t3'b100: begin\n\t\t\t\t\tstate <= 3'b101;\n\t\t\t\t\tcount <= 2'b00;\n\t\t\t\tend\n\t\t\t\t3'b101: begin\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\t\tcount <= 2'b00;\n\t\t\t\tend\n\t\t\t\tdefault: begin\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\t\tcount <= 2'b00;\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign shift_ena = (state == 3'b001) ? 1'b1 : 1'b0;\n\n\nendmodule", "result": "failed: 38 out of 200 samples.", "passed": false}
{"task_id": "count15", "description": "Build a 4-bit binary counter that counts from 0 through 15, inclusive, with a period of 16. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else begin\n\t\t\tq <= q + 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_if", "description": "Build a 2-to-1 mux that chooses between a and b. Choose b if both sel_b1 and sel_b2 are true. Otherwise, choose a. Do the same twice, once using assign statements and once using a procedural if statement.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput sel_b1,\n\tinput sel_b2,\n\toutput out_assign,\n\toutput reg out_always\n);\n", "completion": "assign out_assign = (sel_b1 & sel_b2) ? b : a;\n\nalways @(*) begin\n\tif (sel_b1 & sel_b2) begin\n\t\tout_always = b;\n\tend else begin\n\t\tout_always = a;\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap1", "description": "Implement the circuit described by the Karnaugh map below.\n//        a\n// bc   0 1 \n//  00 | 0 | 1 |\n//  01 | 1 | 1 | \n//  11 | 1 | 1 | \n//  10 | 1 | 1 | \n", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\tinput c,\n\toutput out\n);\n", "completion": "\tassign out = (~a & ~b & ~c) | (~a & ~b & c) | (~a & b & ~c) | (~a & b & c) | (a & ~b & ~c) | (a & ~b & c) | (a & b & ~c) | (a & b & c);\n\n\nendmodule", "result": "failed: 24 out of 219 samples.", "passed": false}
{"task_id": "2013_q2afsm", "description": "Consider the FSM described by the state diagram shown below:\n\n// A --r1=0,r2=0,r3=0--> A\n// A --r1=1--> B\n// A --r1=0,r2=1--> C\n// A --r1=0,r2=0,r3=0--> D\n// B (g1=1) --r1=1--> B\n// B (g1=1) --r1=0--> A\n// C (g2=1) --r2=1--> C\n// C (g2=1) --r2=0--> A\n\n// Resetn is an active-low synchronous reset that resets into state A. This FSM acts as an arbiter circuit, which controls access to some type of resource by three requesting devices. Each device makes its request for the resource by setting a signal _r[i]_ = 1, where _r[i]_ is either _r[1]_, _r[2]_, or _r[3]_. Each r[i] is an input signal to the FSM, and represents one of the three devices. The FSM stays in state _A_ as long as there are no requests. When one or more request occurs, then the FSM decides which device receives a grant to use the resource and changes to a state that sets that device's _g[i]_ signal to 1. Each _g[i]_ is an output from the FSM. There is a priority system, in that device 1 has a higher priority than device 2, and device 3 has the lowest priority. Hence, for example, device 3 will only receive a grant if it is the only device making a request when the FSM is in state _A_. Once a device, _i_, is given a grant by the FSM, that device continues to receive the grant as long as its request, _r[i]_ = 1.\n\n// Write complete Verilog code that represents this FSM. Use separate always blocks for the state table and the state flip-flops, as done in lectures. Describe the FSM outputs, _g[i]_, using either continuous assignment statement(s) or an always block (at your discretion). Assign any state codes that you wish to use.", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput [3:1] r,\n\toutput [3:1] g\n);\n", "completion": "\t// Define the states\n\tparameter A = 2'b00;\n\tparameter B = 2'b01;\n\tparameter C = 2'b10;\n\tparameter D = 2'b11;\n\t\n\t// Define the state flip-flops\n\treg [1:0] state;\n\treg [1:0] next_state;\n\t\n\t// Define the state table\n\talways @ (posedge clk or negedge resetn) begin\n\t\tif (~resetn) begin\n\t\t\tstate <= A;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\t\n\t// Define the output logic\n\talways @ (state or r) begin\n\t\tcase (state)\n\t\t\tA: begin\n\t\t\t\tif (r[1] && !r[2] && !r[3]) begin\n\t\t\t\t\tnext_state = B;\n\t\t\t\t\tg[1] = 1;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend else if (!r[1] && r[2] && !r[3]) begin\n\t\t\t\t\tnext_state = C;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 1;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend else if (!r[1] && !r[2] && r[3]) begin\n\t\t\t\t\tnext_state = D;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend\n\t\t\tend\n\t\t\tB: begin\n\t\t\t\tif (r[1]) begin\n\t\t\t\t\tnext_state = B;\n\t\t\t\t\tg[1] = 1;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend\n\t\t\tend\n\t\t\tC: begin\n\t\t\t\tif (r[2]) begin\n\t\t\t\t\tnext_state = C;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 1;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend\n\t\t\tend\n\t\t\tD: begin\n\t\t\t\tif (r[3]) begin\n\t\t\t\t\tnext_state = D;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "count10", "description": "Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else begin\n\t\t\tif (q == 4'b1001) begin\n\t\t\t\tq <= 4'b0000;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm_ps2", "description": "The PS/2 mouse protocol sends messages that are three bytes long. However, within a continuous byte stream, it's not obvious where messages start and end. The only indication is that the first byte of each three byte message always has in[3]=1 (but in[3] of the other two bytes may be 1 or 0 depending on data). We want a finite state machine that will search for message boundaries when given an input byte stream. The algorithm we'll use is to discard bytes until we see one with in[3]=1. We then assume that this is byte 1 of a message, and signal the receipt of a message once all 3 bytes have been received (done). The FSM should signal done in the cycle immediately after the third byte of each message was successfully received. Reset should be active high synchronous.", "prompt": "module top_module (\n\tinput clk,\n\tinput [7:0] in,\n\tinput reset,\n\toutput done\n);\n", "completion": "\treg [2:0] state;\n\treg [7:0] message [2:0];\n\treg [1:0] message_index;\n\treg done_internal;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\t\tmessage_index <= 2'b00;\n\t\t\tdone_internal <= 1'b0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\t3'b000: begin // Wait for first byte with in[3]=1\n\t\t\t\t\tif (in[3] == 1'b1) begin\n\t\t\t\t\t\tmessage[0] <= in;\n\t\t\t\t\t\tmessage_index <= 2'b01;\n\t\t\t\t\t\tstate <= 3'b001;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t3'b001: begin // Wait for second byte with in[3]=0\n\t\t\t\t\tif (in[3] == 1'b0) begin\n\t\t\t\t\t\tmessage[1] <= in;\n\t\t\t\t\t\tmessage_index <= 2'b10;\n\t\t\t\t\t\tstate <= 3'b010;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t3'b010: begin // Wait for third byte with in[3]=1\n\t\t\t\t\tif (in[3] == 1'b1) begin\n\t\t\t\t\t\tmessage[2] <= in;\n\t\t\t\t\t\tmessage_index <= 2'b11;\n\t\t\t\t\t\tstate <= 3'b011;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t3'b011: begin // Message received\n\t\t\t\t\tdone_internal <= 1'b1;\n\t\t\t\t\tstate <= 3'b000;\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign done = done_internal;\n\n\nendmodule", "result": "failed: 238 out of 400 samples.", "passed": false}
{"task_id": "mux2to1", "description": "Create a one-bit wide, 2-to-1 multiplexer. When sel=0, choose a. When sel=1, choose b.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput sel,\n\toutput out\n);\n", "completion": "\tassign out = (sel == 0) ? a : b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates4", "description": "Build a combinational circuit with four inputs, in[3:0]. There are 3 outputs: \n// (1) out_and: output of a 4-input AND gate. \n// (2) out_or: output of a 4-input OR gate. \n// (3) out_xor: output of a 4-input XOR gate.\n", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor\n);\n", "completion": "\tassign out_and = &in;\n\tassign out_or = ~|in;\n\tassign out_xor = ^in;\n\n\nendmodule", "result": "failed: 234 out of 234 samples.", "passed": false}
{"task_id": "2014_q3bfsm", "description": "Given the state-assigned table shown below, implement the finite-state machine. Reset should synchronous active high reset the FSM to state 000.\n\n// Present state y[2:0] | Next state y[2:0] x=0, Next state y[2:0] x=1, Output z\n// 000 | 000, 001 | 0\n// 001 | 001, 100 | 0\n// 010 | 010, 001 | 0\n// 011 | 001, 010 | 1\n// 100 | 011, 100 | 1\n", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput x,\n\toutput reg z\n);\n", "completion": "reg [2:0] state;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tstate <= 3'b000;\n\t\tz <= 1'b0;\n\tend\n\telse begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tstate <= 3'b000;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tstate <= 3'b010;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend\n\n\nendmodule", "result": "failed: 230 out of 1006 samples.", "passed": false}
{"task_id": "2013_q2bfsm", "description": "Consider a finite state machine that is used to control some type of motor. The FSM has inputs x and y, which come from the motor, and produces outputs f and g, which control the motor. There is also a clock input called clk and a reset input (synchronous, active low) called resetn. The FSM has to work as follows. As long as the reset input is asserted, the FSM stays in a beginning state, called state A. When the reset signal is de-asserted, then after the next clock edge the FSM has to set the output f to 1 for one clock cycle. Then, the FSM has to monitor the x input. When x has produced the values 1, 0, 1 in three successive clock cycles, then g should be set to 1 on the following clock cycle. While maintaining g = 1 the FSM has to monitor the y input. If y has the value 1 within at most two clock cycles, then the FSM should maintain g = 1 permanently (that is, until reset). But if y does not become 1 within two clock cycles, then the FSM should set g = 0 permanently (until reset).", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput x,\n\tinput y,\n\toutput f,\n\toutput g\n);\n", "completion": "reg [2:0] state;\nreg [1:0] x_count;\nreg [1:0] y_count;\n\nalways @(posedge clk or negedge resetn) begin\n\tif (~resetn) begin\n\t\tstate <= 3'b001;\n\t\tx_count <= 2'b00;\n\t\ty_count <= 2'b00;\n\t\tf <= 1'b0;\n\t\tg <= 1'b0;\n\tend\n\telse begin\n\t\tcase (state)\n\t\t\t3'b001: begin // State A\n\t\t\t\tf <= 1'b1;\n\t\t\t\tg <= 1'b0;\n\t\t\t\tx_count <= 2'b00;\n\t\t\t\ty_count <= 2'b00;\n\t\t\t\tif (x == 1'b1) begin\n\t\t\t\t\tstate <= 3'b010;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin // State B\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b0;\n\t\t\t\tx_count <= x_count + 1;\n\t\t\t\ty_count <= 2'b00;\n\t\t\t\tif (x == 1'b0) begin\n\t\t\t\t\tstate <= 3'b011;\n\t\t\t\tend\n\t\t\t\telse if (x_count == 2'b11) begin\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin // State C\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b0;\n\t\t\t\tx_count <= x_count + 1;\n\t\t\t\ty_count <= 2'b00;\n\t\t\t\tif (x == 1'b1) begin\n\t\t\t\t\tstate <= 3'b010;\n\t\t\t\tend\n\t\t\t\telse if (x_count == 2'b11) begin\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin // State D\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b1;\n\t\t\t\tx_count <= 2'b00;\n\t\t\t\ty_count <= 2'b00;\n\t\t\t\tif (y == 1'b1) begin\n\t\t\t\t\tstate <= 3'b101;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b101: begin // State E\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b1;\n\t\t\t\tx_count <= 2'b00;\n\t\t\t\ty_count <= y_count + 1;\n\t\t\t\tif (y == 1'b0) begin\n\t\t\t\t\tstate <= 3'b110;\n\t\t\t\tend\n\t\t\t\telse if (y_count == 2'b11) begin\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b110: begin // State F\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b0;\n\t\t\t\tx_count <= 2'b00;\n\t\t\t\ty_count <= 2'b00;\n\t\t\t\tstate <= 3'b001;\n\t\t\tend\n\t\tendcase\n\tend\nend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "dff8p", "description": "Create 8 D flip-flops with active high synchronous reset. The flip-flops must be reset to 0x34 rather than zero. All DFFs should be triggered by the negative edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput reset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] dff_q;\n\n\talways @(negedge clk) begin\n\t\tif (reset) begin\n\t\t\tdff_q <= 8'h34;\n\t\tend else begin\n\t\t\tdff_q <= d;\n\t\tend\n\tend\n\n\tassign q = dff_q;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "reduction", "description": "Parity checking is often used as a simple method of detecting errors when transmitting data through an imperfect channel. Create a circuit that will compute a parity bit for a 8-bit byte (which will add a 9th bit to the byte). We will use \"even\" parity, where the parity bit is just the XOR of all 8 data bits.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput parity\n);\n", "completion": "\tassign parity = in[0] ^ in[1] ^ in[2] ^ in[3] ^ in[4] ^ in[5] ^ in[6] ^ in[7];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm3comb", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Use the following state encoding: A=2'b00, B=2'b01, C=2'b10, D=2'b11.Implement only the state transition logic and output logic (the combinational logic portion) for this state machine. Given the current state (state), compute the next_state and output (out) based on the state transition table.\n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput in,\n\tinput [1:0] state,\n\toutput reg [1:0] next_state,\n\toutput out\n);\n", "completion": "\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b00;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tnext_state = in ? 2'b10 : 2'b01;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tnext_state = in ? 2'b00 : 2'b10;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b11;\n\t\t\t\tout = 1'b1;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mt2015_q4b", "description": "The module can be described by the following simulation waveform: \n\n// time            x               y               z               \n// 0ns             0               0               1               \n// 5ns             0               0               1               \n// 10ns            0               0               1               \n// 15ns            0               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               0               \n// 30ns            1               0               0               \n// 35ns            0               1               0               \n// 40ns            0               1               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               1               \n// 60ns            0               1               0               \n// 65ns            0               1               0               \n// 70ns            1               1               1               \n// 75ns            0               1               0               \n// 80ns            0               1               0               \n// 85ns            0               1               0               \n// 90ns            1               0               0               ", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\n\talways @(*) begin\n\t\tcase(state)\n\t\t\t2'b00: begin\n\t\t\t\tif(x == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tif(y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tif(x == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b11;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tif(y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b11;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\talways @(posedge clk) begin\n\t\tstate <= next_state;\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "2012_q2fsm", "description": "Consider the state machine shown below:\n\n// A (0) --1--> B\n// A (0) --0--> A\n// B (0) --1--> C\n// B (0) --0--> D\n// C (0) --1--> E\n// C (0) --0--> D\n// D (0) --1--> F\n// D (0) --0--> A\n// E (1) --1--> E\n// E (1) --0--> D\n// F (1) --1--> C\n// F (1) --0--> D\n\n// Reset resets into state A and is synchronous active-high. \n\n// Write complete Verilog code that represents this FSM. Use separate **always** blocks for the state table and the state flip-flops. Describe the FSM output, which is called _z_, using either continuous assignment statement(s) or an **always** block (at your discretion). Assign any state codes that you wish to use.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput w,\n\toutput z\n);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\t// State table\n\talways @ (state or w) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b001;\n\t\t\t\telse next_state = 3'b000;\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b010;\n\t\t\t\telse next_state = 3'b000;\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b011;\n\t\t\t\telse next_state = 3'b010;\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b100;\n\t\t\t\telse next_state = 3'b001;\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b101;\n\t\t\t\telse next_state = 3'b010;\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b110;\n\t\t\t\telse next_state = 3'b011;\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b111;\n\t\t\t\telse next_state = 3'b100;\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b000;\n\t\t\t\telse next_state = 3'b101;\n\t\t\tend\n\t\tendcase\n\tend\n\n\t// State flip-flops\n\talways @ (posedge clk) begin\n\t\tif (reset) state <= 3'b000;\n\t\telse state <= next_state;\n\tend\n\n\t// Output\n\talways @ (state) begin\n\t\tcase (state)\n\t\t\t3'b000: z = 1'b0;\n\t\t\t3'b001: z = 1'b0;\n\t\t\t3'b010: z = 1'b0;\n\t\t\t3'b011: z = 1'b0;\n\t\t\t3'b100: z = 1'b0;\n\t\t\t3'b101: z = 1'b0;\n\t\t\t3'b110: z = 1'b0;\n\t\t\t3'b111: z = 1'b1;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "dff16e", "description": "Create 16 D flip-flops. It's sometimes useful to only modify parts of a group of flip-flops. The byte-enable inputs control whether each byte of the 16 registers should be written to on that cycle. byteena[1] controls the upper byte d[15:8], while byteena[0] controls the lower byte d[7:0]. resetn is a synchronous, active-low reset. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput resetn,\n\tinput [1:0] byteena,\n\tinput [15:0] d,\n\toutput reg [15:0] q);\n", "completion": "\treg [7:0] dff0, dff1, dff2, dff3, dff4, dff5, dff6, dff7, dff8, dff9, dff10, dff11, dff12, dff13, dff14, dff15;\n\n\talways @(posedge clk) begin\n\t\tif (!resetn) begin\n\t\t\tdff0 <= 8'b0;\n\t\t\tdff1 <= 8'b0;\n\t\t\tdff2 <= 8'b0;\n\t\t\tdff3 <= 8'b0;\n\t\t\tdff4 <= 8'b0;\n\t\t\tdff5 <= 8'b0;\n\t\t\tdff6 <= 8'b0;\n\t\t\tdff7 <= 8'b0;\n\t\t\tdff8 <= 8'b0;\n\t\t\tdff9 <= 8'b0;\n\t\t\tdff10 <= 8'b0;\n\t\t\tdff11 <= 8'b0;\n\t\t\tdff12 <= 8'b0;\n\t\t\tdff13 <= 8'b0;\n\t\t\tdff14 <= 8'b0;\n\t\t\tdff15 <= 8'b0;\n\t\tend else begin\n\t\t\tif (byteena[1]) begin\n\t\t\t\tdff15 <= d[15:8];\n\t\t\t\tdff14 <= d[7:0];\n\t\t\tend else begin\n\t\t\t\tdff15 <= dff15;\n\t\t\t\tdff14 <= dff14;\n\t\t\tend\n\t\t\tif (byteena[0]) begin\n\t\t\t\tdff13 <= d[15:8];\n\t\t\t\tdff12 <= d[7:0];\n\t\t\tend else begin\n\t\t\t\tdff13 <= dff13;\n\t\t\t\tdff12 <= dff12;\n\t\t\tend\n\t\t\tif (byteena[1]) begin\n\t\t\t\tdff11 <= d[15:8];\n\t\t\t\tdff10 <= d[7:0];\n\t\t\tend else begin\n\t\t\t\tdff11 <= dff11;\n\t\t\t\tdff10 <= dff10;\n\t\t\tend\n\t\t\tif (byteena[0]) begin\n\t\t\t\tdff9 <= d[15:8];\n\t\t\t\tdff8 <= d[7:0];\n\t\t\tend else begin\n\t\t\t\tdff9 <= dff9;\n\t\t\t\tdff8 <= dff8;\n\t\t\tend\n\t\t\tif (byteena[1]) begin\n\t\t\t\tdff7 <= d[15:8];\n\t\t\t\tdff6 <= d[7:0];\n\t\t\tend else begin\n\t\t\t\tdff7 <= dff7;\n\t\t\t\tdff6 <= dff6;\n\t\t\tend\n\t\t\tif (byteena[0]) begin\n\t\t\t\tdff5 <= d[15:8];\n\t\t\t\tdff4 <= d[7:0];\n\t\t\tend else begin\n\t\t\t\tdff5 <= dff5;\n\t\t\t\tdff4 <= dff4;\n\t\t\tend\n\t\t\tif (byteena[1]) begin\n\t\t\t\tdff3 <= d[15:8];\n\t\t\t\tdff2 <= d[7:0];\n\t\t\tend else begin\n\t\t\t\tdff3 <= dff3;\n\t\t\t\tdff2 <= dff2;\n\t\t\tend\n\t\t\tif (byteena[0]) begin\n\t\t\t\tdff1 <= d[15:8];\n\t\t\t\tdff0 <= d[7:0];\n\t\t\tend else begin\n\t\t\t\tdff1 <= dff1;\n\t\t\t\tdff0 <= dff0;\n\t\t\tend\n\t\tend\n\tend\n\n\tassign q = {dff15, dff14, dff13, dff12, dff11, dff10, dff9, dff8, dff7, dff6, dff5, dff4, dff3, dff2, dff1, dff0};\n\n\nendmodule", "result": "failed: 172 out of 443 samples.", "passed": false}
{"task_id": "edgedetect", "description": "For each bit in an 8-bit vector, detect when the input signal changes from 0 in one clock cycle to 1 the next (similar to positive edge detection). The output bit should be set the cycle after a 0 to 1 transition occurs.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] in,\n\toutput reg [7:0] pedge);\n", "completion": "\treg [7:0] in_reg;\n\n\talways @(posedge clk) begin\n\t\tin_reg <= in;\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (in_reg[0] == 1'b0 && in[0] == 1'b1) begin\n\t\t\tpedge[0] <= 1'b1;\n\t\tend else begin\n\t\t\tpedge[0] <= 1'b0;\n\t\tend\n\t\tif (in_reg[1] == 1'b0 && in[1] == 1'b1) begin\n\t\t\tpedge[1] <= 1'b1;\n\t\tend else begin\n\t\t\tpedge[1] <= 1'b0;\n\t\tend\n\t\tif (in_reg[2] == 1'b0 && in[2] == 1'b1) begin\n\t\t\tpedge[2] <= 1'b1;\n\t\tend else begin\n\t\t\tpedge[2] <= 1'b0;\n\t\tend\n\t\tif (in_reg[3] == 1'b0 && in[3] == 1'b1) begin\n\t\t\tpedge[3] <= 1'b1;\n\t\tend else begin\n\t\t\tpedge[3] <= 1'b0;\n\t\tend\n\t\tif (in_reg[4] == 1'b0 && in[4] == 1'b1) begin\n\t\t\tpedge[4] <= 1'b1;\n\t\tend else begin\n\t\t\tpedge[4] <= 1'b0;\n\t\tend\n\t\tif (in_reg[5] == 1'b0 && in[5] == 1'b1) begin\n\t\t\tpedge[5] <= 1'b1;\n\t\tend else begin\n\t\t\tpedge[5] <= 1'b0;\n\t\tend\n\t\tif (in_reg[6] == 1'b0 && in[6] == 1'b1) begin\n\t\t\tpedge[6] <= 1'b1;\n\t\tend else begin\n\t\t\tpedge[6] <= 1'b0;\n\t\tend\n\t\tif (in_reg[7] == 1'b0 && in[7] == 1'b1) begin\n\t\t\tpedge[7] <= 1'b1;\n\t\tend else begin\n\t\t\tpedge[7] <= 1'b0;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit8", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clock           a               p               q               \n// 0ns             0               0               x               x               \n// 5ns             0               0               x               x               \n// 10ns            0               0               x               x               \n// 15ns            0               0               x               x               \n// 20ns            0               0               x               x               \n// 25ns            1               0               0               x               \n// 30ns            1               0               0               x               \n// 35ns            1               0               0               x               \n// 40ns            1               0               0               x               \n// 45ns            1               0               0               x               \n// 50ns            1               0               0               x               \n// 55ns            0               0               0               0               \n// 60ns            0               0               0               0               \n// 65ns            0               0               0               0               \n// 70ns            0               1               0               0               \n// 75ns            0               0               0               0               \n// 80ns            0               1               0               0               \n// 85ns            1               0               0               0               \n// 90ns            1               1               1               0               \n// 95ns            1               0               0               0               \n// 100ns           1               1               1               0               \n// 105ns           1               0               0               0               \n// 110ns           1               1               1               0               \n// 115ns           0               0               1               1               \n// 120ns           0               1               1               1               \n// 125ns           0               0               1               1               \n// 130ns           0               1               1               1               \n// 135ns           0               0               1               1               \n// 140ns           0               0               1               1               \n// 145ns           1               0               0               1               \n// 150ns           1               0               0               1               \n// 155ns           1               0               0               1               \n// 160ns           1               0               0               1               \n// 165ns           1               1               1               1               \n// 170ns           1               0               0               1               \n// 175ns           0               1               0               0               \n// 180ns           0               0               0               0               \n// 185ns           0               1               0               0               \n// 190ns           0               0               0               0       ", "prompt": "module top_module (\n\tinput clock,\n\tinput a, \n\toutput reg p,\n\toutput reg q\n);\n", "completion": "\talways @(posedge clock) begin\n\t\tif (a == 1) begin\n\t\t\tp <= 1;\n\t\t\tq <= 0;\n\t\tend else begin\n\t\t\tp <= 0;\n\t\t\tq <= 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 197 out of 240 samples.", "passed": false}
{"task_id": "rule90", "description": "Rule 90 is a one-dimensional cellular automaton with interesting properties. The rules are simple. There is a one-dimensional array of cells (on or off). At each time step, the next state of each cell is the XOR of the cell's two current neighbours:\n// Left | Center | Right | Center's next state\n// 1 | 1 | 1 | 0\n// 1 | 1 | 0 | 1\n// 1 | 0 | 1 | 0\n// 1 | 0 | 0 | 1\n// 0 | 1 | 1 | 1\n// 0 | 1 | 0 | 0 \n// 0 | 0 | 1 | 1\n// 0 | 0 | 0 | 0\n// In this circuit, create a 512-cell system (q[511:0]), and advance by one time step each clock cycle. The load input indicates the state of the system should be loaded with data[511:0]. Assume the boundaries (q[-1] and q[512]) are both zero (off).", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [511:0] data,\n\toutput reg [511:0] q);\n", "completion": "\treg [511:0] next_q;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tnext_q[0] <= 0;\n\t\t\tnext_q[511] <= 0;\n\t\t\tfor (int i = 1; i < 511; i = i + 1) begin\n\t\t\t\tnext_q[i] <= q[i-1] ^ q[i+1];\n\t\t\tend\n\t\t\tq <= next_q;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 7058 out of 7121 samples.", "passed": false}
{"task_id": "mt2015_eq2", "description": "Create a circuit that has two 2-bit inputs A[1:0] and B[1:0], and produces an output z. The value of z should be 1 if A = B, otherwise z should be 0.", "prompt": "module top_module(\n\tinput [1:0] A,\n\tinput [1:0] B,\n\toutput z);\n", "completion": "\tassign z = (A == B) ? 1 : 0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gatesv100", "description": "You are given a 100-bit input vector in[99:0]. We want to know some relationships between each bit and its neighbour: \n// (1) out_both: Each bit of this output vector should indicate whether both the corresponding input bit and its neighbour to the left are '1'. For example, out_both[98] should indicate if in[98] and in[99] are both 1. Since in[99] has no neighbour to the left, the answer is obvious so we don't need to know out_both[99]. \n// (2) out_any: Each bit of this output vector should indicate whether any of the corresponding input bit and its neighbour to the right are '1'. For example, out_any[2] should indicate if either in[2] or in[1] are 1. Since in[0] has no neighbour to the right, the answer is obvious so we don't need to know out_any[0]. \n// (3) out_different: Each bit of this output vector should indicate whether the corresponding input bit is different from its neighbour to the left. For example, out_different[98] should indicate if in[98] is different from in[99]. For this part, treat the vector as wrapping around, so in[99]'s neighbour to the left is in[0].\n", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput [98:0] out_both,\n\toutput [99:1] out_any,\n\toutput [99:0] out_different\n);\n", "completion": "\tassign out_both = {in[98:0], 1'b0} & {1'b0, in[99:1]};\n\tassign out_any = {in[99:1], 1'b0} | {1'b0, in[98:0]};\n\tassign out_different = {in[99:1], 1'b0} ^ {1'b0, in[98:0]};\n\n\nendmodule", "result": "failed: 201 out of 201 samples.", "passed": false}
{"task_id": "m2014_q4a", "description": "Implement a D latch using an always block.\n", "prompt": "module top_module (\n\tinput d,\n\tinput ena,\n\toutput logic q\n);\n", "completion": "always @(posedge ena) begin\n\tif (ena) begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "failed: 40 out of 100 samples.", "passed": false}
{"task_id": "mux256to1v", "description": "Create a 4-bit wide, 256-to-1 multiplexer. The 256 4-bit inputs are all packed into a single 1024-bit input vector. sel=0 should select bits in[3:0], sel=1 selects bits in[7:4], sel=2 selects bits in[11:8], etc.", "prompt": "module top_module (\n\tinput [1023:0] in,\n\tinput [7:0] sel,\n\toutput [3:0] out\n);\n", "completion": "\twire [3:0] mux_out;\n\tassign out = mux_out;\n\n\tmux_4to1 mux_0 (\n\t\t.in(in[3:0]),\n\t\t.sel(sel[0]),\n\t\t.out(mux_out[0])\n\t);\n\n\tmux_4to1 mux_1 (\n\t\t.in(in[7:4]),\n\t\t.sel(sel[0]),\n\t\t.out(mux_out[1])\n\t);\n\n\tmux_4to1 mux_2 (\n\t\t.in(in[11:8]),\n\t\t.sel(sel[0]),\n\t\t.out(mux_out[2])\n\t);\n\n\tmux_4to1 mux_3 (\n\t\t.in(in[15:12]),\n\t\t.sel(sel[0]),\n\t\t.out(mux_out[3])\n\t);\n\n\tmux_4to1 mux_4 (\n\t\t.in(in[19:16]),\n\t\t.sel(sel[1]),\n\t\t.out(mux_out[0])\n\t);\n\n\tmux_4to1 mux_5 (\n\t\t.in(in[23:20]),\n\t\t.sel(sel[1]),\n\t\t.out(mux_out[1])\n\t);\n\n\tmux_4to1 mux_6 (\n\t\t.in(in[27:24]),\n\t\t.sel(sel[1]),\n\t\t.out(mux_out[2])\n\t);\n\n\tmux_4to1 mux_7 (\n\t\t.in(in[31:28]),\n\t\t.sel(sel[1]),\n\t\t.out(mux_out[3])\n\t);\n\n\tmux_4to1 mux_8 (\n\t\t.in(in[35:32]),\n\t\t.sel(sel[2]),\n\t\t.out(mux_out[0])\n\t);\n\n\tmux_4to1 mux_9 (\n\t\t.in(in[39:36]),\n\t\t.sel(sel[2]),\n\t\t.out(mux_out[1])\n\t);\n\n\tmux_4to1 mux_10 (\n\t\t.in(in[43:40]),\n\t\t.sel(sel[2]),\n\t\t.out(mux_out[2])\n\t);\n\n\tmux_4to1 mux_11 (\n\t\t.in(in[47:44]),\n\t\t.sel(sel[2]),\n\t\t.out(mux_out[3])\n\t);\n\n\tmux_4to1 mux_12 (\n\t\t.in(in[51:48]),\n\t\t.sel(sel[3]),\n\t\t.out(mux_out[0])\n\t);\n\n\tmux_4to1 mux_13 (\n\t\t.in(in[55:52]),\n\t\t.sel(sel[3]),\n\t\t.out(mux_out[1])\n\t);\n\n\tmux_4to1 mux_14 (\n\t\t.in(in[59:56]),\n\t\t.sel(sel[3]),\n\t\t.out(mux_out[2])\n\t);\n\n\tmux_4to1 mux_15 (\n\t\t.in(in[63:60]),\n\t\t.sel(sel[3]),\n\t\t.out(mux_out[3])\n\t);\n\n\tmux_4to1 mux_16 (\n\t\t.in(in[67:64]),\n\t\t.sel(sel[4]),\n\t\t.out(mux_out[0])\n\t);\n\n\tmux_4to1 mux_17 (\n\t\t.in(in[71:68]),\n\t\t.sel(sel[4]),\n\t\t.out(mux_out[1])\n\t);\n\n\tmux_4to1 mux_18 (\n\t\t.in(in[75:72]),\n\t\t.sel(sel[4]),\n\t\t.out(mu\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "mux9to1v", "description": "Create a 16-bit wide, 9-to-1 multiplexer. sel=0 chooses a, sel=1 chooses b, etc. For the unused cases (sel=9 to 15), set all output bits to '1'.", "prompt": "module top_module (\n\tinput [15:0] a,\n\tinput [15:0] b,\n\tinput [15:0] c,\n\tinput [15:0] d,\n\tinput [15:0] e,\n\tinput [15:0] f,\n\tinput [15:0] g,\n\tinput [15:0] h,\n\tinput [15:0] i,\n\tinput [3:0] sel,\n\toutput logic [15:0] out\n);\n", "completion": "always_comb begin\n\tcase(sel)\n\t\t4'b0000: out = a;\n\t\t4'b0001: out = b;\n\t\t4'b0010: out = c;\n\t\t4'b0011: out = d;\n\t\t4'b0100: out = e;\n\t\t4'b0101: out = f;\n\t\t4'b0110: out = g;\n\t\t4'b0111: out = h;\n\t\t4'b1000: out = i;\n\t\tdefault: out = 16'b1111111111111111;\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vectorgates", "description": "Build a circuit that has two 3-bit inputs that computes the bitwise-OR of the two vectors, the logical-OR of the two vectors, and the inverse (NOT) of both vectors. Place the inverse of b in the upper half of out_not (i.e., bits [5:3]), and the inverse of a in the lower half.", "prompt": "module top_module(\n\tinput [2:0] a, \n\tinput [2:0] b, \n\toutput [2:0] out_or_bitwise,\n\toutput out_or_logical,\n\toutput [5:0] out_not\n);\n", "completion": "\tassign out_or_bitwise = a | b;\n\tassign out_or_logical = (a != 0) || (b != 0);\n\tassign out_not = {~b, ~a};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm3onehot", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Use the following one-hot state encoding: A=4'b0001, B=4'b0010, C=4'b0100, D=4'b1000. Derive state transition and output logic equations by inspection assuming a one-hot encoding. Implement only the state transition logic and output logic (the combinational logic portion) for this state machine. \n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput in,\n\tinput [3:0] state,\n\toutput reg [3:0] next_state,\n\toutput out\n);\n", "completion": "\talways @(*) begin\n\t\tcase (state)\n\t\t\t4'b0001: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 4'b0010;\n\t\t\t\t\tout = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 4'b0001;\n\t\t\t\t\tout = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t4'b0010: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 4'b0100;\n\t\t\t\t\tout = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 4'b0010;\n\t\t\t\t\tout = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t4'b0100: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 4'b1000;\n\t\t\t\t\tout = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 4'b0001;\n\t\t\t\t\tout = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t4'b1000: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 4'b0100;\n\t\t\t\t\tout = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 4'b0010;\n\t\t\t\t\tout = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "conditional", "description": "Given four unsigned numbers, find the minimum. Unsigned numbers can be compared with standard comparison operators (a < b). ", "prompt": "module top_module (\n\tinput [7:0] a,\n\tinput [7:0] b,\n\tinput [7:0] c,\n\tinput [7:0] d,\n\toutput reg [7:0] min\n);\n", "completion": "\talways @(*) begin\n\t\tif (a < b && a < c && a < d)\n\t\t\tmin = a;\n\t\telse if (b < c && b < d)\n\t\t\tmin = b;\n\t\telse if (c < d)\n\t\t\tmin = c;\n\t\telse\n\t\t\tmin = d;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates", "description": "Build a combinational circuit with two inputs, a and b. There are 7 outputs, each with a logic gate driving it: \n// (1) out_and: a and b \n// (2) out_or: a or b \n// (3) out_xor: a xor b \n// (4) out_nand: a nand b \n// (5) out_nor: a nor b \n// (6) out_xnor: a xnor b \n// (7) out_anotb: a and-not b", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor,\n\toutput out_nand,\n\toutput out_nor,\n\toutput out_xnor,\n\toutput out_anotb\n);\n", "completion": "\tassign out_and = a & b;\n\tassign out_or = a | b;\n\tassign out_xor = a ^ b;\n\tassign out_nand = ~(a & b);\n\tassign out_nor = ~(a | b);\n\tassign out_xnor = ~(a ^ b);\n\tassign out_anotb = a & ~b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap2", "description": "Implement the circuit described by the Karnaugh map below.\n\n//        ab\n// cd   00 01 11 10\n//  00 | 1 | 1 | 0 | 1 |\n//  01 | 1 | 0 | 0 | 1 |\n//  11 | 0 | 1 | 1 | 1 |\n//  10 | 1 | 1 | 0 | 0 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out\n);\n", "completion": "\twire w1, w2, w3, w4, w5, w6, w7, w8;\n\n\tassign w1 = a & b;\n\tassign w2 = a & ~b;\n\tassign w3 = ~a & b;\n\tassign w4 = ~a & ~b;\n\tassign w5 = c & d;\n\tassign w6 = ~c & d;\n\tassign w7 = c & ~d;\n\tassign w8 = ~c & ~d;\n\n\tassign out = (w1 & w5) | (w2 & w6) | (w3 & w7) | (w4 & w8);\n\n\nendmodule", "result": "failed: 78 out of 232 samples.", "passed": false}
{"task_id": "2014_q3fsm", "description": "Consider a finite state machine with inputs s and w. Assume that the FSM begins in a reset state called A, as depicted below. The FSM remains in state A as long as s = 0, and it moves to state B when s = 1. Once in state B the FSM examines the value of the input w in the next three clock cycles. If w = 1 in exactly two of these clock cycles, then the FSM has to set an output z to 1 in the following clock cycle. Otherwise z has to be 0. The FSM continues checking w for the next three clock cycles, and so on. Use as few states as possible. Note that the s input is used only in state A, so you need to consider just the w input. Assume reset is active high synchronous.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput s,\n\tinput w,\n\toutput reg z\n);\n", "completion": "\tparameter A = 2'b00;\n\tparameter B = 2'b01;\n\tparameter C = 2'b10;\n\tparameter D = 2'b11;\n\n\treg [1:0] state;\n\treg [1:0] next_state;\n\treg [1:0] count;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= A;\n\t\t\tcount <= 0;\n\t\t\tz <= 0;\n\t\tend\n\t\telse begin\n\t\t\tstate <= next_state;\n\t\t\tcount <= count + 1;\n\t\t\tif (count == 3) begin\n\t\t\t\tcount <= 0;\n\t\t\t\tif (state == B && w == 1) begin\n\t\t\t\t\tz <= 1;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tz <= 0;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tA: begin\n\t\t\t\tif (s == 1) begin\n\t\t\t\t\tnext_state = B;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\tend\n\t\t\tend\n\t\t\tB: begin\n\t\t\t\tif (s == 1) begin\n\t\t\t\t\tnext_state = B;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tnext_state = C;\n\t\t\t\tend\n\t\t\tend\n\t\t\tC: begin\n\t\t\t\tif (s == 1) begin\n\t\t\t\t\tnext_state = B;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tnext_state = D;\n\t\t\t\tend\n\t\t\tend\n\t\t\tD: begin\n\t\t\t\tif (s == 1) begin\n\t\t\t\t\tnext_state = B;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 374 out of 1414 samples.", "passed": false}
{"task_id": "vector4", "description": "One common place to see a replication operator is when sign-extending a smaller number to a larger one, while preserving its signed value. This is done by replicating the sign bit (the most significant bit) of the smaller number to the left. For example, sign-extending 4'b0101 (5) to 8 bits results in 8'b00000101 (5), while sign-extending 4'b1101 (-3) to 8 bits results in 8'b11111101 (-3). Build a circuit that sign-extends an 8-bit number to 32 bits. This requires a concatenation of 24 copies of the sign bit (i.e., replicate bit[7] 24 times) followed by the 8-bit number itself.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput [31:0] out\n);\n", "completion": "\tassign out = {24{in[7]}, in};\n\n\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "m2014_q4k", "description": "Implement a shift register with four D flops. Reset is active-low synchronous resettable.", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput in,\n\toutput out\n);\n", "completion": "reg [3:0] shift_reg;\n\nalways @(posedge clk or negedge resetn) begin\n\tif (~resetn) begin\n\t\tshift_reg <= 4'b0;\n\tend else begin\n\t\tshift_reg <= {shift_reg[2:0], in};\n\tend\nend\n\nassign out = shift_reg[3];\n\n\nendmodule", "result": "failed: 14 out of 299 samples.", "passed": false}
{"task_id": "always_case2", "description": "A priority encoder is a combinational circuit that, when given an input bit vector, outputs the position of the first 1 bit in the vector. For example, a 8-bit priority encoder given the input 8'b10010000 would output 3'd4, because bit[4] is first bit that is high. Build a 4-bit priority encoder. For this problem, if none of the input bits are high (i.e., input is zero), output zero. Note that a 4-bit number has 16 possible combinations.", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput reg [1:0] pos\n);\n", "completion": "always @* begin\n\tcase(in)\n\t\t4'b0001: pos = 2'b00;\n\t\t4'b0010: pos = 2'b01;\n\t\t4'b0100: pos = 2'b10;\n\t\t4'b1000: pos = 2'b11;\n\t\tdefault: pos = 2'b00;\n\tendcase\nend\n\n\nendmodule", "result": "failed: 20 out of 94 samples.", "passed": false}
{"task_id": "fsm2", "description": "This is a Moore state machine with two states, two inputs, and one output. Implement this state machine in Verilog. Reset is an active-high asynchronous reset to state OFF.\n\n// OFF (out=0) --j=0--> OFF\n// OFF (out=0) --j=1--> ON\n// ON (out=1) --k=0--> ON\n// ON (out=1) --k=1--> OFF", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\tparameter OFF = 2'b00, ON = 2'b01;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= OFF;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tOFF: begin\n\t\t\t\t\tif (j) begin\n\t\t\t\t\t\tstate <= ON;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tON: begin\n\t\t\t\t\tif (k) begin\n\t\t\t\t\t\tstate <= OFF;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = (state == ON);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4i", "description": "Build a circuit with no inputs and one output. That output should always drive 0 (or logic low).", "prompt": "module top_module(\n\toutput out);\n", "completion": "\tassign out = 1'b0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "step_one", "description": "Build a circuit with no inputs and one output. That output should always drive 1 (or logic high).", "prompt": "module top_module(\n\toutput one);\n", "completion": "\tassign one = 1'b1;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vector100r", "description": "Given a 100-bit input vector [99:0], reverse its bit ordering.", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput reg [99:0] out\n);\n", "completion": "integer i;\n\nalways @(*) begin\n\tfor (i = 0; i < 100; i = i + 1) begin\n\t\tout[i] = in[99-i];\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4d", "description": "Implement in Verilog the following circuit: A D flip-flop takes as input the output of a two-input XOR. The flip-flop is positive edge triggered by clk, but there is no reset. The XOR takes as input 'in' along with the output 'out' of the flip-flop.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\toutput logic out\n);\n", "completion": "\treg d;\n\talways @(posedge clk) begin\n\t\td <= in ^ out;\n\tend\n\n\tassign out = d;\n\n\nendmodule", "result": "failed: 1 out of 100 samples.", "passed": false}
{"task_id": "shift4", "description": "Build a 4-bit shift register (right shift), with asynchronous positive edge triggered areset, synchronous active high signals load, and enable. \n// (1) areset: Resets shift register to zero. \n// (2) load: Loads shift register with data[3:0] instead of shifting. \n// (3) ena: Shift right (q[3] becomes zero, q[0] is shifted out and disappears). \n// (4) q: The contents of the shift register. If both the load and ena inputs are asserted (1), the load input has higher priority. \n", "prompt": "module top_module(\n\tinput clk,\n\tinput areset,\n\tinput load,\n\tinput ena,\n\tinput [3:0] data,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tq <= 4'b0;\n\t\tend\n\t\telse if (load) begin\n\t\t\tq <= data;\n\t\tend\n\t\telse if (ena) begin\n\t\t\tq <= {q[2:0], 1'b0};\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 61 out of 427 samples.", "passed": false}
{"task_id": "truthtable1", "description": "Create a combinational circuit that implements the truth table.\n\n// x3 | x2 | x1 | f\n// 0 | 0 | 0 | 0\n// 0 | 0 | 1 | 0\n// 0 | 1 | 0 | 1\n// 0 | 1 | 1 | 1\n// 1 | 0 | 0 | 0\n// 1 | 0 | 1 | 1\n// 1 | 1 | 0 | 0\n// 1 | 1 | 1 | 1", "prompt": "module top_module (\n\tinput x3,\n\tinput x2,\n\tinput x1,\n\toutput f\n);\n", "completion": "\tassign f = (~x3 & ~x2 & ~x1) | (~x3 & ~x2 & x1) | (~x3 & x2 & ~x1) | (x3 & ~x2 & x1);\n\n\nendmodule", "result": "failed: 50 out of 58 samples.", "passed": false}
{"task_id": "dff8ar", "description": "Create 8 D flip-flops with active high asynchronous reset. The output should be reset to 0. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput areset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_next;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tq <= 8'b0;\n\t\tend else begin\n\t\t\tq <= q_next;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tq_next[0] = d[0];\n\t\tq_next[1] = d[1];\n\t\tq_next[2] = d[2];\n\t\tq_next[3] = d[3];\n\t\tq_next[4] = d[4];\n\t\tq_next[5] = d[5];\n\t\tq_next[6] = d[6];\n\t\tq_next[7] = d[7];\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates100", "description": "Build a combinational circuit with 100 inputs, in[99:0]. There are 3 outputs: \n// (1) out_and: output of a 100-input AND gate. \n// (2) out_or: output of a 100-input OR gate. \n// (3) out_xor: output of a 100-input XOR gate.\n\n", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor\n);\n", "completion": "\tassign out_and = &in;\n\tassign out_or = |in;\n\tassign out_xor = ^in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "hadd", "description": "Create a half adder. A half adder adds two bits (with no carry-in) and produces a sum and carry-out.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\toutput sum,\n\toutput cout\n);\n", "completion": "\tassign sum = a ^ b;\n\tassign cout = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_if2", "description": "Fix any and all bugs in this code:\n\n// module top_module (\n//     input      cpu_overheated,\n//     output reg shut_off_computer,\n//     input      arrived,\n//     input      gas_tank_empty,\n//     output reg keep_driving  ); //\n\n//     always @(*) begin\n//         if (cpu_overheated)\n//            shut_off_computer = 1;\n//     end\n\n//     always @(*) begin\n//         if (~arrived)\n//            keep_driving = ~gas_tank_empty;\n//     end\n\n// endmodule\n", "prompt": "module top_module (\n\tinput cpu_overheated,\n\toutput reg shut_off_computer,\n\tinput arrived,\n\tinput gas_tank_empty,\n\toutput reg keep_driving\n);\n", "completion": "\talways @(*) begin\n\t\tif (cpu_overheated)\n\t\t\tshut_off_computer = 1;\n\t\telse\n\t\t\tshut_off_computer = 0;\n\tend\n\n\talways @(*) begin\n\t\tif (~arrived)\n\t\t\tkeep_driving = ~gas_tank_empty;\n\t\telse\n\t\t\tkeep_driving = 0;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm2s", "description": "This is a Moore state machine with two states, two inputs, and one output. Implement this state machine in Verilog. Reset is an active-high synchronous reset to state OFF.\n\n// OFF (out=0) --j=0--> OFF\n// OFF (out=0) --j=1--> ON\n// ON (out=1) --k=0--> ON\n// ON (out=1) --k=1--> OFF", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\tparameter OFF = 2'b00;\n\tparameter ON = 2'b01;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= OFF;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tOFF: begin\n\t\t\t\t\tif (j) begin\n\t\t\t\t\t\tstate <= ON;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tON: begin\n\t\t\t\t\tif (k) begin\n\t\t\t\t\t\tstate <= OFF;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = (state == ON);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vector3", "description": "Given several input vectors, concatenate them together then split them up into several output vectors. There are six 5-bit input vectors: a, b, c, d, e, and f, for a total of 30 bits of input. There are four 8-bit output vectors: w, x, y, and z, for 32 bits of output. The output should be a concatenation of the input vectors followed by two 1 bits (the two 1 bits should be in the LSB positions).", "prompt": "module top_module (\n\tinput [4:0] a,\n\tinput [4:0] b,\n\tinput [4:0] c,\n\tinput [4:0] d,\n\tinput [4:0] e,\n\tinput [4:0] f,\n\toutput [7:0] w,\n\toutput [7:0] x,\n\toutput [7:0] y,\n\toutput [7:0] z\n);\n", "completion": "\twire [29:0] input_concat;\n\tassign input_concat = {a, b, c, d, e, f};\n\t\n\twire [31:0] output_concat;\n\tassign output_concat = {input_concat, 2'b11};\n\t\n\tassign w = output_concat[31:24];\n\tassign x = output_concat[23:16];\n\tassign y = output_concat[15:8];\n\tassign z = output_concat[7:0];\n\t\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit2", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               1               \n// 5ns             0               0               0               0               1               \n// 10ns            0               0               0               0               1               \n// 15ns            0               0               0               0               1               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               0               \n// 30ns            0               0               1               1               1               \n// 35ns            0               1               0               0               0               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               0               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               1               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               0               \n// 75ns            1               1               0               0               1               \n// 80ns            1               1               0               1               0               \n// 85ns            1               1               1               0               0               \n// 90ns            1               1               1               1               1       ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = (a & b) | (c & d);\n\n\nendmodule", "result": "failed: 72 out of 121 samples.", "passed": false}
{"task_id": "andgate", "description": "Create a module that implements an AND gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm1s", "description": "This is a Moore state machine with two states, one input, and one output. Implement this state machine in Verilog. The reset state is B and reset is active-high synchronous.\n\n// B (out=1) --in=0--> A\n// B (out=1) --in=1--> B\n// A (out=0) --in=0--> B\n// A (out=0) --in=1--> A", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg state;\n\t\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 1'b1; // B state\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\t1'b1: begin // B state\n\t\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\t\tstate <= 1'b0; // A state\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t1'b0: begin // A state\n\t\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\t\tstate <= 1'b1; // B state\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\tassign out = state;\n\t\n\nendmodule", "result": "failed: 118 out of 230 samples.", "passed": false}
{"task_id": "fadd", "description": "Create a full adder. A full adder adds three bits (including carry-in) and produces a sum and carry-out.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput cin,\n\toutput cout,\n\toutput sum\n);\n", "completion": "\twire w1, w2, w3;\n\n\txor(w1, a, b);\n\txor(sum, w1, cin);\n\n\tand(w2, a, b);\n\tand(w3, w1, cin);\n\n\tor(cout, w2, w3);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4g", "description": "Implement in Verilog the following circuit: A two-input XNOR (connected to 'in1' and 'in2) has an output connected to the input of a two-input XOR. The second input of the XOR is 'in3.' The output of the XOR is 'out'.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\tinput in3,\n\toutput logic out\n);\n", "completion": "\twire xnor_out;\n\tassign xnor_out = ~(in1 ^ in2);\n\tassign out = xnor_out ^ in3;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2014_q3", "description": "For the following Karnaugh map, give the circuit implementation using one 4-to-1 multiplexer and as many 2-to-1 multiplexers as required, but using as few as possible. You are not allowed to use any other logic gate and you must use _a_ and _b_ as the multiplexer selector inputs, as shown on the 4-to-1 multiplexer below.\n\n//       ab\n// cd   00 01 11 10\n//  00 | 0 | 0 | 0 | 1 |\n//  01 | 1 | 0 | 0 | 0 |\n//  11 | 1 | 0 | 1 | 1 |\n//  10 | 1 | 0 | 0 | 1 |\n\n// Consider a block diagram with inputs 'c' and 'd' going into a module called \"top_module\". This \"top_module\" has four outputs, mux_in[3:0], that connect to a four input mux. The mux takes as input {a,b} and ab = 00 is connected to mux_in[0], ab=01 is connected to mux_in[1], and so in. You are implementing in Verilog just the portion labelled \"top_module\", such that the entire circuit (including the 4-to-1 mux) implements the K-map.\n", "prompt": "module top_module (\n\tinput c,\n\tinput d,\n\toutput [3:0] mux_in\n);\n", "completion": "\twire a = c;\n\twire b = d;\n\twire ab = a & b;\n\t\n\tassign mux_in[0] = ab;\n\tassign mux_in[1] = a & ~b;\n\tassign mux_in[2] = b & ~a;\n\tassign mux_in[3] = ~a & ~b;\n\t\n\tassign mux_out = mux_in[0] ? mux_in[0] :\n\t\t\t\t\t\tmux_in[1] ? mux_in[1] :\n\t\t\t\t\t\tmux_in[2] ? mux_in[2] :\n\t\t\t\t\t\tmux_in[3];\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "ece241_2014_q5b", "description": "The following diagram is a Mealy machine implementation of the 2's complementer. Implement in Verilog using one-hot encoding. Resets into state A and reset is asynchronous active-high.\n\n// A --x=0 (z=0)--> A\n// A --x=1 (z=1)--> B\n// B --x=0 (z=1)--> B\n// B --x=1 (z=0)--> B", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput x,\n\toutput z\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg z;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= 2'b00;\n\t\t\tz <= 1'b0;\n\t\tend\n\t\telse begin\n\t\t\tstate <= next_state;\n\t\t\tz <= (state == 2'b01) ? 1'b1 : 1'b0;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tif (x == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tif (x == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\tend\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tnext_state = 2'b00;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "circuit10", "description": "This is a sequential circuit. The circuit consists of combinational logic and one bit of memory (i.e., one flip-flop). The output of the flip-flop has been made observable through the output state.\n\n// Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               b               state           q               \n// 0ns             0               1               x               x               x               \n// 5ns             1               1               x               x               x               \n// 10ns            0               0               0               x               x               \n// 15ns            1               0               0               0               0               \n// 20ns            0               0               0               0               0               \n// 25ns            1               0               0               0               0               \n// 30ns            0               0               0               0               0               \n// 35ns            1               0               0               0               0               \n// 40ns            0               0               0               0               0               \n// 45ns            1               0               1               0               1               \n// 50ns            0               0               1               0               1               \n// 55ns            1               1               0               0               1               \n// 60ns            0               1               0               0               1               \n// 65ns            1               1               1               0               0               \n// 70ns            0               1               1               0               0               \n// 75ns            1               0               0               1               1               \n// 80ns            0               0               0               1               1               \n// 85ns            1               1               1               0               0               \n// 90ns            0               1               1               0               0               \n// 95ns            1               1               1               1               1               \n// 100ns           0               1               1               1               1               \n// 105ns           1               1               1               1               1               \n// 110ns           0               1               1               1               1               \n// 115ns           1               1               0               1               0               \n// 120ns           0               1               0               1               0               \n// 125ns           1               0               1               1               0               \n// 130ns           0               0               1               1               0               \n// 135ns           1               0               0               1               1               \n// 140ns           0               0               0               1               1               \n// 145ns           1               0               0               0               0               \n// 150ns           0               0               0               0               0               \n// 155ns           1               0               0               0               0               \n// 160ns           0               0               0               0               0               \n// 165ns           1               0               0               0               0               \n// 170ns           0               0               0               0               0               \n// 175ns           1               0               0               0               0               \n// 180ns           0               0               0               0               0               \n// 185ns           1               0               0               0               0               \n// 190ns           0               0               0               0               0        ", "prompt": "module top_module (\n\tinput clk,\n\tinput a,\n\tinput b,\n\toutput q,\n\toutput state\n);\n", "completion": "\treg q_reg;\n\twire q_next;\n\twire state_next;\n\n\tassign q_next = a & ~b;\n\tassign state_next = q_reg ^ q_next;\n\n\talways @(posedge clk) begin\n\t\tq_reg <= q_next;\n\tend\n\n\tassign q = q_reg;\n\tassign state = state_next;\n\n\nendmodule", "result": "failed: 24 out of 232 samples.", "passed": false}
{"task_id": "2012_q1g", "description": "Consider the function f shown in the Karnaugh map below. Implement this function.\n//        x[1]x[2]\n// x[3]x[4]   00 01 11 10\n//  00 | 1 | 0 | 0 | 1 |\n//  01 | 0 | 0 | 0 | 0 |\n//  11 | 1 | 1 | 1 | 0 |\n//  10 | 1 | 1 | 0 | 1 |", "prompt": "module top_module (\n\tinput [4:1] x,\n\toutput logic f\n);\n", "completion": "\talways_comb begin\n\t\tcase ({x[4], x[3]})\n\t\t\t2'b00: f = x[2] ^ x[1];\n\t\t\t2'b01: f = 1'b0;\n\t\t\t2'b11: f = ~(x[2] ^ x[1]);\n\t\t\t2'b10: f = x[2] ^ ~x[1];\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "fsm_hdlc", "description": "Synchronous HDLC framing involves decoding a continuous bit stream of data to look for bit patterns that indicate the beginning and end of frames (packets). Seeing exactly 6 consecutive 1s (i.e., 01111110) is a \"flag\" that indicate frame boundaries. To avoid the data stream from accidentally containing \"flags\", the sender inserts a zero after every 5 consecutive 1s which the receiver must detect and discard. We also need to signal an error if there are 7 or more consecutive 1s. Create a Moore-type finite state machine to recognize these three sequences:\n\n// (1) 0111110: Signal a bit needs to be discarded (disc).\n// (2) 01111110: Flag the beginning/end of a frame (flag).\n// (3) 01111111...: Error (7 or more 1s) (err).\n\n// When the FSM is reset, it should be in a state that behaves as though the previous input were 0. The reset signal is active high synchronous. The output signals should be asserted for a complete cycle beginning on the clock cycle after the condition occurs.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput in,\n\toutput disc,\n\toutput flag,\n\toutput err);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b100;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b101;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b110;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign disc = (state == 3'b001) ? 1'b1 : 1'b0;\n\tassign flag = (state == 3'b110) ? 1'b1 : 1'b0;\n\tassign err = (state == 3'b111) ? 1'b1 : 1'b0;\n\n\nendmodule", "result": "failed: 268 out of 801 samples.", "passed": false}
{"task_id": "review2015_fancytimer", "description": "We want to create a timer with one input that:\n\n// (1) is started when a particular input pattern (1101) is detected,\n// (2) shifts in 4 more bits to determine the duration to delay,\n// (3) waits for the counters to finish counting, and\n// (4) notifies the user and waits for the user to acknowledge the timer.\n\n// The serial data is available on the data input pin. When the pattern 1101 is received, the circuit must then shift in the next 4 bits, most-significant-bit first. These 4 bits determine the duration of the timer delay, referred to as delay[3:0]. After that, the state machine asserts its counting output to indicate it is counting. Once the 1101 and delay[3:0] have been read, the circuit no longer looks at the data input until it resumes searching after everything else is done.\n\n// The state machine must count for exactly (delay[3:0] + 1) * 1000 clock cycles. e.g., delay=0 means count 1000 cycles, and delay=5 means count 6000 cycles. Also output the current remaining time. This should be equal to delay for 1000 cycles, then delay-1 for 1000 cycles, and so on until it is 0 for 1000 cycles. \n\n// When the circuit isn't counting, the count[3:0] output is don't-care (whatever value is convenient for you to implement). At that point, the circuit must assert done to notify the user the timer has timed out, and waits until input ack is 1 before being reset to look for the next occurrence of the start sequence (1101).\n\n// The circuit should reset into a state where it begins searching for the input sequence 1101. The reset signal is active high synchronous. \n", "prompt": "module top_module(\n\tinput wire clk,\n\tinput wire reset,\n\tinput wire data,\n    output wire [3:0] count,\n    output reg counting,\n    output reg done,\n    input wire ack );\n", "completion": "    reg [3:0] delay;\n    reg [3:0] count_reg;\n    reg [3:0] count_next;\n    reg [3:0] count_delay;\n    reg [3:0] count_delay_next;\n    reg [3:0] count_delay_reg;\n    reg [3:0] count_delay_reg_next;\n    reg [3:0] count_delay_reg_reg;\n    reg [3:0] count_delay_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "ece241_2013_q4", "description": "A large reservior of water serves several users. In order to keep the level of water succificently high, three sensors are placed vertically at 5-inch intervals. When the water level is above the highest sensor s[3], the input flow rate should be zero. When the level is below the lowest sensor s[1], the flow rate should be at maximum (both Nominal flow valve and Supplemental flow valve opened). The flow rate when the level is between the upper and lower sensors is determined by two factors: the water level and the level previous to the last sensor change. Each water level has a nominal flow rate associated with it as show in the table below. If the sensor change indicates that the previous level was lower than the current level, the flow rate should be increased by opening the Supplemental flow valve (controlled by dfr). \n// Water Level | Sensors Asserted | Nominal Flow Rate Inputs to be Asserted\n// Above s[3] | s[1], s[2], s[3] | None\n// Between s[3] and s[2] | s[1], s[2] | fr1\n// Between s[2] and s[1]  | s[1] | fr1, fr2\n// Below s[1] | None | fr1, fr2, fr3\n// Also include an active-high synchronous reset that resets the state machine to a state equivalent to if the water level had been low for a long time (no sensors asserted, and all four outputs asserted).", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput [3:1] s,\n\toutput reg fr3,\n\toutput reg fr2,\n\toutput reg fr1,\n\toutput reg dfr\n);\n", "completion": "\tparameter [2:0]\n\t\tSTATE_LOW = 3'b000,\n\t\tSTATE_LOW_TO_MID = 3'b001,\n\t\tSTATE_MID_TO_HIGH = 3'b010,\n\t\tSTATE_HIGH = 3'b011;\n\n\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= STATE_LOW;\n\t\t\tfr3 <= 1'b1;\n\t\t\tfr2 <= 1'b1;\n\t\t\tfr1 <= 1'b1;\n\t\t\tdfr <= 1'b1;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tcase (state)\n\t\t\t\tSTATE_LOW: begin\n\t\t\t\t\tif (s[1] == 1'b1) begin\n\t\t\t\t\t\tnext_state = STATE_LOW_TO_MID;\n\t\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\t\tfr2 <= 1'b0;\n\t\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\t\tdfr <= 1'b1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state = STATE_LOW;\n\t\t\t\t\t\tfr3 <= 1'b1;\n\t\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\t\tdfr <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTATE_LOW_TO_MID: begin\n\t\t\t\t\tif (s[2] == 1'b1) begin\n\t\t\t\t\t\tnext_state = STATE_MID_TO_HIGH;\n\t\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\t\tfr1 <= 1'b0;\n\t\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state = STATE_LOW_TO_MID;\n\t\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\t\tfr2 <= 1'b0;\n\t\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\t\tdfr <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTATE_MID_TO_HIGH: begin\n\t\t\t\t\tif (s[3] == 1'b1) begin\n\t\t\t\t\t\tnext_state = STATE_HIGH;\n\t\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\t\tfr2 <= 1'b0;\n\t\t\t\t\t\tfr1 <= 1'b0;\n\t\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\t\tend else if (s[2] == 1'b0) begin\n\t\t\t\t\t\tnext_state = STATE_LOW_TO_MID;\n\t\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\t\tfr2 <= 1'b0;\n\t\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\t\tdfr <= 1'b1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state = STATE_MID_TO_HIGH;\n\t\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\t\tfr1 <= 1'b0;\n\t\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTATE_HIGH: begin\n\t\t\t\t\tif (s[1] == 1'b0) begin\n\t\t\t\t\t\tnext_state = STATE_LOW;\n\t\t\t\t\t\tfr3 <= 1'b1;\n\t\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\t\tdfr <= 1'b1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state = STATE_HIGH;\n\t\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\t\tfr2 <= 1'b0;\n\t\t\t\t\t\tfr1 <= 1'b0;\n\t\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 1607 out of 2040 samples.", "passed": false}
{"task_id": "fsm_serial", "description": "In many (older) serial communications protocols, each data byte is sent along with a start bit and a stop bit, to help the receiver delimit bytes from the stream of bits. One common scheme is to use one start bit (0), 8 data bits, and 1 stop bit (1). The line is also at logic 1 when nothing is being transmitted (idle). Design a finite state machine that will identify when bytes have been correctly received when given a stream of bits. It needs to identify the start bit, wait for all 8 data bits, then verify that the stop bit was correct. If the stop bit does not appear when expected, the FSM must wait until it finds a stop bit before attempting to receive the next byte. Include a active-high synchronous reset. Note that the serial protocol sends the least significant bit first.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput done\n);\n", "completion": "\tparameter IDLE = 2'b00;\n\tparameter START = 2'b01;\n\tparameter DATA = 2'b10;\n\tparameter STOP = 2'b11;\n\t\n\treg [1:0] state;\n\treg [7:0] data;\n\treg [2:0] bit_count;\n\t\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\t\tdata <= 8'b0;\n\t\t\tbit_count <= 3'b0;\n\t\t\tdone <= 1'b0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\t\tstate <= START;\n\t\t\t\t\t\tbit_count <= 3'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTART: begin\n\t\t\t\t\tif (bit_count == 3'b0) begin\n\t\t\t\t\t\tstate <= DATA;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tdata <= {in, data[7:1]};\n\t\t\t\t\t\tbit_count <= bit_count + 1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tDATA: begin\n\t\t\t\t\tif (bit_count == 3'b7) begin\n\t\t\t\t\t\tstate <= STOP;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tdata <= {in, data[7:1]};\n\t\t\t\t\t\tbit_count <= bit_count + 1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTOP: begin\n\t\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tdone <= 1'b1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= START;\n\t\t\t\t\t\tbit_count <= 3'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "fsm_serialdata", "description": "In many (older) serial communications protocols, each data byte is sent along with a start bit and a stop bit, to help the receiver delimit bytes from the stream of bits. One common scheme is to use one start bit (0), 8 data bits, and 1 stop bit (1). The line is also at logic 1 when nothing is being transmitted (idle). Design a finite state machine that will identify when bytes have been correctly received when given a stream of bits. It needs to identify the start bit, wait for all 8 data bits, then verify that the stop bit was correct. The module will also output the correctly-received data byte. out_byte needs to be valid when done is 1, and is don't-care otherwise.If the stop bit does not appear when expected, the FSM must wait until it finds a stop bit before attempting to receive the next byte. Include a active-high synchronous reset. Note that the serial protocol sends the least significant bit first. It should assert done each time it finds a stop bit.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput [7:0] out_byte,\n\toutput done\n);\n", "completion": "reg [3:0] state;\nreg [7:0] data;\nreg [2:0] bit_count;\nreg done_reg;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tstate <= 4'b0000;\n\t\tdata <= 8'b0;\n\t\tbit_count <= 3'b0;\n\t\tdone_reg <= 1'b0;\n\tend else begin\n\t\tcase (state)\n\t\t\t4'b0000: begin // Wait for start bit\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tstate <= 4'b0001;\n\t\t\t\t\tbit_count <= 3'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t4'b0001: begin // Wait for 8 data bits\n\t\t\t\tif (bit_count < 3'b111) begin\n\t\t\t\t\tdata <= {in, data[7:1]};\n\t\t\t\t\tbit_count <= bit_count + 1;\n\t\t\t\tend else begin\n\t\t\t\t\tstate <= 4'b0010;\n\t\t\t\tend\n\t\t\tend\n\t\t\t4'b0010: begin // Wait for stop bit\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tstate <= 4'b0000;\n\t\t\t\t\tdone_reg <= 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend\n\nassign out_byte = data;\nassign done = done_reg;\n\n\nendmodule", "result": "failed: 640 out of 905 samples.", "passed": false}
{"task_id": "gshare", "description": "Build a gshare branch predictor with 7-bit pc and 7-bit global history, hashed (using xor) into a 7-bit index. This index accesses a 128-entry table of two-bit saturating counters. The branch predictor should contain a 7-bit global branch history register. The branch predictor has two sets of interfaces: One for doing predictions and one for doing training. The prediction interface is used in the processor's Fetch stage to ask the branch predictor for branch direction predictions for the instructions being fetched. Once these branches proceed down the pipeline and are executed, the true outcomes of the branches become known. The branch predictor is then trained using the actual branch direction outcomes. \n// When a branch prediction is requested (predict_valid = 1) for a given pc, the branch predictor produces the predicted branch direction and state of the branch history register used to make the prediction. The branch history register is then updated (at the next positive clock edge) for the predicted branch. \n// When training for a branch is requested (train_valid = 1), the branch predictor is told the pc and branch history register value for the branch that is being trained, as well as the actual branch outcome and whether the branch was a misprediction (needing a pipeline flush). Update the pattern history table (PHT) to train the branch predictor to predict this branch more accurately next time. In addition, if the branch being trained is mispredicted, also recover the branch history register to the state immediately after the mispredicting branch completes execution.\n// If training for a misprediction and a prediction (for a different, younger instruction) occurs in the same cycle, both operations will want to modify the branch history register. When this happens, training takes precedence, because the branch being predicted will be discarded anyway. If training and prediction of the same PHT entry happen at the same time, the prediction sees the PHT state before training because training only modifies the PHT at the next positive clock edge. The following timing diagram shows the timing when training and predicting PHT entry 0 at the same time. The training request at cycle 4 changes the PHT entry state in cycle 5, but the prediction request in cycle 4 outputs the PHT state at cycle 4, without considering the effect of the training request in cycle 4. Reset is asynchronous active-high.", "prompt": "module top_module(\n\tinput clk,\n\tinput areset, \n\n\tinput predict_valid,\n\tinput [6:0] predict_pc,\n\toutput predict_taken, \n\toutput [6:0] predict_history,\n\n\tinput train_valid,\n\tinput train_taken,\n\tinput train_mispredicted,\n\tinput [6:0] train_history, \n\tinput [6:0] train_pc\n);\n", "completion": "\treg [6:0] global_history;\n\treg [6:0] branch_history;\n\treg [6:0] pht [127:0];\n\n\talways @(posedge clk) begin\n\t\tif (areset) begin\n\t\t\tglobal_history <= 7'b0;\n\t\t\tbranch_history <= 7'b0;\n\t\t\tpht <= 128'b0;\n\t\tend else begin\n\t\t\tif (predict_valid) begin\n\t\t\t\tpredict_taken <= pht[{global_history, predict_pc} ^ 7'b0];\n\t\t\t\tpredict_history <= branch_history;\n\t\t\tend\n\t\t\tif (train_valid) begin\n\t\t\t\tpht[{global_history, train_pc} ^ 7'b0] <= train_taken ? pht[{global_history, train_pc} ^ 7'b0] + 2'b01 : pht[{global_history, train_pc} ^ 7'b0] - 2'b01;\n\t\t\t\tglobal_history <= {global_history[5:0], train_taken};\n\t\t\t\tbranch_history <= {branch_history[5:0], train_taken};\n\t\t\t\tif (train_mispredicted) begin\n\t\t\t\t\tbranch_history <= train_history;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "lemmings4", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"\"aaah!\"\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// In addition to walking and falling, Lemmings can sometimes be told to do useful things, like dig (it starts digging when dig=1). A Lemming can dig if it is currently walking on ground (ground=1 and not falling), and will continue digging until it reaches the other side (ground=0). At that point, since there is no ground, it will fall (aaah!), then continue walking in its original direction once it hits ground again. As with falling, being bumped while digging has no effect, and being told to dig when falling or when there is no ground is ignored. (In other words, a walking Lemming can fall, dig, or switch directions. If more than one of these conditions are satisfied, fall has higher precedence than dig, which has higher precedence than switching directions.)\n// Although Lemmings can walk, fall, and dig, Lemmings aren't invulnerable. If a Lemming falls for too long then hits the ground, it can splatter. In particular, if a Lemming falls for more than 20 clock cycles then hits the ground, it will splatter and cease walking, falling, or digging (all 4 outputs become 0), forever (Or until the FSM gets reset). There is no upper limit on how far a Lemming can fall before hitting the ground. Lemmings only splatter when hitting the ground; they do not splatter in mid-air.\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\tinput dig,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah,\n\toutput digging\n);\n", "completion": "\tlocalparam WALK_LEFT = 2'b01;\n\tlocalparam WALK_RIGHT = 2'b10;\n\tlocalparam FALLING = 2'b11;\n\n\treg [1:0] state;\n\treg [3:0] fall_count;\n\treg [1:0] next_state;\n\treg [1:0] next_walk_left;\n\treg [1:0] next_walk_right;\n\treg [1:0] next_aaah;\n\treg [1:0] next_digging;\n\n\talways @(posedge clk) begin\n\t\tif (areset) begin\n\t\t\tstate <= WALK_LEFT;\n\t\t\tfall_count <= 0;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\twalk_left <= next_walk_left;\n\t\t\twalk_right <= next_walk_right;\n\t\t\taaah <= next_aaah;\n\t\t\tdigging <= next_digging;\n\t\t\tif (next_aaah) begin\n\t\t\t\tfall_count <= 0;\n\t\t\tend else if (fall_count < 20) begin\n\t\t\t\tfall_count <= fall_count + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tWALK_LEFT: begin\n\t\t\t\tif (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend\n\t\t\t\tnext_walk_left = 1;\n\t\t\t\tnext_walk_right = 0;\n\t\t\t\tnext_aaah = 0;\n\t\t\t\tnext_digging = 0;\n\t\t\tend\n\t\t\tWALK_RIGHT: begin\n\t\t\t\tif (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend\n\t\t\t\tnext_walk_left = 0;\n\t\t\t\tnext_walk_right = 1;\n\t\t\t\tnext_aaah = 0;\n\t\t\t\tnext_digging = 0;\n\t\t\tend\n\t\t\tFALLING: begin\n\t\t\t\tif (ground) begin\n\t\t\t\t\tif (dig) begin\n\t\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend\n\t\t\t\tnext_walk_left = 0;\n\t\t\t\tnext_walk_right = 0;\n\t\t\t\tnext_aaah = 1;\n\t\t\t\tnext_digging = 0;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "review2015_fsm", "description": "We want to create a timer that:\n// (1) is started when a particular pattern (1101) is detected,\n// (2) shifts in 4 more bits to determine the duration to delay,\n// (3) waits for the counters to finish counting, and\n// (4) notifies the user and waits for the user to acknowledge the timer.\n// In this problem, implement just the finite-state machine that controls the timer. The data path (counters and some comparators) are not included here.\n// The serial data is available on the data input pin. When the pattern 1101 is received, the state machine must then assert output shift_ena for exactly 4 clock cycles. After that, the state machine asserts its counting output to indicate it is waiting for the counters, and waits until input done_counting is high.At that point, the state machine must assert done to notify the user the timer has timed out, and waits until input ack is 1 before being reset to look for the next occurrence of the start sequence (1101). The state machine should have a active high synchronous reset, setting the state to where it begins searching for the input sequence 1101.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput data,\n    output reg shift_ena,\n    output reg counting,\n    input done_counting,\n    output reg done,\n    input ack );\n", "completion": "    // Define the states\n    parameter IDLE = 2'b00;\n    parameter SHIFT = 2'b01;\n    parameter WAIT = 2'b10;\n\n    // Define the state register and next state logic\n    reg [1:0] state, next_state;\n    always @(posedge clk, posedge reset) begin\n        if (reset) begin\n            state <= IDLE;\n        end else begin\n            state <= next_state;\n        end\n    end\n\n    // Define the state transition logic\n    always @(*) begin\n        case (state)\n            IDLE: begin\n                if (data == 1'b1) begin\n                    next_state = SHIFT;\n                end else begin\n                    next_state = IDLE;\n                end\n            end\n            SHIFT: begin\n                if (shift_ena) begin\n                    next_state = WAIT;\n                end else begin\n                    next_state = SHIFT;\n                end\n            end\n            WAIT: begin\n                if (done_counting) begin\n                    next_state = DONE;\n                end else begin\n                    next_state = WAIT;\n                end\n            end\n            DONE: begin\n                if (ack) begin\n                    next_state = IDLE;\n                end else begin\n                    next_state = DONE;\n                end\n            end\n            default: begin\n                next_state = IDLE;\n            end\n        endcase\n    end\n\n    // Define the output logic\n    always @(*) begin\n        case (state)\n            IDLE: begin\n                shift_ena = 1'b0;\n                counting = 1'b0;\n                done = 1'b0;\n            end\n            SHIFT: begin\n                shift_ena = 1'b1;\n                counting = 1'b0;\n                done = 1'b0;\n            end\n            WAIT: begin\n                shift_ena = 1'b0;\n                counting = 1'b1;\n                done = 1'b0;\n            end\n            DONE: begin\n                shift_ena = 1'b0;\n                counting = 1'b0;\n                done = 1'b1;\n            end\n            default: begin\n                shift_ena = 1'b0;\n                counting = 1'b0;\n                done = 1'b0;\n            end\n        endcase\n    end\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "conwaylife", "description": "The \"game\" is played on a two-dimensional grid of cells, where each cell is either 1 (alive) or 0 (dead). At each time step, each cell changes state depending on how many neighbours it has:\n// (1) 0-1 neighbour: Cell becomes 0.\n// (2) 2 neighbours: Cell state does not change.\n// (3) 3 neighbours: Cell becomes 1.\n// (4) 4+ neighbours: Cell becomes 0.\n// The game is formulated for an infinite grid. In this circuit, we will use a 16x16 grid. To make things more interesting, we will use a 16x16 toroid, where the sides wrap around to the other side of the grid. For example, the corner cell (0,0) has 8 neighbours: (15,1), (15,0), (15,15), (0,1), (0,15), (1,1), (1,0), and (1,15). The 16x16 grid is represented by a length 256 vector, where each row of 16 cells is represented by a sub-vector: q[15:0] is row 0, q[31:16] is row 1, etc. \n// (1) load: Loads data into q at the next clock edge, for loading initial state. Active high synchronous.\n// (2) q: The 16x16 current state of the game, updated every clock cycle.\n// The game state should advance by one timestep every clock cycle.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [255:0] data,\n\toutput reg [255:0] q);\n", "completion": "\treg [255:0] next_q;\n\treg [255:0] temp_q;\n\n\tinteger i, j;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tfor (i = 0; i < 16; i = i + 1) begin\n\t\t\t\tfor (j = 0; j < 16; j = j + 1) begin\n\t\t\t\t\tinteger neighbours = 0;\n\t\t\t\t\tinteger index = i * 16 + j;\n\t\t\t\t\tif (i == 0 && j == 0) begin\n\t\t\t\t\t\tneighbours = q[255] + q[15] + q[14] + q[1] + q[254] + q[253] + q[252] + q[251];\n\t\t\t\t\tend else if (i == 0 && j == 15) begin\n\t\t\t\t\t\tneighbours = q[255] + q[15] + q[14] + q[0] + q[254] + q[253] + q[252] + q[250];\n\t\t\t\t\tend else if (i == 15 && j == 0) begin\n\t\t\t\t\t\tneighbours = q[14] + q[13] + q[1] + q[255] + q[254] + q[253] + q[251] + q[0];\n\t\t\t\t\tend else if (i == 15 && j == 15) begin\n\t\t\t\t\t\tneighbours = q[14] + q[13] + q[0] + q[255] + q[254] + q[253] + q[252] + q[250];\n\t\t\t\t\tend else if (i == 0) begin\n\t\t\t\t\t\tneighbours = q[15] + q[14] + q[1] + q[255] + q[254] + q[253] + q[252] + q[251] + q[250];\n\t\t\t\t\tend else if (i == 15) begin\n\t\t\t\t\t\tneighbours = q[14] + q[13] + q[1] + q[255] + q[254] + q[253] + q[252] + q[251] + q[250];\n\t\t\t\t\tend else if (j == 0) begin\n\t\t\t\t\t\tneighbours = q[15] + q[14] + q[1] + q[255] + q[254] + q[253] + q[252] + q[251] + q[250] + q[249] + q[16] + q[31];\n\t\t\t\t\tend else if (j == 15) begin\n\t\t\t\t\t\tneighbours = q[15] + q[14] + q[1] + q[255] + q[254] + q[253] + q[252] + q[251] + q[250] + q[249] + q[16] + q[31];\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tneighbours = q[15] + q[14] + q[1] + q[255] + q[254] + q[253] + q[252] + q[251] + q[250] + q[249] + q[248] + q[16] + q[31] + q[247] + q[246];\n\t\t\t\t\tend\n\t\t\t\t\tif (q[index] == 1) begin\n\t\t\t\t\t\tif (neighbours < 2 || neighbours > 3) begin\n\t\t\t\t\t\t\tnext_q[index] = 0;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tnext_q[index] = 1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (neighbours == 3) begin\n\t\t\t\t\t\t\tnext_q[index] = 1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tnext_q[index] = 0;\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\tq <= next_q;\n\t\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "lemmings3", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"aaah!\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// In addition to walking and falling, Lemmings can sometimes be told to do useful things, like dig (it starts digging when dig=1). A Lemming can dig if it is currently walking on ground (ground=1 and not falling), and will continue digging until it reaches the other side (ground=0). At that point, since there is no ground, it will fall (aaah!), then continue walking in its original direction once it hits ground again. As with falling, being bumped while digging has no effect, and being told to dig when falling or when there is no ground is ignored. (In other words, a walking Lemming can fall, dig, or switch directions. If more than one of these conditions are satisfied, fall has higher precedence than dig, which has higher precedence than switching directions.)\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\tinput dig,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah,\n\toutput digging\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg [1:0] prev_state;\n\treg [1:0] prev_prev_state;\n\treg [1:0] prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "count_clock", "description": "Create a set of counters suitable for use as a 12-hour clock (with am/pm indicator). Your counters are clocked by a fast-running clk, with a pulse on ena whenever your clock should increment (i.e., once per second, while \"clk\" is much faster than once per second). The signal \"pm\" is asserted if the clock is PM, or is otherwise AM. hh, mm, and ss are two BCD (Binary-Coded Decimal) digits each for hours (01-12), minutes (00-59), and seconds (00-59). Reset is the active high synchronous signal that resets the clock to \"12:00 AM.\" Reset has higher priority than enable and can occur even when not enabled.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput ena,\n\toutput reg pm,\n\toutput reg [7:0] hh,\n\toutput reg [7:0] mm,\n\toutput reg [7:0] ss);\n", "completion": "\treg [3:0] h_tens, h_ones, m_tens, m_ones, s_tens, s_ones;\n\treg [1:0] am_pm;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\th_tens <= 4'b0001;\n\t\t\th_ones <= 4'b0000;\n\t\t\tm_tens <= 4'b0000;\n\t\t\tm_ones <= 4'b0000;\n\t\t\ts_tens <= 4'b0000;\n\t\t\ts_ones <= 4'b0000;\n\t\t\tam_pm <= 2'b00;\n\t\t\tpm <= 1'b0;\n\t\tend else if (ena) begin\n\t\t\tif (s_ones == 4'b1001) begin\n\t\t\t\ts_ones <= 4'b0000;\n\t\t\t\ts_tens <= 4'b0001;\n\t\t\tend else begin\n\t\t\t\ts_ones <= s_ones + 1;\n\t\t\tend\n\n\t\t\tif (s_tens == 4'b0101 && s_ones == 4'b0000) begin\n\t\t\t\tm_ones <= 4'b0000;\n\t\t\t\tm_tens <= 4'b0001;\n\t\t\tend else if (s_tens == 4'b1001) begin\n\t\t\t\ts_tens <= 4'b0000;\n\t\t\t\tm_ones <= m_ones + 1;\n\t\t\tend else begin\n\t\t\t\ts_tens <= s_tens + 1;\n\t\t\tend\n\n\t\t\tif (m_ones == 4'b1001) begin\n\t\t\t\tm_ones <= 4'b0000;\n\t\t\t\tm_tens <= 4'b0001;\n\t\t\tend else begin\n\t\t\t\tm_ones <= m_ones + 1;\n\t\t\tend\n\n\t\t\tif (m_tens == 4'b0101 && m_ones == 4'b0000) begin\n\t\t\t\th_ones <= 4'b0000;\n\t\t\t\th_tens <= 4'b0001;\n\t\t\tend else if (m_tens == 4'b1001) begin\n\t\t\t\tm_tens <= 4'b0000;\n\t\t\t\th_ones <= h_ones + 1;\n\t\t\tend else begin\n\t\t\t\tm_tens <= m_tens + 1;\n\t\t\tend\n\n\t\t\tif (h_ones == 4'b1001) begin\n\t\t\t\th_ones <= 4'b0000;\n\t\t\t\th_tens <= 4'b0001;\n\t\t\tend else begin\n\t\t\t\th_ones <= h_ones + 1;\n\t\t\tend\n\n\t\t\tif (h_tens == 4'b0100 && h_ones == 4'b0000) begin\n\t\t\t\tam_pm <= 2'b01;\n\t\t\tend else if (h_tens == 4'b1001) begin\n\t\t\t\th_tens <= 4'b0000;\n\t\t\t\th_ones <= 4'b0001;\n\t\t\tend else begin\n\t\t\t\th_tens <= h_tens + 1;\n\t\t\tend\n\n\t\t\tif (h_tens == 4'b0010 && h_ones == 4'b1001) begin\n\t\t\t\th_tens <= 4'b0000;\n\t\t\t\th_ones <= 4'b0000;\n\t\t\t\tam_pm <= 2'b10;\n\t\t\tend else if (h_tens == 4'b0011 && h_ones == 4'b0000) begin\n\t\t\t\th_tens <= 4'b0000;\n\t\t\t\th_ones <= 4'b0001;\n\t\t\t\tam_pm <= 2'b10;\n\t\t\tend else begin\n\t\t\t\th_tens <= h_tens;\n\t\t\t\th_ones <= h_ones;\n\t\t\tend\n\n\t\t\tif (am_pm == 2'b10) begin\n\t\t\t\tpm <= 1'b1;\n\t\t\tend else begin\n\t\t\t\tpm <= 1'b0;\n\t\t\tend\n\t\tend\n\tend\n\nendmodule", "result": "failed: 352412 out of 352413 samples.", "passed": false}
{"task_id": "lemmings2", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"aaah!\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah\n);\n", "completion": "\t// Define the states\n\tlocalparam WALK_LEFT = 2'b00;\n\tlocalparam WALK_RIGHT = 2'b01;\n\tlocalparam FALLING = 2'b10;\n\n\t// Define the state register and next state logic\n\treg [1:0] state;\n\treg [1:0] next_state;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= WALK_LEFT;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\t// Define the output logic\n\tassign walk_left = (state == WALK_LEFT);\n\tassign walk_right = (state == WALK_RIGHT);\n\tassign aaah = (state == FALLING);\n\n\t// Define the next state logic\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tWALK_LEFT: begin\n\t\t\t\tif (bump_left && bump_right) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (ground == 0) begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend\n\t\t\tend\n\t\t\tWALK_RIGHT: begin\n\t\t\t\tif (bump_left && bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (ground == 0) begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend\n\t\t\tend\n\t\t\tFALLING: begin\n\t\t\t\tif (ground == 1) begin\n\t\t\t\t\tif (bump_left && bump_right) begin\n\t\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 155 out of 441 samples.", "passed": false}
{"task_id": "countbcd", "description": "Build a 4-digit BCD (binary-coded decimal) counter. Each decimal digit is encoded using 4 bits: q[3:0] is the ones digit, q[7:4] is the tens digit, etc. For digits [3:1], also output an enable signal indicating when each of the upper three digits should be incremented. Include a synchronous active-high reset.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput [3:1] ena,\n\toutput reg [15:0] q);\n", "completion": "\treg [3:0] ones_digit;\n\treg [3:0] tens_digit;\n\treg [3:0] hundreds_digit;\n\treg [3:0] thousands_digit;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tones_digit <= 4'b0000;\n\t\t\ttens_digit <= 4'b0000;\n\t\t\thundreds_digit <= 4'b0000;\n\t\t\tthousands_digit <= 4'b0000;\n\t\t\tq <= 16'b0000000000000000;\n\t\tend else begin\n\t\t\tif (ones_digit == 4'b1001) begin\n\t\t\t\tones_digit <= 4'b0000;\n\t\t\t\tif (tens_digit == 4'b1001) begin\n\t\t\t\t\ttens_digit <= 4'b0000;\n\t\t\t\t\tif (hundreds_digit == 4'b1001) begin\n\t\t\t\t\t\thundreds_digit <= 4'b0000;\n\t\t\t\t\t\tif (thousands_digit == 4'b1001) begin\n\t\t\t\t\t\t\tthousands_digit <= 4'b0000;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tthousands_digit <= thousands_digit + 1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\thundreds_digit <= hundreds_digit + 1;\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\ttens_digit <= tens_digit + 1;\n\t\t\t\tend\n\t\t\tend else begin\n\t\t\t\tones_digit <= ones_digit + 1;\n\t\t\tend\n\t\t\tq <= {thousands_digit, hundreds_digit, tens_digit, ones_digit};\n\t\tend\n\tend\n\n\tassign ena = {thousands_digit[3], hundreds_digit[3], tens_digit[3]};\n\n\nendmodule", "result": "failed: 39776 out of 39805 samples.", "passed": false}
{"task_id": "mux2to1v", "description": "Create a 2-1 multiplexer. When sel=0, choose a. When sel=1, choose b.", "prompt": "module top_module (\n\tinput [99:0] a,\n\tinput [99:0] b,\n\tinput sel,\n\toutput [99:0] out\n);\n", "completion": "\tassign out = sel ? b : a;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q6b", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Assume that you want to Implement the FSM using three flip-flops and state codes y[3:1] = 000, 001, ..., 101 for states A, B, ..., F, respectively. Implement just the next-state logic for y[2] in Verilog. The output Y2 is y[2].", "prompt": "module top_module(\n\tinput [3:1] y,\n\tinput w,\n\toutput reg Y2);\n", "completion": "\talways @(*) begin\n\t\tcase(y)\n\t\t\t3'b000: Y2 = w;\n\t\t\t3'b001: Y2 = ~w;\n\t\t\t3'b010: Y2 = 1'b0;\n\t\t\t3'b011: Y2 = 1'b1;\n\t\t\t3'b100: Y2 = 1'b0;\n\t\t\t3'b101: Y2 = 1'b1;\n\t\t\tdefault: Y2 = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 38 out of 100 samples.", "passed": false}
{"task_id": "ringer", "description": "Suppose you are designing a circuit to control a cellphone's ringer and vibration motor. Whenever the phone needs to ring from an incoming call (input ring), your circuit must either turn on the ringer (output ringer = 1) or the motor (output motor = 1), but not both. If the phone is in vibrate mode (input vibrate_mode = 1), turn on the motor. Otherwise, turn on the ringer.", "prompt": "module top_module(\n\tinput ring, \n\tinput vibrate_mode,\n\toutput ringer,\n\toutput motor\n);\n", "completion": "\twire not_ring;\n\twire not_vibrate_mode;\n\t\n\tnot gate1(not_ring, ring);\n\tnot gate2(not_vibrate_mode, vibrate_mode);\n\t\n\tand gate3(ringer, not_ring, not_vibrate_mode);\n\tand gate4(motor, not_ring, vibrate_mode);\n\t\n\nendmodule", "result": "failed: 19 out of 19 samples.", "passed": false}
{"task_id": "alwaysblock1", "description": "Build an AND gate using both an assign statement and a combinational always block. ", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out_assign,\n\toutput reg out_alwaysblock\n);\n", "completion": "assign out_assign = a & b;\n\nalways @(*) begin\n\tout_alwaysblock = a & b;\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "zero", "description": "Build a circuit that always outputs a LOW.", "prompt": "module top_module(\n\toutput zero);\n", "completion": "\tassign zero = 1'b0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit7", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               q               \n// 0ns             0               x               x               \n// 5ns             1               0               x               \n// 10ns            0               0               x               \n// 15ns            1               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               1               \n// 30ns            0               0               1               \n// 35ns            1               1               1               \n// 40ns            0               1               1               \n// 45ns            1               1               0               \n// 50ns            0               1               0               \n// 55ns            1               1               0               \n// 60ns            0               1               0               \n// 65ns            1               1               0               \n// 70ns            0               1               0               \n// 75ns            1               1               0               \n// 80ns            0               1               0               \n// 85ns            1               1               0               \n// 90ns            0               1               0         ", "prompt": "module top_module (\n\tinput clk,\n\tinput a, \n\toutput reg q\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (a == 1) begin\n\t\t\tq <= 0;\n\t\tend else begin\n\t\t\tq <= 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2014_q5a", "description": "You are to design a one-input one-output serial 2's complementer Moore state machine. The input (x) is a series of bits (one per clock cycle) beginning with the least-significant bit of the number, and the output (Z) is the 2's complement of the input. The machine will accept input numbers of arbitrary length. The circuit requires a positive edge triggered asynchronous reset. The conversion begins when Reset is released and stops when Reset is asserted.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput x,\n\toutput z\n);\n", "completion": "\treg [31:0] shift_reg;\n\treg [31:0] twos_comp;\n\treg [4:0] state;\n\n\tparameter IDLE = 2'b00;\n\tparameter SHIFT = 2'b01;\n\tparameter COMP = 2'b10;\n\n\talways @(posedge clk or negedge areset) begin\n\t\tif (!areset) begin\n\t\t\tshift_reg <= 0;\n\t\t\ttwos_comp <= 0;\n\t\t\tstate <= IDLE;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tshift_reg <= x;\n\t\t\t\t\ttwos_comp <= 0;\n\t\t\t\t\tstate <= SHIFT;\n\t\t\t\tend\n\t\t\t\tSHIFT: begin\n\t\t\t\t\tshift_reg <= {shift_reg[30:0], 1'b0};\n\t\t\t\t\tif (shift_reg == 0) begin\n\t\t\t\t\t\tstate <= COMP;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tCOMP: begin\n\t\t\t\t\ttwos_comp <= ~shift_reg + 1;\n\t\t\t\t\tstate <= IDLE;\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign z = twos_comp[0];\n\n\nendmodule", "result": "failed: 210 out of 436 samples.", "passed": false}
{"task_id": "fsm3", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Implement this state machine. Include a positive edge triggered asynchronous reset that resets the FSM to state A.\n \n// state | next state in=0, next state in=1 | output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg out_reg;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= 2'b00;\n\t\t\tout_reg <= 1'b0;\n\t\tend\n\t\telse begin\n\t\t\tstate <= next_state;\n\t\t\tout_reg <= out_reg;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = 2'b00;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tnext_state = in ? 2'b10 : 2'b01;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tnext_state = in ? 2'b00 : 2'b11;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tnext_state = in ? 2'b10 : 2'b01;\n\t\t\t\tout_reg = 1'b1;\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = out_reg;\n\n\nendmodule", "result": "failed: 29 out of 230 samples.", "passed": false}
{"task_id": "vector2", "description": "Build a circuit that reverses the byte order of a 32-bit vector.", "prompt": "module top_module (\n\tinput [31:0] in,\n\toutput [31:0] out\n);\n", "completion": "\tassign out = {in[7:0], in[15:8], in[23:16], in[31:24]};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4c", "description": "Implement a simple D flip flop with active high synchronous reset (reset output to 0).", "prompt": "module top_module (\n\tinput clk,\n\tinput d,\n\tinput r,\n\toutput logic q\n);\n", "completion": "always @(posedge clk) begin\n\tif (r) begin\n\t\tq <= 0;\n\tend else begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "mt2015_q4a", "description": "Implement the boolean function z = (x^y) & x.", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\tassign z = (x^y) & x;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "shift18", "description": "Build a 64-bit arithmetic shift register, with synchronous load. The shifter can shift both left and right, and by 1 or 8 bit positions, selected by \"amount.\" Assume the right shit is an arithmetic right shift. \n\n// Signals are defined as below:\n// (1) load: Loads shift register with data[63:0] instead of shifting. Active high.\n// (2) ena: Chooses whether to shift. Active high. \n// (3) amount: Chooses which direction and how much to shift. \n//     (a) 2'b00: shift left by 1 bit. \n//     (b) 2'b01: shift left by 8 bits. \n//     (c) 2'b10: shift right by 1 bit. \n//     (d) 2'b11: shift right by 8 bits. \n// (4) q: The contents of the shifter.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput ena,\n\tinput [1:0] amount,\n\tinput [63:0] data,\n\toutput reg [63:0] q);\n", "completion": "\treg [63:0] shift_reg;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tshift_reg <= data;\n\t\tend else if (ena) begin\n\t\t\tcase (amount)\n\t\t\t\t2'b00: shift_reg <= {shift_reg[62:0], 1'b0};\n\t\t\t\t2'b01: shift_reg <= {shift_reg[55:0], 8'b0};\n\t\t\t\t2'b10: shift_reg <= {1'b0, shift_reg[63:1]};\n\t\t\t\t2'b11: shift_reg <= {8'b0, shift_reg[63:8]};\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign q = shift_reg;\n\n\nendmodule", "result": "failed: 1356 out of 4041 samples.", "passed": false}
{"task_id": "ece241_2013_q8", "description": "Implement a Mealy-type finite state machine that recognizes the sequence \"101\" on an input signal named x. Your FSM should have an output signal, z, that is asserted to logic-1 when the \"101\" sequence is detected. Your FSM should also have a negative edge triggered asynchronous reset. You may only have 3 states in your state machine. Your FSM should recognize overlapping sequences.", "prompt": "module top_module (\n\tinput clk,\n\tinput aresetn,\n\tinput x,\n\toutput reg z\n);\n", "completion": "\tparameter IDLE = 2'b00;\n\tparameter STATE1 = 2'b01;\n\tparameter STATE2 = 2'b10;\n\t\n\treg [1:0] state;\n\treg [1:0] next_state;\n\t\n\talways @(posedge clk or negedge aresetn) begin\n\t\tif (aresetn == 0) begin\n\t\t\tstate <= IDLE;\n\t\t\tz <= 0;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (x == 1) begin\n\t\t\t\t\t\tnext_state = STATE1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state = IDLE;\n\t\t\t\t\tend\n\t\t\t\t\tz <= 0;\n\t\t\t\tend\n\t\t\t\tSTATE1: begin\n\t\t\t\t\tif (x == 0) begin\n\t\t\t\t\t\tnext_state = STATE2;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state = STATE1;\n\t\t\t\t\tend\n\t\t\t\t\tz <= 0;\n\t\t\t\tend\n\t\t\t\tSTATE2: begin\n\t\t\t\t\tif (x == 1) begin\n\t\t\t\t\t\tnext_state = IDLE;\n\t\t\t\t\t\tz <= 1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state = STATE2;\n\t\t\t\t\t\tz <= 0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\nendmodule", "result": "failed: 92 out of 440 samples.", "passed": false}
{"task_id": "m2014_q6", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Implement this state machine in Verilog.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput w,\n\toutput z\n);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b100;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b101;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b110;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b101;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b101;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "fsm_ps2data", "description": "We want a finite state machine that will search for message boundaries when given an input byte stream. The algorithm we'll use is to discard bytes until we see one with in[3]=1. We then assume that this is byte 1 of a message, and signal the receipt of a message once all 3 bytes have been received (done). The FSM should signal done in the cycle immediately after the third byte of each message was successfully received.\n\n// Implement the datapath module that will output the 24-bit (3 byte) message whenever a packet is received (out_bytes[23:16] is the first byte, out_bytes[15:8] is the second byte, etc.). The reset signal is active high synchronous. out_bytes needs to be valid whenever the done signal is asserted. You may output anything at other times (i.e., don't-care). \n\n// Waveform example:\n// time            clk             reset           in[7:0]         done            out_bytes       \n// 0ns             0               1                0              x                    x          \n// 5ns             1               1                0              0                    x          \n// 10ns            0               1                0              0                    x          \n// 15ns            1               0               2c              0                    x          \n// 20ns            0               0               2c              0                    x          \n// 25ns            1               0               81              0                    x          \n// 30ns            0               0               81              0                    x          \n// 35ns            1               0                9              0                    x          \n// 40ns            0               0                9              0                    x          \n// 45ns            1               0               6b              1               2c8109          \n// 50ns            0               0               6b              1               2c8109          \n// 55ns            1               0                d              0                    x          \n// 60ns            0               0                d              0                    x          \n// 65ns            1               0               8d              0                    x          \n// 70ns            0               0               8d              0                    x          \n// 75ns            1               0               6d              1               6b0d8d          \n// 80ns            0               0               6d              1               6b0d8d          \n// 85ns            1               0               12              0                    x          \n// 90ns            0               0               12              0                    x          \n// 95ns            1               0                1              0                    x          \n// 100ns           0               0                1              0                    x          \n// 105ns           1               0                d              1               6d1201          \n// 110ns           0               0                d              1               6d1201          \n// 115ns           1               0               76              0                    x          \n// 120ns           0               0               76              0                    x          \n// 125ns           1               0               3d              0                    x          \n// 130ns           0               0               3d              0                    x          \n// 135ns           1               0               ed              1                d763d          \n// 140ns           0               0               ed              1                d763d          \n// 145ns           1               0               8c              0                    x          \n// 150ns           0               0               8c              0                    x          \n// 155ns           1               0               f9              0                    x          \n// 160ns           0               0               f9              0                    x          \n// 165ns           1               0               ce              1               ed8cf9          \n// 170ns           0               0               ce              1               ed8cf9          \n// 175ns           1               0               c5              0                    x          \n// 180ns           0               0               c5              0                    x          \n// 185ns           1               0               aa              0                    x          \n// 190ns           0               0               aa              0                    x          ", "prompt": "module top_module (\n\tinput clk,\n\tinput [7:0] in,\n\tinput reset,\n\toutput [23:0] out_bytes,\n\toutput done\n);\n", "completion": "reg [7:0] byte_buffer [2:0];\nreg [1:0] byte_count;\nreg done_reg;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tbyte_count <= 0;\n\t\tdone_reg <= 0;\n\tend else begin\n\t\tif (byte_count == 0 && in[3] == 1) begin\n\t\t\tbyte_buffer[0] <= in;\n\t\t\tbyte_count <= 1;\n\t\tend else if (byte_count == 1) begin\n\t\t\tbyte_buffer[1] <= in;\n\t\t\tbyte_count <= 2;\n\t\tend else if (byte_count == 2) begin\n\t\t\tbyte_buffer[2] <= in;\n\t\t\tbyte_count <= 0;\n\t\t\tdone_reg <= 1;\n\t\tend else begin\n\t\t\tdone_reg <= 0;\n\t\tend\n\tend\nend\n\nassign out_bytes = {byte_buffer[2], byte_buffer[1], byte_buffer[0]};\nassign done = done_reg;\n\n\nendmodule", "result": "failed: 1384 out of 1619 samples.", "passed": false}
{"task_id": "2012_q2b", "description": "\n// Consider the state machine shown below:\n\n// A (0) --1--> B\n// A (0) --0--> A\n// B (0) --1--> C\n// B (0) --0--> D\n// C (0) --1--> E\n// C (0) --0--> D\n// D (0) --1--> F\n// D (0) --0--> A\n// E (1) --1--> E\n// E (1) --0--> D\n// F (1) --1--> C\n// F (1) --0--> D\n\n// Assume that a one-hot code is used with the state assignment y[5:0] = 000001(A), 000010(B), 000100(C), 001000(D), 010000(E), 100000(F)\n\n// Write a Verilog for the signal Y1, which is the input of state flip-flop y[1], for the signal Y3, which is the input of state flip-flop y[3]. Derive the Verilog by inspection assuming a one-hot encoding.\n", "prompt": "module top_module (\n\tinput [5:0] y,\n\tinput w,\n\toutput Y1,\n\toutput Y3\n);\n", "completion": "\twire [5:0] state;\n\tassign state = y[5:0];\n\n\tassign Y1 = (state == 6'b000001) ? 1'b1 :\n\t\t\t\t(state == 6'b000010) ? 1'b0 :\n\t\t\t\t(state == 6'b000100) ? 1'b1 :\n\t\t\t\t(state == 6'b001000) ? 1'b0 :\n\t\t\t\t(state == 6'b010000) ? 1'b1 :\n\t\t\t\t(state == 6'b100000) ? 1'b0 :\n\t\t\t\t1'b0;\n\n\tassign Y3 = (state == 6'b000001) ? 1'b0 :\n\t\t\t\t(state == 6'b000010) ? 1'b1 :\n\t\t\t\t(state == 6'b000100) ? 1'b0 :\n\t\t\t\t(state == 6'b001000) ? 1'b1 :\n\t\t\t\t(state == 6'b010000) ? 1'b0 :\n\t\t\t\t(state == 6'b100000) ? 1'b1 :\n\t\t\t\t1'b0;\n\n\nendmodule", "result": "failed: 392 out of 600 samples.", "passed": false}
{"task_id": "vector0", "description": "Build a circuit that has one 3-bit input, then outputs the same vector, and also splits it into three separate 1-bit outputs. Connect output o0 to the input vector's position 0, o1 to position 1, etc.", "prompt": "module top_module(\n\tinput [2:0] vec, \n\toutput [2:0] outv,\n\toutput o2,\n\toutput o1,\n\toutput o0\n);\n", "completion": "\tassign outv = vec;\n\tassign o2 = vec[2];\n\tassign o1 = vec[1];\n\tassign o0 = vec[0];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap4", "description": "Implement the circuit described by the Karnaugh map below.\n\n//        ab\n// cd   00 01 11 10\n//  00 | 0 | 1 | 0 | 1 |\n//  01 | 1 | 0 | 1 | 0 |\n//  11 | 0 | 1 | 0 | 1 |\n//  10 | 1 | 0 | 1 | 0 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput reg out\n);\n", "completion": "\talways @(*) begin\n\t\tcase ({a,b,c,d})\n\t\t\t4'b0000: out = 1'b0;\n\t\t\t4'b0001: out = 1'b1;\n\t\t\t4'b0010: out = 1'b0;\n\t\t\t4'b0011: out = 1'b1;\n\t\t\t4'b0100: out = 1'b1;\n\t\t\t4'b0101: out = 1'b0;\n\t\t\t4'b0110: out = 1'b1;\n\t\t\t4'b0111: out = 1'b0;\n\t\t\t4'b1000: out = 1'b0;\n\t\t\t4'b1001: out = 1'b1;\n\t\t\t4'b1010: out = 1'b0;\n\t\t\t4'b1011: out = 1'b1;\n\t\t\t4'b1100: out = 1'b1;\n\t\t\t4'b1101: out = 1'b0;\n\t\t\t4'b1110: out = 1'b1;\n\t\t\t4'b1111: out = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 112 out of 232 samples.", "passed": false}
{"task_id": "vector1", "description": "Build a combinational circuit that splits an input half-word (16 bits, [15:0] ) into lower [7:0] and upper [15:8] bytes.", "prompt": "module top_module (\n\tinput [15:0] in,\n\toutput [7:0] out_hi,\n\toutput [7:0] out_lo\n);\n", "completion": "\tassign out_hi = in[15:8];\n\tassign out_lo = in[7:0];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "norgate", "description": "Create a module that implements a NOR gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = ~(a | b);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "alwaysblock2", "description": "Build an XOR gate three ways, using an assign statement (output out_assign), a combinational always block (output out_always_comb), and a clocked always block (output out_always_ff). Note that the clocked always block produces a different circuit from the other two: There is a flip-flop so the output is delayed.", "prompt": "module top_module(\n\tinput clk,\n\tinput a, \n\tinput b,\n\toutput out_assign,\n\toutput reg out_always_comb,\n\toutput reg out_always_ff\n);\n", "completion": "// Using assign statement\nassign out_assign = a ^ b;\n\n// Using combinational always block\nalways @(*) begin\n\tout_always_comb = a ^ b;\nend\n\n// Using clocked always block\nalways @(posedge clk) begin\n\tout_always_ff <= a ^ b;\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q6c", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Resets into state A. For this part, assume that a one-hot code is used with the state assignment y[6:1] = 000001, 000010, 000100, 001000, 010000, 100000 for states A, B,..., F, respectively.\n\n// Write Verilog for the next-state signals Y2 and Y4 corresponding to signal y[2] and y[4]. Derive the logic equations by inspection assuming a one-hot encoding. ", "prompt": "module top_module (\n\tinput [6:1] y,\n\tinput w,\n\toutput Y2,\n\toutput Y4\n);\n", "completion": "\twire [6:1] next_state;\n\t\n\t// Next-state logic\n\tassign next_state[1] = (y[1] == 1'b0) ? 1'b1 : 1'b0; // A\n\tassign next_state[2] = (y[2] == 1'b0) ? 1'b1 : 1'b0; // B\n\tassign next_state[3] = (y[3] == 1'b0) ? 1'b1 : 1'b0; // C\n\tassign next_state[4] = (y[4] == 1'b0) ? 1'b1 : 1'b0; // D\n\tassign next_state[5] = (y[5] == 1'b0) ? 1'b1 : 1'b0; // E\n\tassign next_state[6] = (y[6] == 1'b0) ? 1'b1 : 1'b0; // F\n\t\n\t// Output logic\n\tassign Y2 = next_state[2];\n\tassign Y4 = next_state[4];\n\t\n\nendmodule", "result": "failed: 478 out of 600 samples.", "passed": false}
{"task_id": "mux256to1", "description": "Create a 1-bit wide, 256-to-1 multiplexer. The 256 inputs are all packed into a single 256-bit input vector. sel=0 should select in[0], sel=1 selects bits in[1], sel=2 selects bits in[2], etc.", "prompt": "module top_module (\n\tinput [255:0] in,\n\tinput [7:0] sel,\n\toutput  out\n);\n", "completion": "\tassign out = in[sel];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q4a", "description": "Consider an n-bit shift register circuit. Inputs E are for enabling shift, R for value to load, L is asserted when it should load, and w is the input to the first stage of the shift register. Write a Verilog module named top_module for one stage of this circuit, including both the flip-flop and multiplexers.", "prompt": "module top_module (\n\tinput clk,\n\tinput w,\n\tinput R,\n\tinput E,\n\tinput L,\n\toutput reg Q\n);\n", "completion": "\treg D;\n\n\talways @(posedge clk) begin\n\t\tif (L) begin\n\t\t\tD <= R;\n\t\tend else if (E) begin\n\t\t\tD <= Q;\n\t\tend\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (E) begin\n\t\t\tQ <= D;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 80 out of 200 samples.", "passed": false}
{"task_id": "ece241_2014_q4", "description": "Given the finite state machine circuit described below, assume that the D flip-flops are initially reset to zero before the machine begins.\n\n// Build this circuit in Verilog.\n\n// Input x goes to three different two-input gates: a XOR, an AND, and a OR gate. Each of the three gates is connected to the input of a D flip-flop and then the flip-flop outputs all go to a three-input XNOR, whose output is Z. The second input of the XOR is its corresponding flip-flop's output, the second input of the AND is its corresponding flip-flop's complemented output, and finally the second input of the OR is its corresponding flip-flop's complementary output.", "prompt": "module top_module (\n\tinput clk,\n\tinput x,\n\toutput z\n);\n", "completion": "\t// D flip-flops\n\treg d1, d2, d3;\n\n\t// Two-input gates\n\twire xor_out, and_out, or_out;\n\tassign xor_out = x ^ d1;\n\tassign and_out = x & ~d2;\n\tassign or_out = x | ~d3;\n\n\t// D flip-flop inputs\n\talways @(posedge clk) begin\n\t\td1 <= xor_out;\n\t\td2 <= and_out;\n\t\td3 <= or_out;\n\tend\n\n\t// Three-input XNOR gate\n\tassign z = ~(d1 ^ d2 ^ d3);\n\n\nendmodule", "result": "failed: 118 out of 118 samples.", "passed": false}
{"task_id": "circuit4", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               0               \n// 5ns             0               0               0               0               0               \n// 10ns            0               0               0               0               0               \n// 15ns            0               0               0               0               0               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               1               \n// 30ns            0               0               1               1               1               \n// 35ns            0               1               0               0               1               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               1               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               0               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               1               \n// 75ns            1               1               0               0               1               \n// 80ns            1               1               0               1               1               \n// 85ns            1               1               1               0               1               \n// 90ns            1               1               1               1               1               ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = (a & b) | (c & d);\n\n\nendmodule", "result": "failed: 38 out of 121 samples.", "passed": false}
{"task_id": "rule110", "description": "Rule 110 is a one-dimensional cellular automaton with interesting properties (such as being Turing-complete). There is a one-dimensional array of cells (on or off). At each time step, the state of each cell changes. In Rule 110, the next state of each cell depends only on itself and its two neighbours, according to the following table:\n// Left | Center | Right | Center's next state\n// 1 | 1 | 1 | 0\n// 1 | 1 | 0 | 1\n// 1 | 0 | 1 | 1\n// 1 | 0 | 0 | 0\n// 0 | 1 | 1 | 1\n// 0 | 1 | 0 | 1\n// 0 | 0 | 1 | 1\n// 0 | 0 | 0 | 0 \n// In this circuit, create a 512-cell system (q[511:0]), and advance by one time step each clock cycle. The synchronous active high load input indicates the state of the system should be loaded with data[511:0]. Assume the boundaries (q[-1] and q[512]) are both zero (off).", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [511:0] data,\n\toutput reg [511:0] q);\n", "completion": "\treg [511:0] next_q;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tnext_q[0] <= 0;\n\t\t\tnext_q[511] <= 0;\n\t\t\tfor (int i = 1; i < 511; i = i + 1) begin\n\t\t\t\tcase ({q[i-1], q[i], q[i+1]})\n\t\t\t\t\t3'b111: next_q[i] = 0;\n\t\t\t\t\t3'b110: next_q[i] = 1;\n\t\t\t\t\t3'b101: next_q[i] = 1;\n\t\t\t\t\t3'b100: next_q[i] = 0;\n\t\t\t\t\t3'b011: next_q[i] = 1;\n\t\t\t\t\t3'b010: next_q[i] = 1;\n\t\t\t\t\t3'b001: next_q[i] = 1;\n\t\t\t\t\t3'b000: next_q[i] = 0;\n\t\t\t\tendcase\n\t\t\tend\n\t\t\tq <= next_q;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 6220 out of 6283 samples.", "passed": false}
{"task_id": "fsm3s", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Implement this state machine. Include a synchronous active high reset that resets the FSM to state A. \n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg out_reg;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 2'b00;\n\t\t\tout_reg <= 1'b0;\n\t\tend\n\t\telse begin\n\t\t\tstate <= next_state;\n\t\t\tout_reg <= out_reg;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = in ? 2'b10 : 2'b01;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tnext_state = in ? 2'b11 : 2'b00;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tnext_state = in ? 2'b00 : 2'b11;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b10;\n\t\t\t\tout_reg = 1'b1;\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = out_reg;\n\n\nendmodule", "result": "failed: 66 out of 230 samples.", "passed": false}
{"task_id": "circuit5", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               e               q               \n// 0ns             x               x               x               x               x               x               \n// 5ns             x               x               x               x               x               x               \n// 10ns            x               x               x               x               x               x               \n// 15ns            a               b               0               d               e               b               \n// 20ns            a               b               1               d               e               e               \n// 25ns            a               b               2               d               e               a               \n// 30ns            a               b               3               d               e               d               \n// 35ns            a               b               4               d               e               f               \n// 40ns            a               b               5               d               e               f               \n// 45ns            a               b               6               d               e               f               \n// 50ns            a               b               7               d               e               f               \n// 55ns            a               b               8               d               e               f               \n// 60ns            a               b               9               d               e               f               \n// 65ns            a               b               a               d               e               f               \n// 70ns            a               b               b               d               e               f               \n// 75ns            a               b               c               d               e               f               \n// 80ns            a               b               d               d               e               f               \n// 85ns            a               b               e               d               e               f               \n// 90ns            a               b               f               d               e               f               ", "prompt": "module top_module (\n\tinput [3:0] a, \n\tinput [3:0] b, \n\tinput [3:0] c, \n\tinput [3:0] d,\n\tinput [3:0] e,\n\toutput reg [3:0] q\n);\n", "completion": "\talways @(*) begin\n\t\tcase ({a, b, c, d, e})\n\t\t\t5'b00000: q = 4'b0000;\n\t\t\t5'b00001: q = 4'b0001;\n\t\t\t5'b00010: q = 4'b0010;\n\t\t\t5'b00011: q = 4'b0011;\n\t\t\t5'b00100: q = 4'b0100;\n\t\t\t5'b00101: q = 4'b0101;\n\t\t\t5'b00110: q = 4'b0110;\n\t\t\t5'b00111: q = 4'b0111;\n\t\t\t5'b01000: q = 4'b1000;\n\t\t\t5'b01001: q = 4'b1001;\n\t\t\t5'b01010: q = 4'b1010;\n\t\t\t5'b01011: q = 4'b1011;\n\t\t\t5'b01100: q = 4'b1100;\n\t\t\t5'b01101: q = 4'b1101;\n\t\t\t5'b01110: q = 4'b1110;\n\t\t\t5'b01111: q = 4'b1111;\n\t\t\tdefault: q = 4'b0000;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 135 out of 141 samples.", "passed": false}
{"task_id": "bugs_mux2", "description": "Find the bug and fix this 8-bit wide 2-to-1 mux.\n\n// module top_module (\n//     input sel,\n//     input [7:0] a,\n//     input [7:0] b,\n//     output out  );\n\n//     assign out = (~sel & a) | (sel & b);\n\n// endmodule", "prompt": "module top_module (\n\tinput sel,\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput reg [7:0] out\n);\n", "completion": "\talways @(*) begin\n\t\tif (sel == 1'b0) begin\n\t\t\tout = a;\n\t\tend else begin\n\t\t\tout = b;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 111 out of 114 samples.", "passed": false}
{"task_id": "mt2015_muxdff", "description": "Consider this Verilog module \"full_module\":\n\n// module full_module (\n//     input [2:0] r,\n//     input L,\n//     input clk,\n//     output reg [2:0] q\n);\n\n// always @(posedge clk) begin\n//     if (L) begin\n//         q <= r;\n//     end else begin\n//         q <= {q[1] ^ q[2], q[0], q[2]};\n//     end\n// end\n\n// endmodule\n\n// You want to create a hierarchical Verilog design where a flipflop and 2-1 multiplexer are in a submodule, and that submodule is instantiated three times in this code. Create the submodule called \"top_module\".\n", "prompt": "module top_module(\n\tinput clk,\n\tinput L,\n\tinput q_in,\n\tinput r_in,\n\toutput reg Q);\n", "completion": "\treg [2:0] q;\n\treg [2:0] r;\n\n\talways @(posedge clk) begin\n\t\tif (L) begin\n\t\t\tq <= r;\n\t\tend else begin\n\t\t\tq <= {q[1] ^ q[2], q[0], q[2]};\n\t\tend\n\tend\n\n\tassign Q = q[0];\n\n\nendmodule", "result": "failed: 197 out of 199 samples.", "passed": false}
{"task_id": "edgecapture", "description": "For each bit in a 32-bit vector, capture when the input signal changes from 1 in one clock cycle to 0 the next. \"Capture\" means that the output will remain 1 until the register is reset (active high synchronous reset).", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput [31:0] in,\n\toutput reg [31:0] out);\n", "completion": "\treg [31:0] prev_in;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tprev_in <= 0;\n\t\t\tout <= 0;\n\t\tend else begin\n\t\t\tprev_in <= in;\n\t\t\tout <= (in & ~prev_in);\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 231 out of 266 samples.", "passed": false}
{"task_id": "dff8", "description": "Create 8 D flip-flops. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_reg;\n\n\talways @(posedge clk) begin\n\t\tq_reg <= d;\n\tend\n\n\tassign q = q_reg;\n\n\nendmodule", "result": "failed: 1 out of 41 samples.", "passed": false}
{"task_id": "ece241_2014_q1c", "description": "Assume that you have two 8-bit 2's complement numbers, a[7:0] and b[7:0]. These numbers are added to produce s[7:0]. Also compute whether a (signed) overflow has occurred.", "prompt": "module top_module (\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput [7:0] s,\n\toutput overflow\n);\n", "completion": "\twire [7:0] sum;\n\twire carry;\n\t\n\tassign sum = a + b;\n\tassign carry = (a[7] == b[7]) && (sum[7] != a[7]);\n\t\n\tassign s = sum;\n\tassign overflow = carry;\n\t\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "review2015_fsmonehot", "description": "Given the following Moore state machine with 3 input (d, done_counting, ack) and 3 outputs (shift_ena, counting, done). Unless otherwise stated in the diagram below, assume outputs are 0 and inputs are don't cares.\n\n// S () --d=0--> S\n// S () --d=1--> S1\n// S1 () --d=0--> S\n// S1 () --d=1--> S11\n// S11 () --d=0--> S110\n// S11 () --d=1--> S11\n// S110 () --d=0--> S\n// S110 () --d=1--> B0\n// B0 (shift_ena=1) -- (always go to next cycle) --> B1\n// B1 (shift_ena=1) -- (always go to next cycle) --> B2\n// B2 (shift_ena=1) -- (always go to next cycle) --> B3\n// B3 (shift_ena=1) -- (always go to next cycle) --> Count\n// Count (counting=1) --!(done_counting)--> Count\n// Count (counting=1) --(done_counting)--> Wait\n// Wait (done=1) --ack=0--> Wait\n// Wait (done=1) --ack=1--> S\n\n// At reset, the state machine starts in state \"S\". Derive next-state logic equations and output logic equations by inspection assuming the following one-hot encoding is used: (S, S1, S11, S110, B0, B1, B2, B3, Count, Wait) = (10'b0000000001, 10'b0000000010, 10'b0000000100, ... , 10'b1000000000)\n\n// Derive state transition and output logic equations by inspection assuming a one-hot encoding. Implement only the state transition logic and output logic (the combinational logic portion) for this state machine.\n\n// Write code that generates the following equations:\n\n// - B3_next -- next-state logic for state B3\n// - S_next\n// - S1_next\n// - Count_next\n// - Wait_next\n// - done -- output logic\n// - counting\n// - shift_ena\n", "prompt": "module top_module(\n    input d,\n    input done_counting,\n    input ack,\n    input [9:0] state,    // 10-bit one-hot current state\n    output B3_next,\n    output S_next,\n    output S1_next,\n    output Count_next,\n    output Wait_next,\n    output done,\n    output counting,\n    output shift_ena\n );\n", "completion": "    // Next-state logic\n    assign B3_next = (state[3] & shift_ena);\n    assign S_next = (state[0] & ~d);\n    assign S1_next = (state[1] & ~d);\n    assign Count_next = (state[8] & counting & ~done_counting);\n    assign Wait_next = (state[9] & done & ~ack);\n\n    // Output logic\n    assign done = (state[9] & done_counting & ack);\n    assign counting = (state[8] & ~done_counting);\n    assign shift_ena = (state[3] & ~ack);\n\n\nendmodule", "result": "failed: 3153 out of 3303 samples.", "passed": false}
{"task_id": "counter_2bc", "description": "Build a two-bit saturating counter. The counter increments (up to a maximum of 3) when train_valid = 1 and train_taken = 1. It decrements (down to a minimum of 0) when train_valid = 1 and train_taken = 0. When not training (train_valid = 0), the counter keeps its value unchanged. areset is a positive edge triggered asynchronous reset that resets the counter to weakly not-taken (2'b01). Output state[1:0] is the two-bit counter value.", "prompt": "module top_module(\n    input clk,\n    input areset,\n    input train_valid,\n    input train_taken,\n    output logic [1:0] state\n);\n", "completion": "    always @(posedge clk or posedge areset) begin\n        if (areset) begin\n            state <= 2'b01;\n        end else if (train_valid) begin\n            if (train_taken) begin\n                if (state == 2'b11) begin\n                    state <= 2'b11;\n                end else begin\n                    state <= state + 1;\n                end\n            end else begin\n                if (state == 2'b00) begin\n                    state <= 2'b00;\n                end else begin\n                    state <= state - 1;\n                end\n            end\n        end\n    end\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_casez", "description": "Build a priority encoder for 8-bit inputs. Given an 8-bit vector, the output should report the first (least significant) bit in the vector that is 1. Report zero if the input vector has no bits that are high. For example, the input 8'b10010000 should output 3'd4, because bit[4] is first bit that is high.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput reg [2:0] pos\n);\n", "completion": "always @(*) begin\n\tcasez(in)\n\t\t8'b10000000: pos = 3'd0;\n\t\t8'b01000000: pos = 3'd1;\n\t\t8'b00100000: pos = 3'd2;\n\t\t8'b00010000: pos = 3'd3;\n\t\t8'b00001000: pos = 3'd4;\n\t\t8'b00000100: pos = 3'd5;\n\t\t8'b00000010: pos = 3'd6;\n\t\t8'b00000001: pos = 3'd7;\n\t\tdefault: pos = 3'd0;\n\tendcase\nend\n\n\nendmodule", "result": "failed: 177 out of 346 samples.", "passed": false}
{"task_id": "always_nolatches", "description": "Suppose you're building a circuit to process scancodes from a PS/2 keyboard for a game. Given the last two bytes of scancodes received, you need to indicate whether one of the arrow keys on the keyboard have been pressed. This involves a fairly simple mapping, which can be implemented as a case statement (or if-elseif) with four cases.\n// Scancode[15:0] | Arrow key\n// 16'he06b | left arrow\n// 16'he072 | down arrow\n// 16'he074 | right arrow\n// 16'he075 | up arrow\n// Anything else | none\n// Your circuit has one 16-bit input, and four outputs. Build this circuit that recognizes these four scancodes and asserts the correct output.\n\n", "prompt": "module top_module (\n\tinput [15:0] scancode,\n\toutput reg left,\n\toutput reg down,\n\toutput reg right,\n\toutput reg up\n);\n", "completion": "\talways @(*) begin\n\t\tcase (scancode)\n\t\t\t16'he06b: begin\n\t\t\t\tleft = 1;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he072: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 1;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he074: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 1;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he075: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 1;\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4j", "description": "Implement a 4-bit adder with full adders. The output sum should include the overflow bit.", "prompt": "module top_module (\n\tinput [3:0] x,\n\tinput [3:0] y,\n\toutput [4:0] sum\n);\n", "completion": "\twire [3:0] carry;\n\twire [3:0] sum_bits;\n\n\t// Full adder for bit 0\n\tfull_adder fa0(x[0], y[0], 1'b0, sum_bits[0], carry[0]);\n\n\t// Full adder for bit 1\n\tfull_adder fa1(x[1], y[1], carry[0], sum_bits[1], carry[1]);\n\n\t// Full adder for bit 2\n\tfull_adder fa2(x[2], y[2], carry[1], sum_bits[2], carry[2]);\n\n\t// Full adder for bit 3\n\tfull_adder fa3(x[3], y[3], carry[2], sum_bits[3], carry[3]);\n\n\t// Output sum and overflow bit\n\tassign sum = {carry[3], sum_bits};\n\nendmodule\n\nmodule full_adder (\n\tinput a,\n\tinput b,\n\tinput cin,\n\toutput sum,\n\toutput cout\n);\n\n\tassign sum = a ^ b ^ cin;\n\tassign cout = (a & b) | (a & cin) | (b & cin);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "history_shift", "description": "Build a 32-bit global history shift register, including support for rolling back state in response to a pipeline flush caused by a branch misprediction. When a branch prediction is made (predict_valid = 1), shift in predict_taken from the LSB side to update the branch history for the predicted branch. (predict_history[0] is the direction of the youngest branch.) When a branch misprediction occurs (train_mispredicted = 1), load the branch history register with the history after the completion of the mispredicted branch. This is the history before the mispredicted branch (train_history) concatenated with the actual result of the branch (train_taken). If both a prediction and misprediction occur at the same time, the misprediction takes precedence, because the pipeline flush will also flush out the branch that is currently making a prediction. predict_history is the value of the branch history register. areset is a positive edge triggered asynchronous reset that resets the history counter to zero.\n\n", "prompt": "module top_module\n(\n    input clk,\n    input areset,\n    input predict_valid,\n    input predict_taken,\n    output logic [31:0] predict_history,\n    \n    input train_mispredicted,\n    input train_taken,\n    input [31:0] train_history\n);\n", "completion": "    logic [31:0] history_reg;\n    \n    always_ff @(posedge clk or posedge areset) begin\n        if (areset) begin\n            history_reg <= 0;\n        end else begin\n            if (predict_valid) begin\n                history_reg <= {history_reg[30:0], predict_taken};\n            end else if (train_mispredicted) begin\n                history_reg <= {train_history, train_taken};\n            end\n        end\n    end\n    \n    assign predict_history = history_reg;\n    \n\nendmodule", "result": "failed: 980 out of 2055 samples.", "passed": false}
{"task_id": "wire_decl", "description": "Implement the following circuit. Create two intermediate wires (named anything you want) to connect the AND and OR gates together. Note that the wire that feeds the NOT gate is really wire `out`, so you do not necessarily need to declare a third wire here. Notice how wires are driven by exactly one source (output of a gate), but can feed multiple inputs.\n\n// The circuit is composed of two layers. The first layer, counting from the input, is two AND gates: one whose input is connected to a and b, and the second is connected to c and d. The second layer there is an OR gate to OR the two AND outputs, connected the output 'out'. Additionally, there is an inverted output 'out_n'.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out,\n\toutput out_n );\n", "completion": "\twire and1_out, and2_out;\n\n\tand and1 (and1_out, a, b);\n\tand and2 (and2_out, c, d);\n\tor or1 (out, and1_out, and2_out);\n\tnot not1 (out_n, out);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "dff", "description": "Create a single D flip-flop.", "prompt": "module top_module(\n\tinput clk,\n\tinput d,\n\toutput reg q);\n", "completion": "\talways @(posedge clk) begin\n\t\tq <= d;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2013_q12", "description": "In this question, you will design a circuit for an 8x1 memory, where writing to the memory is accomplished by shifting-in bits, and reading is \"random access\", as in a typical RAM. You will then use the circuit to realize a 3-input logic function. First, create an 8-bit shift register with 8 D-type flip-flops. Label the flip-flop outputs from Q[0]...Q[7]. The shift register input should be called S, which feeds the input of Q[0] (MSB is shifted in first). The enable input is synchronous active high and controls whether to shift. Extend the circuit to have 3 additional inputs A,B,C and an output Z. The circuit's behaviour should be as follows: when ABC is 000, Z=Q[0], when ABC is 001, Z=Q[1], and so on. Your circuit should contain ONLY the 8-bit shift register, and multiplexers. ", "prompt": "module top_module (\n\tinput clk,\n\tinput enable,\n\tinput S,\n\tinput A,\n\tinput B,\n\tinput C,\n\toutput reg Z\n);\n", "completion": "\treg [7:0] Q;\n\treg [2:0] ABC;\n\n\talways @(posedge clk) begin\n\t\tif (enable) begin\n\t\t\tQ <= {Q[6:0], S};\n\t\tend\n\tend\n\n\talways @(A, B, C) begin\n\t\tABC <= {A, B, C};\n\tend\n\n\talways @(ABC, Q) begin\n\t\tcase (ABC)\n\t\t\t3'b000: Z <= Q[0];\n\t\t\t3'b001: Z <= Q[1];\n\t\t\t3'b010: Z <= Q[2];\n\t\t\t3'b011: Z <= Q[3];\n\t\t\t3'b100: Z <= Q[4];\n\t\t\t3'b101: Z <= Q[5];\n\t\t\t3'b110: Z <= Q[6];\n\t\t\t3'b111: Z <= Q[7];\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "thermostat", "description": "A heating/cooling thermostat controls both a heater (during winter) and an air conditioner (during summer). Implement a circuit that will turn on and off the heater, air conditioning, and blower fan as appropriate. The thermostat can be in one of two modes: heating (mode = 1) and cooling (mode = 0). In heating mode, turn the heater on when it is too cold (too_cold = 1) but do not use the air conditioner. In cooling mode, turn the air conditioner on when it is too hot (too_hot = 1), but do not turn on the heater. When the heater or air conditioner are on, also turn on the fan to circulate the air. In addition, the user can also request the fan to turn on (fan_on = 1), even if the heater and air conditioner are off.", "prompt": "module top_module(\n\tinput mode,\n\tinput too_cold, \n\tinput too_hot,\n\tinput fan_on,\n\toutput heater,\n\toutput aircon,\n\toutput fan\n);\n", "completion": "\twire heater_on;\n\twire aircon_on;\n\t\n\tassign heater = heater_on;\n\tassign aircon = aircon_on;\n\tassign fan = fan_on;\n\t\n\tassign heater_on = (mode == 1) ? 1'b0 : (too_cold == 1) ? 1'b1 : 1'b0;\n\tassign aircon_on = (mode == 0) ? 1'b0 : (too_hot == 1) ? 1'b1 : 1'b0;\n\t\n\nendmodule", "result": "failed: 189 out of 248 samples.", "passed": false}
{"task_id": "ece241_2013_q2", "description": "A single-output digital system with four inputs (a,b,c,d) generates a logic-1 when 2, 7, or 15 appears on the inputs, and a logic-0 when 0, 1, 4, 5, 6, 9, 10, 13, or 14 appears. The input conditions for the numbers 3, 8, 11, and 12 never occur in this system. For example, 7 corresponds to a,b,c,d being set to 0,1,1,1, respectively. Determine the output out_sop in minimum sum-of-products form, and the output out_pos in minimum product-of-sums form.\n\n", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out_sop,\n\toutput out_pos\n);\n", "completion": "\twire w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14, w15, w16, w17, w18, w19, w20, w21, w22, w23, w24, w25, w26, w27, w28, w29, w30, w31, w32, w33, w34, w35, w36, w37, w38, w39, w40, w41, w42, w43, w44, w45, w46, w47, w48, w49, w50, w51, w52, w53, w54, w55, w56, w57, w58, w59, w60, w61, w62, w63, w64, w65, w66, w67, w68, w69, w70, w71, w72, w73, w74, w75, w76, w77, w78, w79, w80, w81, w82, w83, w84, w85, w86, w87, w88, w89, w90, w91, w92, w93, w94, w95, w96, w97, w98, w99, w100, w101, w102, w103, w104, w105, w106, w107, w108, w109, w110, w111, w112, w113, w114, w115, w116, w117, w118, w119, w120, w121, w122, w123, w124, w125, w126, w127, w128, w129, w130, w131, w132, w133, w134, w135, w136, w137, w138, w139, w140, w141, w142, w143, w144, w145, w146, w147, w148, w149, w150, w151, w152, w153, w154, w155, w156, w157, w158, w159, w160, w161, w162, w163, w164, w165, w166, w167, w168, w169, w170, w171, w172, w173, w174, w175, w176, w177, w178, w179, w180, w181, w182, w183, w184, w185, w186, w187, w188, w189, w190, w191, w192, w193, w194, w195, w196, w197, w198, w199, w200, w201, w202, w203, w204, w205, w206, w207, w208, w209, w210, w211, w212, w213, w214, w215, w216, w217, w218, w219, w220, w221, w222, w223, w224, w225, w226,\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "lfsr32", "description": "A linear feedback shift register is a shift register usually with a few XOR gates to produce the next state of the shift register. A Galois LFSR is one particular arrangement where bit positions with a \"tap\" are XORed with the output bit to produce each bit's next value, while bit positions without a tap shift. Build a 32-bit Galois LFSR with taps at bit positions 32, 22, 2, and 1. Reset should be active high synchronous, and should reset the output q to 32'h1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [31:0] q);\n", "completion": "\treg [31:0] lfsr;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tlfsr <= 32'h1;\n\t\t\tq <= 32'h1;\n\t\tend else begin\n\t\t\tlfsr <= {lfsr[30:0], lfsr[31] ^ lfsr[21] ^ lfsr[1] ^ lfsr[0]};\n\t\t\tq <= lfsr;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 400356 out of 400411 samples.", "passed": false}
{"task_id": "circuit3", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               0               \n// 5ns             0               0               0               0               0               \n// 10ns            0               0               0               0               0               \n// 15ns            0               0               0               0               0               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               0               \n// 30ns            0               0               1               1               0               \n// 35ns            0               1               0               0               0               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               1               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               1               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               1               \n// 75ns            1               1               0               0               0               \n// 80ns            1               1               0               1               1               \n// 85ns            1               1               1               0               1               \n// 90ns            1               1               1               1               1               ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = (a & b) | (c & d);\n\n\nendmodule", "result": "failed: 49 out of 121 samples.", "passed": false}
{"task_id": "7420", "description": "The 7400-series integrated circuits are a series of digital chips with a few gates each. The 7420 is a chip with two 4-input NAND gates.\n\n// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.", "prompt": "module top_module(\n\tinput p1a, \n\tinput p1b, \n\tinput p1c, \n\tinput p1d, \n\toutput p1y, \n\tinput p2a, \n\tinput p2b, \n\tinput p2c, \n\tinput p2d, \n\toutput p2y\n);\n", "completion": "\twire nand1_out, nand2_out;\n\t\n\tnand nand1(nand1_out, p1a, p1b, p1c, p1d);\n\tnand nand2(nand2_out, p2a, p2b, p2c, p2d);\n\t\n\tassign p1y = nand1_out;\n\tassign p2y = nand2_out;\n\t\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "popcount255", "description": "A \"population count\" circuit counts the number of '1's in an input vector. Build a population count circuit for a 255-bit input vector.", "prompt": "module top_module (\n\tinput [254:0] in,\n\toutput reg [7:0] out\n);\n", "completion": "\twire [7:0] count0, count1, count2, count3, count4, count5, count6, count7;\n\n\tpop_count_8bit pc0 (.in(in[7:0]), .out(count0));\n\tpop_count_8bit pc1 (.in(in[15:8]), .out(count1));\n\tpop_count_8bit pc2 (.in(in[23:16]), .out(count2));\n\tpop_count_8bit pc3 (.in(in[31:24]), .out(count3));\n\tpop_count_8bit pc4 (.in(in[39:32]), .out(count4));\n\tpop_count_8bit pc5 (.in(in[47:40]), .out(count5));\n\tpop_count_8bit pc6 (.in(in[55:48]), .out(count6));\n\tpop_count_8bit pc7 (.in(in[63:56]), .out(count7));\n\n\talways @(*) begin\n\t\tout = count0 + count1 + count2 + count3 + count4 + count5 + count6 + count7;\n\tend\n\nendmodule\n\nmodule pop_count_8bit (\n\tinput [7:0] in,\n\toutput reg [7:0] out\n);\n\n\twire [7:0] count0, count1, count2, count3, count4, count5, count6;\n\n\tpop_count_4bit pc0 (.in(in[3:0]), .out(count0));\n\tpop_count_4bit pc1 (.in(in[7:4]), .out(count1));\n\tpop_count_4bit pc2 (.in(count0 + count1), .out(count2));\n\tpop_count_4bit pc3 (.in(count2), .out(count3));\n\tpop_count_4bit pc4 (.in(count3), .out(count4));\n\tpop_count_4bit pc5 (.in(count4), .out(count5));\n\tpop_count_4bit pc6 (.in(count5), .out(count6));\n\n\talways @(*) begin\n\t\tout = count6;\n\tend\n\nendmodule\n\nmodule pop_count_4bit (\n\tinput [3:0] in,\n\toutput reg [3:0] out\n);\n\n\twire [3:0] count0, count1, count2;\n\n\tpop_count_2bit pc0 (.in(in[1:0]), .out(count0));\n\tpop_count_2bit pc1 (.in(in[3:2]), .out(count1));\n\tpop_count_2bit pc2 (.in(count0 + count1), .out(count2));\n\n\talways @(*) begin\n\t\tout = count2;\n\tend\n\nendmodule\n\nmodule pop_count_2bit (\n\tinput [1:0] in,\n\toutput reg [1:0] out\n);\n\n\talways @(*) begin\n\t\tcase (in)\n\t\t\t2'b00: out = 2'b00;\n\t\t\t2'b01: out = 2'b01;\n\t\t\t2'b10: out = 2'b01;\n\t\t\t2'b11: out = 2'b10;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "gatesv", "description": "You are given a four-bit input vector in[3:0]. We want to know some relationships between each bit and its neighbour: \n// (1) out_both: Each bit of this output vector should indicate whether both the corresponding input bit and its neighbour to the left (higher index) are '1'. For example, out_both[2] should indicate if in[2] and in[3] are both 1. Since in[3] has no neighbour to the left, the answer is obvious so we don't need to know out_both[3]. \n// (2) out_any: Each bit of this output vector should indicate whether any of the corresponding input bit and its neighbour to the right are '1'. For example, out_any[2] should indicate if either in[2] or in[1] are 1. Since in[0] has no neighbour to the right, the answer is obvious so we don't need to know out_any[0]. \n// (3) out_different: Each bit of this output vector should indicate whether the corresponding input bit is different from its neighbour to the left. For example, out_different[2] should indicate if in[2] is different from in[3]. For this part, treat the vector as wrapping around, so in[3]'s neighbour to the left is in[0].", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput [2:0] out_both,\n\toutput [3:1] out_any,\n\toutput [3:0] out_different\n);\n", "completion": "\tassign out_both[2] = in[2] & in[3];\n\tassign out_both[1] = in[1] & in[2];\n\tassign out_both[0] = in[0] & in[1];\n\n\tassign out_any[3] = in[3] | in[0];\n\tassign out_any[2] = in[2] | in[3] | in[0];\n\tassign out_any[1] = in[1] | in[2] | in[3] | in[0];\n\n\tassign out_different[3] = in[3] ^ in[0];\n\tassign out_different[2] = in[2] ^ in[3];\n\tassign out_different[1] = in[1] ^ in[2];\n\tassign out_different[0] = in[0] ^ in[1];\n\n\nendmodule", "result": "failed: 109 out of 213 samples.", "passed": false}
{"task_id": "circuit6", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a                  q            \n// 0ns             x                  x            \n// 5ns             x                  x            \n// 10ns            x                  x            \n// 15ns            0               1232            \n// 20ns            1               aee0            \n// 25ns            2               27d4            \n// 30ns            3               5a0e            \n// 35ns            4               2066            \n// 40ns            5               64ce            \n// 45ns            6               c526            \n// 50ns            7               2f19            \n// 55ns            0               1232            \n// 60ns            1               aee0            \n// 65ns            2               27d4            \n// 70ns            4               2066            \n// 75ns            1               aee0            \n// 80ns            1               aee0            \n// 85ns            3               5a0e            \n// 90ns            5               64ce            ", "prompt": "module top_module (\n\tinput [2:0] a, \n\toutput reg [15:0] q\n);\n", "completion": "always @(*) begin\n\tcase (a)\n\t\t3'b000: q = 16'h1232;\n\t\t3'b001: q = 16'haee0;\n\t\t3'b010: q = 16'h27d4;\n\t\t3'b011: q = 16'h5a0e;\n\t\t3'b100: q = 16'h2066;\n\t\t3'b101: q = 16'h64ce;\n\t\t3'b110: q = 16'hc526;\n\t\t3'b111: q = 16'h2f19;\n\t\tdefault: q = 16'h0000;\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "countslow", "description": "Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is active high synchronous, and should reset the counter to 0. We want to be able to pause the counter rather than always incrementing every clock cycle, so the \"slowena\" input if high indicates when the counter should increment. ", "prompt": "module top_module(\n\tinput clk,\n\tinput slowena,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else if (slowena) begin\n\t\t\tif (q == 4'b1001) begin\n\t\t\t\tq <= 4'b0000;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4f", "description": "Implement the following circuit in Verilog. Two inputs (in1 and in2) go to an AND gate, but the in2 input to the AND gate has a bubble. The output of the AND gate is connected to 'out'.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\toutput logic out\n);\n", "completion": "\tassign out = in1 & in2;\n\n\nendmodule", "result": "failed: 49 out of 100 samples.", "passed": false}
{"task_id": "m2014_q4h", "description": "The module assigns the output port to the same value as the input port combinationally.", "prompt": "module top_module(\n\tinput in,\n\toutput out);\n", "completion": "\tassign out = in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm1", "description": "Consider the follow Moore machine with the diagram described below:\n\n// B (1) --0--> A\n// B (1) --1--> B\n// A (0) --0--> B\n// A (0) --1--> A\n\n// Write Verilog implementing this state machine. It should asynchronously reset into state B if reset if high.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= 2'b10; // reset to state B\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin // state A\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b10; // go to state B\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b00; // stay in state A\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b01: begin // state B\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 2'b01; // stay in state B\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b00; // go to state A\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin // state B\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 2'b01; // stay in state B\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b00; // go to state A\n\t\t\t\tend\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tnext_state = 2'b10; // reset to state B\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = (state == 2'b00) ? 1'b0 : 1'b1;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "dualedge", "description": "A dual-edge triggered flip-flop is triggered on both edges of the clock. However, FPGAs don't have dual-edge triggered flip-flops, and always @(posedge clk or negedge clk) is not accepted as a legal sensitivity list. Build a circuit that functionally behaves like a dual-edge triggered flip-flop.", "prompt": "module top_module(\n\tinput clk,\n\tinput d,\n\toutput reg q);\n", "completion": "\treg q_next;\n\n\talways @(posedge clk) begin\n\t\tq_next <= ~q;\n\tend\n\n\talways @(negedge clk) begin\n\t\tq <= q_next;\n\tend\n\n\nendmodule", "result": "failed: 223 out of 224 samples.", "passed": false}
{"task_id": "xnorgate", "description": "Create a module that implements an XNOR gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = ~(a ^ b);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "mt2015_q4", "description": "Module A implements the boolean function z = (x^y) & x.\n\n// Module B can be described by the following simulation waveform: \n\n// time            x               y               z               \n// 0ns             0               0               1               \n// 5ns             0               0               1               \n// 10ns            0               0               1               \n// 15ns            0               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               0               \n// 30ns            1               0               0               \n// 35ns            0               1               0               \n// 40ns            0               1               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               1               \n// 60ns            0               1               0               \n// 65ns            0               1               0               \n// 70ns            1               1               1               \n// 75ns            0               1               0               \n// 80ns            0               1               0               \n// 85ns            0               1               0               \n// 90ns            1               0               0               \n\n\n// Now consider a top-level that uses two A submodules and two B submodules. The first input of all four submodules is connect to input 'x', and the second input of all four submodules is connected to 'y'. The output of the first A submodule is connected to a two-input OR, along with the output of the first B submodule. The second pair of A and B submodules is similarly connected to an AND gate. The output of the OR and the AND is connected to an XOR, whose output is 'z'.\n\n// Implement this circuit in Verilog.", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\twire a1_out, a2_out, b1_out, b2_out, or_out, and_out;\n\n\tA a1(x, y, a1_out);\n\tA a2(x, y, a2_out);\n\tB b1(x, y, b1_out);\n\tB b2(x, y, b2_out);\n\n\tor(or_out, a1_out, b1_out);\n\tand(and_out, a2_out, b2_out);\n\n\txor(z, or_out, and_out);\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "rotate100", "description": "Build a 100-bit left/right rotator, with synchronous load and left/right enable. A rotator shifts-in the shifted-out bit from the other end of the register, unlike a shifter that discards the shifted-out bit and shifts in a zero. If enabled, a rotator rotates the bits around and does not modify/discard them. \n// (1) load: Loads shift register with data[99:0] instead of rotating. Synchronous active high.\n// (2) ena[1:0]: Synchronous. Chooses whether and which direction to rotate: \n//     (a) 2'b01 rotates right by one bit, \n//     (b) 2'b10 rotates left by one bit, \n//     (c) 2'b00 and 2'b11 do not rotate. \n// (3) q: The contents of the rotator.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [1:0] ena,\n\tinput [99:0] data,\n\toutput reg [99:0] q);\n", "completion": "\treg [99:0] shift_reg;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tshift_reg <= data;\n\t\tend else begin\n\t\t\tcase (ena)\n\t\t\t\t2'b01: shift_reg <= {shift_reg[0], shift_reg[99:1]};\n\t\t\t\t2'b10: shift_reg <= {shift_reg[98:0], shift_reg[99]};\n\t\t\t\t2'b00, 2'b11: shift_reg <= shift_reg;\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign q = shift_reg;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "review2015_count1k", "description": "Build a counter that counts from 0 to 999, inclusive, with a period of 1000 cycles. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [9:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 10'b0;\n\t\tend else begin\n\t\t\tif (q == 10'd999) begin\n\t\t\t\tq <= 10'b0;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "notgate", "description": "Create a module that implements a NOT gate.", "prompt": "module top_module(\n\tinput in,\n\toutput out\n);\n", "completion": "\tassign out = ~in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm_onehot", "description": "Given the follow state machine with 1 input and 2 outputs (the outputs are given as \"(out1, out2)\"):\n\n// S0 (0, 0) --0--> S0\n// S0 (0, 0) --1--> S1\n// S1 (0, 0) --0--> S0\n// S1 (0, 0) --1--> S2\n// S2 (0, 0) --0--> S0\n// S2 (0, 0) --1--> S3\n// S3 (0, 0) --0--> S0\n// S3 (0, 0) --1--> S4\n// S4 (0, 0) --0--> S0\n// S4 (0, 0) --1--> S5\n// S5 (0, 0) --0--> S8\n// S5 (0, 0) --1--> S6\n// S6 (0, 0) --0--> S9\n// S6 (0, 0) --1--> S7\n// S7 (0, 1) --0--> S0\n// S7 (0, 1) --1--> S7\n// S8 (1, 0) --0--> S0\n// S8 (1, 0) --1--> S1\n// S9 (1, 1) --0--> S0\n// S9 (1, 1) --1--> S1\n\n// Suppose this state machine uses one-hot encoding, where state[0] through state[9] correspond to the states S0 though S9, respectively. The outputs are zero unless otherwise specified.\n\n// Write Verilog implementing the state transition logic and output logic portions of the state machine (but not the state flip-flops). You are given the current state in state[9:0] and must produce next_state[9:0] and the two outputs. Derive the logic equations by inspection assuming a one-hot encoding.", "prompt": "module top_module (\n\tinput in,\n\tinput [9:0] state,\n\toutput [9:0] next_state,\n\toutput out1,\n\toutput out2);\n", "completion": "\tassign out1 = ~state[5] & state[4] & state[3] & state[2] & state[1] & ~state[0];\n\tassign out2 = state[9] & ~state[8] & state[7] & ~state[6] & ~state[5] & state[4] & ~state[3] & ~state[2] & ~state[1] & ~state[0];\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t// S0 (0, 0) --0--> S0\n\t\t\t10'b0000000000: next_state = 10'b0000000000;\n\t\t\t// S0 (0, 0) --1--> S1\n\t\t\t10'b0000000001: next_state = 10'b0000000010;\n\t\t\t// S1 (0, 0) --0--> S0\n\t\t\t10'b0000000010: next_state = 10'b0000000000;\n\t\t\t// S1 (0, 0) --1--> S2\n\t\t\t10'b0000000011: next_state = 10'b0000000100;\n\t\t\t// S2 (0, 0) --0--> S0\n\t\t\t10'b0000000100: next_state = 10'b0000000000;\n\t\t\t// S2 (0, 0) --1--> S3\n\t\t\t10'b0000000101: next_state = 10'b0000001000;\n\t\t\t// S3 (0, 0) --0--> S0\n\t\t\t10'b0000001000: next_state = 10'b0000000000;\n\t\t\t// S3 (0, 0) --1--> S4\n\t\t\t10'b0000001001: next_state = 10'b0000010000;\n\t\t\t// S4 (0, 0) --0--> S0\n\t\t\t10'b0000010000: next_state = 10'b0000000000;\n\t\t\t// S4 (0, 0) --1--> S5\n\t\t\t10'b0000010001: next_state = 10'b0000100000;\n\t\t\t// S5 (0, 0) --0--> S8\n\t\t\t10'b0000100000: next_state = 10'b0001000000;\n\t\t\t// S5 (0, 0) --1--> S6\n\t\t\t10'b0000100001: next_state = 10'b0010000000;\n\t\t\t// S6 (0, 0) --0--> S9\n\t\t\t10'b0010000000: next_state = 10'b0100000000;\n\t\t\t// S6 (0, 0) --1--> S7\n\t\t\t10'b0010000001: next_state = 10'b0000000001;\n\t\t\t// S7 (0, 1) --0--> S0\n\t\t\t10'b0000000001: next_state = 10'b0000000000;\n\t\t\t// S7 (0, 1) --1--> S7\n\t\t\t10'b0000000010: next_state = 10'b0000000010;\n\t\t\t// S8 (1, 0) --0--> S0\n\t\t\t10'b0001000000: next_state = 10'b0000000000;\n\t\t\t// S8 (1, 0)\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "ece241_2013_q7", "description": "A JK flip-flop has the below truth table. Note: Qold is the output of the flip-flop before the positive clock edge.\n// J | K | Q\n// 0 | 0 | Qold\n// 0 | 1 | 0\n// 1 | 0 | 1\n// 1 | 1 | ~Qold", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\toutput reg Q\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (j == 0 && k == 0) begin\n\t\t\tQ <= Q;\n\t\tend else if (j == 0 && k == 1) begin\n\t\t\tQ <= 0;\n\t\tend else if (j == 1 && k == 0) begin\n\t\t\tQ <= 1;\n\t\tend else if (j == 1 && k == 1) begin\n\t\t\tQ <= ~Q;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "popcount3", "description": "A \"population count\" circuit counts the number of '1's in an input vector. Build a population count circuit for a 3-bit input vector.", "prompt": "module top_module (\n\tinput [2:0] in,\n\toutput [1:0] out\n);\n", "completion": "\twire [1:0] temp1;\n\twire [1:0] temp2;\n\n\tpop_count_1bit p1 (.in(in[0]), .out(temp1[0]));\n\tpop_count_1bit p2 (.in(in[1]), .out(temp1[1]));\n\tpop_count_1bit p3 (.in(in[2]), .out(temp2[0]));\n\n\tassign out[0] = temp1[0] + temp1[1];\n\tassign out[1] = temp2[0];\n\nendmodule\n\nmodule pop_count_1bit (\n\tinput in,\n\toutput out\n);\n\n\tassign out = in;\n\n\nendmodule", "result": "failed: 140 out of 220 samples.", "passed": false}
{"task_id": "vector5", "description": "Given five 1-bit signals (a, b, c, d, and e), compute all 25 pairwise one-bit comparisons in the 25-bit output vector. The output should be 1 if the two bits being compared are equal. Example: out[24] = ~a ^ a; out[23] = ~a ^ b; out[22] = ~a ^ c; ... out[ 1] = ~e ^ d; out[ 0] = ~e ^ e.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\tinput e,\n\toutput [24:0] out\n);\n", "completion": "\tassign out[24] = ~a ^ a;\n\tassign out[23] = ~a ^ b;\n\tassign out[22] = ~a ^ c;\n\tassign out[21] = ~a ^ d;\n\tassign out[20] = ~a ^ e;\n\tassign out[19] = ~b ^ a;\n\tassign out[18] = ~b ^ b;\n\tassign out[17] = ~b ^ c;\n\tassign out[16] = ~b ^ d;\n\tassign out[15] = ~b ^ e;\n\tassign out[14] = ~c ^ a;\n\tassign out[13] = ~c ^ b;\n\tassign out[12] = ~c ^ c;\n\tassign out[11] = ~c ^ d;\n\tassign out[10] = ~c ^ e;\n\tassign out[ 9] = ~d ^ a;\n\tassign out[ 8] = ~d ^ b;\n\tassign out[ 7] = ~d ^ c;\n\tassign out[ 6] = ~d ^ d;\n\tassign out[ 5] = ~d ^ e;\n\tassign out[ 4] = ~e ^ a;\n\tassign out[ 3] = ~e ^ b;\n\tassign out[ 2] = ~e ^ c;\n\tassign out[ 1] = ~e ^ d;\n\tassign out[ 0] = ~e ^ e;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "lemmings1", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. Implement a Moore state machine with two states, two inputs, and one output (internal to the module) that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\toutput walk_left,\n\toutput walk_right\n);\n", "completion": "reg [1:0] state;\n\nparameter [1:0] WALK_LEFT = 2'b00;\nparameter [1:0] WALK_RIGHT = 2'b01;\n\nalways @(posedge clk or posedge areset) begin\n\tif (areset) begin\n\t\tstate <= WALK_LEFT;\n\tend else begin\n\t\tcase (state)\n\t\t\tWALK_LEFT: begin\n\t\t\t\tif (bump_right) begin\n\t\t\t\t\tstate <= WALK_RIGHT;\n\t\t\t\tend\n\t\t\tend\n\t\t\tWALK_RIGHT: begin\n\t\t\t\tif (bump_left) begin\n\t\t\t\t\tstate <= WALK_LEFT;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend\n\nassign walk_left = (state == WALK_LEFT);\nassign walk_right = (state == WALK_RIGHT);\n\n\nendmodule", "result": "failed: 186 out of 229 samples.", "passed": false}
{"task_id": "circuit1", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               q               \n// 0ns             0               0               0               \n// 5ns             0               0               0               \n// 10ns            0               0               0               \n// 15ns            0               0               0               \n// 20ns            0               0               0               \n// 25ns            0               1               0               \n// 30ns            0               1               0               \n// 35ns            1               0               0               \n// 40ns            1               0               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               0               \n// 60ns            0               0               0               \n// 65ns            0               1               0               \n// 70ns            0               1               0               \n// 75ns            1               0               0               \n// 80ns            1               0               0               \n// 85ns            1               1               1               \n// 90ns            1               1               1               \n", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\toutput q\n);\n", "completion": "\tassign q = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "7458", "description": "The 7458 is a chip with four AND gates and two OR gates. Create a module in Verilog with the same functionality as the 7458 chip. It has 10 inputs and 2 outputs. You may choose to use an `assign` statement to drive each of the output wires, or you may choose to declare (four) wires for use as intermediate signals, where each internal wire is driven by the output of one of the AND gates.\n\n// In this circuit, p1y should be the OR of two 3-input AND gates: one that ANDs p1a, p1b, and p1c, and the second that ANDs p1d, p1e, and p1f. The output p2y is the OR of two 2-input AND gates: one that ANDs p2a and p2b, and the second that ANDs p2c and p2d.", "prompt": "module top_module(\n\tinput p1a, \n\tinput p1b, \n\tinput p1c, \n\tinput p1d,\n\tinput p1e,\n\tinput p1f,\n\toutput p1y, \n\tinput p2a, \n\tinput p2b, \n\tinput p2c, \n\tinput p2d, \n\toutput p2y\n);\n", "completion": "\twire and1, and2, and3, and4, and5, and6, and7, and8;\n\n\tassign and1 = p1a & p1b & p1c;\n\tassign and2 = p1d & p1e & p1f;\n\tassign and3 = p2a & p2b;\n\tassign and4 = p2c & p2d;\n\n\tassign p1y = and1 | and2;\n\tassign p2y = and3 | and4;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q3c", "description": "Given the state-assigned table shown below, implement the logic functions Y[0] and z.\n// Present state y[2:0] | Next state Y[2:0] x=0, Next state Y[2:0] x=1 | Output z\n// 000 | 000, 001 | 0\n// 001 | 001, 100 | 0\n// 010 | 010, 001 | 0\n// 011 | 001, 010 | 1\n// 100 | 011, 100 | 1\n", "prompt": "module top_module (\n\tinput clk,\n\tinput x,\n\tinput [2:0] y,\n\toutput reg Y0,\n\toutput reg z\n);\n", "completion": "\treg [2:0] next_state;\n\n\talways @(*) begin\n\t\tcase (y)\n\t\t\t3'b000: next_state = (x == 1'b0) ? 3'b000 : 3'b001;\n\t\t\t3'b001: next_state = (x == 1'b0) ? 3'b001 : 3'b100;\n\t\t\t3'b010: next_state = (x == 1'b0) ? 3'b010 : 3'b001;\n\t\t\t3'b011: next_state = (x == 1'b0) ? 3'b001 : 3'b010;\n\t\t\t3'b100: next_state = (x == 1'b0) ? 3'b011 : 3'b100;\n\t\t\tdefault: next_state = 3'b000;\n\t\tendcase\n\tend\n\n\talways @(posedge clk) begin\n\t\tY0 <= next_state[0];\n\t\tz <= (next_state == 3'b001) || (next_state == 3'b010);\n\tend\n\n\nendmodule", "result": "failed: 77 out of 200 samples.", "passed": false}
{"task_id": "m2014_q4e", "description": "Implement a 2-input NOR gate.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\toutput logic out\n);\n", "completion": "\tassign out = ~(in1 | in2);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "wire4", "description": "Create a module with 3 inputs and 4 outputs that behaves like wires that makes these connections: a -> w\n// ; b -> x; b -> y; c -> z.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\toutput w,\n\toutput x,\n\toutput y,\n\toutput z  );\n", "completion": "\tassign w = a;\n\tassign x = b;\n\tassign y = b;\n\tassign z = c;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4b", "description": "Implement a D flip flop, positive edge triggered, with an asynchronous reset \"ar\".", "prompt": "module top_module (\n\tinput clk,\n\tinput d,\n\tinput ar,\n\toutput logic q\n);\n", "completion": "always @(posedge clk or posedge ar) begin\n\tif (ar) begin\n\t\tq <= 1'b0;\n\tend else begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_case", "description": "Create a 6-to-1 multiplexer. When sel is between 0 and 5, choose the corresponding data input. Otherwise, output 0. The data inputs and outputs are all 4 bits wide.", "prompt": "module top_module (\n\tinput [2:0] sel,\n\tinput [3:0] data0,\n\tinput [3:0] data1,\n\tinput [3:0] data2,\n\tinput [3:0] data3,\n\tinput [3:0] data4,\n\tinput [3:0] data5,\n\toutput reg [3:0] out\n);\n", "completion": "always @(*) begin\n\tcase(sel)\n\t\t3'b000: out = data0;\n\t\t3'b001: out = data1;\n\t\t3'b010: out = data2;\n\t\t3'b011: out = data3;\n\t\t3'b100: out = data4;\n\t\t3'b101: out = data5;\n\t\tdefault: out = 4'b0000;\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "timer", "description": "Implement a timer that counts down for a given number of clock cycles, then asserts a signal to indicate that the given duration has elapsed. A good way to implement this is with a down-counter that asserts an output signal when the count becomes 0. At each clock cycle: \n// (1) If load = 1, load the internal counter with the 10-bit data, the number of clock cycles the timer should count before timing out. The counter can be loaded at any time, including when it is still counting and has not yet reached 0. \n// (2) If load = 0, the internal counter should decrement by 1. The output signal tc (\"terminal count\") indicates whether the internal counter has reached 0. Once the internal counter has reached 0, it should stay 0 (stop counting) until the counter is loaded again.\n\n", "prompt": "module top_module(\n\tinput clk, \n\tinput load, \n\tinput [9:0] data, \n\toutput tc\n);\n", "completion": "\treg [9:0] count;\n\treg tc_reg;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tcount <= data;\n\t\t\ttc_reg <= 0;\n\t\tend else if (count > 0) begin\n\t\t\tcount <= count - 1;\n\t\t\ttc_reg <= 0;\n\t\tend else begin\n\t\t\ttc_reg <= 1;\n\t\tend\n\tend\n\n\tassign tc = tc_reg;\n\n\nendmodule", "result": "failed: 132 out of 7127 samples.", "passed": false}
{"task_id": "review2015_fsmseq", "description": "Build a finite-state machine that searches for the sequence 1101 in an input bit stream. When the sequence is found, it should set start_shifting to 1, forever, until reset. Reset is active high synchronous.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput data,\n\toutput start_shifting);\n", "completion": "\tparameter IDLE = 2'b00;\n\tparameter BIT0 = 2'b01;\n\tparameter BIT1 = 2'b10;\n\tparameter BIT2 = 2'b11;\n\n\treg [1:0] state;\n\treg [3:0] shift_reg;\n\n\tassign start_shifting = (state == BIT2);\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\t\tshift_reg <= 4'b0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (data == 1'b1) begin\n\t\t\t\t\t\tstate <= BIT0;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tBIT0: begin\n\t\t\t\t\tif (data == 1'b1) begin\n\t\t\t\t\t\tstate <= BIT1;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tBIT1: begin\n\t\t\t\t\tif (data == 1'b0) begin\n\t\t\t\t\t\tstate <= BIT2;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tBIT2: begin\n\t\t\t\t\tif (data == 1'b1) begin\n\t\t\t\t\t\tstate <= BIT0;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 306 out of 643 samples.", "passed": false}
{"task_id": "dff8r", "description": "Create 8 D flip-flops with active high synchronous reset setting the output to zero. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput reset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_next;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 8'b0;\n\t\tend else begin\n\t\t\tq <= q_next;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tq_next = {q[6:0], d[0]};\n\tend\n\n\nendmodule", "result": "failed: 381 out of 432 samples.", "passed": false}
{"task_id": "edgedetect2", "description": "For each bit in an 8-bit vector, detect when the input signal changes from one clock cycle to the next (detect any edge). The output bit should be set the cycle after a 0 to 1 transition occurs.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] in,\n\toutput reg [7:0] anyedge);\n", "completion": "\treg [7:0] in_reg;\n\n\talways @(posedge clk) begin\n\t\tin_reg <= in;\n\tend\n\n\talways @(posedge clk) begin\n\t\tfor (int i = 0; i < 8; i = i + 1) begin\n\t\t\tif (in_reg[i] != in[i] && in[i] == 1) begin\n\t\t\t\tanyedge[i] <= 1;\n\t\t\tend else begin\n\t\t\t\tanyedge[i] <= 0;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 187 out of 228 samples.", "passed": false}
{"task_id": "count1to10", "description": "Make a decade counter that counts 1 through 10, inclusive. The reset input is active high synchronous, and should reset the counter to 1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0001;\n\t\tend else if (q == 4'b1010) begin\n\t\t\tq <= 4'b0001;\n\t\tend else begin\n\t\t\tq <= q + 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit9", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               q               \n// 0ns             0               1               x               \n// 5ns             1               1               4               \n// 10ns            0               1               4               \n// 15ns            1               1               4               \n// 20ns            0               1               4               \n// 25ns            1               1               4               \n// 30ns            0               1               4               \n// 35ns            1               1               4               \n// 40ns            0               1               4               \n// 45ns            1               0               4               \n// 50ns            0               0               4               \n// 55ns            1               0               5               \n// 60ns            0               0               5               \n// 65ns            1               0               6               \n// 70ns            0               0               6               \n// 75ns            1               0               0               \n// 80ns            0               0               0               \n// 85ns            1               0               1               \n// 90ns            0               0               1               ", "prompt": "module top_module (\n\tinput clk,\n\tinput a, \n\toutput reg [2:0] q\n);\n", "completion": "always @(posedge clk) begin\n\tif (a) begin\n\t\tq <= q + 1;\n\tend else begin\n\t\tq <= 0;\n\tend\nend\n\n\nendmodule", "result": "failed: 212 out of 245 samples.", "passed": false}
{"task_id": "lfsr5", "description": "A linear feedback shift register is a shift register usually with a few XOR gates to produce the next state of the shift register. A Galois LFSR is one particular arrangement where bit positions with a \"tap\" are XORed with the output bit to produce its next value, while bit positions without a tap shift. If the taps positions are carefully chosen, the LFSR can be made to be \"maximum-length\". A maximum-length LFSR of n bits cycles through 2**n-1 states before repeating (the all-zero state is never reached). Build a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3. The active-high synchronous reset should reset the LFSR output to 1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [4:0] q);\n", "completion": "\treg [4:0] lfsr;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tlfsr <= 5'b00001;\n\t\tend else begin\n\t\t\tlfsr <= {lfsr[3], lfsr[4] ^ lfsr[2], lfsr[1], lfsr[0]};\n\t\tend\n\tend\n\n\tassign q = lfsr;\n\n\nendmodule", "result": "failed: 4276 out of 4443 samples.", "passed": false}
{"task_id": "bugs_addsubz", "description": "The following adder-subtractor with zero flag doesn't work. Fix the bug(s).\n\n// synthesis verilog_input_version verilog_2001\n// module top_module ( \n//     input do_sub,\n//     input [7:0] a,\n//     input [7:0] b,\n//     output reg [7:0] out,\n//     output reg result_is_zero\n// );//\n\n//     always @(*) begin\n//         case (do_sub)\n//           0: out = a+b;\n//           1: out = a-b;\n//         endcase\n\n//         if (~out)\n//             result_is_zero = 1;\n//     end\n\n// endmodule", "prompt": "module top_module (\n\tinput do_sub,\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput reg [7:0] out,\n\toutput reg result_is_zero\n);\n", "completion": "\talways @(*) begin\n\t\tcase (do_sub)\n\t\t\t0: out = a+b;\n\t\t\t1: out = a-b;\n\t\tendcase\n\n\t\tif (out == 8'b0)\n\t\t\tresult_is_zero = 1;\n\t\telse\n\t\t\tresult_is_zero = 0;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q3", "description": "Consider the function f shown in the Karnaugh map below. d is don't-care, which means you may choose to output whatever value is convenient. Implement this function. \n//        x[1]x[2]\n// x[3]x[4]   00 01 11 10\n//  00 | d | 0 | d | d |\n//  01 | 0 | d | 1 | 0 |\n//  11 | 1 | 1 | d | d |\n//  10 | 1 | 1 | 0 | d |", "prompt": "module top_module (\n\tinput [4:1] x,\n\toutput logic f\n);\n", "completion": "\talways_comb begin\n\t\tcase (x)\n\t\t\t4'b0000: f = 1'b0;\n\t\t\t4'b0001: f = 1'b0;\n\t\t\t4'b0010: f = 1'b0;\n\t\t\t4'b0011: f = 1'b1;\n\t\t\t4'b0100: f = 1'b0;\n\t\t\t4'b0101: f = 1'b1;\n\t\t\t4'b0110: f = 1'b1;\n\t\t\t4'b0111: f = 1'b0;\n\t\t\t4'b1000: f = 1'b1;\n\t\t\t4'b1001: f = 1'b1;\n\t\t\t4'b1010: f = 1'b0;\n\t\t\t4'b1011: f = 1'b1;\n\t\t\t4'b1100: f = 1'b1;\n\t\t\t4'b1101: f = 1'b1;\n\t\t\t4'b1110: f = 1'b0;\n\t\t\t4'b1111: f = 1'b1;\n\t\t\tdefault: f = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 18 out of 100 samples.", "passed": false}
{"task_id": "bugs_case", "description": "This combinational circuit is supposed to recognize 8-bit keyboard scancodes for keys 0 through 9. It should indicate whether one of the 10 cases were recognized (valid), and if so, which key was detected. If the 8-bit input is 8'h45, 8'h16, 8'h1e, 8'h26, 8'h25, 8'h2e, 8'h36, 8'h3d, 8'h3e, or 8'h46, the 4-bit output will be set to 0, 1, 2, 3, 4, 5, 6, 7, 8, or 9 respectively, the 1-bit valid would be set to 1. If the input does not match any of the cases, both output signals would be set to 0.", "prompt": "module top_module (\n\tinput [7:0] code,\n\toutput reg [3:0] out,\n\toutput reg valid\n);\n", "completion": "\talways @(*) begin\n\t\tcase (code)\n\t\t\t8'h45: begin // 0\n\t\t\t\tout = 4'b0000;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h16: begin // 1\n\t\t\t\tout = 4'b0001;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h1e: begin // 2\n\t\t\t\tout = 4'b0010;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h26: begin // 3\n\t\t\t\tout = 4'b0011;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h25: begin // 4\n\t\t\t\tout = 4'b0100;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h2e: begin // 5\n\t\t\t\tout = 4'b0101;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h36: begin // 6\n\t\t\t\tout = 4'b0110;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h3d: begin // 7\n\t\t\t\tout = 4'b0111;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h3e: begin // 8\n\t\t\t\tout = 4'b1000;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\t8'h46: begin // 9\n\t\t\t\tout = 4'b1001;\n\t\t\t\tvalid = 1'b1;\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tout = 4'b0000;\n\t\t\t\tvalid = 1'b0;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vectorr", "description": "Given an 8-bit input vector [7:0], reverse its bit ordering.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput [7:0] out\n);\n", "completion": "\tassign out = {in[0], in[1], in[2], in[3], in[4], in[5], in[6], in[7]};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap3", "description": "Implement the circuit described by the Karnaugh map below. d is don't-care, which means you may choose to output whatever value is convenient.\n\n//        ab\n// cd   01 00 10 11\n//  00 | d | 0 | 1 | 1 |\n//  01 | 0 | 0 | d | d |\n//  11 | 0 | 1 | 1 | 1 |\n//  10 | 0 | 1 | 1 | 1 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput reg out\n);\n", "completion": "\talways @(*) begin\n\t\tcase ({a,b,c,d})\n\t\t\t4'b0000: out = 1'b0;\n\t\t\t4'b0001: out = 1'b0;\n\t\t\t4'b0010: out = 1'b1;\n\t\t\t4'b0011: out = 1'b1;\n\t\t\t4'b0100: out = 1'b0;\n\t\t\t4'b0101: out = 1'b0;\n\t\t\t4'b0110: out = 1'bd;\n\t\t\t4'b0111: out = 1'bd;\n\t\t\t4'b1000: out = 1'b0;\n\t\t\t4'b1001: out = 1'b1;\n\t\t\t4'b1010: out = 1'b1;\n\t\t\t4'b1011: out = 1'b1;\n\t\t\t4'b1100: out = 1'b0;\n\t\t\t4'b1101: out = 1'b1;\n\t\t\t4'b1110: out = 1'b1;\n\t\t\t4'b1111: out = 1'b1;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "review2015_shiftcount", "description": "Build a four-bit shift register that also acts as a down counter. Data is shifted in most-significant-bit first when shift_ena is 1. The number currently in the shift register is decremented when count_ena is 1. Since the full system doesn't ever use shift_ena and count_ena together, it does not matter what your circuit does if both control inputs are 1 (This mainly means that it doesn't matter which case gets higher priority).", "prompt": "module top_module(\n\tinput clk,\n\tinput shift_ena,\n\tinput count_ena,\n\tinput data,\n\toutput reg [3:0] q);\n", "completion": "\treg [3:0] shift_reg;\n\treg [3:0] count_reg;\n\n\talways @(posedge clk) begin\n\t\tif (shift_ena) begin\n\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\tend\n\t\tif (count_ena) begin\n\t\t\tcount_reg <= count_reg - 1;\n\t\tend\n\t\tq <= shift_reg;\n\tend\n\n\tassign count_reg = shift_reg;\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "wire", "description": "Create a module with one input and one output that behaves like a wire.", "prompt": "module top_module(\n\tinput in,\n\toutput out);\n", "completion": "\twire wire_out;\n\tassign wire_out = in;\n\tassign out = wire_out;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "review2015_fsmshift", "description": "This module is a part of the FSM for controlling the shift register, we want the ability to enable the shift register for exactly 4 clock cycles whenever the proper bit pattern is detected. Whenever the FSM is reset, assert shift_ena for 4 cycles, then 0 forever (until reset). Reset should be active high synchronous.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput shift_ena);\n", "completion": "\treg [1:0] state;\n\tparameter IDLE = 2'b00, SHIFT = 2'b01, WAIT = 2'b10;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\t\tshift_ena <= 1'b1;\n\t\tend\n\t\telse begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tshift_ena <= 1'b1;\n\t\t\t\t\tstate <= SHIFT;\n\t\t\t\tend\n\t\t\t\tSHIFT: begin\n\t\t\t\t\tshift_ena <= 1'b1;\n\t\t\t\t\tstate <= WAIT;\n\t\t\t\tend\n\t\t\t\tWAIT: begin\n\t\t\t\t\tshift_ena <= 1'b0;\n\t\t\t\t\tstate <= IDLE;\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "count15", "description": "Build a 4-bit binary counter that counts from 0 through 15, inclusive, with a period of 16. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else begin\n\t\t\tq <= q + 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_if", "description": "Build a 2-to-1 mux that chooses between a and b. Choose b if both sel_b1 and sel_b2 are true. Otherwise, choose a. Do the same twice, once using assign statements and once using a procedural if statement.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput sel_b1,\n\tinput sel_b2,\n\toutput out_assign,\n\toutput reg out_always\n);\n", "completion": "\t// Using assign statements\n\tassign out_assign = (sel_b1 & sel_b2) ? b : a;\n\n\t// Using procedural if statement\n\talways @(*) begin\n\t\tif (sel_b1 & sel_b2) begin\n\t\t\tout_always = b;\n\t\tend else begin\n\t\t\tout_always = a;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap1", "description": "Implement the circuit described by the Karnaugh map below.\n//        a\n// bc   0 1 \n//  00 | 0 | 1 |\n//  01 | 1 | 1 | \n//  11 | 1 | 1 | \n//  10 | 1 | 1 | \n", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\tinput c,\n\toutput out\n);\n", "completion": "\twire w1, w2, w3, w4;\n\n\tassign w1 = a & b;\n\tassign w2 = a & c;\n\tassign w3 = b & c;\n\tassign w4 = ~(w1 | w2 | w3);\n\n\tassign out = w4;\n\n\nendmodule", "result": "failed: 140 out of 219 samples.", "passed": false}
{"task_id": "2013_q2afsm", "description": "Consider the FSM described by the state diagram shown below:\n\n// A --r1=0,r2=0,r3=0--> A\n// A --r1=1--> B\n// A --r1=0,r2=1--> C\n// A --r1=0,r2=0,r3=0--> D\n// B (g1=1) --r1=1--> B\n// B (g1=1) --r1=0--> A\n// C (g2=1) --r2=1--> C\n// C (g2=1) --r2=0--> A\n\n// Resetn is an active-low synchronous reset that resets into state A. This FSM acts as an arbiter circuit, which controls access to some type of resource by three requesting devices. Each device makes its request for the resource by setting a signal _r[i]_ = 1, where _r[i]_ is either _r[1]_, _r[2]_, or _r[3]_. Each r[i] is an input signal to the FSM, and represents one of the three devices. The FSM stays in state _A_ as long as there are no requests. When one or more request occurs, then the FSM decides which device receives a grant to use the resource and changes to a state that sets that device's _g[i]_ signal to 1. Each _g[i]_ is an output from the FSM. There is a priority system, in that device 1 has a higher priority than device 2, and device 3 has the lowest priority. Hence, for example, device 3 will only receive a grant if it is the only device making a request when the FSM is in state _A_. Once a device, _i_, is given a grant by the FSM, that device continues to receive the grant as long as its request, _r[i]_ = 1.\n\n// Write complete Verilog code that represents this FSM. Use separate always blocks for the state table and the state flip-flops, as done in lectures. Describe the FSM outputs, _g[i]_, using either continuous assignment statement(s) or an always block (at your discretion). Assign any state codes that you wish to use.", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput [3:1] r,\n\toutput [3:1] g\n);\n", "completion": "\t// Define the states\n\tparameter A = 2'b00;\n\tparameter B = 2'b01;\n\tparameter C = 2'b10;\n\tparameter D = 2'b11;\n\t\n\t// Define the state flip-flops\n\treg [1:0] state;\n\treg [1:0] next_state;\n\t\n\t// Define the state table\n\talways @ (posedge clk or negedge resetn) begin\n\t\tif (~resetn) begin\n\t\t\tstate <= A;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\t\n\t// Define the output logic\n\talways @ (state, r) begin\n\t\tcase (state)\n\t\t\tA: begin\n\t\t\t\tif (r[1] && ~r[2] && ~r[3]) begin\n\t\t\t\t\tnext_state = B;\n\t\t\t\t\tg[1] = 1;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend else if (~r[1] && r[2] && ~r[3]) begin\n\t\t\t\t\tnext_state = C;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 1;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend else if (~r[1] && ~r[2] && r[3]) begin\n\t\t\t\t\tnext_state = D;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend\n\t\t\tend\n\t\t\tB: begin\n\t\t\t\tif (r[1]) begin\n\t\t\t\t\tnext_state = B;\n\t\t\t\t\tg[1] = 1;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend\n\t\t\tend\n\t\t\tC: begin\n\t\t\t\tif (r[2]) begin\n\t\t\t\t\tnext_state = C;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 1;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend\n\t\t\tend\n\t\t\tD: begin\n\t\t\t\tif (r[3]) begin\n\t\t\t\t\tnext_state = D;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\t\tg[1] = 0;\n\t\t\t\t\tg[2] = 0;\n\t\t\t\t\tg[3] = 0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "count10", "description": "Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else begin\n\t\t\tif (q == 4'b1001) begin\n\t\t\t\tq <= 4'b0000;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm_ps2", "description": "The PS/2 mouse protocol sends messages that are three bytes long. However, within a continuous byte stream, it's not obvious where messages start and end. The only indication is that the first byte of each three byte message always has in[3]=1 (but in[3] of the other two bytes may be 1 or 0 depending on data). We want a finite state machine that will search for message boundaries when given an input byte stream. The algorithm we'll use is to discard bytes until we see one with in[3]=1. We then assume that this is byte 1 of a message, and signal the receipt of a message once all 3 bytes have been received (done). The FSM should signal done in the cycle immediately after the third byte of each message was successfully received. Reset should be active high synchronous.", "prompt": "module top_module (\n\tinput clk,\n\tinput [7:0] in,\n\tinput reset,\n\toutput done\n);\n", "completion": "\treg [2:0] state;\n\treg [7:0] message;\n\treg [1:0] message_count;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 0;\n\t\t\tmessage <= 0;\n\t\t\tmessage_count <= 0;\n\t\t\tdone <= 0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\t0: begin // Wait for first byte with in[3]=1\n\t\t\t\t\tif (in[3] == 1) begin\n\t\t\t\t\t\tmessage <= {in[7:4], in[2:0]};\n\t\t\t\t\t\tmessage_count <= 1;\n\t\t\t\t\t\tstate <= 1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t1: begin // Wait for second byte\n\t\t\t\t\tmessage <= {message[4:0], in[7:4]};\n\t\t\t\t\tmessage_count <= message_count + 1;\n\t\t\t\t\tif (message_count == 2) begin\n\t\t\t\t\t\tstate <= 2;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t2: begin // Wait for third byte\n\t\t\t\t\tmessage <= {message[4:0], in[7:4]};\n\t\t\t\t\tmessage_count <= message_count + 1;\n\t\t\t\t\tif (message_count == 3) begin\n\t\t\t\t\t\tstate <= 0;\n\t\t\t\t\t\tdone <= 1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mux2to1", "description": "Create a one-bit wide, 2-to-1 multiplexer. When sel=0, choose a. When sel=1, choose b.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput sel,\n\toutput out\n);\n", "completion": "\tassign out = (sel == 0) ? a : b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates4", "description": "Build a combinational circuit with four inputs, in[3:0]. There are 3 outputs: \n// (1) out_and: output of a 4-input AND gate. \n// (2) out_or: output of a 4-input OR gate. \n// (3) out_xor: output of a 4-input XOR gate.\n", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor\n);\n", "completion": "\tassign out_and = &in;\n\tassign out_or = |in;\n\tassign out_xor = ^in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q3bfsm", "description": "Given the state-assigned table shown below, implement the finite-state machine. Reset should synchronous active high reset the FSM to state 000.\n\n// Present state y[2:0] | Next state y[2:0] x=0, Next state y[2:0] x=1, Output z\n// 000 | 000, 001 | 0\n// 001 | 001, 100 | 0\n// 010 | 010, 001 | 0\n// 011 | 001, 010 | 1\n// 100 | 011, 100 | 1\n", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput x,\n\toutput reg z\n);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\t\tz <= 1'b0;\n\t\tend\n\t\telse begin\n\t\t\tstate <= next_state;\n\t\t\tcase (state)\n\t\t\t\t3'b000: begin\n\t\t\t\t\tif (x) next_state <= 3'b001;\n\t\t\t\t\telse next_state <= 3'b000;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\t\t3'b001: begin\n\t\t\t\t\tif (x) next_state <= 3'b100;\n\t\t\t\t\telse next_state <= 3'b001;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\t\t3'b010: begin\n\t\t\t\t\tif (x) next_state <= 3'b001;\n\t\t\t\t\telse next_state <= 3'b010;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\t\t3'b011: begin\n\t\t\t\t\tif (x) next_state <= 3'b100;\n\t\t\t\t\telse next_state <= 3'b010;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend\n\t\t\t\t3'b100: begin\n\t\t\t\t\tif (x) next_state <= 3'b100;\n\t\t\t\t\telse next_state <= 3'b011;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend\n\t\t\t\tdefault: begin\n\t\t\t\t\tnext_state <= 3'b000;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 494 out of 1006 samples.", "passed": false}
{"task_id": "2013_q2bfsm", "description": "Consider a finite state machine that is used to control some type of motor. The FSM has inputs x and y, which come from the motor, and produces outputs f and g, which control the motor. There is also a clock input called clk and a reset input (synchronous, active low) called resetn. The FSM has to work as follows. As long as the reset input is asserted, the FSM stays in a beginning state, called state A. When the reset signal is de-asserted, then after the next clock edge the FSM has to set the output f to 1 for one clock cycle. Then, the FSM has to monitor the x input. When x has produced the values 1, 0, 1 in three successive clock cycles, then g should be set to 1 on the following clock cycle. While maintaining g = 1 the FSM has to monitor the y input. If y has the value 1 within at most two clock cycles, then the FSM should maintain g = 1 permanently (that is, until reset). But if y does not become 1 within two clock cycles, then the FSM should set g = 0 permanently (until reset).", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput x,\n\tinput y,\n\toutput f,\n\toutput g\n);\n", "completion": "reg [1:0] state;\nreg [1:0] x_history;\nreg [1:0] y_history;\n\nalways @(posedge clk or negedge resetn) begin\n\tif (!resetn) begin\n\t\tstate <= 2'b00;\n\t\tx_history <= 2'b00;\n\t\ty_history <= 2'b00;\n\t\tf <= 1'b0;\n\t\tg <= 1'b0;\n\tend else begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tf <= 1'b1;\n\t\t\t\tg <= 1'b0;\n\t\t\t\tstate <= 2'b01;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b0;\n\t\t\t\tx_history <= {x_history[0], x};\n\t\t\t\tif (x_history == 2'b111) begin\n\t\t\t\t\tstate <= 2'b10;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b1;\n\t\t\t\ty_history <= {y_history[0], y};\n\t\t\t\tif (y_history == 2'b11) begin\n\t\t\t\t\tstate <= 2'b11;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b1;\n\t\t\t\ty_history <= {y_history[0], y};\n\t\t\t\tif (y_history == 2'b11) begin\n\t\t\t\t\tstate <= 2'b11;\n\t\t\t\tend else begin\n\t\t\t\t\tstate <= 2'b00;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "dff8p", "description": "Create 8 D flip-flops with active high synchronous reset. The flip-flops must be reset to 0x34 rather than zero. All DFFs should be triggered by the negative edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput reset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_reg;\n\n\talways @(negedge clk) begin\n\t\tif (reset) begin\n\t\t\tq_reg <= 8'h34;\n\t\tend else begin\n\t\t\tq_reg <= d;\n\t\tend\n\tend\n\n\tassign q = q_reg;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "reduction", "description": "Parity checking is often used as a simple method of detecting errors when transmitting data through an imperfect channel. Create a circuit that will compute a parity bit for a 8-bit byte (which will add a 9th bit to the byte). We will use \"even\" parity, where the parity bit is just the XOR of all 8 data bits.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput parity\n);\n", "completion": "assign parity = in[0] ^ in[1] ^ in[2] ^ in[3] ^ in[4] ^ in[5] ^ in[6] ^ in[7];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm3comb", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Use the following state encoding: A=2'b00, B=2'b01, C=2'b10, D=2'b11.Implement only the state transition logic and output logic (the combinational logic portion) for this state machine. Given the current state (state), compute the next_state and output (out) based on the state transition table.\n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput in,\n\tinput [1:0] state,\n\toutput reg [1:0] next_state,\n\toutput out\n);\n", "completion": "\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b00;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tnext_state = in ? 2'b10 : 2'b01;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tnext_state = in ? 2'b00 : 2'b10;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b11;\n\t\t\t\tout = 1'b1;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mt2015_q4b", "description": "The module can be described by the following simulation waveform: \n\n// time            x               y               z               \n// 0ns             0               0               1               \n// 5ns             0               0               1               \n// 10ns            0               0               1               \n// 15ns            0               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               0               \n// 30ns            1               0               0               \n// 35ns            0               1               0               \n// 40ns            0               1               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               1               \n// 60ns            0               1               0               \n// 65ns            0               1               0               \n// 70ns            1               1               1               \n// 75ns            0               1               0               \n// 80ns            0               1               0               \n// 85ns            0               1               0               \n// 90ns            1               0               0               ", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\treg [1:0] state;\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tif (x == 1'b0 && y == 1'b0) begin\n\t\t\t\t\tstate = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else if (x == 1'b1 && y == 1'b0) begin\n\t\t\t\t\tstate = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tstate = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tif (x == 1'b0 && y == 1'b1) begin\n\t\t\t\t\tstate = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else if (x == 1'b1 && y == 1'b1) begin\n\t\t\t\t\tstate = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tstate = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tif (x == 1'b0 && y == 1'b0) begin\n\t\t\t\t\tstate = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else if (x == 1'b1 && y == 1'b0) begin\n\t\t\t\t\tstate = 2'b11;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tstate = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tif (x == 1'b0 && y == 1'b1) begin\n\t\t\t\t\tstate = 2'b11;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else if (x == 1'b1 && y == 1'b1) begin\n\t\t\t\t\tstate = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tstate = 2'b11;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "2012_q2fsm", "description": "Consider the state machine shown below:\n\n// A (0) --1--> B\n// A (0) --0--> A\n// B (0) --1--> C\n// B (0) --0--> D\n// C (0) --1--> E\n// C (0) --0--> D\n// D (0) --1--> F\n// D (0) --0--> A\n// E (1) --1--> E\n// E (1) --0--> D\n// F (1) --1--> C\n// F (1) --0--> D\n\n// Reset resets into state A and is synchronous active-high. \n\n// Write complete Verilog code that represents this FSM. Use separate **always** blocks for the state table and the state flip-flops. Describe the FSM output, which is called _z_, using either continuous assignment statement(s) or an **always** block (at your discretion). Assign any state codes that you wish to use.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput w,\n\toutput z\n);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\t\n\t// State table\n\talways @ (state or w) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b001;\n\t\t\t\telse next_state = 3'b000;\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b010;\n\t\t\t\telse next_state = 3'b000;\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b011;\n\t\t\t\telse next_state = 3'b010;\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b100;\n\t\t\t\telse next_state = 3'b001;\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b101;\n\t\t\t\telse next_state = 3'b010;\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b110;\n\t\t\t\telse next_state = 3'b011;\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b111;\n\t\t\t\telse next_state = 3'b100;\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b000;\n\t\t\t\telse next_state = 3'b101;\n\t\t\tend\n\t\tendcase\n\tend\n\t\n\t// State flip-flops\n\talways @ (posedge clk) begin\n\t\tif (reset) state <= 3'b000;\n\t\telse state <= next_state;\n\tend\n\t\n\t// Output\n\talways @ (state) begin\n\t\tcase (state)\n\t\t\t3'b000: z = 1'b0;\n\t\t\t3'b001: z = 1'b0;\n\t\t\t3'b010: z = 1'b0;\n\t\t\t3'b011: z = 1'b0;\n\t\t\t3'b100: z = 1'b0;\n\t\t\t3'b101: z = 1'b0;\n\t\t\t3'b110: z = 1'b0;\n\t\t\t3'b111: z = 1'b1;\n\t\tendcase\n\tend\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "dff16e", "description": "Create 16 D flip-flops. It's sometimes useful to only modify parts of a group of flip-flops. The byte-enable inputs control whether each byte of the 16 registers should be written to on that cycle. byteena[1] controls the upper byte d[15:8], while byteena[0] controls the lower byte d[7:0]. resetn is a synchronous, active-low reset. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput resetn,\n\tinput [1:0] byteena,\n\tinput [15:0] d,\n\toutput reg [15:0] q);\n", "completion": "\treg [15:0] q_reg;\n\n\talways @(posedge clk) begin\n\t\tif (!resetn) begin\n\t\t\tq_reg <= 16'h0000;\n\t\tend else begin\n\t\t\tif (byteena[1]) begin\n\t\t\t\tq_reg[15:8] <= d[15:8];\n\t\t\tend\n\t\t\tif (byteena[0]) begin\n\t\t\t\tq_reg[7:0] <= d[7:0];\n\t\t\tend\n\t\tend\n\tend\n\n\tassign q = q_reg;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "edgedetect", "description": "For each bit in an 8-bit vector, detect when the input signal changes from 0 in one clock cycle to 1 the next (similar to positive edge detection). The output bit should be set the cycle after a 0 to 1 transition occurs.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] in,\n\toutput reg [7:0] pedge);\n", "completion": "\treg [7:0] in_prev;\n\n\talways @(posedge clk) begin\n\t\tin_prev <= in;\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (in_prev == 0 && in == 1) begin\n\t\t\tpedge <= in;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 220 out of 227 samples.", "passed": false}
{"task_id": "circuit8", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clock           a               p               q               \n// 0ns             0               0               x               x               \n// 5ns             0               0               x               x               \n// 10ns            0               0               x               x               \n// 15ns            0               0               x               x               \n// 20ns            0               0               x               x               \n// 25ns            1               0               0               x               \n// 30ns            1               0               0               x               \n// 35ns            1               0               0               x               \n// 40ns            1               0               0               x               \n// 45ns            1               0               0               x               \n// 50ns            1               0               0               x               \n// 55ns            0               0               0               0               \n// 60ns            0               0               0               0               \n// 65ns            0               0               0               0               \n// 70ns            0               1               0               0               \n// 75ns            0               0               0               0               \n// 80ns            0               1               0               0               \n// 85ns            1               0               0               0               \n// 90ns            1               1               1               0               \n// 95ns            1               0               0               0               \n// 100ns           1               1               1               0               \n// 105ns           1               0               0               0               \n// 110ns           1               1               1               0               \n// 115ns           0               0               1               1               \n// 120ns           0               1               1               1               \n// 125ns           0               0               1               1               \n// 130ns           0               1               1               1               \n// 135ns           0               0               1               1               \n// 140ns           0               0               1               1               \n// 145ns           1               0               0               1               \n// 150ns           1               0               0               1               \n// 155ns           1               0               0               1               \n// 160ns           1               0               0               1               \n// 165ns           1               1               1               1               \n// 170ns           1               0               0               1               \n// 175ns           0               1               0               0               \n// 180ns           0               0               0               0               \n// 185ns           0               1               0               0               \n// 190ns           0               0               0               0       ", "prompt": "module top_module (\n\tinput clock,\n\tinput a, \n\toutput reg p,\n\toutput reg q\n);\n", "completion": "\talways @(posedge clock) begin\n\t\tif (a == 1) begin\n\t\t\tp <= 1;\n\t\t\tq <= 0;\n\t\tend else begin\n\t\t\tp <= 0;\n\t\t\tq <= 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 197 out of 240 samples.", "passed": false}
{"task_id": "rule90", "description": "Rule 90 is a one-dimensional cellular automaton with interesting properties. The rules are simple. There is a one-dimensional array of cells (on or off). At each time step, the next state of each cell is the XOR of the cell's two current neighbours:\n// Left | Center | Right | Center's next state\n// 1 | 1 | 1 | 0\n// 1 | 1 | 0 | 1\n// 1 | 0 | 1 | 0\n// 1 | 0 | 0 | 1\n// 0 | 1 | 1 | 1\n// 0 | 1 | 0 | 0 \n// 0 | 0 | 1 | 1\n// 0 | 0 | 0 | 0\n// In this circuit, create a 512-cell system (q[511:0]), and advance by one time step each clock cycle. The load input indicates the state of the system should be loaded with data[511:0]. Assume the boundaries (q[-1] and q[512]) are both zero (off).", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [511:0] data,\n\toutput reg [511:0] q);\n", "completion": "\treg [511:0] next_q;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tnext_q[0] <= 0;\n\t\t\tnext_q[511] <= 0;\n\t\t\tfor (int i = 1; i < 511; i = i + 1) begin\n\t\t\t\tnext_q[i] <= q[i-1] ^ q[i+1];\n\t\t\tend\n\t\t\tq <= next_q;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 7058 out of 7121 samples.", "passed": false}
{"task_id": "mt2015_eq2", "description": "Create a circuit that has two 2-bit inputs A[1:0] and B[1:0], and produces an output z. The value of z should be 1 if A = B, otherwise z should be 0.", "prompt": "module top_module(\n\tinput [1:0] A,\n\tinput [1:0] B,\n\toutput z);\n", "completion": "\tassign z = (A == B) ? 1 : 0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gatesv100", "description": "You are given a 100-bit input vector in[99:0]. We want to know some relationships between each bit and its neighbour: \n// (1) out_both: Each bit of this output vector should indicate whether both the corresponding input bit and its neighbour to the left are '1'. For example, out_both[98] should indicate if in[98] and in[99] are both 1. Since in[99] has no neighbour to the left, the answer is obvious so we don't need to know out_both[99]. \n// (2) out_any: Each bit of this output vector should indicate whether any of the corresponding input bit and its neighbour to the right are '1'. For example, out_any[2] should indicate if either in[2] or in[1] are 1. Since in[0] has no neighbour to the right, the answer is obvious so we don't need to know out_any[0]. \n// (3) out_different: Each bit of this output vector should indicate whether the corresponding input bit is different from its neighbour to the left. For example, out_different[98] should indicate if in[98] is different from in[99]. For this part, treat the vector as wrapping around, so in[99]'s neighbour to the left is in[0].\n", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput [98:0] out_both,\n\toutput [99:1] out_any,\n\toutput [99:0] out_different\n);\n", "completion": "\tassign out_both = {in[98:0], 1'b0} & {1'b0, in[99:1]};\n\tassign out_any = {in[99:1], 1'b0} | {1'b0, in[98:0]};\n\tassign out_different = {in[99:1], 1'b0} ^ {1'b0, in[98:0]};\n\n\nendmodule", "result": "failed: 201 out of 201 samples.", "passed": false}
{"task_id": "m2014_q4a", "description": "Implement a D latch using an always block.\n", "prompt": "module top_module (\n\tinput d,\n\tinput ena,\n\toutput logic q\n);\n", "completion": "always @(*) begin\n\tif (ena) begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "mux256to1v", "description": "Create a 4-bit wide, 256-to-1 multiplexer. The 256 4-bit inputs are all packed into a single 1024-bit input vector. sel=0 should select bits in[3:0], sel=1 selects bits in[7:4], sel=2 selects bits in[11:8], etc.", "prompt": "module top_module (\n\tinput [1023:0] in,\n\tinput [7:0] sel,\n\toutput [3:0] out\n);\n", "completion": "\twire [3:0] mux_out;\n\t\n\tmux_256_to_1 mux_inst (\n\t\t.in(in),\n\t\t.sel(sel),\n\t\t.out(mux_out)\n\t);\n\t\n\tassign out = mux_out;\n\t\nendmodule\n\nmodule mux_256_to_1 (\n\tinput [1023:0] in,\n\tinput [7:0] sel,\n\toutput [3:0] out\n);\n\n\twire [3:0] mux_out;\n\t\n\tassign mux_out = in[sel*4 +: 4];\n\t\n\tassign out = mux_out;\n\t\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "mux9to1v", "description": "Create a 16-bit wide, 9-to-1 multiplexer. sel=0 chooses a, sel=1 chooses b, etc. For the unused cases (sel=9 to 15), set all output bits to '1'.", "prompt": "module top_module (\n\tinput [15:0] a,\n\tinput [15:0] b,\n\tinput [15:0] c,\n\tinput [15:0] d,\n\tinput [15:0] e,\n\tinput [15:0] f,\n\tinput [15:0] g,\n\tinput [15:0] h,\n\tinput [15:0] i,\n\tinput [3:0] sel,\n\toutput logic [15:0] out\n);\n", "completion": "always_comb begin\n\tcase(sel)\n\t\t4'b0000: out = a;\n\t\t4'b0001: out = b;\n\t\t4'b0010: out = c;\n\t\t4'b0011: out = d;\n\t\t4'b0100: out = e;\n\t\t4'b0101: out = f;\n\t\t4'b0110: out = g;\n\t\t4'b0111: out = h;\n\t\t4'b1000: out = i;\n\t\tdefault: out = 16'b1111111111111111;\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vectorgates", "description": "Build a circuit that has two 3-bit inputs that computes the bitwise-OR of the two vectors, the logical-OR of the two vectors, and the inverse (NOT) of both vectors. Place the inverse of b in the upper half of out_not (i.e., bits [5:3]), and the inverse of a in the lower half.", "prompt": "module top_module(\n\tinput [2:0] a, \n\tinput [2:0] b, \n\toutput [2:0] out_or_bitwise,\n\toutput out_or_logical,\n\toutput [5:0] out_not\n);\n", "completion": "\tassign out_or_bitwise = a | b;\n\tassign out_or_logical = (a != 0) || (b != 0);\n\tassign out_not = {~b, ~a};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm3onehot", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Use the following one-hot state encoding: A=4'b0001, B=4'b0010, C=4'b0100, D=4'b1000. Derive state transition and output logic equations by inspection assuming a one-hot encoding. Implement only the state transition logic and output logic (the combinational logic portion) for this state machine. \n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput in,\n\tinput [3:0] state,\n\toutput reg [3:0] next_state,\n\toutput out\n);\n", "completion": "\talways @(*) begin\n\t\tcase (state)\n\t\t\t4'b0001: begin // State A\n\t\t\t\tnext_state = in ? 4'b0010 : 4'b0001; // Next state in=0: A, Next state in=1: B\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t4'b0010: begin // State B\n\t\t\t\tnext_state = in ? 4'b0100 : 4'b0010; // Next state in=0: B, Next state in=1: C\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t4'b0100: begin // State C\n\t\t\t\tnext_state = in ? 4'b1000 : 4'b0001; // Next state in=0: A, Next state in=1: D\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t4'b1000: begin // State D\n\t\t\t\tnext_state = in ? 4'b0100 : 4'b0010; // Next state in=0: B, Next state in=1: C\n\t\t\t\tout = 1'b1;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "conditional", "description": "Given four unsigned numbers, find the minimum. Unsigned numbers can be compared with standard comparison operators (a < b). ", "prompt": "module top_module (\n\tinput [7:0] a,\n\tinput [7:0] b,\n\tinput [7:0] c,\n\tinput [7:0] d,\n\toutput reg [7:0] min\n);\n", "completion": "\talways @(*) begin\n\t\tif (a < b && a < c && a < d)\n\t\t\tmin = a;\n\t\telse if (b < c && b < d)\n\t\t\tmin = b;\n\t\telse if (c < d)\n\t\t\tmin = c;\n\t\telse\n\t\t\tmin = d;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates", "description": "Build a combinational circuit with two inputs, a and b. There are 7 outputs, each with a logic gate driving it: \n// (1) out_and: a and b \n// (2) out_or: a or b \n// (3) out_xor: a xor b \n// (4) out_nand: a nand b \n// (5) out_nor: a nor b \n// (6) out_xnor: a xnor b \n// (7) out_anotb: a and-not b", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor,\n\toutput out_nand,\n\toutput out_nor,\n\toutput out_xnor,\n\toutput out_anotb\n);\n", "completion": "\tassign out_and = a & b;\n\tassign out_or = a | b;\n\tassign out_xor = a ^ b;\n\tassign out_nand = ~(a & b);\n\tassign out_nor = ~(a | b);\n\tassign out_xnor = ~(a ^ b);\n\tassign out_anotb = a & ~b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap2", "description": "Implement the circuit described by the Karnaugh map below.\n\n//        ab\n// cd   00 01 11 10\n//  00 | 1 | 1 | 0 | 1 |\n//  01 | 1 | 0 | 0 | 1 |\n//  11 | 0 | 1 | 1 | 1 |\n//  10 | 1 | 1 | 0 | 0 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out\n);\n", "completion": "\twire w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14, w15, w16;\n\n\tassign w1 = a & b;\n\tassign w2 = a & ~b;\n\tassign w3 = ~a & b;\n\tassign w4 = ~a & ~b;\n\tassign w5 = c & d;\n\tassign w6 = ~c & d;\n\tassign w7 = c & ~d;\n\tassign w8 = ~c & ~d;\n\tassign w9 = w1 | w2;\n\tassign w10 = w3 | w4;\n\tassign w11 = w5 | w6;\n\tassign w12 = w7 | w8;\n\tassign w13 = w9 | w10;\n\tassign w14 = w11 | w12;\n\tassign w15 = w13 | w14;\n\tassign w16 = w15 | w16;\n\tassign out = w16;\n\n\nendmodule", "result": "failed: 90 out of 232 samples.", "passed": false}
{"task_id": "2014_q3fsm", "description": "Consider a finite state machine with inputs s and w. Assume that the FSM begins in a reset state called A, as depicted below. The FSM remains in state A as long as s = 0, and it moves to state B when s = 1. Once in state B the FSM examines the value of the input w in the next three clock cycles. If w = 1 in exactly two of these clock cycles, then the FSM has to set an output z to 1 in the following clock cycle. Otherwise z has to be 0. The FSM continues checking w for the next three clock cycles, and so on. Use as few states as possible. Note that the s input is used only in state A, so you need to consider just the w input. Assume reset is active high synchronous.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput s,\n\tinput w,\n\toutput reg z\n);\n", "completion": "\tparameter A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;\n\treg [1:0] state, next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= A;\n\t\t\tz <= 0;\n\t\tend\n\t\telse begin\n\t\t\tstate <= next_state;\n\t\t\tif (state == B) begin\n\t\t\t\tif (w == 1) begin\n\t\t\t\t\tz <= 1;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tz <= 0;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tA: begin\n\t\t\t\tif (s == 1) begin\n\t\t\t\t\tnext_state = B;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tnext_state = A;\n\t\t\t\tend\n\t\t\tend\n\t\t\tB: begin\n\t\t\t\tif (w == 1) begin\n\t\t\t\t\tnext_state = C;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tnext_state = D;\n\t\t\t\tend\n\t\t\tend\n\t\t\tC: begin\n\t\t\t\tif (w == 1) begin\n\t\t\t\t\tnext_state = D;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tnext_state = B;\n\t\t\t\tend\n\t\t\tend\n\t\t\tD: begin\n\t\t\t\tif (w == 1) begin\n\t\t\t\t\tnext_state = B;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tnext_state = C;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 630 out of 1414 samples.", "passed": false}
{"task_id": "vector4", "description": "One common place to see a replication operator is when sign-extending a smaller number to a larger one, while preserving its signed value. This is done by replicating the sign bit (the most significant bit) of the smaller number to the left. For example, sign-extending 4'b0101 (5) to 8 bits results in 8'b00000101 (5), while sign-extending 4'b1101 (-3) to 8 bits results in 8'b11111101 (-3). Build a circuit that sign-extends an 8-bit number to 32 bits. This requires a concatenation of 24 copies of the sign bit (i.e., replicate bit[7] 24 times) followed by the 8-bit number itself.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput [31:0] out\n);\n", "completion": "\tassign out = {24{in[7]}, in};\n\n\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "m2014_q4k", "description": "Implement a shift register with four D flops. Reset is active-low synchronous resettable.", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput in,\n\toutput out\n);\n", "completion": "reg [3:0] shift_reg;\n\nalways @(posedge clk or negedge resetn) begin\n\tif (~resetn) begin\n\t\tshift_reg <= 4'b0;\n\tend else begin\n\t\tshift_reg <= {shift_reg[2:0], in};\n\tend\nend\n\nassign out = shift_reg[3];\n\n\nendmodule", "result": "failed: 14 out of 299 samples.", "passed": false}
{"task_id": "always_case2", "description": "A priority encoder is a combinational circuit that, when given an input bit vector, outputs the position of the first 1 bit in the vector. For example, a 8-bit priority encoder given the input 8'b10010000 would output 3'd4, because bit[4] is first bit that is high. Build a 4-bit priority encoder. For this problem, if none of the input bits are high (i.e., input is zero), output zero. Note that a 4-bit number has 16 possible combinations.", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput reg [1:0] pos\n);\n", "completion": "always @* begin\n\tcase (in)\n\t\t4'b0001: pos = 2'b00;\n\t\t4'b0010: pos = 2'b01;\n\t\t4'b0100: pos = 2'b10;\n\t\t4'b1000: pos = 2'b11;\n\t\tdefault: pos = 2'b00;\n\tendcase\nend\n\n\nendmodule", "result": "failed: 20 out of 94 samples.", "passed": false}
{"task_id": "fsm2", "description": "This is a Moore state machine with two states, two inputs, and one output. Implement this state machine in Verilog. Reset is an active-high asynchronous reset to state OFF.\n\n// OFF (out=0) --j=0--> OFF\n// OFF (out=0) --j=1--> ON\n// ON (out=1) --k=0--> ON\n// ON (out=1) --k=1--> OFF", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\tparameter OFF = 2'b00;\n\tparameter ON = 2'b01;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= OFF;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tOFF: begin\n\t\t\t\t\tif (j) begin\n\t\t\t\t\t\tstate <= ON;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tON: begin\n\t\t\t\t\tif (k) begin\n\t\t\t\t\t\tstate <= OFF;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = (state == ON);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4i", "description": "Build a circuit with no inputs and one output. That output should always drive 0 (or logic low).", "prompt": "module top_module(\n\toutput out);\n", "completion": "\tassign out = 1'b0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "step_one", "description": "Build a circuit with no inputs and one output. That output should always drive 1 (or logic high).", "prompt": "module top_module(\n\toutput one);\n", "completion": "\tassign one = 1'b1;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vector100r", "description": "Given a 100-bit input vector [99:0], reverse its bit ordering.", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput reg [99:0] out\n);\n", "completion": "integer i;\n\nalways @(*) begin\n\tfor (i = 0; i < 100; i = i + 1) begin\n\t\tout[i] = in[99-i];\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4d", "description": "Implement in Verilog the following circuit: A D flip-flop takes as input the output of a two-input XOR. The flip-flop is positive edge triggered by clk, but there is no reset. The XOR takes as input 'in' along with the output 'out' of the flip-flop.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\toutput logic out\n);\n", "completion": "\treg d;\n\talways @(posedge clk) begin\n\t\td <= in ^ out;\n\tend\n\t\n\talways @(posedge clk) begin\n\t\tout <= d;\n\tend\n\t\n\nendmodule", "result": "failed: 1 out of 100 samples.", "passed": false}
{"task_id": "shift4", "description": "Build a 4-bit shift register (right shift), with asynchronous positive edge triggered areset, synchronous active high signals load, and enable. \n// (1) areset: Resets shift register to zero. \n// (2) load: Loads shift register with data[3:0] instead of shifting. \n// (3) ena: Shift right (q[3] becomes zero, q[0] is shifted out and disappears). \n// (4) q: The contents of the shift register. If both the load and ena inputs are asserted (1), the load input has higher priority. \n", "prompt": "module top_module(\n\tinput clk,\n\tinput areset,\n\tinput load,\n\tinput ena,\n\tinput [3:0] data,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tq <= 4'b0;\n\t\tend\n\t\telse if (load) begin\n\t\t\tq <= data;\n\t\tend\n\t\telse if (ena) begin\n\t\t\tq <= {q[2:0], 1'b0};\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 61 out of 427 samples.", "passed": false}
{"task_id": "truthtable1", "description": "Create a combinational circuit that implements the truth table.\n\n// x3 | x2 | x1 | f\n// 0 | 0 | 0 | 0\n// 0 | 0 | 1 | 0\n// 0 | 1 | 0 | 1\n// 0 | 1 | 1 | 1\n// 1 | 0 | 0 | 0\n// 1 | 0 | 1 | 1\n// 1 | 1 | 0 | 0\n// 1 | 1 | 1 | 1", "prompt": "module top_module (\n\tinput x3,\n\tinput x2,\n\tinput x1,\n\toutput f\n);\n", "completion": "\tassign f = (~x3 & ~x2 & x1) | (~x3 & x2 & ~x1) | (x3 & ~x2 & ~x1) | (x3 & x2 & x1);\n\n\nendmodule", "result": "failed: 8 out of 58 samples.", "passed": false}
{"task_id": "dff8ar", "description": "Create 8 D flip-flops with active high asynchronous reset. The output should be reset to 0. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput areset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_next;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tq <= 8'b0;\n\t\tend else begin\n\t\t\tq <= q_next;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tq_next[0] = d[0];\n\t\tq_next[1] = d[1];\n\t\tq_next[2] = d[2];\n\t\tq_next[3] = d[3];\n\t\tq_next[4] = d[4];\n\t\tq_next[5] = d[5];\n\t\tq_next[6] = d[6];\n\t\tq_next[7] = d[7];\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates100", "description": "Build a combinational circuit with 100 inputs, in[99:0]. There are 3 outputs: \n// (1) out_and: output of a 100-input AND gate. \n// (2) out_or: output of a 100-input OR gate. \n// (3) out_xor: output of a 100-input XOR gate.\n\n", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor\n);\n", "completion": "\tassign out_and = &in;\n\tassign out_or = |in;\n\tassign out_xor = ^in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "hadd", "description": "Create a half adder. A half adder adds two bits (with no carry-in) and produces a sum and carry-out.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\toutput sum,\n\toutput cout\n);\n", "completion": "\tassign sum = a ^ b;\n\tassign cout = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_if2", "description": "Fix any and all bugs in this code:\n\n// module top_module (\n//     input      cpu_overheated,\n//     output reg shut_off_computer,\n//     input      arrived,\n//     input      gas_tank_empty,\n//     output reg keep_driving  ); //\n\n//     always @(*) begin\n//         if (cpu_overheated)\n//            shut_off_computer = 1;\n//     end\n\n//     always @(*) begin\n//         if (~arrived)\n//            keep_driving = ~gas_tank_empty;\n//     end\n\n// endmodule\n", "prompt": "module top_module (\n\tinput cpu_overheated,\n\toutput reg shut_off_computer,\n\tinput arrived,\n\tinput gas_tank_empty,\n\toutput reg keep_driving\n);\n", "completion": "\talways @(*) begin\n\t\tif (cpu_overheated)\n\t\t\tshut_off_computer = 1;\n\t\telse\n\t\t\tshut_off_computer = 0;\n\tend\n\n\talways @(*) begin\n\t\tif (~arrived)\n\t\t\tkeep_driving = ~gas_tank_empty;\n\t\telse\n\t\t\tkeep_driving = 0;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm2s", "description": "This is a Moore state machine with two states, two inputs, and one output. Implement this state machine in Verilog. Reset is an active-high synchronous reset to state OFF.\n\n// OFF (out=0) --j=0--> OFF\n// OFF (out=0) --j=1--> ON\n// ON (out=1) --k=0--> ON\n// ON (out=1) --k=1--> OFF", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\tparameter OFF = 2'b00, ON = 2'b01;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= OFF;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tOFF: begin\n\t\t\t\t\tif (j) begin\n\t\t\t\t\t\tstate <= ON;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tON: begin\n\t\t\t\t\tif (k) begin\n\t\t\t\t\t\tstate <= OFF;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = (state == ON);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vector3", "description": "Given several input vectors, concatenate them together then split them up into several output vectors. There are six 5-bit input vectors: a, b, c, d, e, and f, for a total of 30 bits of input. There are four 8-bit output vectors: w, x, y, and z, for 32 bits of output. The output should be a concatenation of the input vectors followed by two 1 bits (the two 1 bits should be in the LSB positions).", "prompt": "module top_module (\n\tinput [4:0] a,\n\tinput [4:0] b,\n\tinput [4:0] c,\n\tinput [4:0] d,\n\tinput [4:0] e,\n\tinput [4:0] f,\n\toutput [7:0] w,\n\toutput [7:0] x,\n\toutput [7:0] y,\n\toutput [7:0] z\n);\n", "completion": "\twire [29:0] input_concat;\n\tassign input_concat = {a, b, c, d, e, f};\n\t\n\twire [31:0] output_concat;\n\tassign output_concat = {input_concat, 2'b11};\n\t\n\tassign w = output_concat[31:24];\n\tassign x = output_concat[23:16];\n\tassign y = output_concat[15:8];\n\tassign z = output_concat[7:0];\n\t\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit2", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               1               \n// 5ns             0               0               0               0               1               \n// 10ns            0               0               0               0               1               \n// 15ns            0               0               0               0               1               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               0               \n// 30ns            0               0               1               1               1               \n// 35ns            0               1               0               0               0               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               0               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               1               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               0               \n// 75ns            1               1               0               0               1               \n// 80ns            1               1               0               1               0               \n// 85ns            1               1               1               0               0               \n// 90ns            1               1               1               1               1       ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = ~(a & b & c & d);\n\n\nendmodule", "result": "failed: 64 out of 121 samples.", "passed": false}
{"task_id": "andgate", "description": "Create a module that implements an AND gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm1s", "description": "This is a Moore state machine with two states, one input, and one output. Implement this state machine in Verilog. The reset state is B and reset is active-high synchronous.\n\n// B (out=1) --in=0--> A\n// B (out=1) --in=1--> B\n// A (out=0) --in=0--> B\n// A (out=0) --in=1--> A", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 1'b1; // reset to B state\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\t1'b1: begin // B state\n\t\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\t\tstate <= 1'b0; // transition to A state\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t1'b0: begin // A state\n\t\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\t\tstate <= 1'b1; // transition to B state\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = state;\n\n\nendmodule", "result": "failed: 118 out of 230 samples.", "passed": false}
{"task_id": "fadd", "description": "Create a full adder. A full adder adds three bits (including carry-in) and produces a sum and carry-out.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput cin,\n\toutput cout,\n\toutput sum\n);\n", "completion": "\twire w1, w2, w3;\n\n\txor(w1, a, b);\n\txor(sum, w1, cin);\n\tand(w2, a, b);\n\tand(w3, w1, cin);\n\tor(cout, w2, w3);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4g", "description": "Implement in Verilog the following circuit: A two-input XNOR (connected to 'in1' and 'in2) has an output connected to the input of a two-input XOR. The second input of the XOR is 'in3.' The output of the XOR is 'out'.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\tinput in3,\n\toutput logic out\n);\n", "completion": "\twire xnor_out;\n\tassign xnor_out = ~(in1 ^ in2);\n\tassign out = xnor_out ^ in3;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2014_q3", "description": "For the following Karnaugh map, give the circuit implementation using one 4-to-1 multiplexer and as many 2-to-1 multiplexers as required, but using as few as possible. You are not allowed to use any other logic gate and you must use _a_ and _b_ as the multiplexer selector inputs, as shown on the 4-to-1 multiplexer below.\n\n//       ab\n// cd   00 01 11 10\n//  00 | 0 | 0 | 0 | 1 |\n//  01 | 1 | 0 | 0 | 0 |\n//  11 | 1 | 0 | 1 | 1 |\n//  10 | 1 | 0 | 0 | 1 |\n\n// Consider a block diagram with inputs 'c' and 'd' going into a module called \"top_module\". This \"top_module\" has four outputs, mux_in[3:0], that connect to a four input mux. The mux takes as input {a,b} and ab = 00 is connected to mux_in[0], ab=01 is connected to mux_in[1], and so in. You are implementing in Verilog just the portion labelled \"top_module\", such that the entire circuit (including the 4-to-1 mux) implements the K-map.\n", "prompt": "module top_module (\n\tinput c,\n\tinput d,\n\toutput [3:0] mux_in\n);\n", "completion": "\twire ab;\n\tassign ab = c & d;\n\n\tassign mux_in[0] = ab;\n\tassign mux_in[1] = ~ab;\n\tassign mux_in[2] = ~(ab | c);\n\tassign mux_in[3] = ~(ab | d);\n\n\nendmodule", "result": "failed: 60 out of 60 samples.", "passed": false}
{"task_id": "ece241_2014_q5b", "description": "The following diagram is a Mealy machine implementation of the 2's complementer. Implement in Verilog using one-hot encoding. Resets into state A and reset is asynchronous active-high.\n\n// A --x=0 (z=0)--> A\n// A --x=1 (z=1)--> B\n// B --x=0 (z=1)--> B\n// B --x=1 (z=0)--> B", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput x,\n\toutput z\n);\n", "completion": "\t// Define the states\n\tparameter A = 2'b00;\n\tparameter B = 2'b01;\n\t\n\t// Define the state register and initialize to state A\n\treg [1:0] state = A;\n\t\n\t// Define the output register and initialize to 0\n\treg z = 1'b0;\n\t\n\t// Define the next state logic\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= A;\n\t\t\tz <= 1'b0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tA: begin\n\t\t\t\t\tif (x == 1'b0) begin\n\t\t\t\t\t\tstate <= A;\n\t\t\t\t\t\tz <= 1'b0;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= B;\n\t\t\t\t\t\tz <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tB: begin\n\t\t\t\t\tif (x == 1'b0) begin\n\t\t\t\t\t\tstate <= B;\n\t\t\t\t\t\tz <= 1'b1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= B;\n\t\t\t\t\t\tz <= 1'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "circuit10", "description": "This is a sequential circuit. The circuit consists of combinational logic and one bit of memory (i.e., one flip-flop). The output of the flip-flop has been made observable through the output state.\n\n// Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               b               state           q               \n// 0ns             0               1               x               x               x               \n// 5ns             1               1               x               x               x               \n// 10ns            0               0               0               x               x               \n// 15ns            1               0               0               0               0               \n// 20ns            0               0               0               0               0               \n// 25ns            1               0               0               0               0               \n// 30ns            0               0               0               0               0               \n// 35ns            1               0               0               0               0               \n// 40ns            0               0               0               0               0               \n// 45ns            1               0               1               0               1               \n// 50ns            0               0               1               0               1               \n// 55ns            1               1               0               0               1               \n// 60ns            0               1               0               0               1               \n// 65ns            1               1               1               0               0               \n// 70ns            0               1               1               0               0               \n// 75ns            1               0               0               1               1               \n// 80ns            0               0               0               1               1               \n// 85ns            1               1               1               0               0               \n// 90ns            0               1               1               0               0               \n// 95ns            1               1               1               1               1               \n// 100ns           0               1               1               1               1               \n// 105ns           1               1               1               1               1               \n// 110ns           0               1               1               1               1               \n// 115ns           1               1               0               1               0               \n// 120ns           0               1               0               1               0               \n// 125ns           1               0               1               1               0               \n// 130ns           0               0               1               1               0               \n// 135ns           1               0               0               1               1               \n// 140ns           0               0               0               1               1               \n// 145ns           1               0               0               0               0               \n// 150ns           0               0               0               0               0               \n// 155ns           1               0               0               0               0               \n// 160ns           0               0               0               0               0               \n// 165ns           1               0               0               0               0               \n// 170ns           0               0               0               0               0               \n// 175ns           1               0               0               0               0               \n// 180ns           0               0               0               0               0               \n// 185ns           1               0               0               0               0               \n// 190ns           0               0               0               0               0        ", "prompt": "module top_module (\n\tinput clk,\n\tinput a,\n\tinput b,\n\toutput q,\n\toutput state\n);\n", "completion": "\treg q_reg;\n\treg state_reg;\n\n\talways @(posedge clk) begin\n\t\tif (a == 1 && b == 0) begin\n\t\t\tq_reg <= 1;\n\t\t\tstate_reg <= 0;\n\t\tend else if (a == 0 && b == 1) begin\n\t\t\tq_reg <= 0;\n\t\t\tstate_reg <= 0;\n\t\tend else if (a == 0 && b == 0) begin\n\t\t\tq_reg <= q_reg;\n\t\t\tstate_reg <= 1;\n\t\tend else begin\n\t\t\tq_reg <= 0;\n\t\t\tstate_reg <= 0;\n\t\tend\n\tend\n\n\tassign q = q_reg;\n\tassign state = state_reg;\n\n\nendmodule", "result": "failed: 229 out of 232 samples.", "passed": false}
{"task_id": "2012_q1g", "description": "Consider the function f shown in the Karnaugh map below. Implement this function.\n//        x[1]x[2]\n// x[3]x[4]   00 01 11 10\n//  00 | 1 | 0 | 0 | 1 |\n//  01 | 0 | 0 | 0 | 0 |\n//  11 | 1 | 1 | 1 | 0 |\n//  10 | 1 | 1 | 0 | 1 |", "prompt": "module top_module (\n\tinput [4:1] x,\n\toutput logic f\n);\n", "completion": "\talways_comb begin\n\t\tcase ({x[4], x[3]})\n\t\t\t2'b00: f = x[2] & x[1];\n\t\t\t2'b01: f = 1'b0;\n\t\t\t2'b11: f = x[2] | x[1];\n\t\t\t2'b10: f = x[2] | ~x[1];\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "fsm_hdlc", "description": "Synchronous HDLC framing involves decoding a continuous bit stream of data to look for bit patterns that indicate the beginning and end of frames (packets). Seeing exactly 6 consecutive 1s (i.e., 01111110) is a \"flag\" that indicate frame boundaries. To avoid the data stream from accidentally containing \"flags\", the sender inserts a zero after every 5 consecutive 1s which the receiver must detect and discard. We also need to signal an error if there are 7 or more consecutive 1s. Create a Moore-type finite state machine to recognize these three sequences:\n\n// (1) 0111110: Signal a bit needs to be discarded (disc).\n// (2) 01111110: Flag the beginning/end of a frame (flag).\n// (3) 01111111...: Error (7 or more 1s) (err).\n\n// When the FSM is reset, it should be in a state that behaves as though the previous input were 0. The reset signal is active high synchronous. The output signals should be asserted for a complete cycle beginning on the clock cycle after the condition occurs.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput in,\n\toutput disc,\n\toutput flag,\n\toutput err);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b100;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b101;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b110;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b0\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "review2015_fancytimer", "description": "We want to create a timer with one input that:\n\n// (1) is started when a particular input pattern (1101) is detected,\n// (2) shifts in 4 more bits to determine the duration to delay,\n// (3) waits for the counters to finish counting, and\n// (4) notifies the user and waits for the user to acknowledge the timer.\n\n// The serial data is available on the data input pin. When the pattern 1101 is received, the circuit must then shift in the next 4 bits, most-significant-bit first. These 4 bits determine the duration of the timer delay, referred to as delay[3:0]. After that, the state machine asserts its counting output to indicate it is counting. Once the 1101 and delay[3:0] have been read, the circuit no longer looks at the data input until it resumes searching after everything else is done.\n\n// The state machine must count for exactly (delay[3:0] + 1) * 1000 clock cycles. e.g., delay=0 means count 1000 cycles, and delay=5 means count 6000 cycles. Also output the current remaining time. This should be equal to delay for 1000 cycles, then delay-1 for 1000 cycles, and so on until it is 0 for 1000 cycles. \n\n// When the circuit isn't counting, the count[3:0] output is don't-care (whatever value is convenient for you to implement). At that point, the circuit must assert done to notify the user the timer has timed out, and waits until input ack is 1 before being reset to look for the next occurrence of the start sequence (1101).\n\n// The circuit should reset into a state where it begins searching for the input sequence 1101. The reset signal is active high synchronous. \n", "prompt": "module top_module(\n\tinput wire clk,\n\tinput wire reset,\n\tinput wire data,\n    output wire [3:0] count,\n    output reg counting,\n    output reg done,\n    input wire ack );\n", "completion": "    reg [3:0] delay;\n    reg [3:0] count_reg;\n    reg [3:0] count_next;\n    reg [3:0] count_delay;\n    reg [3:0] count_delay_next;\n    reg [3:0] count_ack;\n    reg [3:0] count_ack_next;\n    reg [3:0] count_done;\n    reg [3:0] count_done_next;\n    reg [3:0] count_done_delay;\n    reg [3:0] count_done_delay_next;\n    reg [3:0] count_done_ack;\n    reg [3:0] count_done_ack_next;\n    reg [3:0] count_done_ack_delay;\n    reg [3:0] count_done_ack_delay_next;\n    reg [3:0] count_done_ack_delay_delay;\n    reg [3:0] count_done_ack_delay_delay_next;\n    reg [3:0] count_done_ack_delay_delay_delay;\n    reg [3:0] count_done_ack_delay_delay_delay_next;\n    reg [3:0] count_done_ack_delay_delay_delay_delay;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_next;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_next;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_next;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_next;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay_next;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay_delay;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay_delay_next;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_next;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_next;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_next;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_next;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay;\n    reg [3:0] count_done_ack_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_delay_next;\n    reg [3:0] count_done_ack\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "ece241_2013_q4", "description": "A large reservior of water serves several users. In order to keep the level of water succificently high, three sensors are placed vertically at 5-inch intervals. When the water level is above the highest sensor s[3], the input flow rate should be zero. When the level is below the lowest sensor s[1], the flow rate should be at maximum (both Nominal flow valve and Supplemental flow valve opened). The flow rate when the level is between the upper and lower sensors is determined by two factors: the water level and the level previous to the last sensor change. Each water level has a nominal flow rate associated with it as show in the table below. If the sensor change indicates that the previous level was lower than the current level, the flow rate should be increased by opening the Supplemental flow valve (controlled by dfr). \n// Water Level | Sensors Asserted | Nominal Flow Rate Inputs to be Asserted\n// Above s[3] | s[1], s[2], s[3] | None\n// Between s[3] and s[2] | s[1], s[2] | fr1\n// Between s[2] and s[1]  | s[1] | fr1, fr2\n// Below s[1] | None | fr1, fr2, fr3\n// Also include an active-high synchronous reset that resets the state machine to a state equivalent to if the water level had been low for a long time (no sensors asserted, and all four outputs asserted).", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput [3:1] s,\n\toutput reg fr3,\n\toutput reg fr2,\n\toutput reg fr1,\n\toutput reg dfr\n);\n", "completion": "\tparameter [3:1] s3 = 3'b111;\n\tparameter [3:1] s2 = 3'b110;\n\tparameter [3:1] s1 = 3'b101;\n\tparameter [3:1] s0 = 3'b000;\n\n\treg [3:1] state;\n\treg [3:1] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= s0;\n\t\t\tfr3 <= 1'b1;\n\t\t\tfr2 <= 1'b1;\n\t\t\tfr1 <= 1'b1;\n\t\t\tdfr <= 1'b1;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tcase (state)\n\t\t\t\ts3: begin\n\t\t\t\t\tfr3 <= 1'b1;\n\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\tend\n\t\t\t\ts2: begin\n\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\tend\n\t\t\t\ts1: begin\n\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\tfr2 <= 1'b0;\n\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\tend\n\t\t\t\ts0: begin\n\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\tfr2 <= 1'b0;\n\t\t\t\t\tfr1 <= 1'b0;\n\t\t\t\t\tdfr <= 1'b1;\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\ts3: begin\n\t\t\t\tif (s[3] == 1'b1) begin\n\t\t\t\t\tnext_state = s3;\n\t\t\t\tend else if (s[2] == 1'b1) begin\n\t\t\t\t\tnext_state = s2;\n\t\t\t\tend else if (s[1] == 1'b1) begin\n\t\t\t\t\tnext_state = s1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = s0;\n\t\t\t\tend\n\t\t\tend\n\t\t\ts2: begin\n\t\t\t\tif (s[3] == 1'b1) begin\n\t\t\t\t\tnext_state = s3;\n\t\t\t\tend else if (s[2] == 1'b1) begin\n\t\t\t\t\tnext_state = s2;\n\t\t\t\tend else if (s[1] == 1'b1) begin\n\t\t\t\t\tnext_state = s1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = s0;\n\t\t\t\tend\n\t\t\tend\n\t\t\ts1: begin\n\t\t\t\tif (s[3] == 1'b1) begin\n\t\t\t\t\tnext_state = s3;\n\t\t\t\tend else if (s[2] == 1'b1) begin\n\t\t\t\t\tnext_state = s2;\n\t\t\t\tend else if (s[1] == 1'b1) begin\n\t\t\t\t\tnext_state = s1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = s0;\n\t\t\t\tend\n\t\t\tend\n\t\t\ts0: begin\n\t\t\t\tif (s[3] == 1'b1) begin\n\t\t\t\t\tnext_state = s3;\n\t\t\t\tend else if (s[2] == 1'b1) begin\n\t\t\t\t\tnext_state = s2;\n\t\t\t\tend else if (s[1] == 1'b1) begin\n\t\t\t\t\tnext_state = s1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = s0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 1889 out of 2040 samples.", "passed": false}
{"task_id": "fsm_serial", "description": "In many (older) serial communications protocols, each data byte is sent along with a start bit and a stop bit, to help the receiver delimit bytes from the stream of bits. One common scheme is to use one start bit (0), 8 data bits, and 1 stop bit (1). The line is also at logic 1 when nothing is being transmitted (idle). Design a finite state machine that will identify when bytes have been correctly received when given a stream of bits. It needs to identify the start bit, wait for all 8 data bits, then verify that the stop bit was correct. If the stop bit does not appear when expected, the FSM must wait until it finds a stop bit before attempting to receive the next byte. Include a active-high synchronous reset. Note that the serial protocol sends the least significant bit first.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput done\n);\n", "completion": "\tparameter IDLE = 2'b00;\n\tparameter START = 2'b01;\n\tparameter DATA = 2'b10;\n\tparameter STOP = 2'b11;\n\t\n\treg [1:0] state;\n\treg [7:0] data;\n\treg [2:0] bit_count;\n\t\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\t\tdata <= 8'b0;\n\t\t\tbit_count <= 3'b0;\n\t\t\tdone <= 1'b0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\t\tstate <= START;\n\t\t\t\t\t\tbit_count <= 3'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTART: begin\n\t\t\t\t\tif (bit_count == 3'b0) begin\n\t\t\t\t\t\tdata <= {in, 7'b0};\n\t\t\t\t\t\tbit_count <= 3'b1;\n\t\t\t\t\tend else if (bit_count == 3'b1) begin\n\t\t\t\t\t\tdata <= {in, data[7:1]};\n\t\t\t\t\t\tbit_count <= 3'b2;\n\t\t\t\t\tend else if (bit_count == 3'b2) begin\n\t\t\t\t\t\tdata <= {in, data[7:2]};\n\t\t\t\t\t\tbit_count <= 3'b3;\n\t\t\t\t\tend else if (bit_count == 3'b3) begin\n\t\t\t\t\t\tdata <= {in, data[7:3]};\n\t\t\t\t\t\tbit_count <= 3'b4;\n\t\t\t\t\tend else if (bit_count == 3'b4) begin\n\t\t\t\t\t\tdata <= {in, data[7:4]};\n\t\t\t\t\t\tbit_count <= 3'b5;\n\t\t\t\t\tend else if (bit_count == 3'b5) begin\n\t\t\t\t\t\tdata <= {in, data[7:5]};\n\t\t\t\t\t\tbit_count <= 3'b6;\n\t\t\t\t\tend else if (bit_count == 3'b6) begin\n\t\t\t\t\t\tdata <= {in, data[7:6]};\n\t\t\t\t\t\tbit_count <= 3'b7;\n\t\t\t\t\tend else if (bit_count == 3'b7) begin\n\t\t\t\t\t\tdata <= {in, data[7:7]};\n\t\t\t\t\t\tbit_count <= 3'b8;\n\t\t\t\t\t\tstate <= STOP;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTOP: begin\n\t\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tdone <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "fsm_serialdata", "description": "In many (older) serial communications protocols, each data byte is sent along with a start bit and a stop bit, to help the receiver delimit bytes from the stream of bits. One common scheme is to use one start bit (0), 8 data bits, and 1 stop bit (1). The line is also at logic 1 when nothing is being transmitted (idle). Design a finite state machine that will identify when bytes have been correctly received when given a stream of bits. It needs to identify the start bit, wait for all 8 data bits, then verify that the stop bit was correct. The module will also output the correctly-received data byte. out_byte needs to be valid when done is 1, and is don't-care otherwise.If the stop bit does not appear when expected, the FSM must wait until it finds a stop bit before attempting to receive the next byte. Include a active-high synchronous reset. Note that the serial protocol sends the least significant bit first. It should assert done each time it finds a stop bit.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput [7:0] out_byte,\n\toutput done\n);\n", "completion": "reg [3:0] state;\nreg [7:0] data;\nreg [2:0] bit_count;\nreg done_reg;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tstate <= 0;\n\t\tdata <= 0;\n\t\tbit_count <= 0;\n\t\tdone_reg <= 0;\n\tend else begin\n\t\tcase (state)\n\t\t\t0: begin // Wait for start bit\n\t\t\t\tif (in == 0) begin\n\t\t\t\t\tstate <= 1;\n\t\t\t\t\tbit_count <= 0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1: begin // Wait for 8 data bits\n\t\t\t\tif (bit_count < 8) begin\n\t\t\t\t\tdata[bit_count] <= in;\n\t\t\t\t\tbit_count <= bit_count + 1;\n\t\t\t\tend else begin\n\t\t\t\t\tstate <= 2;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2: begin // Wait for stop bit\n\t\t\t\tif (in == 1) begin\n\t\t\t\t\tstate <= 0;\n\t\t\t\t\tout_byte <= data;\n\t\t\t\t\tdone_reg <= 1;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend\n\nassign done = done_reg;\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "gshare", "description": "Build a gshare branch predictor with 7-bit pc and 7-bit global history, hashed (using xor) into a 7-bit index. This index accesses a 128-entry table of two-bit saturating counters. The branch predictor should contain a 7-bit global branch history register. The branch predictor has two sets of interfaces: One for doing predictions and one for doing training. The prediction interface is used in the processor's Fetch stage to ask the branch predictor for branch direction predictions for the instructions being fetched. Once these branches proceed down the pipeline and are executed, the true outcomes of the branches become known. The branch predictor is then trained using the actual branch direction outcomes. \n// When a branch prediction is requested (predict_valid = 1) for a given pc, the branch predictor produces the predicted branch direction and state of the branch history register used to make the prediction. The branch history register is then updated (at the next positive clock edge) for the predicted branch. \n// When training for a branch is requested (train_valid = 1), the branch predictor is told the pc and branch history register value for the branch that is being trained, as well as the actual branch outcome and whether the branch was a misprediction (needing a pipeline flush). Update the pattern history table (PHT) to train the branch predictor to predict this branch more accurately next time. In addition, if the branch being trained is mispredicted, also recover the branch history register to the state immediately after the mispredicting branch completes execution.\n// If training for a misprediction and a prediction (for a different, younger instruction) occurs in the same cycle, both operations will want to modify the branch history register. When this happens, training takes precedence, because the branch being predicted will be discarded anyway. If training and prediction of the same PHT entry happen at the same time, the prediction sees the PHT state before training because training only modifies the PHT at the next positive clock edge. The following timing diagram shows the timing when training and predicting PHT entry 0 at the same time. The training request at cycle 4 changes the PHT entry state in cycle 5, but the prediction request in cycle 4 outputs the PHT state at cycle 4, without considering the effect of the training request in cycle 4. Reset is asynchronous active-high.", "prompt": "module top_module(\n\tinput clk,\n\tinput areset, \n\n\tinput predict_valid,\n\tinput [6:0] predict_pc,\n\toutput predict_taken, \n\toutput [6:0] predict_history,\n\n\tinput train_valid,\n\tinput train_taken,\n\tinput train_mispredicted,\n\tinput [6:0] train_history, \n\tinput [6:0] train_pc\n);\n", "completion": "\treg [6:0] global_history;\n\treg [6:0] predict_history_reg;\n\treg [6:0] train_history_reg;\n\treg [6:0] predict_pc_reg;\n\treg [6:0] train_pc_reg;\n\treg [6:0] predict_history_reg_next;\n\treg [6:0] train_history_reg_next;\n\treg [6:0] predict_pc_reg_next;\n\treg [6:0] train_pc_reg_next;\n\treg [6:0] predict_history_reg_next_next;\n\treg [6:0] train_history_reg_next_next;\n\treg [6:0] predict_pc_reg_next_next;\n\treg [6:0] train_pc_reg_next_next;\n\treg [6:0] predict_history_reg_next_next_next;\n\treg [6:0] train_history_reg_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next_next_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next_next_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next_next_next_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next_next_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next_next_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next_next_next_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next_next_next_next_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next_next_next_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next_next_next_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next_next_next\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "lemmings4", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"\"aaah!\"\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// In addition to walking and falling, Lemmings can sometimes be told to do useful things, like dig (it starts digging when dig=1). A Lemming can dig if it is currently walking on ground (ground=1 and not falling), and will continue digging until it reaches the other side (ground=0). At that point, since there is no ground, it will fall (aaah!), then continue walking in its original direction once it hits ground again. As with falling, being bumped while digging has no effect, and being told to dig when falling or when there is no ground is ignored. (In other words, a walking Lemming can fall, dig, or switch directions. If more than one of these conditions are satisfied, fall has higher precedence than dig, which has higher precedence than switching directions.)\n// Although Lemmings can walk, fall, and dig, Lemmings aren't invulnerable. If a Lemming falls for too long then hits the ground, it can splatter. In particular, if a Lemming falls for more than 20 clock cycles then hits the ground, it will splatter and cease walking, falling, or digging (all 4 outputs become 0), forever (Or until the FSM gets reset). There is no upper limit on how far a Lemming can fall before hitting the ground. Lemmings only splatter when hitting the ground; they do not splatter in mid-air.\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\tinput dig,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah,\n\toutput digging\n);\n", "completion": "\tlocalparam WALK_LEFT = 2'b01;\n\tlocalparam WALK_RIGHT = 2'b10;\n\tlocalparam FALLING = 2'b11;\n\n\treg [1:0] state;\n\treg [1:0] next_state;\n\treg [31:0] fall_count;\n\n\tassign walk_left = (state == WALK_LEFT) ? 1'b1 : 1'b0;\n\tassign walk_right = (state == WALK_RIGHT) ? 1'b1 : 1'b0;\n\tassign aaah = (state == FALLING) ? 1'b1 : 1'b0;\n\tassign digging = (state == WALK_LEFT || state == WALK_RIGHT) ? dig : 1'b0;\n\n\talways @(posedge clk) begin\n\t\tif (areset) begin\n\t\t\tstate <= WALK_LEFT;\n\t\t\tfall_count <= 0;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tif (state == FALLING) begin\n\t\t\t\tfall_count <= fall_count + 1;\n\t\t\t\tif (fall_count > 20) begin\n\t\t\t\t\tstate <= 2'b00;\n\t\t\t\t\tfall_count <= 0;\n\t\t\t\tend\n\t\t\tend else begin\n\t\t\t\tfall_count <= 0;\n\t\t\tend\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tWALK_LEFT: begin\n\t\t\t\tif (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend\n\t\t\tend\n\t\t\tWALK_RIGHT: begin\n\t\t\t\tif (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend\n\t\t\tend\n\t\t\tFALLING: begin\n\t\t\t\tif (ground) begin\n\t\t\t\t\tnext_state = (bump_left) ? WALK_LEFT : WALK_RIGHT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tnext_state = WALK_LEFT;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 520 out of 1003 samples.", "passed": false}
{"task_id": "review2015_fsm", "description": "We want to create a timer that:\n// (1) is started when a particular pattern (1101) is detected,\n// (2) shifts in 4 more bits to determine the duration to delay,\n// (3) waits for the counters to finish counting, and\n// (4) notifies the user and waits for the user to acknowledge the timer.\n// In this problem, implement just the finite-state machine that controls the timer. The data path (counters and some comparators) are not included here.\n// The serial data is available on the data input pin. When the pattern 1101 is received, the state machine must then assert output shift_ena for exactly 4 clock cycles. After that, the state machine asserts its counting output to indicate it is waiting for the counters, and waits until input done_counting is high.At that point, the state machine must assert done to notify the user the timer has timed out, and waits until input ack is 1 before being reset to look for the next occurrence of the start sequence (1101). The state machine should have a active high synchronous reset, setting the state to where it begins searching for the input sequence 1101.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput data,\n    output reg shift_ena,\n    output reg counting,\n    input done_counting,\n    output reg done,\n    input ack );\n", "completion": "    // Define the states\n    parameter IDLE = 2'b00;\n    parameter SHIFT = 2'b01;\n    parameter WAIT = 2'b10;\n\n    // Define the state register and next state logic\n    reg [1:0] state, next_state;\n    always @(posedge clk, posedge reset) begin\n        if (reset) begin\n            state <= IDLE;\n        end else begin\n            state <= next_state;\n        end\n    end\n\n    // Define the output logic\n    always @(*) begin\n        shift_ena = 0;\n        counting = 0;\n        done = 0;\n        next_state = state;\n        case (state)\n            IDLE: begin\n                if (data == 1'b1) begin\n                    next_state = SHIFT;\n                end\n            end\n            SHIFT: begin\n                shift_ena = 1;\n                next_state = WAIT;\n            end\n            WAIT: begin\n                counting = 1;\n                if (done_counting) begin\n                    done = 1;\n                    next_state = IDLE;\n                end\n            end\n        endcase\n    end\n\n    // Define the input logic\n    always @(posedge clk) begin\n        if (state == WAIT && ack) begin\n            done = 0;\n        end\n    end\n\n\nendmodule", "result": "failed: 3197 out of 5069 samples.", "passed": false}
{"task_id": "conwaylife", "description": "The \"game\" is played on a two-dimensional grid of cells, where each cell is either 1 (alive) or 0 (dead). At each time step, each cell changes state depending on how many neighbours it has:\n// (1) 0-1 neighbour: Cell becomes 0.\n// (2) 2 neighbours: Cell state does not change.\n// (3) 3 neighbours: Cell becomes 1.\n// (4) 4+ neighbours: Cell becomes 0.\n// The game is formulated for an infinite grid. In this circuit, we will use a 16x16 grid. To make things more interesting, we will use a 16x16 toroid, where the sides wrap around to the other side of the grid. For example, the corner cell (0,0) has 8 neighbours: (15,1), (15,0), (15,15), (0,1), (0,15), (1,1), (1,0), and (1,15). The 16x16 grid is represented by a length 256 vector, where each row of 16 cells is represented by a sub-vector: q[15:0] is row 0, q[31:16] is row 1, etc. \n// (1) load: Loads data into q at the next clock edge, for loading initial state. Active high synchronous.\n// (2) q: The 16x16 current state of the game, updated every clock cycle.\n// The game state should advance by one timestep every clock cycle.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [255:0] data,\n\toutput reg [255:0] q);\n", "completion": "\treg [255:0] next_q;\n\treg [255:0] temp_q;\n\n\tinteger i, j, k;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tfor (i = 0; i < 16; i = i + 1) begin\n\t\t\t\tfor (j = 0; j < 16; j = j + 1) begin\n\t\t\t\t\ttemp_q[i*16+j] = q[(i+15)%16*16+(j+15)%16] ^ q[(i+15)%16*16+j] ^ q[(i+15)%16*16+(j+1)%16] ^ q[(i+1)%16*16+(j+15)%16] ^ q[(i+1)%16*16+j] ^ q[(i+1)%16*16+(j+1)%16] ^ q[(i+16)%256+(j+15)%16] ^ q[(i+16)%256+j] ^ q[(i+16)%256+(j+1)%16];\n\t\t\t\tend\n\t\t\tend\n\t\t\tfor (i = 0; i < 16; i = i + 1) begin\n\t\t\t\tfor (j = 0; j < 16; j = j + 1) begin\n\t\t\t\t\tif (temp_q[i*16+j] == 1) begin\n\t\t\t\t\t\tnext_q[i*16+j] = 1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_q[i*16+j] = 0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\tq <= next_q;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 5008 out of 5023 samples.", "passed": false}
{"task_id": "lemmings3", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"aaah!\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// In addition to walking and falling, Lemmings can sometimes be told to do useful things, like dig (it starts digging when dig=1). A Lemming can dig if it is currently walking on ground (ground=1 and not falling), and will continue digging until it reaches the other side (ground=0). At that point, since there is no ground, it will fall (aaah!), then continue walking in its original direction once it hits ground again. As with falling, being bumped while digging has no effect, and being told to dig when falling or when there is no ground is ignored. (In other words, a walking Lemming can fall, dig, or switch directions. If more than one of these conditions are satisfied, fall has higher precedence than dig, which has higher precedence than switching directions.)\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\tinput dig,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah,\n\toutput digging\n);\n", "completion": "\tlocalparam [1:0] STATE_WALK_LEFT = 2'b00;\n\tlocalparam [1:0] STATE_WALK_RIGHT = 2'b01;\n\tlocalparam [1:0] STATE_FALL = 2'b10;\n\tlocalparam [1:0] STATE_DIG = 2'b11;\n\n\treg [1:0] state;\n\treg [1:0] next_state;\n\n\tassign walk_left = (state == STATE_WALK_LEFT);\n\tassign walk_right = (state == STATE_WALK_RIGHT);\n\tassign aaah = (state == STATE_FALL);\n\tassign digging = (state == STATE_DIG);\n\n\talways @(posedge clk) begin\n\t\tif (areset) begin\n\t\t\tstate <= STATE_WALK_LEFT;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tSTATE_WALK_LEFT: begin\n\t\t\t\tif (bump_right) begin\n\t\t\t\t\tnext_state = STATE_WALK_RIGHT;\n\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = STATE_FALL;\n\t\t\t\tend\n\t\t\tend\n\t\t\tSTATE_WALK_RIGHT: begin\n\t\t\t\tif (bump_left) begin\n\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\tnext_state = STATE_WALK_RIGHT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = STATE_WALK_RIGHT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = STATE_FALL;\n\t\t\t\tend\n\t\t\tend\n\t\t\tSTATE_FALL: begin\n\t\t\t\tif (ground) begin\n\t\t\t\t\tif (dig) begin\n\t\t\t\t\t\tnext_state = STATE_DIG;\n\t\t\t\t\tend else if (bump_left || bump_right) begin\n\t\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = STATE_FALL;\n\t\t\t\tend\n\t\t\tend\n\t\t\tSTATE_DIG: begin\n\t\t\t\tif (ground) begin\n\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = STATE_DIG;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 339 out of 443 samples.", "passed": false}
{"task_id": "count_clock", "description": "Create a set of counters suitable for use as a 12-hour clock (with am/pm indicator). Your counters are clocked by a fast-running clk, with a pulse on ena whenever your clock should increment (i.e., once per second, while \"clk\" is much faster than once per second). The signal \"pm\" is asserted if the clock is PM, or is otherwise AM. hh, mm, and ss are two BCD (Binary-Coded Decimal) digits each for hours (01-12), minutes (00-59), and seconds (00-59). Reset is the active high synchronous signal that resets the clock to \"12:00 AM.\" Reset has higher priority than enable and can occur even when not enabled.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput ena,\n\toutput reg pm,\n\toutput reg [7:0] hh,\n\toutput reg [7:0] mm,\n\toutput reg [7:0] ss);\n", "completion": "\treg [3:0] hh_counter;\n\treg [5:0] mm_counter;\n\treg [5:0] ss_counter;\n\treg [1:0] pm_counter;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\thh_counter <= 4'b0000;\n\t\t\tmm_counter <= 6'b000000;\n\t\t\tss_counter <= 6'b000000;\n\t\t\tpm_counter <= 2'b00;\n\t\t\tpm <= 1'b0;\n\t\t\thh <= 8'b00000000;\n\t\t\tmm <= 8'b00000000;\n\t\t\tss <= 8'b00000000;\n\t\tend else if (ena) begin\n\t\t\tif (ss_counter == 59) begin\n\t\t\t\tss_counter <= 6'b000000;\n\t\t\t\tif (mm_counter == 59) begin\n\t\t\t\t\tmm_counter <= 6'b000000;\n\t\t\t\t\tif (hh_counter == 11) begin\n\t\t\t\t\t\thh_counter <= 4'b0000;\n\t\t\t\t\t\tpm_counter <= 2'b01;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\thh_counter <= hh_counter + 1;\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\tmm_counter <= mm_counter + 1;\n\t\t\t\tend\n\t\t\tend else begin\n\t\t\t\tss_counter <= ss_counter + 1;\n\t\t\tend\n\t\t\tpm <= (pm_counter == 2'b01);\n\t\t\thh <= {4'b0000, hh_counter};\n\t\t\tmm <= {4'b0000, mm_counter};\n\t\t\tss <= {4'b0000, ss_counter};\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 352412 out of 352413 samples.", "passed": false}
{"task_id": "lemmings2", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"aaah!\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg [1:0] prev_state;\n\treg [1:0] prev_prev_state;\n\t\n\tparameter WALK_LEFT = 2'b01;\n\tparameter WALK_RIGHT = 2'b10;\n\tparameter FALL = 2'b11;\n\t\n\talways @(posedge clk) begin\n\t\tif (areset) begin\n\t\t\tstate <= WALK_LEFT;\n\t\t\tprev_state <= WALK_LEFT;\n\t\t\tprev_prev_state <= WALK_LEFT;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tprev_state <= state;\n\t\t\tprev_prev_state <= prev_state;\n\t\tend\n\tend\n\t\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tWALK_LEFT: begin\n\t\t\t\tif (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (ground == 0) begin\n\t\t\t\t\tnext_state = FALL;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend\n\t\t\tend\n\t\t\tWALK_RIGHT: begin\n\t\t\t\tif (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (ground == 0) begin\n\t\t\t\t\tnext_state = FALL;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend\n\t\t\tend\n\t\t\tFALL: begin\n\t\t\t\tif (ground == 1) begin\n\t\t\t\t\tnext_state = prev_prev_state;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALL;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\t\n\tassign walk_left = (state == WALK_LEFT);\n\tassign walk_right = (state == WALK_RIGHT);\n\tassign aaah = (state == FALL);\n\t\n\nendmodule", "result": "failed: 323 out of 441 samples.", "passed": false}
{"task_id": "countbcd", "description": "Build a 4-digit BCD (binary-coded decimal) counter. Each decimal digit is encoded using 4 bits: q[3:0] is the ones digit, q[7:4] is the tens digit, etc. For digits [3:1], also output an enable signal indicating when each of the upper three digits should be incremented. Include a synchronous active-high reset.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput [3:1] ena,\n\toutput reg [15:0] q);\n", "completion": "\treg [3:0] ones;\n\treg [3:0] tens;\n\treg [3:0] hundreds;\n\treg [3:0] thousands;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tones <= 4'b0000;\n\t\t\ttens <= 4'b0000;\n\t\t\thundreds <= 4'b0000;\n\t\t\tthousands <= 4'b0000;\n\t\t\tq <= 16'b0000000000000000;\n\t\tend else begin\n\t\t\tif (ones == 4'b1001) begin\n\t\t\t\tones <= 4'b0000;\n\t\t\t\tif (tens == 4'b1001) begin\n\t\t\t\t\ttens <= 4'b0000;\n\t\t\t\t\tif (hundreds == 4'b1001) begin\n\t\t\t\t\t\thundreds <= 4'b0000;\n\t\t\t\t\t\tif (thousands == 4'b1001) begin\n\t\t\t\t\t\t\tthousands <= 4'b0000;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tthousands <= thousands + 1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\thundreds <= hundreds + 1;\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\ttens <= tens + 1;\n\t\t\t\tend\n\t\t\tend else begin\n\t\t\t\tones <= ones + 1;\n\t\t\tend\n\t\t\tq <= {thousands, hundreds, tens, ones};\n\t\tend\n\tend\n\n\tassign ena = {thousands[3], hundreds[3], tens[3]};\n\n\nendmodule", "result": "failed: 39776 out of 39805 samples.", "passed": false}
{"task_id": "mux2to1v", "description": "Create a 2-1 multiplexer. When sel=0, choose a. When sel=1, choose b.", "prompt": "module top_module (\n\tinput [99:0] a,\n\tinput [99:0] b,\n\tinput sel,\n\toutput [99:0] out\n);\n", "completion": "\tassign out = sel ? b : a;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q6b", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Assume that you want to Implement the FSM using three flip-flops and state codes y[3:1] = 000, 001, ..., 101 for states A, B, ..., F, respectively. Implement just the next-state logic for y[2] in Verilog. The output Y2 is y[2].", "prompt": "module top_module(\n\tinput [3:1] y,\n\tinput w,\n\toutput reg Y2);\n", "completion": "\talways @(*) begin\n\t\tcase(y)\n\t\t\t3'b000: Y2 = 1'b0; // A\n\t\t\t3'b001: Y2 = 1'b0; // B\n\t\t\t3'b010: Y2 = 1'b0; // C\n\t\t\t3'b011: Y2 = 1'b0; // D\n\t\t\t3'b100: Y2 = 1'b1; // E\n\t\t\t3'b101: Y2 = 1'b1; // F\n\t\t\tdefault: Y2 = 1'b0; // A\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 28 out of 100 samples.", "passed": false}
{"task_id": "ringer", "description": "Suppose you are designing a circuit to control a cellphone's ringer and vibration motor. Whenever the phone needs to ring from an incoming call (input ring), your circuit must either turn on the ringer (output ringer = 1) or the motor (output motor = 1), but not both. If the phone is in vibrate mode (input vibrate_mode = 1), turn on the motor. Otherwise, turn on the ringer.", "prompt": "module top_module(\n\tinput ring, \n\tinput vibrate_mode,\n\toutput ringer,\n\toutput motor\n);\n", "completion": "\twire not_ring;\n\twire not_vibrate_mode;\n\n\tnot gate1(not_ring, ring);\n\tnot gate2(not_vibrate_mode, vibrate_mode);\n\n\tand gate3(ringer, not_ring, not_vibrate_mode);\n\tand gate4(motor, not_ring, vibrate_mode);\n\n\nendmodule", "result": "failed: 19 out of 19 samples.", "passed": false}
{"task_id": "alwaysblock1", "description": "Build an AND gate using both an assign statement and a combinational always block. ", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out_assign,\n\toutput reg out_alwaysblock\n);\n", "completion": "assign out_assign = a & b;\n\nalways @(*) begin\n\tout_alwaysblock = a & b;\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "zero", "description": "Build a circuit that always outputs a LOW.", "prompt": "module top_module(\n\toutput zero);\n", "completion": "\tassign zero = 1'b0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit7", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               q               \n// 0ns             0               x               x               \n// 5ns             1               0               x               \n// 10ns            0               0               x               \n// 15ns            1               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               1               \n// 30ns            0               0               1               \n// 35ns            1               1               1               \n// 40ns            0               1               1               \n// 45ns            1               1               0               \n// 50ns            0               1               0               \n// 55ns            1               1               0               \n// 60ns            0               1               0               \n// 65ns            1               1               0               \n// 70ns            0               1               0               \n// 75ns            1               1               0               \n// 80ns            0               1               0               \n// 85ns            1               1               0               \n// 90ns            0               1               0         ", "prompt": "module top_module (\n\tinput clk,\n\tinput a, \n\toutput reg q\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (a == 1) begin\n\t\t\tq <= 0;\n\t\tend else begin\n\t\t\tq <= 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2014_q5a", "description": "You are to design a one-input one-output serial 2's complementer Moore state machine. The input (x) is a series of bits (one per clock cycle) beginning with the least-significant bit of the number, and the output (Z) is the 2's complement of the input. The machine will accept input numbers of arbitrary length. The circuit requires a positive edge triggered asynchronous reset. The conversion begins when Reset is released and stops when Reset is asserted.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput x,\n\toutput z\n);\n", "completion": "\treg [31:0] shift_reg;\n\treg [31:0] complement_reg;\n\treg [31:0] output_reg;\n\n\talways @(posedge clk or negedge areset) begin\n\t\tif (areset == 0) begin\n\t\t\tshift_reg <= 0;\n\t\t\tcomplement_reg <= 0;\n\t\t\toutput_reg <= 0;\n\t\tend else begin\n\t\t\tshift_reg <= {shift_reg[30:0], x};\n\t\t\tcomplement_reg <= ~shift_reg;\n\t\t\toutput_reg <= complement_reg + 1;\n\t\tend\n\tend\n\n\tassign z = output_reg[0];\n\n\nendmodule", "result": "failed: 212 out of 436 samples.", "passed": false}
{"task_id": "fsm3", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Implement this state machine. Include a positive edge triggered asynchronous reset that resets the FSM to state A.\n \n// state | next state in=0, next state in=1 | output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg out_reg;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= 2'b00;\n\t\t\tnext_state <= 2'b00;\n\t\t\tout_reg <= 1'b0;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tout_reg <= (state == 2'b11) ? 1'b1 : 1'b0;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = (in) ? 2'b01 : 2'b00;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tnext_state = (in) ? 2'b10 : 2'b01;\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tnext_state = (in) ? 2'b00 : 2'b10;\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tnext_state = (in) ? 2'b11 : 2'b10;\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = out_reg;\n\n\nendmodule", "result": "failed: 29 out of 230 samples.", "passed": false}
{"task_id": "vector2", "description": "Build a circuit that reverses the byte order of a 32-bit vector.", "prompt": "module top_module (\n\tinput [31:0] in,\n\toutput [31:0] out\n);\n", "completion": "\tassign out = {in[7:0], in[15:8], in[23:16], in[31:24]};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4c", "description": "Implement a simple D flip flop with active high synchronous reset (reset output to 0).", "prompt": "module top_module (\n\tinput clk,\n\tinput d,\n\tinput r,\n\toutput logic q\n);\n", "completion": "always @(posedge clk) begin\n\tif (r) begin\n\t\tq <= 0;\n\tend else begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "mt2015_q4a", "description": "Implement the boolean function z = (x^y) & x.", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\tassign z = (x^y) & x;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "shift18", "description": "Build a 64-bit arithmetic shift register, with synchronous load. The shifter can shift both left and right, and by 1 or 8 bit positions, selected by \"amount.\" Assume the right shit is an arithmetic right shift. \n\n// Signals are defined as below:\n// (1) load: Loads shift register with data[63:0] instead of shifting. Active high.\n// (2) ena: Chooses whether to shift. Active high. \n// (3) amount: Chooses which direction and how much to shift. \n//     (a) 2'b00: shift left by 1 bit. \n//     (b) 2'b01: shift left by 8 bits. \n//     (c) 2'b10: shift right by 1 bit. \n//     (d) 2'b11: shift right by 8 bits. \n// (4) q: The contents of the shifter.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput ena,\n\tinput [1:0] amount,\n\tinput [63:0] data,\n\toutput reg [63:0] q);\n", "completion": "\treg [63:0] shifter;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tshifter <= data;\n\t\tend else if (ena) begin\n\t\t\tcase (amount)\n\t\t\t\t2'b00: shifter <= {shifter[62:0], 1'b0};\n\t\t\t\t2'b01: shifter <= {shifter[55:0], 8'b0};\n\t\t\t\t2'b10: shifter <= {1'b0, shifter[63:1]};\n\t\t\t\t2'b11: shifter <= {8'b0, shifter[63:8]};\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign q = shifter;\n\n\nendmodule", "result": "failed: 1356 out of 4041 samples.", "passed": false}
{"task_id": "ece241_2013_q8", "description": "Implement a Mealy-type finite state machine that recognizes the sequence \"101\" on an input signal named x. Your FSM should have an output signal, z, that is asserted to logic-1 when the \"101\" sequence is detected. Your FSM should also have a negative edge triggered asynchronous reset. You may only have 3 states in your state machine. Your FSM should recognize overlapping sequences.", "prompt": "module top_module (\n\tinput clk,\n\tinput aresetn,\n\tinput x,\n\toutput reg z\n);\n", "completion": "\t// Define the states\n\tparameter IDLE = 2'b00;\n\tparameter STATE1 = 2'b01;\n\tparameter STATE2 = 2'b10;\n\t\n\t// Define the state register and initialize to IDLE state\n\treg [1:0] state = IDLE;\n\t\n\t// Define the output register and initialize to 0\n\treg z_reg = 1'b0;\n\t\n\t// Define the next state logic\n\talways @(posedge clk or negedge aresetn) begin\n\t\tif (!aresetn) begin\n\t\t\tstate <= IDLE;\n\t\t\tz_reg <= 1'b0;\n\t\tend\n\t\telse begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (x == 1'b1) begin\n\t\t\t\t\t\tstate <= STATE1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTATE1: begin\n\t\t\t\t\tif (x == 1'b0) begin\n\t\t\t\t\t\tstate <= STATE2;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTATE2: begin\n\t\t\t\t\tif (x == 1'b1) begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tz_reg <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\t// Assign the output register to the output signal\n\tassign z = z_reg;\n\t\n\nendmodule", "result": "failed: 192 out of 440 samples.", "passed": false}
{"task_id": "m2014_q6", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Implement this state machine in Verilog.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput w,\n\toutput z\n);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b100;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b101;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (w == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b100;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t3'b000: z = 1'b0;\n\t\t\t3'b001: z = 1'b0;\n\t\t\t3'b010: z = 1'b0;\n\t\t\t3'b011: z = 1'b0;\n\t\t\t3'b100: z = 1'b1;\n\t\t\t3'b101: z = 1'b1;\n\t\t\t3'b110: z = 1'b0;\n\t\t\t3'b111: z = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "fsm_ps2data", "description": "We want a finite state machine that will search for message boundaries when given an input byte stream. The algorithm we'll use is to discard bytes until we see one with in[3]=1. We then assume that this is byte 1 of a message, and signal the receipt of a message once all 3 bytes have been received (done). The FSM should signal done in the cycle immediately after the third byte of each message was successfully received.\n\n// Implement the datapath module that will output the 24-bit (3 byte) message whenever a packet is received (out_bytes[23:16] is the first byte, out_bytes[15:8] is the second byte, etc.). The reset signal is active high synchronous. out_bytes needs to be valid whenever the done signal is asserted. You may output anything at other times (i.e., don't-care). \n\n// Waveform example:\n// time            clk             reset           in[7:0]         done            out_bytes       \n// 0ns             0               1                0              x                    x          \n// 5ns             1               1                0              0                    x          \n// 10ns            0               1                0              0                    x          \n// 15ns            1               0               2c              0                    x          \n// 20ns            0               0               2c              0                    x          \n// 25ns            1               0               81              0                    x          \n// 30ns            0               0               81              0                    x          \n// 35ns            1               0                9              0                    x          \n// 40ns            0               0                9              0                    x          \n// 45ns            1               0               6b              1               2c8109          \n// 50ns            0               0               6b              1               2c8109          \n// 55ns            1               0                d              0                    x          \n// 60ns            0               0                d              0                    x          \n// 65ns            1               0               8d              0                    x          \n// 70ns            0               0               8d              0                    x          \n// 75ns            1               0               6d              1               6b0d8d          \n// 80ns            0               0               6d              1               6b0d8d          \n// 85ns            1               0               12              0                    x          \n// 90ns            0               0               12              0                    x          \n// 95ns            1               0                1              0                    x          \n// 100ns           0               0                1              0                    x          \n// 105ns           1               0                d              1               6d1201          \n// 110ns           0               0                d              1               6d1201          \n// 115ns           1               0               76              0                    x          \n// 120ns           0               0               76              0                    x          \n// 125ns           1               0               3d              0                    x          \n// 130ns           0               0               3d              0                    x          \n// 135ns           1               0               ed              1                d763d          \n// 140ns           0               0               ed              1                d763d          \n// 145ns           1               0               8c              0                    x          \n// 150ns           0               0               8c              0                    x          \n// 155ns           1               0               f9              0                    x          \n// 160ns           0               0               f9              0                    x          \n// 165ns           1               0               ce              1               ed8cf9          \n// 170ns           0               0               ce              1               ed8cf9          \n// 175ns           1               0               c5              0                    x          \n// 180ns           0               0               c5              0                    x          \n// 185ns           1               0               aa              0                    x          \n// 190ns           0               0               aa              0                    x          ", "prompt": "module top_module (\n\tinput clk,\n\tinput [7:0] in,\n\tinput reset,\n\toutput [23:0] out_bytes,\n\toutput done\n);\n", "completion": "reg [7:0] byte_buffer [2:0];\nreg [1:0] byte_count;\nreg [23:0] message;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tbyte_count <= 0;\n\t\tmessage <= 0;\n\tend else begin\n\t\tif (byte_count == 0 && in[3] == 1) begin\n\t\t\tbyte_buffer[0] <= in;\n\t\t\tbyte_count <= 1;\n\t\tend else if (byte_count == 1) begin\n\t\t\tbyte_buffer[1] <= in;\n\t\t\tbyte_count <= 2;\n\t\tend else if (byte_count == 2) begin\n\t\t\tbyte_buffer[2] <= in;\n\t\t\tbyte_count <= 0;\n\t\t\tmessage <= {byte_buffer[2], byte_buffer[1], byte_buffer[0]};\n\t\t\tdone <= 1;\n\t\tend else begin\n\t\t\tdone <= 0;\n\t\tend\n\tend\nend\n\nassign out_bytes = message;\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "2012_q2b", "description": "\n// Consider the state machine shown below:\n\n// A (0) --1--> B\n// A (0) --0--> A\n// B (0) --1--> C\n// B (0) --0--> D\n// C (0) --1--> E\n// C (0) --0--> D\n// D (0) --1--> F\n// D (0) --0--> A\n// E (1) --1--> E\n// E (1) --0--> D\n// F (1) --1--> C\n// F (1) --0--> D\n\n// Assume that a one-hot code is used with the state assignment y[5:0] = 000001(A), 000010(B), 000100(C), 001000(D), 010000(E), 100000(F)\n\n// Write a Verilog for the signal Y1, which is the input of state flip-flop y[1], for the signal Y3, which is the input of state flip-flop y[3]. Derive the Verilog by inspection assuming a one-hot encoding.\n", "prompt": "module top_module (\n\tinput [5:0] y,\n\tinput w,\n\toutput Y1,\n\toutput Y3\n);\n", "completion": "\twire [5:0] state = y[5:0];\n\twire [5:0] next_state;\n\n\t// Determine the next state based on the current state and the input signal w\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t6'b000001: next_state = w ? 6'b000010 : 6'b000001;\n\t\t\t6'b000010: next_state = w ? 6'b000100 : 6'b000010;\n\t\t\t6'b000100: next_state = w ? 6'b001000 : 6'b000100;\n\t\t\t6'b001000: next_state = w ? 6'b010000 : 6'b001000;\n\t\t\t6'b010000: next_state = w ? 6'b100000 : 6'b010000;\n\t\t\t6'b100000: next_state = w ? 6'b000001 : 6'b100000;\n\t\t\tdefault: next_state = 6'b000001;\n\t\tendcase\n\tend\n\n\t// Determine the input signals for the state flip-flops\n\tassign Y1 = next_state[1];\n\tassign Y3 = next_state[3];\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "vector0", "description": "Build a circuit that has one 3-bit input, then outputs the same vector, and also splits it into three separate 1-bit outputs. Connect output o0 to the input vector's position 0, o1 to position 1, etc.", "prompt": "module top_module(\n\tinput [2:0] vec, \n\toutput [2:0] outv,\n\toutput o2,\n\toutput o1,\n\toutput o0\n);\n", "completion": "\tassign outv = vec;\n\tassign o2 = vec[2];\n\tassign o1 = vec[1];\n\tassign o0 = vec[0];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap4", "description": "Implement the circuit described by the Karnaugh map below.\n\n//        ab\n// cd   00 01 11 10\n//  00 | 0 | 1 | 0 | 1 |\n//  01 | 1 | 0 | 1 | 0 |\n//  11 | 0 | 1 | 0 | 1 |\n//  10 | 1 | 0 | 1 | 0 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput reg out\n);\n", "completion": "\talways @(*) begin\n\t\tcase ({a,b,c,d})\n\t\t\t4'b0000: out = 1'b0;\n\t\t\t4'b0001: out = 1'b1;\n\t\t\t4'b0010: out = 1'b0;\n\t\t\t4'b0011: out = 1'b1;\n\t\t\t4'b0100: out = 1'b1;\n\t\t\t4'b0101: out = 1'b0;\n\t\t\t4'b0110: out = 1'b1;\n\t\t\t4'b0111: out = 1'b0;\n\t\t\t4'b1000: out = 1'b0;\n\t\t\t4'b1001: out = 1'b1;\n\t\t\t4'b1010: out = 1'b0;\n\t\t\t4'b1011: out = 1'b1;\n\t\t\t4'b1100: out = 1'b1;\n\t\t\t4'b1101: out = 1'b0;\n\t\t\t4'b1110: out = 1'b1;\n\t\t\t4'b1111: out = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 112 out of 232 samples.", "passed": false}
{"task_id": "vector1", "description": "Build a combinational circuit that splits an input half-word (16 bits, [15:0] ) into lower [7:0] and upper [15:8] bytes.", "prompt": "module top_module (\n\tinput [15:0] in,\n\toutput [7:0] out_hi,\n\toutput [7:0] out_lo\n);\n", "completion": "\tassign out_hi = in[15:8];\n\tassign out_lo = in[7:0];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "norgate", "description": "Create a module that implements a NOR gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = ~(a | b);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "alwaysblock2", "description": "Build an XOR gate three ways, using an assign statement (output out_assign), a combinational always block (output out_always_comb), and a clocked always block (output out_always_ff). Note that the clocked always block produces a different circuit from the other two: There is a flip-flop so the output is delayed.", "prompt": "module top_module(\n\tinput clk,\n\tinput a, \n\tinput b,\n\toutput out_assign,\n\toutput reg out_always_comb,\n\toutput reg out_always_ff\n);\n", "completion": "// Using assign statement\nassign out_assign = a ^ b;\n\n// Using combinational always block\nalways @(*) begin\n\tout_always_comb = a ^ b;\nend\n\n// Using clocked always block\nalways @(posedge clk) begin\n\tout_always_ff <= a ^ b;\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q6c", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Resets into state A. For this part, assume that a one-hot code is used with the state assignment y[6:1] = 000001, 000010, 000100, 001000, 010000, 100000 for states A, B,..., F, respectively.\n\n// Write Verilog for the next-state signals Y2 and Y4 corresponding to signal y[2] and y[4]. Derive the logic equations by inspection assuming a one-hot encoding. ", "prompt": "module top_module (\n\tinput [6:1] y,\n\tinput w,\n\toutput Y2,\n\toutput Y4\n);\n", "completion": "\twire [6:1] next_state;\n\n\t// Next-state logic\n\tassign next_state[1] = (y[1] == 1'b0) ? 1'b1 : 1'b0; // A\n\tassign next_state[2] = (y[1] == 1'b0) ? 1'b0 : 1'b1; // B\n\tassign next_state[3] = (y[1] == 1'b0) ? 1'b1 : 1'b0; // C\n\tassign next_state[4] = (y[1] == 1'b0) ? 1'b0 : 1'b1; // D\n\tassign next_state[5] = (y[1] == 1'b1) ? 1'b0 : 1'b1; // E\n\tassign next_state[6] = (y[1] == 1'b1) ? 1'b1 : 1'b0; // F\n\n\t// Output logic\n\tassign Y2 = (w == 1'b0) ? next_state[2] : 1'b0;\n\tassign Y4 = (w == 1'b0) ? next_state[4] : 1'b0;\n\n\nendmodule", "result": "failed: 282 out of 600 samples.", "passed": false}
{"task_id": "mux256to1", "description": "Create a 1-bit wide, 256-to-1 multiplexer. The 256 inputs are all packed into a single 256-bit input vector. sel=0 should select in[0], sel=1 selects bits in[1], sel=2 selects bits in[2], etc.", "prompt": "module top_module (\n\tinput [255:0] in,\n\tinput [7:0] sel,\n\toutput  out\n);\n", "completion": "\tassign out = in[sel];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q4a", "description": "Consider an n-bit shift register circuit. Inputs E are for enabling shift, R for value to load, L is asserted when it should load, and w is the input to the first stage of the shift register. Write a Verilog module named top_module for one stage of this circuit, including both the flip-flop and multiplexers.", "prompt": "module top_module (\n\tinput clk,\n\tinput w,\n\tinput R,\n\tinput E,\n\tinput L,\n\toutput reg Q\n);\n", "completion": "reg Q_next;\n\nalways @(posedge clk) begin\n\tif (L) begin\n\t\tQ <= R;\n\tend else if (E) begin\n\t\tQ <= Q_next;\n\tend\nend\n\nassign Q_next = Q << 1 | w;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2014_q4", "description": "Given the finite state machine circuit described below, assume that the D flip-flops are initially reset to zero before the machine begins.\n\n// Build this circuit in Verilog.\n\n// Input x goes to three different two-input gates: a XOR, an AND, and a OR gate. Each of the three gates is connected to the input of a D flip-flop and then the flip-flop outputs all go to a three-input XNOR, whose output is Z. The second input of the XOR is its corresponding flip-flop's output, the second input of the AND is its corresponding flip-flop's complemented output, and finally the second input of the OR is its corresponding flip-flop's complementary output.", "prompt": "module top_module (\n\tinput clk,\n\tinput x,\n\toutput z\n);\n", "completion": "\twire q1, q2, q3;\n\twire not_q1, not_q2, not_q3;\n\twire xor_out, and_out, or_out;\n\n\t// D flip-flops\n\tDFF dff1 (\n\t\t.D(x),\n\t\t.CLK(clk),\n\t\t.Q(q1),\n\t\t.QN(not_q1)\n\t);\n\n\tDFF dff2 (\n\t\t.D(xor_out),\n\t\t.CLK(clk),\n\t\t.Q(q2),\n\t\t.QN(not_q2)\n\t);\n\n\tDFF dff3 (\n\t\t.D(or_out),\n\t\t.CLK(clk),\n\t\t.Q(q3),\n\t\t.QN(not_q3)\n\t);\n\n\t// XOR gate\n\tassign xor_out = q1 ^ x;\n\n\t// AND gate\n\tassign and_out = not_q1 & not_q2;\n\n\t// OR gate\n\tassign or_out = not_q1 | not_q3;\n\n\t// XNOR gate\n\tassign z = ~(xor_out ^ and_out ^ or_out);\n\nendmodule\n\n// D flip-flop module\nmodule DFF (\n\tinput D,\n\tinput CLK,\n\toutput Q,\n\toutput QN\n);\n\n\treg Q_reg, QN_reg;\n\n\talways @(posedge CLK) begin\n\t\tQ_reg <= D;\n\t\tQN_reg <= ~D;\n\tend\n\n\tassign Q = Q_reg;\n\tassign QN = QN_reg;\n\n\nendmodule", "result": "failed: 68 out of 118 samples.", "passed": false}
{"task_id": "circuit4", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               0               \n// 5ns             0               0               0               0               0               \n// 10ns            0               0               0               0               0               \n// 15ns            0               0               0               0               0               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               1               \n// 30ns            0               0               1               1               1               \n// 35ns            0               1               0               0               1               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               1               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               0               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               1               \n// 75ns            1               1               0               0               1               \n// 80ns            1               1               0               1               1               \n// 85ns            1               1               1               0               1               \n// 90ns            1               1               1               1               1               ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = (a & b) | (c & d);\n\n\nendmodule", "result": "failed: 38 out of 121 samples.", "passed": false}
{"task_id": "rule110", "description": "Rule 110 is a one-dimensional cellular automaton with interesting properties (such as being Turing-complete). There is a one-dimensional array of cells (on or off). At each time step, the state of each cell changes. In Rule 110, the next state of each cell depends only on itself and its two neighbours, according to the following table:\n// Left | Center | Right | Center's next state\n// 1 | 1 | 1 | 0\n// 1 | 1 | 0 | 1\n// 1 | 0 | 1 | 1\n// 1 | 0 | 0 | 0\n// 0 | 1 | 1 | 1\n// 0 | 1 | 0 | 1\n// 0 | 0 | 1 | 1\n// 0 | 0 | 0 | 0 \n// In this circuit, create a 512-cell system (q[511:0]), and advance by one time step each clock cycle. The synchronous active high load input indicates the state of the system should be loaded with data[511:0]. Assume the boundaries (q[-1] and q[512]) are both zero (off).", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [511:0] data,\n\toutput reg [511:0] q);\n", "completion": "\treg [511:0] q_next;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tq_next[0] <= 0;\n\t\t\tq_next[511] <= 0;\n\t\t\tfor (int i = 1; i < 511; i = i + 1) begin\n\t\t\t\tcase ({q[i-1], q[i], q[i+1]})\n\t\t\t\t\t3'b111: q_next[i] <= 0;\n\t\t\t\t\t3'b110: q_next[i] <= 1;\n\t\t\t\t\t3'b101: q_next[i] <= 1;\n\t\t\t\t\t3'b100: q_next[i] <= 0;\n\t\t\t\t\t3'b011: q_next[i] <= 1;\n\t\t\t\t\t3'b010: q_next[i] <= 1;\n\t\t\t\t\t3'b001: q_next[i] <= 1;\n\t\t\t\t\t3'b000: q_next[i] <= 0;\n\t\t\t\tendcase\n\t\t\tend\n\t\t\tq <= q_next;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 6220 out of 6283 samples.", "passed": false}
{"task_id": "fsm3s", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Implement this state machine. Include a synchronous active high reset that resets the FSM to state A. \n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg out_reg;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 2'b00;\n\t\t\tout_reg <= 1'b0;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tout_reg <= out_reg;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = in ? 2'b10 : 2'b01;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tnext_state = in ? 2'b10 : 2'b00;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tnext_state = in ? 2'b00 : 2'b11;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tnext_state = in ? 2'b00 : 2'b01;\n\t\t\t\tout_reg = 1'b1;\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = out_reg;\n\n\nendmodule", "result": "failed: 54 out of 230 samples.", "passed": false}
{"task_id": "circuit5", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               e               q               \n// 0ns             x               x               x               x               x               x               \n// 5ns             x               x               x               x               x               x               \n// 10ns            x               x               x               x               x               x               \n// 15ns            a               b               0               d               e               b               \n// 20ns            a               b               1               d               e               e               \n// 25ns            a               b               2               d               e               a               \n// 30ns            a               b               3               d               e               d               \n// 35ns            a               b               4               d               e               f               \n// 40ns            a               b               5               d               e               f               \n// 45ns            a               b               6               d               e               f               \n// 50ns            a               b               7               d               e               f               \n// 55ns            a               b               8               d               e               f               \n// 60ns            a               b               9               d               e               f               \n// 65ns            a               b               a               d               e               f               \n// 70ns            a               b               b               d               e               f               \n// 75ns            a               b               c               d               e               f               \n// 80ns            a               b               d               d               e               f               \n// 85ns            a               b               e               d               e               f               \n// 90ns            a               b               f               d               e               f               ", "prompt": "module top_module (\n\tinput [3:0] a, \n\tinput [3:0] b, \n\tinput [3:0] c, \n\tinput [3:0] d,\n\tinput [3:0] e,\n\toutput reg [3:0] q\n);\n", "completion": "always @(*) begin\n\tcase ({a, b, c, d, e})\n\t\t5'b00000: q = 4'b0000;\n\t\t5'b00001: q = 4'b0001;\n\t\t5'b00010: q = 4'b0010;\n\t\t5'b00011: q = 4'b0011;\n\t\t5'b00100: q = 4'b0100;\n\t\t5'b00101: q = 4'b0101;\n\t\t5'b00110: q = 4'b0110;\n\t\t5'b00111: q = 4'b0111;\n\t\t5'b01000: q = 4'b1000;\n\t\t5'b01001: q = 4'b1001;\n\t\t5'b01010: q = 4'b1010;\n\t\t5'b01011: q = 4'b1011;\n\t\t5'b01100: q = 4'b1100;\n\t\t5'b01101: q = 4'b1101;\n\t\t5'b01110: q = 4'b1110;\n\t\t5'b01111: q = 4'b1111;\n\t\tdefault: q = 4'b0000;\n\tendcase\nend\n\n\nendmodule", "result": "failed: 135 out of 141 samples.", "passed": false}
{"task_id": "bugs_mux2", "description": "Find the bug and fix this 8-bit wide 2-to-1 mux.\n\n// module top_module (\n//     input sel,\n//     input [7:0] a,\n//     input [7:0] b,\n//     output out  );\n\n//     assign out = (~sel & a) | (sel & b);\n\n// endmodule", "prompt": "module top_module (\n\tinput sel,\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput reg [7:0] out\n);\n", "completion": "\talways @(*) begin\n\t\tif (sel == 1'b0) begin\n\t\t\tout = a;\n\t\tend else begin\n\t\t\tout = b;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 111 out of 114 samples.", "passed": false}
{"task_id": "mt2015_muxdff", "description": "Consider this Verilog module \"full_module\":\n\n// module full_module (\n//     input [2:0] r,\n//     input L,\n//     input clk,\n//     output reg [2:0] q\n);\n\n// always @(posedge clk) begin\n//     if (L) begin\n//         q <= r;\n//     end else begin\n//         q <= {q[1] ^ q[2], q[0], q[2]};\n//     end\n// end\n\n// endmodule\n\n// You want to create a hierarchical Verilog design where a flipflop and 2-1 multiplexer are in a submodule, and that submodule is instantiated three times in this code. Create the submodule called \"top_module\".\n", "prompt": "module top_module(\n\tinput clk,\n\tinput L,\n\tinput q_in,\n\tinput r_in,\n\toutput reg Q);\n", "completion": "\treg [2:0] q_reg;\n\treg [2:0] r_reg;\n\n\talways @(posedge clk) begin\n\t\tif (L) begin\n\t\t\tq_reg <= r_reg;\n\t\tend else begin\n\t\t\tq_reg <= {q_reg[1] ^ q_reg[2], q_reg[0], q_reg[2]};\n\t\tend\n\tend\n\n\tassign Q = q_reg[0];\n\n\talways @(posedge clk) begin\n\t\tr_reg <= r_in;\n\tend\n\n\nendmodule", "result": "failed: 93 out of 199 samples.", "passed": false}
{"task_id": "edgecapture", "description": "For each bit in a 32-bit vector, capture when the input signal changes from 1 in one clock cycle to 0 the next. \"Capture\" means that the output will remain 1 until the register is reset (active high synchronous reset).", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput [31:0] in,\n\toutput reg [31:0] out);\n", "completion": "\treg [31:0] prev_in;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tprev_in <= 0;\n\t\t\tout <= 0;\n\t\tend else begin\n\t\t\tprev_in <= in;\n\t\t\tout <= (in & ~prev_in);\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 231 out of 266 samples.", "passed": false}
{"task_id": "dff8", "description": "Create 8 D flip-flops. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_reg;\n\n\talways @(posedge clk) begin\n\t\tq_reg <= d;\n\tend\n\n\tassign q = q_reg;\n\n\nendmodule", "result": "failed: 1 out of 41 samples.", "passed": false}
{"task_id": "ece241_2014_q1c", "description": "Assume that you have two 8-bit 2's complement numbers, a[7:0] and b[7:0]. These numbers are added to produce s[7:0]. Also compute whether a (signed) overflow has occurred.", "prompt": "module top_module (\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput [7:0] s,\n\toutput overflow\n);\n", "completion": "\twire [8:0] sum;\n\tassign sum = {1'b0, a} + {1'b0, b};\n\tassign s = sum[7:0];\n\tassign overflow = sum[8];\n\n\nendmodule", "result": "failed: 55 out of 116 samples.", "passed": false}
{"task_id": "review2015_fsmonehot", "description": "Given the following Moore state machine with 3 input (d, done_counting, ack) and 3 outputs (shift_ena, counting, done). Unless otherwise stated in the diagram below, assume outputs are 0 and inputs are don't cares.\n\n// S () --d=0--> S\n// S () --d=1--> S1\n// S1 () --d=0--> S\n// S1 () --d=1--> S11\n// S11 () --d=0--> S110\n// S11 () --d=1--> S11\n// S110 () --d=0--> S\n// S110 () --d=1--> B0\n// B0 (shift_ena=1) -- (always go to next cycle) --> B1\n// B1 (shift_ena=1) -- (always go to next cycle) --> B2\n// B2 (shift_ena=1) -- (always go to next cycle) --> B3\n// B3 (shift_ena=1) -- (always go to next cycle) --> Count\n// Count (counting=1) --!(done_counting)--> Count\n// Count (counting=1) --(done_counting)--> Wait\n// Wait (done=1) --ack=0--> Wait\n// Wait (done=1) --ack=1--> S\n\n// At reset, the state machine starts in state \"S\". Derive next-state logic equations and output logic equations by inspection assuming the following one-hot encoding is used: (S, S1, S11, S110, B0, B1, B2, B3, Count, Wait) = (10'b0000000001, 10'b0000000010, 10'b0000000100, ... , 10'b1000000000)\n\n// Derive state transition and output logic equations by inspection assuming a one-hot encoding. Implement only the state transition logic and output logic (the combinational logic portion) for this state machine.\n\n// Write code that generates the following equations:\n\n// - B3_next -- next-state logic for state B3\n// - S_next\n// - S1_next\n// - Count_next\n// - Wait_next\n// - done -- output logic\n// - counting\n// - shift_ena\n", "prompt": "module top_module(\n    input d,\n    input done_counting,\n    input ack,\n    input [9:0] state,    // 10-bit one-hot current state\n    output B3_next,\n    output S_next,\n    output S1_next,\n    output Count_next,\n    output Wait_next,\n    output done,\n    output counting,\n    output shift_ena\n );\n", "completion": "    // Next-state logic\n    assign B3_next = (state[3] & shift_ena);\n    assign S_next = (state[0] & ~d);\n    assign S1_next = (state[1] & ~d) | (state[0] & d);\n    assign Count_next = (state[8] & ~done_counting) | (state[9] & done_counting);\n    assign Wait_next = (state[9] & done & ~ack) | (state[0] & done & ack);\n\n    // Output logic\n    assign done = state[9];\n    assign counting = state[8];\n    assign shift_ena = state[3];\n\n\nendmodule", "result": "failed: 2998 out of 3303 samples.", "passed": false}
{"task_id": "counter_2bc", "description": "Build a two-bit saturating counter. The counter increments (up to a maximum of 3) when train_valid = 1 and train_taken = 1. It decrements (down to a minimum of 0) when train_valid = 1 and train_taken = 0. When not training (train_valid = 0), the counter keeps its value unchanged. areset is a positive edge triggered asynchronous reset that resets the counter to weakly not-taken (2'b01). Output state[1:0] is the two-bit counter value.", "prompt": "module top_module(\n    input clk,\n    input areset,\n    input train_valid,\n    input train_taken,\n    output logic [1:0] state\n);\n", "completion": "    always @(posedge clk or posedge areset) begin\n        if (areset) begin\n            state <= 2'b01;\n        end else if (train_valid) begin\n            if (train_taken) begin\n                if (state == 2'b11) begin\n                    state <= 2'b11;\n                end else begin\n                    state <= state + 1;\n                end\n            end else begin\n                if (state == 2'b00) begin\n                    state <= 2'b00;\n                end else begin\n                    state <= state - 1;\n                end\n            end\n        end\n    end\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_casez", "description": "Build a priority encoder for 8-bit inputs. Given an 8-bit vector, the output should report the first (least significant) bit in the vector that is 1. Report zero if the input vector has no bits that are high. For example, the input 8'b10010000 should output 3'd4, because bit[4] is first bit that is high.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput reg [2:0] pos\n);\n", "completion": "always @(*) begin\n\tcasez(in)\n\t\t8'b00000001: pos = 3'd0;\n\t\t8'b00000010: pos = 3'd1;\n\t\t8'b00000100: pos = 3'd2;\n\t\t8'b00001000: pos = 3'd3;\n\t\t8'b00010000: pos = 3'd4;\n\t\t8'b00100000: pos = 3'd5;\n\t\t8'b01000000: pos = 3'd6;\n\t\t8'b10000000: pos = 3'd7;\n\t\tdefault: pos = 3'd0;\n\tendcase\nend\n\n\nendmodule", "result": "failed: 147 out of 346 samples.", "passed": false}
{"task_id": "always_nolatches", "description": "Suppose you're building a circuit to process scancodes from a PS/2 keyboard for a game. Given the last two bytes of scancodes received, you need to indicate whether one of the arrow keys on the keyboard have been pressed. This involves a fairly simple mapping, which can be implemented as a case statement (or if-elseif) with four cases.\n// Scancode[15:0] | Arrow key\n// 16'he06b | left arrow\n// 16'he072 | down arrow\n// 16'he074 | right arrow\n// 16'he075 | up arrow\n// Anything else | none\n// Your circuit has one 16-bit input, and four outputs. Build this circuit that recognizes these four scancodes and asserts the correct output.\n\n", "prompt": "module top_module (\n\tinput [15:0] scancode,\n\toutput reg left,\n\toutput reg down,\n\toutput reg right,\n\toutput reg up\n);\n", "completion": "\talways @(*) begin\n\t\tcase (scancode)\n\t\t\t16'he06b: begin\n\t\t\t\tleft = 1;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he072: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 1;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he074: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 1;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he075: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 1;\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4j", "description": "Implement a 4-bit adder with full adders. The output sum should include the overflow bit.", "prompt": "module top_module (\n\tinput [3:0] x,\n\tinput [3:0] y,\n\toutput [4:0] sum\n);\n", "completion": "\twire [3:0] carry;\n\twire [3:0] sum_bits;\n\t\n\t// Full adder for the least significant bit\n\tfull_adder fa0(x[0], y[0], 1'b0, sum_bits[0], carry[0]);\n\t\n\t// Full adder for the second least significant bit\n\tfull_adder fa1(x[1], y[1], carry[0], sum_bits[1], carry[1]);\n\t\n\t// Full adder for the third least significant bit\n\tfull_adder fa2(x[2], y[2], carry[1], sum_bits[2], carry[2]);\n\t\n\t// Full adder for the most significant bit\n\tfull_adder fa3(x[3], y[3], carry[2], sum_bits[3], carry[3]);\n\t\n\t// Output the sum and carry\n\tassign sum = {carry[3], sum_bits};\n\t\nendmodule\n\n// Full adder module\nmodule full_adder (\n\tinput a,\n\tinput b,\n\tinput cin,\n\toutput sum,\n\toutput cout\n);\n\n\tassign sum = a ^ b ^ cin;\n\tassign cout = (a & b) | (a & cin) | (b & cin);\n\t\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "history_shift", "description": "Build a 32-bit global history shift register, including support for rolling back state in response to a pipeline flush caused by a branch misprediction. When a branch prediction is made (predict_valid = 1), shift in predict_taken from the LSB side to update the branch history for the predicted branch. (predict_history[0] is the direction of the youngest branch.) When a branch misprediction occurs (train_mispredicted = 1), load the branch history register with the history after the completion of the mispredicted branch. This is the history before the mispredicted branch (train_history) concatenated with the actual result of the branch (train_taken). If both a prediction and misprediction occur at the same time, the misprediction takes precedence, because the pipeline flush will also flush out the branch that is currently making a prediction. predict_history is the value of the branch history register. areset is a positive edge triggered asynchronous reset that resets the history counter to zero.\n\n", "prompt": "module top_module\n(\n    input clk,\n    input areset,\n    input predict_valid,\n    input predict_taken,\n    output logic [31:0] predict_history,\n    \n    input train_mispredicted,\n    input train_taken,\n    input [31:0] train_history\n);\n", "completion": "    logic [31:0] history_reg;\n    \n    always_ff @(posedge clk or posedge areset) begin\n        if (areset) begin\n            history_reg <= 0;\n        end else begin\n            if (predict_valid) begin\n                history_reg <= {history_reg[30:0], predict_taken};\n            end else if (train_mispredicted) begin\n                history_reg <= {train_history, train_taken};\n            end\n        end\n    end\n    \n    assign predict_history = history_reg;\n    \n\nendmodule", "result": "failed: 980 out of 2055 samples.", "passed": false}
{"task_id": "wire_decl", "description": "Implement the following circuit. Create two intermediate wires (named anything you want) to connect the AND and OR gates together. Note that the wire that feeds the NOT gate is really wire `out`, so you do not necessarily need to declare a third wire here. Notice how wires are driven by exactly one source (output of a gate), but can feed multiple inputs.\n\n// The circuit is composed of two layers. The first layer, counting from the input, is two AND gates: one whose input is connected to a and b, and the second is connected to c and d. The second layer there is an OR gate to OR the two AND outputs, connected the output 'out'. Additionally, there is an inverted output 'out_n'.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out,\n\toutput out_n );\n", "completion": "\twire and1, and2;\n\t\n\tand and_gate1 (and1, a, b);\n\tand and_gate2 (and2, c, d);\n\tor or_gate (out, and1, and2);\n\tnot not_gate (out_n, out);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "dff", "description": "Create a single D flip-flop.", "prompt": "module top_module(\n\tinput clk,\n\tinput d,\n\toutput reg q);\n", "completion": "\talways @(posedge clk) begin\n\t\tq <= d;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2013_q12", "description": "In this question, you will design a circuit for an 8x1 memory, where writing to the memory is accomplished by shifting-in bits, and reading is \"random access\", as in a typical RAM. You will then use the circuit to realize a 3-input logic function. First, create an 8-bit shift register with 8 D-type flip-flops. Label the flip-flop outputs from Q[0]...Q[7]. The shift register input should be called S, which feeds the input of Q[0] (MSB is shifted in first). The enable input is synchronous active high and controls whether to shift. Extend the circuit to have 3 additional inputs A,B,C and an output Z. The circuit's behaviour should be as follows: when ABC is 000, Z=Q[0], when ABC is 001, Z=Q[1], and so on. Your circuit should contain ONLY the 8-bit shift register, and multiplexers. ", "prompt": "module top_module (\n\tinput clk,\n\tinput enable,\n\tinput S,\n\tinput A,\n\tinput B,\n\tinput C,\n\toutput reg Z\n);\n", "completion": "\treg [7:0] Q;\n\treg [2:0] ABC;\n\n\talways @(posedge clk) begin\n\t\tif (enable) begin\n\t\t\tQ <= {Q[6:0], S};\n\t\tend\n\tend\n\n\talways @(A, B, C) begin\n\t\tABC <= {A, B, C};\n\tend\n\n\talways @(ABC, Q) begin\n\t\tcase (ABC)\n\t\t\t3'b000: Z <= Q[0];\n\t\t\t3'b001: Z <= Q[1];\n\t\t\t3'b010: Z <= Q[2];\n\t\t\t3'b011: Z <= Q[3];\n\t\t\t3'b100: Z <= Q[4];\n\t\t\t3'b101: Z <= Q[5];\n\t\t\t3'b110: Z <= Q[6];\n\t\t\t3'b111: Z <= Q[7];\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "thermostat", "description": "A heating/cooling thermostat controls both a heater (during winter) and an air conditioner (during summer). Implement a circuit that will turn on and off the heater, air conditioning, and blower fan as appropriate. The thermostat can be in one of two modes: heating (mode = 1) and cooling (mode = 0). In heating mode, turn the heater on when it is too cold (too_cold = 1) but do not use the air conditioner. In cooling mode, turn the air conditioner on when it is too hot (too_hot = 1), but do not turn on the heater. When the heater or air conditioner are on, also turn on the fan to circulate the air. In addition, the user can also request the fan to turn on (fan_on = 1), even if the heater and air conditioner are off.", "prompt": "module top_module(\n\tinput mode,\n\tinput too_cold, \n\tinput too_hot,\n\tinput fan_on,\n\toutput heater,\n\toutput aircon,\n\toutput fan\n);\n", "completion": "\twire heater_on;\n\twire aircon_on;\n\t\n\tassign heater = heater_on;\n\tassign aircon = aircon_on;\n\tassign fan = fan_on;\n\t\n\tassign heater_on = (mode == 1) ? 0 : (too_cold == 1) ? 1 : 0;\n\tassign aircon_on = (mode == 0) ? 0 : (too_hot == 1) ? 1 : 0;\n\t\n\nendmodule", "result": "failed: 189 out of 248 samples.", "passed": false}
{"task_id": "ece241_2013_q2", "description": "A single-output digital system with four inputs (a,b,c,d) generates a logic-1 when 2, 7, or 15 appears on the inputs, and a logic-0 when 0, 1, 4, 5, 6, 9, 10, 13, or 14 appears. The input conditions for the numbers 3, 8, 11, and 12 never occur in this system. For example, 7 corresponds to a,b,c,d being set to 0,1,1,1, respectively. Determine the output out_sop in minimum sum-of-products form, and the output out_pos in minimum product-of-sums form.\n\n", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out_sop,\n\toutput out_pos\n);\n", "completion": "\twire w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14, w15, w16, w17, w18, w19, w20, w21, w22, w23, w24, w25, w26, w27, w28, w29, w30, w31, w32, w33, w34, w35, w36, w37, w38, w39, w40, w41, w42, w43, w44, w45, w46, w47, w48, w49, w50, w51, w52, w53, w54, w55, w56, w57, w58, w59, w60, w61, w62, w63, w64, w65, w66, w67, w68, w69, w70, w71, w72, w73, w74, w75, w76, w77, w78, w79, w80, w81, w82, w83, w84, w85, w86, w87, w88, w89, w90, w91, w92, w93, w94, w95, w96, w97, w98, w99, w100, w101, w102, w103, w104, w105, w106, w107, w108, w109, w110, w111, w112, w113, w114, w115, w116, w117, w118, w119, w120, w121, w122, w123, w124, w125, w126, w127;\n\n\tassign w1 = a & b & c & d;\n\tassign w2 = ~a & b & c & d;\n\tassign w3 = a & ~b & c & d;\n\tassign w4 = ~a & ~b & c & d;\n\tassign w5 = a & b & ~c & d;\n\tassign w6 = ~a & b & ~c & d;\n\tassign w7 = a & ~b & ~c & d;\n\tassign w8 = ~a & ~b & ~c & d;\n\tassign w9 = a & b & c & ~d;\n\tassign w10 = ~a & b & c & ~d;\n\tassign w11 = a & ~b & c & ~d;\n\tassign w12 = ~a & ~b & c & ~d;\n\tassign w13 = a & b & ~c & ~d;\n\tassign w14 = ~a & b & ~c & ~d;\n\tassign w15 = a & ~b & ~c & ~d;\n\tassign w16 = ~a & ~b & ~c & ~d;\n\tassign w17 = a & b & d;\n\tassign w18 = ~a & b & d;\n\tassign w19 = a & ~b & d;\n\tassign w20 = ~a & ~b & d;\n\tassign w21 = a & b & ~d;\n\tassign w22 = ~a & b & ~d;\n\tassign w23 = a & ~b & ~d;\n\tassign w24 = ~a & ~b & ~d;\n\tassign w25 = a & c & d;\n\tassign w26 = ~a & c & d;\n\tassign w27 = a & ~c & d;\n\tassign w28 = ~a & ~c & d;\n\tassign w29 = a & c & ~d;\n\tassign w30 = ~a & c & ~d;\n\tassign w31 = a & ~c & ~d;\n\tassign w32 = ~a & ~c & ~d\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "lfsr32", "description": "A linear feedback shift register is a shift register usually with a few XOR gates to produce the next state of the shift register. A Galois LFSR is one particular arrangement where bit positions with a \"tap\" are XORed with the output bit to produce each bit's next value, while bit positions without a tap shift. Build a 32-bit Galois LFSR with taps at bit positions 32, 22, 2, and 1. Reset should be active high synchronous, and should reset the output q to 32'h1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [31:0] q);\n", "completion": "\treg [31:0] lfsr;\n\treg [31:0] tap_positions;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tlfsr <= 32'h1;\n\t\t\ttap_positions <= 32'h0;\n\t\tend else begin\n\t\t\tlfsr <= {lfsr[30:0], lfsr[31] ^ lfsr[21] ^ lfsr[1] ^ lfsr[0]};\n\t\t\ttap_positions <= {tap_positions[30:0], tap_positions[31] ^ tap_positions[21] ^ tap_positions[1] ^ tap_positions[0]};\n\t\tend\n\tend\n\n\tassign q = lfsr;\n\n\nendmodule", "result": "failed: 400356 out of 400411 samples.", "passed": false}
{"task_id": "circuit3", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               0               \n// 5ns             0               0               0               0               0               \n// 10ns            0               0               0               0               0               \n// 15ns            0               0               0               0               0               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               0               \n// 30ns            0               0               1               1               0               \n// 35ns            0               1               0               0               0               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               1               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               1               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               1               \n// 75ns            1               1               0               0               0               \n// 80ns            1               1               0               1               1               \n// 85ns            1               1               1               0               1               \n// 90ns            1               1               1               1               1               ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = (a & b) | (c & d);\n\n\nendmodule", "result": "failed: 49 out of 121 samples.", "passed": false}
{"task_id": "7420", "description": "The 7400-series integrated circuits are a series of digital chips with a few gates each. The 7420 is a chip with two 4-input NAND gates.\n\n// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.", "prompt": "module top_module(\n\tinput p1a, \n\tinput p1b, \n\tinput p1c, \n\tinput p1d, \n\toutput p1y, \n\tinput p2a, \n\tinput p2b, \n\tinput p2c, \n\tinput p2d, \n\toutput p2y\n);\n", "completion": "\twire nand1_out, nand2_out;\n\n\tnand nand1(nand1_out, p1a, p1b, p1c, p1d);\n\tnand nand2(nand2_out, p2a, p2b, p2c, p2d);\n\n\tassign p1y = nand1_out;\n\tassign p2y = nand2_out;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "popcount255", "description": "A \"population count\" circuit counts the number of '1's in an input vector. Build a population count circuit for a 255-bit input vector.", "prompt": "module top_module (\n\tinput [254:0] in,\n\toutput reg [7:0] out\n);\n", "completion": "\twire [7:0] count1, count2, count3, count4, count5, count6, count7, count8;\n\twire [7:0] count9, count10, count11, count12, count13, count14, count15, count16;\n\twire [7:0] count17, count18, count19, count20, count21, count22, count23, count24;\n\twire [7:0] count25, count26, count27, count28, count29, count30, count31, count32;\n\twire [7:0] count33, count34, count35, count36, count37, count38, count39, count40;\n\twire [7:0] count41, count42, count43, count44, count45, count46, count47, count48;\n\twire [7:0] count49, count50, count51, count52, count53, count54, count55, count56;\n\twire [7:0] count57, count58, count59, count60, count61, count62, count63, count64;\n\twire [7:0] count65, count66, count67, count68, count69, count70, count71, count72;\n\twire [7:0] count73, count74, count75, count76, count77, count78, count79, count80;\n\twire [7:0] count81, count82, count83, count84, count85, count86, count87, count88;\n\twire [7:0] count89, count90, count91, count92, count93, count94, count95, count96;\n\twire [7:0] count97, count98, count99, count100, count101, count102, count103, count104;\n\twire [7:0] count105, count106, count107, count108, count109, count110, count111, count112;\n\twire [7:0] count113, count114, count115, count116, count117, count118, count119, count120;\n\twire [7:0] count121, count122, count123, count124, count125, count126, count127, count128;\n\twire [7:0] count129, count130, count131, count132, count133, count134, count135, count136;\n\twire [7:0] count137, count138, count139, count140, count141, count142, count143, count144;\n\twire [7:0] count145, count146, count147, count148, count149, count150, count151, count152;\n\twire [7:0] count153, count154, count155, count156, count157, count158, count159, count160;\n\twire [7:0] count161, count162, count163, count164, count165, count166, count167, count168;\n\twire [7:0] count169, count170, count171, count172, count173, count174, count175, count176;\n\twire [7:0] count177, count178, count179, count180, count181, count182, count183, count184;\n\twire [7:0] count185, count186, count187, count188, count\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "gatesv", "description": "You are given a four-bit input vector in[3:0]. We want to know some relationships between each bit and its neighbour: \n// (1) out_both: Each bit of this output vector should indicate whether both the corresponding input bit and its neighbour to the left (higher index) are '1'. For example, out_both[2] should indicate if in[2] and in[3] are both 1. Since in[3] has no neighbour to the left, the answer is obvious so we don't need to know out_both[3]. \n// (2) out_any: Each bit of this output vector should indicate whether any of the corresponding input bit and its neighbour to the right are '1'. For example, out_any[2] should indicate if either in[2] or in[1] are 1. Since in[0] has no neighbour to the right, the answer is obvious so we don't need to know out_any[0]. \n// (3) out_different: Each bit of this output vector should indicate whether the corresponding input bit is different from its neighbour to the left. For example, out_different[2] should indicate if in[2] is different from in[3]. For this part, treat the vector as wrapping around, so in[3]'s neighbour to the left is in[0].", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput [2:0] out_both,\n\toutput [3:1] out_any,\n\toutput [3:0] out_different\n);\n", "completion": "\tassign out_both[2] = in[2] & in[3];\n\tassign out_both[1] = in[1] & in[2];\n\tassign out_both[0] = in[0] & in[1];\n\n\tassign out_any[3] = in[3] | in[0];\n\tassign out_any[2] = in[2] | in[3] | in[0];\n\tassign out_any[1] = in[1] | in[2] | in[3] | in[0];\n\n\tassign out_different[3] = in[3] ^ in[0];\n\tassign out_different[2] = in[2] ^ in[3];\n\tassign out_different[1] = in[1] ^ in[2];\n\tassign out_different[0] = in[0] ^ in[1];\n\n\nendmodule", "result": "failed: 109 out of 213 samples.", "passed": false}
{"task_id": "circuit6", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a                  q            \n// 0ns             x                  x            \n// 5ns             x                  x            \n// 10ns            x                  x            \n// 15ns            0               1232            \n// 20ns            1               aee0            \n// 25ns            2               27d4            \n// 30ns            3               5a0e            \n// 35ns            4               2066            \n// 40ns            5               64ce            \n// 45ns            6               c526            \n// 50ns            7               2f19            \n// 55ns            0               1232            \n// 60ns            1               aee0            \n// 65ns            2               27d4            \n// 70ns            4               2066            \n// 75ns            1               aee0            \n// 80ns            1               aee0            \n// 85ns            3               5a0e            \n// 90ns            5               64ce            ", "prompt": "module top_module (\n\tinput [2:0] a, \n\toutput reg [15:0] q\n);\n", "completion": "\talways @(*) begin\n\t\tcase (a)\n\t\t\t3'b000: q = 16'h1232;\n\t\t\t3'b001: q = 16'haee0;\n\t\t\t3'b010: q = 16'h27d4;\n\t\t\t3'b011: q = 16'h5a0e;\n\t\t\t3'b100: q = 16'h2066;\n\t\t\t3'b101: q = 16'h64ce;\n\t\t\t3'b110: q = 16'hc526;\n\t\t\t3'b111: q = 16'h2f19;\n\t\t\tdefault: q = 16'h0000;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "countslow", "description": "Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is active high synchronous, and should reset the counter to 0. We want to be able to pause the counter rather than always incrementing every clock cycle, so the \"slowena\" input if high indicates when the counter should increment. ", "prompt": "module top_module(\n\tinput clk,\n\tinput slowena,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else if (slowena) begin\n\t\t\tif (q == 4'b1001) begin\n\t\t\t\tq <= 4'b0000;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4f", "description": "Implement the following circuit in Verilog. Two inputs (in1 and in2) go to an AND gate, but the in2 input to the AND gate has a bubble. The output of the AND gate is connected to 'out'.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\toutput logic out\n);\n", "completion": "\tand gate1 (out, in1, in2);\n\n\nendmodule", "result": "failed: 49 out of 100 samples.", "passed": false}
{"task_id": "m2014_q4h", "description": "The module assigns the output port to the same value as the input port combinationally.", "prompt": "module top_module(\n\tinput in,\n\toutput out);\n", "completion": "\tassign out = in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm1", "description": "Consider the follow Moore machine with the diagram described below:\n\n// B (1) --0--> A\n// B (1) --1--> B\n// A (0) --0--> B\n// A (0) --1--> A\n\n// Write Verilog implementing this state machine. It should asynchronously reset into state B if reset if high.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\tparameter A = 2'b00, B = 2'b01;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= B;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tA: begin\n\t\t\t\t\tif (in == 0) begin\n\t\t\t\t\t\tstate <= B;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= A;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tB: begin\n\t\t\t\t\tif (in == 1) begin\n\t\t\t\t\t\tstate <= A;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= B;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = (state == A) ? 1'b0 : 1'b1;\n\n\nendmodule", "result": "failed: 82 out of 228 samples.", "passed": false}
{"task_id": "dualedge", "description": "A dual-edge triggered flip-flop is triggered on both edges of the clock. However, FPGAs don't have dual-edge triggered flip-flops, and always @(posedge clk or negedge clk) is not accepted as a legal sensitivity list. Build a circuit that functionally behaves like a dual-edge triggered flip-flop.", "prompt": "module top_module(\n\tinput clk,\n\tinput d,\n\toutput reg q);\n", "completion": "\treg q_next;\n\n\talways @(posedge clk) begin\n\t\tq_next <= ~q;\n\tend\n\n\talways @(negedge clk) begin\n\t\tq <= q_next;\n\tend\n\n\nendmodule", "result": "failed: 223 out of 224 samples.", "passed": false}
{"task_id": "xnorgate", "description": "Create a module that implements an XNOR gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = ~(a ^ b);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "mt2015_q4", "description": "Module A implements the boolean function z = (x^y) & x.\n\n// Module B can be described by the following simulation waveform: \n\n// time            x               y               z               \n// 0ns             0               0               1               \n// 5ns             0               0               1               \n// 10ns            0               0               1               \n// 15ns            0               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               0               \n// 30ns            1               0               0               \n// 35ns            0               1               0               \n// 40ns            0               1               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               1               \n// 60ns            0               1               0               \n// 65ns            0               1               0               \n// 70ns            1               1               1               \n// 75ns            0               1               0               \n// 80ns            0               1               0               \n// 85ns            0               1               0               \n// 90ns            1               0               0               \n\n\n// Now consider a top-level that uses two A submodules and two B submodules. The first input of all four submodules is connect to input 'x', and the second input of all four submodules is connected to 'y'. The output of the first A submodule is connected to a two-input OR, along with the output of the first B submodule. The second pair of A and B submodules is similarly connected to an AND gate. The output of the OR and the AND is connected to an XOR, whose output is 'z'.\n\n// Implement this circuit in Verilog.", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\twire a1_z, a2_z, b1_z, b2_z;\n\twire or_out, and_out;\n\n\tA a1(x, y, a1_z);\n\tA a2(x, y, a2_z);\n\tB b1(x, y, b1_z);\n\tB b2(x, y, b2_z);\n\n\tor(or_out, a1_z, b1_z);\n\tand(and_out, a2_z, b2_z);\n\n\txor(z, or_out, and_out);\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "rotate100", "description": "Build a 100-bit left/right rotator, with synchronous load and left/right enable. A rotator shifts-in the shifted-out bit from the other end of the register, unlike a shifter that discards the shifted-out bit and shifts in a zero. If enabled, a rotator rotates the bits around and does not modify/discard them. \n// (1) load: Loads shift register with data[99:0] instead of rotating. Synchronous active high.\n// (2) ena[1:0]: Synchronous. Chooses whether and which direction to rotate: \n//     (a) 2'b01 rotates right by one bit, \n//     (b) 2'b10 rotates left by one bit, \n//     (c) 2'b00 and 2'b11 do not rotate. \n// (3) q: The contents of the rotator.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [1:0] ena,\n\tinput [99:0] data,\n\toutput reg [99:0] q);\n", "completion": "\treg [99:0] q_next;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq_next <= data;\n\t\tend else begin\n\t\t\tcase (ena)\n\t\t\t\t2'b01: q_next <= {q[0], q[99:1]};\n\t\t\t\t2'b10: q_next <= {q[98:0], q[99]};\n\t\t\t\t2'b00, 2'b11: q_next <= q;\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign q = q_next;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "review2015_count1k", "description": "Build a counter that counts from 0 to 999, inclusive, with a period of 1000 cycles. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [9:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 10'b0;\n\t\tend else begin\n\t\t\tif (q == 10'd999) begin\n\t\t\t\tq <= 10'b0;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "notgate", "description": "Create a module that implements a NOT gate.", "prompt": "module top_module(\n\tinput in,\n\toutput out\n);\n", "completion": "\tassign out = ~in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm_onehot", "description": "Given the follow state machine with 1 input and 2 outputs (the outputs are given as \"(out1, out2)\"):\n\n// S0 (0, 0) --0--> S0\n// S0 (0, 0) --1--> S1\n// S1 (0, 0) --0--> S0\n// S1 (0, 0) --1--> S2\n// S2 (0, 0) --0--> S0\n// S2 (0, 0) --1--> S3\n// S3 (0, 0) --0--> S0\n// S3 (0, 0) --1--> S4\n// S4 (0, 0) --0--> S0\n// S4 (0, 0) --1--> S5\n// S5 (0, 0) --0--> S8\n// S5 (0, 0) --1--> S6\n// S6 (0, 0) --0--> S9\n// S6 (0, 0) --1--> S7\n// S7 (0, 1) --0--> S0\n// S7 (0, 1) --1--> S7\n// S8 (1, 0) --0--> S0\n// S8 (1, 0) --1--> S1\n// S9 (1, 1) --0--> S0\n// S9 (1, 1) --1--> S1\n\n// Suppose this state machine uses one-hot encoding, where state[0] through state[9] correspond to the states S0 though S9, respectively. The outputs are zero unless otherwise specified.\n\n// Write Verilog implementing the state transition logic and output logic portions of the state machine (but not the state flip-flops). You are given the current state in state[9:0] and must produce next_state[9:0] and the two outputs. Derive the logic equations by inspection assuming a one-hot encoding.", "prompt": "module top_module (\n\tinput in,\n\tinput [9:0] state,\n\toutput [9:0] next_state,\n\toutput out1,\n\toutput out2);\n", "completion": "\tassign out1 = 0;\n\tassign out2 = 0;\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t// S0 (0, 0) --0--> S0\n\t\t\t10'b0000000000: begin\n\t\t\t\tnext_state = 10'b0000000000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t// S0 (0, 0) --1--> S1\n\t\t\t10'b0000000001: begin\n\t\t\t\tnext_state = 10'b0000000010;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t// S1 (0, 0) --0--> S0\n\t\t\t10'b0000000010: begin\n\t\t\t\tnext_state = 10'b0000000000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t// S1 (0, 0) --1--> S2\n\t\t\t10'b0000000011: begin\n\t\t\t\tnext_state = 10'b0000000100;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t// S2 (0, 0) --0--> S0\n\t\t\t10'b0000000100: begin\n\t\t\t\tnext_state = 10'b0000000000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t// S2 (0, 0) --1--> S3\n\t\t\t10'b0000000101: begin\n\t\t\t\tnext_state = 10'b0000000110;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t// S3 (0, 0) --0--> S0\n\t\t\t10'b0000000110: begin\n\t\t\t\tnext_state = 10'b0000000000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t// S3 (0, 0) --1--> S4\n\t\t\t10'b0000000111: begin\n\t\t\t\tnext_state = 10'b0000001000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t// S4 (0, 0) --0--> S0\n\t\t\t10'b0000001000: begin\n\t\t\t\tnext_state = 10'b0000000000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t// S4 (0, 0) --1--> S5\n\t\t\t10'b0000001001: begin\n\t\t\t\tnext_state = 10'b0000001010;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t// S5 (0, 0) --0--> S8\n\t\t\t10'b0000001010: begin\n\t\t\t\tnext_state = 10'b0000010000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t// S5 (0, 0) --1--> S6\n\t\t\t10'b0000001011: begin\n\t\t\t\tnext_state = 10'b0000001100;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t// S6 (0, 0) --0--> S9\n\t\t\t10'b0000001100: begin\n\t\t\t\tnext_state = 10'b0000010000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = \nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "ece241_2013_q7", "description": "A JK flip-flop has the below truth table. Note: Qold is the output of the flip-flop before the positive clock edge.\n// J | K | Q\n// 0 | 0 | Qold\n// 0 | 1 | 0\n// 1 | 0 | 1\n// 1 | 1 | ~Qold", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\toutput reg Q\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (j == 1'b0 && k == 1'b0) begin\n\t\t\tQ <= Q;\n\t\tend else if (j == 1'b0 && k == 1'b1) begin\n\t\t\tQ <= 1'b0;\n\t\tend else if (j == 1'b1 && k == 1'b0) begin\n\t\t\tQ <= 1'b1;\n\t\tend else if (j == 1'b1 && k == 1'b1) begin\n\t\t\tQ <= ~Q;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "popcount3", "description": "A \"population count\" circuit counts the number of '1's in an input vector. Build a population count circuit for a 3-bit input vector.", "prompt": "module top_module (\n\tinput [2:0] in,\n\toutput [1:0] out\n);\n", "completion": "\twire [1:0] temp1, temp2;\n\n\tpop_count_1bit pop1(in[0], temp1[0]);\n\tpop_count_1bit pop2(in[1], temp1[1]);\n\tpop_count_1bit pop3(in[2], temp2[0]);\n\n\tassign out[0] = temp1[0] + temp1[1];\n\tassign out[1] = temp2[0];\n\nendmodule\n\nmodule pop_count_1bit (\n\tinput in,\n\toutput out\n);\n\n\tassign out = in;\n\n\nendmodule", "result": "failed: 140 out of 220 samples.", "passed": false}
{"task_id": "vector5", "description": "Given five 1-bit signals (a, b, c, d, and e), compute all 25 pairwise one-bit comparisons in the 25-bit output vector. The output should be 1 if the two bits being compared are equal. Example: out[24] = ~a ^ a; out[23] = ~a ^ b; out[22] = ~a ^ c; ... out[ 1] = ~e ^ d; out[ 0] = ~e ^ e.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\tinput e,\n\toutput [24:0] out\n);\n", "completion": "\tassign out[24] = ~a ^ a;\n\tassign out[23] = ~a ^ b;\n\tassign out[22] = ~a ^ c;\n\tassign out[21] = ~a ^ d;\n\tassign out[20] = ~a ^ e;\n\tassign out[19] = ~b ^ a;\n\tassign out[18] = ~b ^ b;\n\tassign out[17] = ~b ^ c;\n\tassign out[16] = ~b ^ d;\n\tassign out[15] = ~b ^ e;\n\tassign out[14] = ~c ^ a;\n\tassign out[13] = ~c ^ b;\n\tassign out[12] = ~c ^ c;\n\tassign out[11] = ~c ^ d;\n\tassign out[10] = ~c ^ e;\n\tassign out[ 9] = ~d ^ a;\n\tassign out[ 8] = ~d ^ b;\n\tassign out[ 7] = ~d ^ c;\n\tassign out[ 6] = ~d ^ d;\n\tassign out[ 5] = ~d ^ e;\n\tassign out[ 4] = ~e ^ a;\n\tassign out[ 3] = ~e ^ b;\n\tassign out[ 2] = ~e ^ c;\n\tassign out[ 1] = ~e ^ d;\n\tassign out[ 0] = ~e ^ e;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "lemmings1", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. Implement a Moore state machine with two states, two inputs, and one output (internal to the module) that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\toutput walk_left,\n\toutput walk_right\n);\n", "completion": "\treg [1:0] state;\n\tparameter [1:0] WALK_LEFT = 2'b00, WALK_RIGHT = 2'b01;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= WALK_LEFT;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tWALK_LEFT: begin\n\t\t\t\t\tif (bump_right) begin\n\t\t\t\t\t\tstate <= WALK_RIGHT;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tWALK_RIGHT: begin\n\t\t\t\t\tif (bump_left) begin\n\t\t\t\t\t\tstate <= WALK_LEFT;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign walk_left = (state == WALK_LEFT) ? 1'b1 : 1'b0;\n\tassign walk_right = (state == WALK_RIGHT) ? 1'b1 : 1'b0;\n\n\nendmodule", "result": "failed: 186 out of 229 samples.", "passed": false}
{"task_id": "circuit1", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               q               \n// 0ns             0               0               0               \n// 5ns             0               0               0               \n// 10ns            0               0               0               \n// 15ns            0               0               0               \n// 20ns            0               0               0               \n// 25ns            0               1               0               \n// 30ns            0               1               0               \n// 35ns            1               0               0               \n// 40ns            1               0               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               0               \n// 60ns            0               0               0               \n// 65ns            0               1               0               \n// 70ns            0               1               0               \n// 75ns            1               0               0               \n// 80ns            1               0               0               \n// 85ns            1               1               1               \n// 90ns            1               1               1               \n", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\toutput q\n);\n", "completion": "\tassign q = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "7458", "description": "The 7458 is a chip with four AND gates and two OR gates. Create a module in Verilog with the same functionality as the 7458 chip. It has 10 inputs and 2 outputs. You may choose to use an `assign` statement to drive each of the output wires, or you may choose to declare (four) wires for use as intermediate signals, where each internal wire is driven by the output of one of the AND gates.\n\n// In this circuit, p1y should be the OR of two 3-input AND gates: one that ANDs p1a, p1b, and p1c, and the second that ANDs p1d, p1e, and p1f. The output p2y is the OR of two 2-input AND gates: one that ANDs p2a and p2b, and the second that ANDs p2c and p2d.", "prompt": "module top_module(\n\tinput p1a, \n\tinput p1b, \n\tinput p1c, \n\tinput p1d,\n\tinput p1e,\n\tinput p1f,\n\toutput p1y, \n\tinput p2a, \n\tinput p2b, \n\tinput p2c, \n\tinput p2d, \n\toutput p2y\n);\n", "completion": "\twire and1, and2, and3, and4, and5, and6, and7, and8;\n\t\n\tassign and1 = p1a & p1b & p1c;\n\tassign and2 = p1d & p1e & p1f;\n\tassign and3 = p2a & p2b;\n\tassign and4 = p2c & p2d;\n\t\n\tassign p1y = and1 | and2;\n\tassign p2y = and3 | and4;\n\t\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q3c", "description": "Given the state-assigned table shown below, implement the logic functions Y[0] and z.\n// Present state y[2:0] | Next state Y[2:0] x=0, Next state Y[2:0] x=1 | Output z\n// 000 | 000, 001 | 0\n// 001 | 001, 100 | 0\n// 010 | 010, 001 | 0\n// 011 | 001, 010 | 1\n// 100 | 011, 100 | 1\n", "prompt": "module top_module (\n\tinput clk,\n\tinput x,\n\tinput [2:0] y,\n\toutput reg Y0,\n\toutput reg z\n);\n", "completion": "\treg [2:0] next_state;\n\n\talways @(*) begin\n\t\tcase (y)\n\t\t\t3'b000: begin\n\t\t\t\tif (x == 1'b0) next_state = 3'b000;\n\t\t\t\telse next_state = 3'b001;\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (x == 1'b0) next_state = 3'b001;\n\t\t\t\telse next_state = 3'b100;\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (x == 1'b0) next_state = 3'b010;\n\t\t\t\telse next_state = 3'b001;\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (x == 1'b0) next_state = 3'b001;\n\t\t\t\telse next_state = 3'b010;\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (x == 1'b0) next_state = 3'b011;\n\t\t\t\telse next_state = 3'b100;\n\t\t\tend\n\t\tendcase\n\tend\n\n\talways @(posedge clk) begin\n\t\tY0 <= next_state[0];\n\t\tz <= next_state[1];\n\tend\n\n\nendmodule", "result": "failed: 89 out of 200 samples.", "passed": false}
{"task_id": "m2014_q4e", "description": "Implement a 2-input NOR gate.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\toutput logic out\n);\n", "completion": "\tassign out = ~(in1 | in2);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "wire4", "description": "Create a module with 3 inputs and 4 outputs that behaves like wires that makes these connections: a -> w\n// ; b -> x; b -> y; c -> z.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\toutput w,\n\toutput x,\n\toutput y,\n\toutput z  );\n", "completion": "\tassign w = a;\n\tassign x = b;\n\tassign y = b;\n\tassign z = c;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4b", "description": "Implement a D flip flop, positive edge triggered, with an asynchronous reset \"ar\".", "prompt": "module top_module (\n\tinput clk,\n\tinput d,\n\tinput ar,\n\toutput logic q\n);\n", "completion": "\talways @(posedge clk or posedge ar) begin\n\t\tif (ar) begin\n\t\t\tq <= 0;\n\t\tend else begin\n\t\t\tq <= d;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_case", "description": "Create a 6-to-1 multiplexer. When sel is between 0 and 5, choose the corresponding data input. Otherwise, output 0. The data inputs and outputs are all 4 bits wide.", "prompt": "module top_module (\n\tinput [2:0] sel,\n\tinput [3:0] data0,\n\tinput [3:0] data1,\n\tinput [3:0] data2,\n\tinput [3:0] data3,\n\tinput [3:0] data4,\n\tinput [3:0] data5,\n\toutput reg [3:0] out\n);\n", "completion": "always @(*) begin\n\tcase(sel)\n\t\t3'b000: out = data0;\n\t\t3'b001: out = data1;\n\t\t3'b010: out = data2;\n\t\t3'b011: out = data3;\n\t\t3'b100: out = data4;\n\t\t3'b101: out = data5;\n\t\tdefault: out = 4'b0000;\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "timer", "description": "Implement a timer that counts down for a given number of clock cycles, then asserts a signal to indicate that the given duration has elapsed. A good way to implement this is with a down-counter that asserts an output signal when the count becomes 0. At each clock cycle: \n// (1) If load = 1, load the internal counter with the 10-bit data, the number of clock cycles the timer should count before timing out. The counter can be loaded at any time, including when it is still counting and has not yet reached 0. \n// (2) If load = 0, the internal counter should decrement by 1. The output signal tc (\"terminal count\") indicates whether the internal counter has reached 0. Once the internal counter has reached 0, it should stay 0 (stop counting) until the counter is loaded again.\n\n", "prompt": "module top_module(\n\tinput clk, \n\tinput load, \n\tinput [9:0] data, \n\toutput tc\n);\n", "completion": "\treg [9:0] counter;\n\treg tc_reg;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tcounter <= data;\n\t\t\ttc_reg <= 0;\n\t\tend else if (counter > 0) begin\n\t\t\tcounter <= counter - 1;\n\t\t\ttc_reg <= 0;\n\t\tend else begin\n\t\t\ttc_reg <= 1;\n\t\tend\n\tend\n\n\tassign tc = tc_reg;\n\n\nendmodule", "result": "failed: 132 out of 7127 samples.", "passed": false}
{"task_id": "review2015_fsmseq", "description": "Build a finite-state machine that searches for the sequence 1101 in an input bit stream. When the sequence is found, it should set start_shifting to 1, forever, until reset. Reset is active high synchronous.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput data,\n\toutput start_shifting);\n", "completion": "\tparameter IDLE = 2'b00;\n\tparameter S1 = 2'b01;\n\tparameter S2 = 2'b10;\n\tparameter S3 = 2'b11;\n\t\n\treg [1:0] state;\n\treg [3:0] shift_reg;\n\t\n\tassign start_shifting = (state == S3);\n\t\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\t\tshift_reg <= 4'b0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (data == 1'b1) begin\n\t\t\t\t\t\tstate <= S1;\n\t\t\t\t\t\tshift_reg <= 4'b1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tS1: begin\n\t\t\t\t\tif (data == 1'b1) begin\n\t\t\t\t\t\tstate <= S2;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tS2: begin\n\t\t\t\t\tif (data == 1'b0) begin\n\t\t\t\t\t\tstate <= S3;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tS3: begin\n\t\t\t\t\tif (data == 1'b1) begin\n\t\t\t\t\t\tstate <= S1;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\nendmodule", "result": "failed: 306 out of 643 samples.", "passed": false}
{"task_id": "dff8r", "description": "Create 8 D flip-flops with active high synchronous reset setting the output to zero. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput reset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_next;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 8'b0;\n\t\tend else begin\n\t\t\tq <= q_next;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tq_next[0] = d[0];\n\t\tq_next[1] = d[1];\n\t\tq_next[2] = d[2];\n\t\tq_next[3] = d[3];\n\t\tq_next[4] = d[4];\n\t\tq_next[5] = d[5];\n\t\tq_next[6] = d[6];\n\t\tq_next[7] = d[7];\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "edgedetect2", "description": "For each bit in an 8-bit vector, detect when the input signal changes from one clock cycle to the next (detect any edge). The output bit should be set the cycle after a 0 to 1 transition occurs.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] in,\n\toutput reg [7:0] anyedge);\n", "completion": "\treg [7:0] prev_in;\n\n\talways @(posedge clk) begin\n\t\tprev_in <= in;\n\t\tanyedge <= (in ^ prev_in) & in;\n\tend\n\n\nendmodule", "result": "failed: 187 out of 228 samples.", "passed": false}
{"task_id": "count1to10", "description": "Make a decade counter that counts 1 through 10, inclusive. The reset input is active high synchronous, and should reset the counter to 1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0001;\n\t\tend else begin\n\t\t\tif (q == 4'b1010) begin\n\t\t\t\tq <= 4'b0001;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit9", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               q               \n// 0ns             0               1               x               \n// 5ns             1               1               4               \n// 10ns            0               1               4               \n// 15ns            1               1               4               \n// 20ns            0               1               4               \n// 25ns            1               1               4               \n// 30ns            0               1               4               \n// 35ns            1               1               4               \n// 40ns            0               1               4               \n// 45ns            1               0               4               \n// 50ns            0               0               4               \n// 55ns            1               0               5               \n// 60ns            0               0               5               \n// 65ns            1               0               6               \n// 70ns            0               0               6               \n// 75ns            1               0               0               \n// 80ns            0               0               0               \n// 85ns            1               0               1               \n// 90ns            0               0               1               ", "prompt": "module top_module (\n\tinput clk,\n\tinput a, \n\toutput reg [2:0] q\n);\n", "completion": "always @(posedge clk) begin\n\tif (a) begin\n\t\tq <= q + 1;\n\tend else begin\n\t\tq <= 0;\n\tend\nend\n\n\nendmodule", "result": "failed: 212 out of 245 samples.", "passed": false}
{"task_id": "lfsr5", "description": "A linear feedback shift register is a shift register usually with a few XOR gates to produce the next state of the shift register. A Galois LFSR is one particular arrangement where bit positions with a \"tap\" are XORed with the output bit to produce its next value, while bit positions without a tap shift. If the taps positions are carefully chosen, the LFSR can be made to be \"maximum-length\". A maximum-length LFSR of n bits cycles through 2**n-1 states before repeating (the all-zero state is never reached). Build a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3. The active-high synchronous reset should reset the LFSR output to 1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [4:0] q);\n", "completion": "\treg [4:0] lfsr;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tlfsr <= 5'b00001;\n\t\tend else begin\n\t\t\tlfsr <= {lfsr[3], lfsr[4] ^ lfsr[2], lfsr[3] ^ lfsr[1], lfsr[4] ^ lfsr[0], lfsr[0]};\n\t\tend\n\tend\n\n\tassign q = lfsr;\n\n\nendmodule", "result": "failed: 4242 out of 4443 samples.", "passed": false}
{"task_id": "bugs_addsubz", "description": "The following adder-subtractor with zero flag doesn't work. Fix the bug(s).\n\n// synthesis verilog_input_version verilog_2001\n// module top_module ( \n//     input do_sub,\n//     input [7:0] a,\n//     input [7:0] b,\n//     output reg [7:0] out,\n//     output reg result_is_zero\n// );//\n\n//     always @(*) begin\n//         case (do_sub)\n//           0: out = a+b;\n//           1: out = a-b;\n//         endcase\n\n//         if (~out)\n//             result_is_zero = 1;\n//     end\n\n// endmodule", "prompt": "module top_module (\n\tinput do_sub,\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput reg [7:0] out,\n\toutput reg result_is_zero\n);\n", "completion": "\talways @(*) begin\n\t\tcase (do_sub)\n\t\t\t0: out = a+b;\n\t\t\t1: out = a-b;\n\t\tendcase\n\n\t\tif (out == 8'b0)\n\t\t\tresult_is_zero = 1;\n\t\telse\n\t\t\tresult_is_zero = 0;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q3", "description": "Consider the function f shown in the Karnaugh map below. d is don't-care, which means you may choose to output whatever value is convenient. Implement this function. \n//        x[1]x[2]\n// x[3]x[4]   00 01 11 10\n//  00 | d | 0 | d | d |\n//  01 | 0 | d | 1 | 0 |\n//  11 | 1 | 1 | d | d |\n//  10 | 1 | 1 | 0 | d |", "prompt": "module top_module (\n\tinput [4:1] x,\n\toutput logic f\n);\n", "completion": "\talways_comb begin\n\t\tcase ({x[4], x[3]})\n\t\t\t2'b00: f = x[2] ^ x[1];\n\t\t\t2'b01: f = ~x[2] & x[1];\n\t\t\t2'b11: f = x[2] | x[1];\n\t\t\t2'b10: f = x[2] & ~x[1];\n\t\t\tdefault: f = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "bugs_case", "description": "This combinational circuit is supposed to recognize 8-bit keyboard scancodes for keys 0 through 9. It should indicate whether one of the 10 cases were recognized (valid), and if so, which key was detected. If the 8-bit input is 8'h45, 8'h16, 8'h1e, 8'h26, 8'h25, 8'h2e, 8'h36, 8'h3d, 8'h3e, or 8'h46, the 4-bit output will be set to 0, 1, 2, 3, 4, 5, 6, 7, 8, or 9 respectively, the 1-bit valid would be set to 1. If the input does not match any of the cases, both output signals would be set to 0.", "prompt": "module top_module (\n\tinput [7:0] code,\n\toutput reg [3:0] out,\n\toutput reg valid\n);\n", "completion": "\talways @(*) begin\n\t\tcase (code)\n\t\t\t8'h45: begin // 0\n\t\t\t\tout = 4'b0000;\n\t\t\t\tvalid = 1;\n\t\t\tend\n\t\t\t8'h16: begin // 1\n\t\t\t\tout = 4'b0001;\n\t\t\t\tvalid = 1;\n\t\t\tend\n\t\t\t8'h1e: begin // 2\n\t\t\t\tout = 4'b0010;\n\t\t\t\tvalid = 1;\n\t\t\tend\n\t\t\t8'h26: begin // 3\n\t\t\t\tout = 4'b0011;\n\t\t\t\tvalid = 1;\n\t\t\tend\n\t\t\t8'h25: begin // 4\n\t\t\t\tout = 4'b0100;\n\t\t\t\tvalid = 1;\n\t\t\tend\n\t\t\t8'h2e: begin // 5\n\t\t\t\tout = 4'b0101;\n\t\t\t\tvalid = 1;\n\t\t\tend\n\t\t\t8'h36: begin // 6\n\t\t\t\tout = 4'b0110;\n\t\t\t\tvalid = 1;\n\t\t\tend\n\t\t\t8'h3d: begin // 7\n\t\t\t\tout = 4'b0111;\n\t\t\t\tvalid = 1;\n\t\t\tend\n\t\t\t8'h3e: begin // 8\n\t\t\t\tout = 4'b1000;\n\t\t\t\tvalid = 1;\n\t\t\tend\n\t\t\t8'h46: begin // 9\n\t\t\t\tout = 4'b1001;\n\t\t\t\tvalid = 1;\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tout = 4'b0000;\n\t\t\t\tvalid = 0;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vectorr", "description": "Given an 8-bit input vector [7:0], reverse its bit ordering.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput [7:0] out\n);\n", "completion": "\tassign out = {in[0], in[1], in[2], in[3], in[4], in[5], in[6], in[7]};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap3", "description": "Implement the circuit described by the Karnaugh map below. d is don't-care, which means you may choose to output whatever value is convenient.\n\n//        ab\n// cd   01 00 10 11\n//  00 | d | 0 | 1 | 1 |\n//  01 | 0 | 0 | d | d |\n//  11 | 0 | 1 | 1 | 1 |\n//  10 | 0 | 1 | 1 | 1 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput reg out\n);\n", "completion": "\talways @(*) begin\n\t\tcase ({a,b,c,d})\n\t\t\t4'b0000: out = 1'b0;\n\t\t\t4'b0001: out = 1'b0;\n\t\t\t4'b0010: out = 1'b1;\n\t\t\t4'b0011: out = 1'b1;\n\t\t\t4'b0100: out = 1'b0;\n\t\t\t4'b0101: out = 1'b0;\n\t\t\t4'b0110: out = 1'b1;\n\t\t\t4'b0111: out = 1'b1;\n\t\t\t4'b1000: out = 1'b0;\n\t\t\t4'b1001: out = 1'b0;\n\t\t\t4'b1010: out = 1'b1;\n\t\t\t4'b1011: out = 1'b1;\n\t\t\t4'b1100: out = 1'b0;\n\t\t\t4'b1101: out = 1'b0;\n\t\t\t4'b1110: out = 1'b1;\n\t\t\t4'b1111: out = 1'b1;\n\t\t\tdefault: out = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 58 out of 232 samples.", "passed": false}
{"task_id": "review2015_shiftcount", "description": "Build a four-bit shift register that also acts as a down counter. Data is shifted in most-significant-bit first when shift_ena is 1. The number currently in the shift register is decremented when count_ena is 1. Since the full system doesn't ever use shift_ena and count_ena together, it does not matter what your circuit does if both control inputs are 1 (This mainly means that it doesn't matter which case gets higher priority).", "prompt": "module top_module(\n\tinput clk,\n\tinput shift_ena,\n\tinput count_ena,\n\tinput data,\n\toutput reg [3:0] q);\n", "completion": "\treg [3:0] shift_reg;\n\treg [3:0] count_reg;\n\n\talways @(posedge clk) begin\n\t\tif (shift_ena) begin\n\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\tend\n\t\tif (count_ena) begin\n\t\t\tcount_reg <= count_reg - 1;\n\t\tend\n\tend\n\n\tassign q = shift_reg;\n\n\nendmodule", "result": "failed: 1758 out of 2071 samples.", "passed": false}
{"task_id": "wire", "description": "Create a module with one input and one output that behaves like a wire.", "prompt": "module top_module(\n\tinput in,\n\toutput out);\n", "completion": "\tassign out = in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "review2015_fsmshift", "description": "This module is a part of the FSM for controlling the shift register, we want the ability to enable the shift register for exactly 4 clock cycles whenever the proper bit pattern is detected. Whenever the FSM is reset, assert shift_ena for 4 cycles, then 0 forever (until reset). Reset should be active high synchronous.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput shift_ena);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\n\tparameter IDLE = 2'b00;\n\tparameter SHIFT_ENA = 2'b01;\n\tparameter SHIFT_DIS = 2'b10;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tIDLE: begin\n\t\t\t\tshift_ena = 1'b1;\n\t\t\t\tnext_state = SHIFT_ENA;\n\t\t\tend\n\t\t\tSHIFT_ENA: begin\n\t\t\t\tshift_ena = 1'b1;\n\t\t\t\tnext_state = SHIFT_DIS;\n\t\t\tend\n\t\t\tSHIFT_DIS: begin\n\t\t\t\tshift_ena = 1'b0;\n\t\t\t\tnext_state = SHIFT_ENA;\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tshift_ena = 1'b0;\n\t\t\t\tnext_state = IDLE;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "count15", "description": "Build a 4-bit binary counter that counts from 0 through 15, inclusive, with a period of 16. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else begin\n\t\t\tq <= q + 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_if", "description": "Build a 2-to-1 mux that chooses between a and b. Choose b if both sel_b1 and sel_b2 are true. Otherwise, choose a. Do the same twice, once using assign statements and once using a procedural if statement.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput sel_b1,\n\tinput sel_b2,\n\toutput out_assign,\n\toutput reg out_always\n);\n", "completion": "\t// Using assign statements\n\tassign out_assign = (sel_b1 & sel_b2) ? b : a;\n\n\t// Using procedural if statement\n\talways @(*) begin\n\t\tif (sel_b1 & sel_b2) begin\n\t\t\tout_always = b;\n\t\tend else begin\n\t\t\tout_always = a;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap1", "description": "Implement the circuit described by the Karnaugh map below.\n//        a\n// bc   0 1 \n//  00 | 0 | 1 |\n//  01 | 1 | 1 | \n//  11 | 1 | 1 | \n//  10 | 1 | 1 | \n", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\tinput c,\n\toutput out\n);\n", "completion": "\tassign out = ~(a & b & c);\n\n\nendmodule", "result": "failed: 48 out of 219 samples.", "passed": false}
{"task_id": "2013_q2afsm", "description": "Consider the FSM described by the state diagram shown below:\n\n// A --r1=0,r2=0,r3=0--> A\n// A --r1=1--> B\n// A --r1=0,r2=1--> C\n// A --r1=0,r2=0,r3=0--> D\n// B (g1=1) --r1=1--> B\n// B (g1=1) --r1=0--> A\n// C (g2=1) --r2=1--> C\n// C (g2=1) --r2=0--> A\n\n// Resetn is an active-low synchronous reset that resets into state A. This FSM acts as an arbiter circuit, which controls access to some type of resource by three requesting devices. Each device makes its request for the resource by setting a signal _r[i]_ = 1, where _r[i]_ is either _r[1]_, _r[2]_, or _r[3]_. Each r[i] is an input signal to the FSM, and represents one of the three devices. The FSM stays in state _A_ as long as there are no requests. When one or more request occurs, then the FSM decides which device receives a grant to use the resource and changes to a state that sets that device's _g[i]_ signal to 1. Each _g[i]_ is an output from the FSM. There is a priority system, in that device 1 has a higher priority than device 2, and device 3 has the lowest priority. Hence, for example, device 3 will only receive a grant if it is the only device making a request when the FSM is in state _A_. Once a device, _i_, is given a grant by the FSM, that device continues to receive the grant as long as its request, _r[i]_ = 1.\n\n// Write complete Verilog code that represents this FSM. Use separate always blocks for the state table and the state flip-flops, as done in lectures. Describe the FSM outputs, _g[i]_, using either continuous assignment statement(s) or an always block (at your discretion). Assign any state codes that you wish to use.", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput [3:1] r,\n\toutput [3:1] g\n);\n", "completion": "\t// Define the states\n\tparameter A = 2'b00;\n\tparameter B = 2'b01;\n\tparameter C = 2'b10;\n\tparameter D = 2'b11;\n\t\n\t// Define the state registers\n\treg [1:0] state;\n\treg [1:0] next_state;\n\t\n\t// Define the output registers\n\treg [3:1] g_reg;\n\t\n\t// Define the state table\n\talways @ (state or r) begin\n\t\tcase (state)\n\t\t\tA: begin\n\t\t\t\tif (r[1] && !r[2] && !r[3]) next_state = B;\n\t\t\t\telse if (!r[1] && r[2] && !r[3]) next_state = C;\n\t\t\t\telse if (!r[1] && !r[2] && r[3]) next_state = D;\n\t\t\t\telse next_state = A;\n\t\t\tend\n\t\t\tB: begin\n\t\t\t\tif (r[1]) next_state = B;\n\t\t\t\telse next_state = A;\n\t\t\tend\n\t\t\tC: begin\n\t\t\t\tif (r[2]) next_state = C;\n\t\t\t\telse next_state = A;\n\t\t\tend\n\t\t\tD: begin\n\t\t\t\tif (!r[1] && !r[2] && !r[3]) next_state = A;\n\t\t\t\telse next_state = D;\n\t\t\tend\n\t\tendcase\n\tend\n\t\n\t// Define the state flip-flops\n\talways @ (posedge clk or negedge resetn) begin\n\t\tif (!resetn) state <= A;\n\t\telse state <= next_state;\n\tend\n\t\n\t// Define the output logic\n\talways @ (state) begin\n\t\tcase (state)\n\t\t\tA: begin\n\t\t\t\tg_reg[1] = 0;\n\t\t\t\tg_reg[2] = 0;\n\t\t\t\tg_reg[3] = 0;\n\t\t\tend\n\t\t\tB: begin\n\t\t\t\tg_reg[1] = 1;\n\t\t\t\tg_reg[2] = 0;\n\t\t\t\tg_reg[3] = 0;\n\t\t\tend\n\t\t\tC: begin\n\t\t\t\tg_reg[1] = 0;\n\t\t\t\tg_reg[2] = 1;\n\t\t\t\tg_reg[3] = 0;\n\t\t\tend\n\t\t\tD: begin\n\t\t\t\tg_reg[1] = 0;\n\t\t\t\tg_reg[2] = 0;\n\t\t\t\tg_reg[3] = 1;\n\t\t\tend\n\t\tendcase\n\tend\n\t\n\t// Assign the output registers to the outputs\n\tassign g = g_reg;\n\t\n\nendmodule", "result": "failed: 565 out of 1054 samples.", "passed": false}
{"task_id": "count10", "description": "Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else begin\n\t\t\tif (q == 4'b1001) begin\n\t\t\t\tq <= 4'b0000;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm_ps2", "description": "The PS/2 mouse protocol sends messages that are three bytes long. However, within a continuous byte stream, it's not obvious where messages start and end. The only indication is that the first byte of each three byte message always has in[3]=1 (but in[3] of the other two bytes may be 1 or 0 depending on data). We want a finite state machine that will search for message boundaries when given an input byte stream. The algorithm we'll use is to discard bytes until we see one with in[3]=1. We then assume that this is byte 1 of a message, and signal the receipt of a message once all 3 bytes have been received (done). The FSM should signal done in the cycle immediately after the third byte of each message was successfully received. Reset should be active high synchronous.", "prompt": "module top_module (\n\tinput clk,\n\tinput [7:0] in,\n\tinput reset,\n\toutput done\n);\n", "completion": "reg [2:0] state;\nreg [7:0] message;\nreg [1:0] message_count;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tstate <= 0;\n\t\tmessage <= 0;\n\t\tmessage_count <= 0;\n\t\tdone <= 0;\n\tend else begin\n\t\tcase (state)\n\t\t\t0: begin // Wait for first byte with in[3]=1\n\t\t\t\tif (in[3] == 1) begin\n\t\t\t\t\tmessage <= {in[7:4], in[2:0]};\n\t\t\t\t\tmessage_count <= 1;\n\t\t\t\t\tstate <= 1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1: begin // Wait for second byte with in[3]=0\n\t\t\t\tif (in[3] == 0) begin\n\t\t\t\t\tmessage <= {message[4:0], in[7:4]};\n\t\t\t\t\tmessage_count <= 2;\n\t\t\t\t\tstate <= 2;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2: begin // Wait for third byte with in[3]=1\n\t\t\t\tif (in[3] == 1) begin\n\t\t\t\t\tmessage <= {message[4:0], in[7:4]};\n\t\t\t\t\tmessage_count <= 3;\n\t\t\t\t\tstate <= 0;\n\t\t\t\t\tdone <= 1;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mux2to1", "description": "Create a one-bit wide, 2-to-1 multiplexer. When sel=0, choose a. When sel=1, choose b.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput sel,\n\toutput out\n);\n", "completion": "\tassign out = (sel == 1'b0) ? a : b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates4", "description": "Build a combinational circuit with four inputs, in[3:0]. There are 3 outputs: \n// (1) out_and: output of a 4-input AND gate. \n// (2) out_or: output of a 4-input OR gate. \n// (3) out_xor: output of a 4-input XOR gate.\n", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor\n);\n", "completion": "\tassign out_and = &in;\n\tassign out_or = |in;\n\tassign out_xor = ^in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q3bfsm", "description": "Given the state-assigned table shown below, implement the finite-state machine. Reset should synchronous active high reset the FSM to state 000.\n\n// Present state y[2:0] | Next state y[2:0] x=0, Next state y[2:0] x=1, Output z\n// 000 | 000, 001 | 0\n// 001 | 001, 100 | 0\n// 010 | 010, 001 | 0\n// 011 | 001, 010 | 1\n// 100 | 011, 100 | 1\n", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput x,\n\toutput reg z\n);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\t\tz <= 1'b0;\n\t\tend\n\t\telse begin\n\t\t\tstate <= next_state;\n\t\t\tcase (state)\n\t\t\t\t3'b000: begin\n\t\t\t\t\tif (x) begin\n\t\t\t\t\t\tnext_state <= 3'b001;\n\t\t\t\t\t\tz <= 1'b0;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tnext_state <= 3'b000;\n\t\t\t\t\t\tz <= 1'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t3'b001: begin\n\t\t\t\t\tif (x) begin\n\t\t\t\t\t\tnext_state <= 3'b001;\n\t\t\t\t\t\tz <= 1'b0;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tnext_state <= 3'b010;\n\t\t\t\t\t\tz <= 1'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t3'b010: begin\n\t\t\t\t\tif (x) begin\n\t\t\t\t\t\tnext_state <= 3'b001;\n\t\t\t\t\t\tz <= 1'b0;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tnext_state <= 3'b011;\n\t\t\t\t\t\tz <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t3'b011: begin\n\t\t\t\t\tif (x) begin\n\t\t\t\t\t\tnext_state <= 3'b011;\n\t\t\t\t\t\tz <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tnext_state <= 3'b100;\n\t\t\t\t\t\tz <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t3'b100: begin\n\t\t\t\t\tif (x) begin\n\t\t\t\t\t\tnext_state <= 3'b100;\n\t\t\t\t\t\tz <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tnext_state <= 3'b000;\n\t\t\t\t\t\tz <= 1'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 478 out of 1006 samples.", "passed": false}
{"task_id": "2013_q2bfsm", "description": "Consider a finite state machine that is used to control some type of motor. The FSM has inputs x and y, which come from the motor, and produces outputs f and g, which control the motor. There is also a clock input called clk and a reset input (synchronous, active low) called resetn. The FSM has to work as follows. As long as the reset input is asserted, the FSM stays in a beginning state, called state A. When the reset signal is de-asserted, then after the next clock edge the FSM has to set the output f to 1 for one clock cycle. Then, the FSM has to monitor the x input. When x has produced the values 1, 0, 1 in three successive clock cycles, then g should be set to 1 on the following clock cycle. While maintaining g = 1 the FSM has to monitor the y input. If y has the value 1 within at most two clock cycles, then the FSM should maintain g = 1 permanently (that is, until reset). But if y does not become 1 within two clock cycles, then the FSM should set g = 0 permanently (until reset).", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput x,\n\tinput y,\n\toutput f,\n\toutput g\n);\n", "completion": "reg [2:0] state;\nreg [1:0] x_count;\nreg [1:0] y_count;\n\nalways @(posedge clk or negedge resetn) begin\n\tif (~resetn) begin\n\t\tstate <= 3'b001;\n\t\tx_count <= 2'b00;\n\t\ty_count <= 2'b00;\n\t\tf <= 1'b0;\n\t\tg <= 1'b0;\n\tend else begin\n\t\tcase (state)\n\t\t\t3'b001: begin // State A\n\t\t\t\tf <= 1'b1;\n\t\t\t\tg <= 1'b0;\n\t\t\t\tif (x == 1'b1) begin\n\t\t\t\t\tx_count <= x_count + 1;\n\t\t\t\tend else begin\n\t\t\t\t\tx_count <= 2'b00;\n\t\t\t\tend\n\t\t\t\tif (y == 1'b1) begin\n\t\t\t\t\ty_count <= y_count + 1;\n\t\t\t\tend else begin\n\t\t\t\t\ty_count <= 2'b00;\n\t\t\t\tend\n\t\t\t\tif (x_count == 2'b11 && y_count == 2'b00) begin\n\t\t\t\t\tstate <= 3'b010;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin // State B\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b1;\n\t\t\t\tif (y == 1'b1) begin\n\t\t\t\t\ty_count <= y_count + 1;\n\t\t\t\tend else begin\n\t\t\t\t\ty_count <= 2'b00;\n\t\t\t\tend\n\t\t\t\tif (y_count == 2'b10) begin\n\t\t\t\t\tstate <= 3'b011;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin // State C\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b1;\n\t\t\t\tif (y == 1'b1) begin\n\t\t\t\t\ty_count <= y_count + 1;\n\t\t\t\tend else begin\n\t\t\t\t\ty_count <= 2'b00;\n\t\t\t\tend\n\t\t\t\tif (y_count == 2'b11) begin\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "dff8p", "description": "Create 8 D flip-flops with active high synchronous reset. The flip-flops must be reset to 0x34 rather than zero. All DFFs should be triggered by the negative edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput reset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_reg;\n\n\talways @(negedge clk) begin\n\t\tif (reset) begin\n\t\t\tq_reg <= 8'h34;\n\t\tend else begin\n\t\t\tq_reg <= d;\n\t\tend\n\tend\n\n\tassign q = q_reg;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "reduction", "description": "Parity checking is often used as a simple method of detecting errors when transmitting data through an imperfect channel. Create a circuit that will compute a parity bit for a 8-bit byte (which will add a 9th bit to the byte). We will use \"even\" parity, where the parity bit is just the XOR of all 8 data bits.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput parity\n);\n", "completion": "assign parity = in[0] ^ in[1] ^ in[2] ^ in[3] ^ in[4] ^ in[5] ^ in[6] ^ in[7];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm3comb", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Use the following state encoding: A=2'b00, B=2'b01, C=2'b10, D=2'b11.Implement only the state transition logic and output logic (the combinational logic portion) for this state machine. Given the current state (state), compute the next_state and output (out) based on the state transition table.\n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput in,\n\tinput [1:0] state,\n\toutput reg [1:0] next_state,\n\toutput out\n);\n", "completion": "\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b00;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tnext_state = in ? 2'b10 : 2'b01;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tnext_state = in ? 2'b00 : 2'b10;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b11;\n\t\t\t\tout = 1'b1;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mt2015_q4b", "description": "The module can be described by the following simulation waveform: \n\n// time            x               y               z               \n// 0ns             0               0               1               \n// 5ns             0               0               1               \n// 10ns            0               0               1               \n// 15ns            0               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               0               \n// 30ns            1               0               0               \n// 35ns            0               1               0               \n// 40ns            0               1               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               1               \n// 60ns            0               1               0               \n// 65ns            0               1               0               \n// 70ns            1               1               1               \n// 75ns            0               1               0               \n// 80ns            0               1               0               \n// 85ns            0               1               0               \n// 90ns            1               0               0               ", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\n\talways @(*) begin\n\t\tcase(state)\n\t\t\t2'b00: begin\n\t\t\t\tif(x == 1'b0 && y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else if(x == 1'b1 && y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tif(x == 1'b0 && y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else if(x == 1'b1 && y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tif(x == 1'b0 && y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else if(x == 1'b1 && y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tif(x == 1'b0 && y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else if(x == 1'b1 && y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b11;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b11;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\talways @(posedge clk) begin\n\t\tstate <= next_state;\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "2012_q2fsm", "description": "Consider the state machine shown below:\n\n// A (0) --1--> B\n// A (0) --0--> A\n// B (0) --1--> C\n// B (0) --0--> D\n// C (0) --1--> E\n// C (0) --0--> D\n// D (0) --1--> F\n// D (0) --0--> A\n// E (1) --1--> E\n// E (1) --0--> D\n// F (1) --1--> C\n// F (1) --0--> D\n\n// Reset resets into state A and is synchronous active-high. \n\n// Write complete Verilog code that represents this FSM. Use separate **always** blocks for the state table and the state flip-flops. Describe the FSM output, which is called _z_, using either continuous assignment statement(s) or an **always** block (at your discretion). Assign any state codes that you wish to use.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput w,\n\toutput z\n);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\t\n\t// State table\n\talways @ (state or w) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b001;\n\t\t\t\telse next_state = 3'b000;\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b010;\n\t\t\t\telse next_state = 3'b000;\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b011;\n\t\t\t\telse next_state = 3'b010;\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b100;\n\t\t\t\telse next_state = 3'b001;\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b101;\n\t\t\t\telse next_state = 3'b010;\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b110;\n\t\t\t\telse next_state = 3'b011;\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b111;\n\t\t\t\telse next_state = 3'b100;\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b000;\n\t\t\t\telse next_state = 3'b101;\n\t\t\tend\n\t\tendcase\n\tend\n\t\n\t// State flip-flops\n\talways @ (posedge clk) begin\n\t\tif (reset) state <= 3'b000;\n\t\telse state <= next_state;\n\tend\n\t\n\t// Output\n\talways @ (state) begin\n\t\tcase (state)\n\t\t\t3'b000: z = 1'b0;\n\t\t\t3'b001: z = 1'b0;\n\t\t\t3'b010: z = 1'b0;\n\t\t\t3'b011: z = 1'b0;\n\t\t\t3'b100: z = 1'b0;\n\t\t\t3'b101: z = 1'b0;\n\t\t\t3'b110: z = 1'b0;\n\t\t\t3'b111: z = 1'b1;\n\t\tendcase\n\tend\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "dff16e", "description": "Create 16 D flip-flops. It's sometimes useful to only modify parts of a group of flip-flops. The byte-enable inputs control whether each byte of the 16 registers should be written to on that cycle. byteena[1] controls the upper byte d[15:8], while byteena[0] controls the lower byte d[7:0]. resetn is a synchronous, active-low reset. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput resetn,\n\tinput [1:0] byteena,\n\tinput [15:0] d,\n\toutput reg [15:0] q);\n", "completion": "\treg [15:0] ff_reg;\n\n\talways @(posedge clk) begin\n\t\tif (!resetn) begin\n\t\t\tff_reg <= 16'h0000;\n\t\tend else begin\n\t\t\tif (byteena[1]) begin\n\t\t\t\tff_reg[15:8] <= d[15:8];\n\t\t\tend\n\t\t\tif (byteena[0]) begin\n\t\t\t\tff_reg[7:0] <= d[7:0];\n\t\t\tend\n\t\tend\n\tend\n\n\tassign q = ff_reg;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "edgedetect", "description": "For each bit in an 8-bit vector, detect when the input signal changes from 0 in one clock cycle to 1 the next (similar to positive edge detection). The output bit should be set the cycle after a 0 to 1 transition occurs.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] in,\n\toutput reg [7:0] pedge);\n", "completion": "\treg [7:0] prev_in;\n\n\talways @(posedge clk) begin\n\t\tprev_in <= in;\n\t\tpedge <= prev_in & ~in;\n\tend\n\n\nendmodule", "result": "failed: 208 out of 227 samples.", "passed": false}
{"task_id": "circuit8", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clock           a               p               q               \n// 0ns             0               0               x               x               \n// 5ns             0               0               x               x               \n// 10ns            0               0               x               x               \n// 15ns            0               0               x               x               \n// 20ns            0               0               x               x               \n// 25ns            1               0               0               x               \n// 30ns            1               0               0               x               \n// 35ns            1               0               0               x               \n// 40ns            1               0               0               x               \n// 45ns            1               0               0               x               \n// 50ns            1               0               0               x               \n// 55ns            0               0               0               0               \n// 60ns            0               0               0               0               \n// 65ns            0               0               0               0               \n// 70ns            0               1               0               0               \n// 75ns            0               0               0               0               \n// 80ns            0               1               0               0               \n// 85ns            1               0               0               0               \n// 90ns            1               1               1               0               \n// 95ns            1               0               0               0               \n// 100ns           1               1               1               0               \n// 105ns           1               0               0               0               \n// 110ns           1               1               1               0               \n// 115ns           0               0               1               1               \n// 120ns           0               1               1               1               \n// 125ns           0               0               1               1               \n// 130ns           0               1               1               1               \n// 135ns           0               0               1               1               \n// 140ns           0               0               1               1               \n// 145ns           1               0               0               1               \n// 150ns           1               0               0               1               \n// 155ns           1               0               0               1               \n// 160ns           1               0               0               1               \n// 165ns           1               1               1               1               \n// 170ns           1               0               0               1               \n// 175ns           0               1               0               0               \n// 180ns           0               0               0               0               \n// 185ns           0               1               0               0               \n// 190ns           0               0               0               0       ", "prompt": "module top_module (\n\tinput clock,\n\tinput a, \n\toutput reg p,\n\toutput reg q\n);\n", "completion": "\talways @(posedge clock) begin\n\t\tif (a == 1) begin\n\t\t\tp <= 1;\n\t\t\tq <= 0;\n\t\tend else begin\n\t\t\tp <= 0;\n\t\t\tq <= 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 197 out of 240 samples.", "passed": false}
{"task_id": "rule90", "description": "Rule 90 is a one-dimensional cellular automaton with interesting properties. The rules are simple. There is a one-dimensional array of cells (on or off). At each time step, the next state of each cell is the XOR of the cell's two current neighbours:\n// Left | Center | Right | Center's next state\n// 1 | 1 | 1 | 0\n// 1 | 1 | 0 | 1\n// 1 | 0 | 1 | 0\n// 1 | 0 | 0 | 1\n// 0 | 1 | 1 | 1\n// 0 | 1 | 0 | 0 \n// 0 | 0 | 1 | 1\n// 0 | 0 | 0 | 0\n// In this circuit, create a 512-cell system (q[511:0]), and advance by one time step each clock cycle. The load input indicates the state of the system should be loaded with data[511:0]. Assume the boundaries (q[-1] and q[512]) are both zero (off).", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [511:0] data,\n\toutput reg [511:0] q);\n", "completion": "\treg [511:0] next_q;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tnext_q[0] <= 0;\n\t\t\tnext_q[511] <= 0;\n\t\t\tfor (int i = 1; i < 511; i = i + 1) begin\n\t\t\t\tnext_q[i] <= q[i-1] ^ q[i+1];\n\t\t\tend\n\t\t\tq <= next_q;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 7058 out of 7121 samples.", "passed": false}
{"task_id": "mt2015_eq2", "description": "Create a circuit that has two 2-bit inputs A[1:0] and B[1:0], and produces an output z. The value of z should be 1 if A = B, otherwise z should be 0.", "prompt": "module top_module(\n\tinput [1:0] A,\n\tinput [1:0] B,\n\toutput z);\n", "completion": "\tassign z = (A == B) ? 1 : 0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gatesv100", "description": "You are given a 100-bit input vector in[99:0]. We want to know some relationships between each bit and its neighbour: \n// (1) out_both: Each bit of this output vector should indicate whether both the corresponding input bit and its neighbour to the left are '1'. For example, out_both[98] should indicate if in[98] and in[99] are both 1. Since in[99] has no neighbour to the left, the answer is obvious so we don't need to know out_both[99]. \n// (2) out_any: Each bit of this output vector should indicate whether any of the corresponding input bit and its neighbour to the right are '1'. For example, out_any[2] should indicate if either in[2] or in[1] are 1. Since in[0] has no neighbour to the right, the answer is obvious so we don't need to know out_any[0]. \n// (3) out_different: Each bit of this output vector should indicate whether the corresponding input bit is different from its neighbour to the left. For example, out_different[98] should indicate if in[98] is different from in[99]. For this part, treat the vector as wrapping around, so in[99]'s neighbour to the left is in[0].\n", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput [98:0] out_both,\n\toutput [99:1] out_any,\n\toutput [99:0] out_different\n);\n", "completion": "\tassign out_both = {in[99], in[99:1] & in[0:98]};\n\tassign out_any = {in[99], in[99:1] | in[0:98]};\n\tassign out_different = {in[99], in[99:1] ^ in[0:98]};\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "m2014_q4a", "description": "Implement a D latch using an always block.\n", "prompt": "module top_module (\n\tinput d,\n\tinput ena,\n\toutput logic q\n);\n", "completion": "always @(*) begin\n\tif (ena) begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "mux256to1v", "description": "Create a 4-bit wide, 256-to-1 multiplexer. The 256 4-bit inputs are all packed into a single 1024-bit input vector. sel=0 should select bits in[3:0], sel=1 selects bits in[7:4], sel=2 selects bits in[11:8], etc.", "prompt": "module top_module (\n\tinput [1023:0] in,\n\tinput [7:0] sel,\n\toutput [3:0] out\n);\n", "completion": "\twire [3:0] mux_out;\n\t\n\tassign mux_out = in[(sel*4)+3:sel*4];\n\t\n\tassign out = mux_out;\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mux9to1v", "description": "Create a 16-bit wide, 9-to-1 multiplexer. sel=0 chooses a, sel=1 chooses b, etc. For the unused cases (sel=9 to 15), set all output bits to '1'.", "prompt": "module top_module (\n\tinput [15:0] a,\n\tinput [15:0] b,\n\tinput [15:0] c,\n\tinput [15:0] d,\n\tinput [15:0] e,\n\tinput [15:0] f,\n\tinput [15:0] g,\n\tinput [15:0] h,\n\tinput [15:0] i,\n\tinput [3:0] sel,\n\toutput logic [15:0] out\n);\n", "completion": "always_comb begin\n\tcase (sel)\n\t\t4'b0000: out = a;\n\t\t4'b0001: out = b;\n\t\t4'b0010: out = c;\n\t\t4'b0011: out = d;\n\t\t4'b0100: out = e;\n\t\t4'b0101: out = f;\n\t\t4'b0110: out = g;\n\t\t4'b0111: out = h;\n\t\t4'b1000: out = i;\n\t\tdefault: out = 16'b1111111111111111;\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vectorgates", "description": "Build a circuit that has two 3-bit inputs that computes the bitwise-OR of the two vectors, the logical-OR of the two vectors, and the inverse (NOT) of both vectors. Place the inverse of b in the upper half of out_not (i.e., bits [5:3]), and the inverse of a in the lower half.", "prompt": "module top_module(\n\tinput [2:0] a, \n\tinput [2:0] b, \n\toutput [2:0] out_or_bitwise,\n\toutput out_or_logical,\n\toutput [5:0] out_not\n);\n", "completion": "\t// Bitwise OR\n\tassign out_or_bitwise = a | b;\n\n\t// Logical OR\n\tassign out_or_logical = (a != 0) || (b != 0);\n\n\t// NOT\n\tassign out_not = {~b, ~a};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm3onehot", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Use the following one-hot state encoding: A=4'b0001, B=4'b0010, C=4'b0100, D=4'b1000. Derive state transition and output logic equations by inspection assuming a one-hot encoding. Implement only the state transition logic and output logic (the combinational logic portion) for this state machine. \n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput in,\n\tinput [3:0] state,\n\toutput reg [3:0] next_state,\n\toutput out\n);\n", "completion": "always @(*) begin\n\tcase(state)\n\t\t4'b0001: begin // State A\n\t\t\tif(in == 1'b0) begin\n\t\t\t\tnext_state = 4'b0010; // Go to state B\n\t\t\tend else begin\n\t\t\t\tnext_state = 4'b0001; // Stay in state A\n\t\t\tend\n\t\t\tout = 1'b0;\n\t\tend\n\t\t4'b0010: begin // State B\n\t\t\tif(in == 1'b0) begin\n\t\t\t\tnext_state = 4'b0100; // Go to state C\n\t\t\tend else begin\n\t\t\t\tnext_state = 4'b0010; // Stay in state B\n\t\t\tend\n\t\t\tout = 1'b0;\n\t\tend\n\t\t4'b0100: begin // State C\n\t\t\tif(in == 1'b0) begin\n\t\t\t\tnext_state = 4'b0001; // Go to state A\n\t\t\tend else begin\n\t\t\t\tnext_state = 4'b0100; // Stay in state C\n\t\t\tend\n\t\t\tout = 1'b0;\n\t\tend\n\t\t4'b1000: begin // State D\n\t\t\tif(in == 1'b0) begin\n\t\t\t\tnext_state = 4'b0100; // Go to state C\n\t\t\tend else begin\n\t\t\t\tnext_state = 4'b1000; // Stay in state D\n\t\t\tend\n\t\t\tout = 1'b1;\n\t\tend\n\tendcase\nend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "conditional", "description": "Given four unsigned numbers, find the minimum. Unsigned numbers can be compared with standard comparison operators (a < b). ", "prompt": "module top_module (\n\tinput [7:0] a,\n\tinput [7:0] b,\n\tinput [7:0] c,\n\tinput [7:0] d,\n\toutput reg [7:0] min\n);\n", "completion": "always @(*) begin\n\tif (a < b && a < c && a < d)\n\t\tmin = a;\n\telse if (b < c && b < d)\n\t\tmin = b;\n\telse if (c < d)\n\t\tmin = c;\n\telse\n\t\tmin = d;\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates", "description": "Build a combinational circuit with two inputs, a and b. There are 7 outputs, each with a logic gate driving it: \n// (1) out_and: a and b \n// (2) out_or: a or b \n// (3) out_xor: a xor b \n// (4) out_nand: a nand b \n// (5) out_nor: a nor b \n// (6) out_xnor: a xnor b \n// (7) out_anotb: a and-not b", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor,\n\toutput out_nand,\n\toutput out_nor,\n\toutput out_xnor,\n\toutput out_anotb\n);\n", "completion": "\tassign out_and = a & b;\n\tassign out_or = a | b;\n\tassign out_xor = a ^ b;\n\tassign out_nand = ~(a & b);\n\tassign out_nor = ~(a | b);\n\tassign out_xnor = ~(a ^ b);\n\tassign out_anotb = a & ~b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap2", "description": "Implement the circuit described by the Karnaugh map below.\n\n//        ab\n// cd   00 01 11 10\n//  00 | 1 | 1 | 0 | 1 |\n//  01 | 1 | 0 | 0 | 1 |\n//  11 | 0 | 1 | 1 | 1 |\n//  10 | 1 | 1 | 0 | 0 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out\n);\n", "completion": "\twire w1, w2, w3, w4, w5, w6, w7, w8;\n\n\tassign w1 = a & b;\n\tassign w2 = c & d;\n\tassign w3 = a & ~b;\n\tassign w4 = ~a & b;\n\tassign w5 = ~c & d;\n\tassign w6 = ~a & ~b;\n\tassign w7 = ~c & ~d;\n\tassign w8 = a | b;\n\n\tassign out = (w1 & w2) | (w3 & w4) | (w5 & w6) | (w7 & w8);\n\n\nendmodule", "result": "failed: 108 out of 232 samples.", "passed": false}
{"task_id": "2014_q3fsm", "description": "Consider a finite state machine with inputs s and w. Assume that the FSM begins in a reset state called A, as depicted below. The FSM remains in state A as long as s = 0, and it moves to state B when s = 1. Once in state B the FSM examines the value of the input w in the next three clock cycles. If w = 1 in exactly two of these clock cycles, then the FSM has to set an output z to 1 in the following clock cycle. Otherwise z has to be 0. The FSM continues checking w for the next three clock cycles, and so on. Use as few states as possible. Note that the s input is used only in state A, so you need to consider just the w input. Assume reset is active high synchronous.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput s,\n\tinput w,\n\toutput reg z\n);\n", "completion": "\tparameter A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;\n\treg [1:0] state, next_state;\n\t\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= A;\n\t\t\tz <= 0;\n\t\tend\n\t\telse begin\n\t\t\tstate <= next_state;\n\t\t\tcase (state)\n\t\t\t\tA: begin\n\t\t\t\t\tif (s) begin\n\t\t\t\t\t\tnext_state = B;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tnext_state = A;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tB: begin\n\t\t\t\t\tif (w) begin\n\t\t\t\t\t\tnext_state = C;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tnext_state = D;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tC: begin\n\t\t\t\t\tif (w) begin\n\t\t\t\t\t\tnext_state = B;\n\t\t\t\t\t\tz <= 1;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tnext_state = D;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tD: begin\n\t\t\t\t\tif (w) begin\n\t\t\t\t\t\tnext_state = B;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tnext_state = A;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\nendmodule", "result": "failed: 959 out of 1414 samples.", "passed": false}
{"task_id": "vector4", "description": "One common place to see a replication operator is when sign-extending a smaller number to a larger one, while preserving its signed value. This is done by replicating the sign bit (the most significant bit) of the smaller number to the left. For example, sign-extending 4'b0101 (5) to 8 bits results in 8'b00000101 (5), while sign-extending 4'b1101 (-3) to 8 bits results in 8'b11111101 (-3). Build a circuit that sign-extends an 8-bit number to 32 bits. This requires a concatenation of 24 copies of the sign bit (i.e., replicate bit[7] 24 times) followed by the 8-bit number itself.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput [31:0] out\n);\n", "completion": "\tassign out = { {24{in[7]}}, in };\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4k", "description": "Implement a shift register with four D flops. Reset is active-low synchronous resettable.", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput in,\n\toutput out\n);\n", "completion": "reg [3:0] shift_reg;\n\nalways @(posedge clk or negedge resetn) begin\n\tif (~resetn) begin\n\t\tshift_reg <= 4'b0;\n\tend else begin\n\t\tshift_reg <= {shift_reg[2:0], in};\n\tend\nend\n\nassign out = shift_reg[3];\n\n\nendmodule", "result": "failed: 14 out of 299 samples.", "passed": false}
{"task_id": "always_case2", "description": "A priority encoder is a combinational circuit that, when given an input bit vector, outputs the position of the first 1 bit in the vector. For example, a 8-bit priority encoder given the input 8'b10010000 would output 3'd4, because bit[4] is first bit that is high. Build a 4-bit priority encoder. For this problem, if none of the input bits are high (i.e., input is zero), output zero. Note that a 4-bit number has 16 possible combinations.", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput reg [1:0] pos\n);\n", "completion": "always @(*) begin\n\tcase(in)\n\t\t4'b0001: pos = 2'b00;\n\t\t4'b0010: pos = 2'b01;\n\t\t4'b0100: pos = 2'b10;\n\t\t4'b1000: pos = 2'b11;\n\t\tdefault: pos = 2'b00;\n\tendcase\nend\n\n\nendmodule", "result": "failed: 20 out of 94 samples.", "passed": false}
{"task_id": "fsm2", "description": "This is a Moore state machine with two states, two inputs, and one output. Implement this state machine in Verilog. Reset is an active-high asynchronous reset to state OFF.\n\n// OFF (out=0) --j=0--> OFF\n// OFF (out=0) --j=1--> ON\n// ON (out=1) --k=0--> ON\n// ON (out=1) --k=1--> OFF", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\tparameter OFF = 2'b00, ON = 2'b01;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= OFF;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tOFF: begin\n\t\t\t\t\tif (j) begin\n\t\t\t\t\t\tstate <= ON;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tON: begin\n\t\t\t\t\tif (k) begin\n\t\t\t\t\t\tstate <= OFF;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = (state == ON);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4i", "description": "Build a circuit with no inputs and one output. That output should always drive 0 (or logic low).", "prompt": "module top_module(\n\toutput out);\n", "completion": "\tassign out = 1'b0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "step_one", "description": "Build a circuit with no inputs and one output. That output should always drive 1 (or logic high).", "prompt": "module top_module(\n\toutput one);\n", "completion": "\tassign one = 1'b1;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vector100r", "description": "Given a 100-bit input vector [99:0], reverse its bit ordering.", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput reg [99:0] out\n);\n", "completion": "integer i;\n\nalways @(*) begin\n\tfor (i = 0; i < 100; i = i + 1) begin\n\t\tout[i] = in[99-i];\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4d", "description": "Implement in Verilog the following circuit: A D flip-flop takes as input the output of a two-input XOR. The flip-flop is positive edge triggered by clk, but there is no reset. The XOR takes as input 'in' along with the output 'out' of the flip-flop.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\toutput logic out\n);\n", "completion": "\twire xor_out;\n\t\n\txor_gate xor_inst (\n\t\t.in1(in),\n\t\t.in2(out),\n\t\t.out(xor_out)\n\t);\n\t\n\td_ff_positive_edge dff_inst (\n\t\t.clk(clk),\n\t\t.d(xor_out),\n\t\t.q(out)\n\t);\n\t\nendmodule\n\nmodule xor_gate (\n\tinput in1,\n\tinput in2,\n\toutput out\n);\n\n\tassign out = in1 ^ in2;\n\t\nendmodule\n\nmodule d_ff_positive_edge (\n\tinput clk,\n\tinput d,\n\toutput reg q\n);\n\n\talways @(posedge clk) begin\n\t\tq <= d;\n\tend\n\t\n\nendmodule", "result": "failed: 1 out of 100 samples.", "passed": false}
{"task_id": "shift4", "description": "Build a 4-bit shift register (right shift), with asynchronous positive edge triggered areset, synchronous active high signals load, and enable. \n// (1) areset: Resets shift register to zero. \n// (2) load: Loads shift register with data[3:0] instead of shifting. \n// (3) ena: Shift right (q[3] becomes zero, q[0] is shifted out and disappears). \n// (4) q: The contents of the shift register. If both the load and ena inputs are asserted (1), the load input has higher priority. \n", "prompt": "module top_module(\n\tinput clk,\n\tinput areset,\n\tinput load,\n\tinput ena,\n\tinput [3:0] data,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tq <= 4'b0;\n\t\tend else if (load) begin\n\t\t\tq <= data;\n\t\tend else if (ena) begin\n\t\t\tq <= {q[2:0], 1'b0};\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 61 out of 427 samples.", "passed": false}
{"task_id": "truthtable1", "description": "Create a combinational circuit that implements the truth table.\n\n// x3 | x2 | x1 | f\n// 0 | 0 | 0 | 0\n// 0 | 0 | 1 | 0\n// 0 | 1 | 0 | 1\n// 0 | 1 | 1 | 1\n// 1 | 0 | 0 | 0\n// 1 | 0 | 1 | 1\n// 1 | 1 | 0 | 0\n// 1 | 1 | 1 | 1", "prompt": "module top_module (\n\tinput x3,\n\tinput x2,\n\tinput x1,\n\toutput f\n);\n", "completion": "\tassign f = (~x3 & ~x2 & ~x1) | (~x3 & ~x2 & x1) | (~x3 & x2 & ~x1) | (x3 & ~x2 & x1);\n\n\nendmodule", "result": "failed: 50 out of 58 samples.", "passed": false}
{"task_id": "dff8ar", "description": "Create 8 D flip-flops with active high asynchronous reset. The output should be reset to 0. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput areset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_next;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tq <= 8'b0;\n\t\tend else begin\n\t\t\tq <= q_next;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tq_next[0] = d[0];\n\t\tq_next[1] = d[1];\n\t\tq_next[2] = d[2];\n\t\tq_next[3] = d[3];\n\t\tq_next[4] = d[4];\n\t\tq_next[5] = d[5];\n\t\tq_next[6] = d[6];\n\t\tq_next[7] = d[7];\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates100", "description": "Build a combinational circuit with 100 inputs, in[99:0]. There are 3 outputs: \n// (1) out_and: output of a 100-input AND gate. \n// (2) out_or: output of a 100-input OR gate. \n// (3) out_xor: output of a 100-input XOR gate.\n\n", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor\n);\n", "completion": "\tassign out_and = &in;\n\tassign out_or = |in;\n\tassign out_xor = ^in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "hadd", "description": "Create a half adder. A half adder adds two bits (with no carry-in) and produces a sum and carry-out.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\toutput sum,\n\toutput cout\n);\n", "completion": "\tassign sum = a ^ b;\n\tassign cout = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_if2", "description": "Fix any and all bugs in this code:\n\n// module top_module (\n//     input      cpu_overheated,\n//     output reg shut_off_computer,\n//     input      arrived,\n//     input      gas_tank_empty,\n//     output reg keep_driving  ); //\n\n//     always @(*) begin\n//         if (cpu_overheated)\n//            shut_off_computer = 1;\n//     end\n\n//     always @(*) begin\n//         if (~arrived)\n//            keep_driving = ~gas_tank_empty;\n//     end\n\n// endmodule\n", "prompt": "module top_module (\n\tinput cpu_overheated,\n\toutput reg shut_off_computer,\n\tinput arrived,\n\tinput gas_tank_empty,\n\toutput reg keep_driving\n);\n", "completion": "\talways @(*) begin\n\t\tif (cpu_overheated)\n\t\t\tshut_off_computer = 1;\n\t\telse\n\t\t\tshut_off_computer = 0;\n\tend\n\n\talways @(*) begin\n\t\tif (arrived)\n\t\t\tkeep_driving = 0;\n\t\telse\n\t\t\tkeep_driving = ~gas_tank_empty;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm2s", "description": "This is a Moore state machine with two states, two inputs, and one output. Implement this state machine in Verilog. Reset is an active-high synchronous reset to state OFF.\n\n// OFF (out=0) --j=0--> OFF\n// OFF (out=0) --j=1--> ON\n// ON (out=1) --k=0--> ON\n// ON (out=1) --k=1--> OFF", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\tparameter OFF = 2'b00;\n\tparameter ON = 2'b01;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= OFF;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tOFF: begin\n\t\t\t\t\tif (j) begin\n\t\t\t\t\t\tstate <= ON;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tON: begin\n\t\t\t\t\tif (k) begin\n\t\t\t\t\t\tstate <= OFF;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = (state == ON);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vector3", "description": "Given several input vectors, concatenate them together then split them up into several output vectors. There are six 5-bit input vectors: a, b, c, d, e, and f, for a total of 30 bits of input. There are four 8-bit output vectors: w, x, y, and z, for 32 bits of output. The output should be a concatenation of the input vectors followed by two 1 bits (the two 1 bits should be in the LSB positions).", "prompt": "module top_module (\n\tinput [4:0] a,\n\tinput [4:0] b,\n\tinput [4:0] c,\n\tinput [4:0] d,\n\tinput [4:0] e,\n\tinput [4:0] f,\n\toutput [7:0] w,\n\toutput [7:0] x,\n\toutput [7:0] y,\n\toutput [7:0] z\n);\n", "completion": "\twire [29:0] input_concat;\n\twire [31:0] output_concat;\n\n\tassign input_concat = {a, b, c, d, e, f};\n\tassign output_concat = {w, x, y, z, 2'b11};\n\n\tassign w = output_concat[31:24];\n\tassign x = output_concat[23:16];\n\tassign y = output_concat[15:8];\n\tassign z = output_concat[7:0];\n\n\nendmodule", "result": "failed: 125 out of 126 samples.", "passed": false}
{"task_id": "circuit2", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               1               \n// 5ns             0               0               0               0               1               \n// 10ns            0               0               0               0               1               \n// 15ns            0               0               0               0               1               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               0               \n// 30ns            0               0               1               1               1               \n// 35ns            0               1               0               0               0               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               0               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               1               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               0               \n// 75ns            1               1               0               0               1               \n// 80ns            1               1               0               1               0               \n// 85ns            1               1               1               0               0               \n// 90ns            1               1               1               1               1       ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = (a & b) | (c & d);\n\n\nendmodule", "result": "failed: 72 out of 121 samples.", "passed": false}
{"task_id": "andgate", "description": "Create a module that implements an AND gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm1s", "description": "This is a Moore state machine with two states, one input, and one output. Implement this state machine in Verilog. The reset state is B and reset is active-high synchronous.\n\n// B (out=1) --in=0--> A\n// B (out=1) --in=1--> B\n// A (out=0) --in=0--> B\n// A (out=0) --in=1--> A", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput out\n);\n", "completion": "reg state;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tstate <= 1'b1; // B state\n\tend else begin\n\t\tcase (state)\n\t\t\t1'b1: begin // B state\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tstate <= 1'b0; // A state\n\t\t\t\tend\n\t\t\tend\n\t\t\t1'b0: begin // A state\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tstate <= 1'b1; // B state\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend\n\nassign out = state;\n\n\nendmodule", "result": "failed: 118 out of 230 samples.", "passed": false}
{"task_id": "fadd", "description": "Create a full adder. A full adder adds three bits (including carry-in) and produces a sum and carry-out.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput cin,\n\toutput cout,\n\toutput sum\n);\n", "completion": "\twire w1, w2, w3;\n\n\txor (w1, a, b);\n\txor (sum, w1, cin);\n\tand (w2, a, b);\n\tand (w3, w1, cin);\n\tor (cout, w2, w3);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4g", "description": "Implement in Verilog the following circuit: A two-input XNOR (connected to 'in1' and 'in2) has an output connected to the input of a two-input XOR. The second input of the XOR is 'in3.' The output of the XOR is 'out'.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\tinput in3,\n\toutput logic out\n);\n", "completion": "\twire xnor_out;\n\tassign xnor_out = ~(in1 ^ in2);\n\tassign out = xnor_out ^ in3;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2014_q3", "description": "For the following Karnaugh map, give the circuit implementation using one 4-to-1 multiplexer and as many 2-to-1 multiplexers as required, but using as few as possible. You are not allowed to use any other logic gate and you must use _a_ and _b_ as the multiplexer selector inputs, as shown on the 4-to-1 multiplexer below.\n\n//       ab\n// cd   00 01 11 10\n//  00 | 0 | 0 | 0 | 1 |\n//  01 | 1 | 0 | 0 | 0 |\n//  11 | 1 | 0 | 1 | 1 |\n//  10 | 1 | 0 | 0 | 1 |\n\n// Consider a block diagram with inputs 'c' and 'd' going into a module called \"top_module\". This \"top_module\" has four outputs, mux_in[3:0], that connect to a four input mux. The mux takes as input {a,b} and ab = 00 is connected to mux_in[0], ab=01 is connected to mux_in[1], and so in. You are implementing in Verilog just the portion labelled \"top_module\", such that the entire circuit (including the 4-to-1 mux) implements the K-map.\n", "prompt": "module top_module (\n\tinput c,\n\tinput d,\n\toutput [3:0] mux_in\n);\n", "completion": "\twire a, b;\n\tassign a = c;\n\tassign b = d;\n\n\twire ab;\n\tassign ab = a & b;\n\n\twire [1:0] mux_sel;\n\tassign mux_sel = {a, b};\n\n\twire [3:0] mux_out;\n\tassign mux_out[0] = ab;\n\tassign mux_out[1] = ~ab;\n\tassign mux_out[2] = ~ab;\n\tassign mux_out[3] = ab;\n\n\tassign mux_in = mux_out[mux_sel];\n\n\nendmodule", "result": "failed: 38 out of 60 samples.", "passed": false}
{"task_id": "ece241_2014_q5b", "description": "The following diagram is a Mealy machine implementation of the 2's complementer. Implement in Verilog using one-hot encoding. Resets into state A and reset is asynchronous active-high.\n\n// A --x=0 (z=0)--> A\n// A --x=1 (z=1)--> B\n// B --x=0 (z=1)--> B\n// B --x=1 (z=0)--> B", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput x,\n\toutput z\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg z_reg;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= 2'b00;\n\t\t\tz_reg <= 1'b0;\n\t\tend\n\t\telse begin\n\t\t\tstate <= next_state;\n\t\t\tz_reg <= z;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = 2'b01;\n\t\t\t\tz = 1'b0;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tnext_state = 2'b00;\n\t\t\t\tz = 1'b0;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "circuit10", "description": "This is a sequential circuit. The circuit consists of combinational logic and one bit of memory (i.e., one flip-flop). The output of the flip-flop has been made observable through the output state.\n\n// Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               b               state           q               \n// 0ns             0               1               x               x               x               \n// 5ns             1               1               x               x               x               \n// 10ns            0               0               0               x               x               \n// 15ns            1               0               0               0               0               \n// 20ns            0               0               0               0               0               \n// 25ns            1               0               0               0               0               \n// 30ns            0               0               0               0               0               \n// 35ns            1               0               0               0               0               \n// 40ns            0               0               0               0               0               \n// 45ns            1               0               1               0               1               \n// 50ns            0               0               1               0               1               \n// 55ns            1               1               0               0               1               \n// 60ns            0               1               0               0               1               \n// 65ns            1               1               1               0               0               \n// 70ns            0               1               1               0               0               \n// 75ns            1               0               0               1               1               \n// 80ns            0               0               0               1               1               \n// 85ns            1               1               1               0               0               \n// 90ns            0               1               1               0               0               \n// 95ns            1               1               1               1               1               \n// 100ns           0               1               1               1               1               \n// 105ns           1               1               1               1               1               \n// 110ns           0               1               1               1               1               \n// 115ns           1               1               0               1               0               \n// 120ns           0               1               0               1               0               \n// 125ns           1               0               1               1               0               \n// 130ns           0               0               1               1               0               \n// 135ns           1               0               0               1               1               \n// 140ns           0               0               0               1               1               \n// 145ns           1               0               0               0               0               \n// 150ns           0               0               0               0               0               \n// 155ns           1               0               0               0               0               \n// 160ns           0               0               0               0               0               \n// 165ns           1               0               0               0               0               \n// 170ns           0               0               0               0               0               \n// 175ns           1               0               0               0               0               \n// 180ns           0               0               0               0               0               \n// 185ns           1               0               0               0               0               \n// 190ns           0               0               0               0               0        ", "prompt": "module top_module (\n\tinput clk,\n\tinput a,\n\tinput b,\n\toutput q,\n\toutput state\n);\n", "completion": "\treg q_reg;\n\twire state_wire;\n\n\talways @(posedge clk) begin\n\t\tif (a && !b) begin\n\t\t\tq_reg <= 1;\n\t\t\tstate_wire <= 0;\n\t\tend else if (!a && b) begin\n\t\t\tq_reg <= 0;\n\t\t\tstate_wire <= 0;\n\t\tend else if (a && b) begin\n\t\t\tq_reg <= q_reg;\n\t\t\tstate_wire <= 1;\n\t\tend else begin\n\t\t\tq_reg <= q_reg;\n\t\t\tstate_wire <= 0;\n\t\tend\n\tend\n\n\tassign q = q_reg;\n\tassign state = state_wire;\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "2012_q1g", "description": "Consider the function f shown in the Karnaugh map below. Implement this function.\n//        x[1]x[2]\n// x[3]x[4]   00 01 11 10\n//  00 | 1 | 0 | 0 | 1 |\n//  01 | 0 | 0 | 0 | 0 |\n//  11 | 1 | 1 | 1 | 0 |\n//  10 | 1 | 1 | 0 | 1 |", "prompt": "module top_module (\n\tinput [4:1] x,\n\toutput logic f\n);\n", "completion": "\talways_comb begin\n\t\tcase ({x[4], x[3]})\n\t\t\t2'b00: f = x[2] ^ x[1];\n\t\t\t2'b01: f = 1'b0;\n\t\t\t2'b11: f = x[2] & x[1];\n\t\t\t2'b10: f = x[2] | x[1];\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "fsm_hdlc", "description": "Synchronous HDLC framing involves decoding a continuous bit stream of data to look for bit patterns that indicate the beginning and end of frames (packets). Seeing exactly 6 consecutive 1s (i.e., 01111110) is a \"flag\" that indicate frame boundaries. To avoid the data stream from accidentally containing \"flags\", the sender inserts a zero after every 5 consecutive 1s which the receiver must detect and discard. We also need to signal an error if there are 7 or more consecutive 1s. Create a Moore-type finite state machine to recognize these three sequences:\n\n// (1) 0111110: Signal a bit needs to be discarded (disc).\n// (2) 01111110: Flag the beginning/end of a frame (flag).\n// (3) 01111111...: Error (7 or more 1s) (err).\n\n// When the FSM is reset, it should be in a state that behaves as though the previous input were 0. The reset signal is active high synchronous. The output signals should be asserted for a complete cycle beginning on the clock cycle after the condition occurs.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput in,\n\toutput disc,\n\toutput flag,\n\toutput err);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b100;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b101;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b110;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b1;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b1\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "review2015_fancytimer", "description": "We want to create a timer with one input that:\n\n// (1) is started when a particular input pattern (1101) is detected,\n// (2) shifts in 4 more bits to determine the duration to delay,\n// (3) waits for the counters to finish counting, and\n// (4) notifies the user and waits for the user to acknowledge the timer.\n\n// The serial data is available on the data input pin. When the pattern 1101 is received, the circuit must then shift in the next 4 bits, most-significant-bit first. These 4 bits determine the duration of the timer delay, referred to as delay[3:0]. After that, the state machine asserts its counting output to indicate it is counting. Once the 1101 and delay[3:0] have been read, the circuit no longer looks at the data input until it resumes searching after everything else is done.\n\n// The state machine must count for exactly (delay[3:0] + 1) * 1000 clock cycles. e.g., delay=0 means count 1000 cycles, and delay=5 means count 6000 cycles. Also output the current remaining time. This should be equal to delay for 1000 cycles, then delay-1 for 1000 cycles, and so on until it is 0 for 1000 cycles. \n\n// When the circuit isn't counting, the count[3:0] output is don't-care (whatever value is convenient for you to implement). At that point, the circuit must assert done to notify the user the timer has timed out, and waits until input ack is 1 before being reset to look for the next occurrence of the start sequence (1101).\n\n// The circuit should reset into a state where it begins searching for the input sequence 1101. The reset signal is active high synchronous. \n", "prompt": "module top_module(\n\tinput wire clk,\n\tinput wire reset,\n\tinput wire data,\n    output wire [3:0] count,\n    output reg counting,\n    output reg done,\n    input wire ack );\n", "completion": "    reg [3:0] delay;\n    reg [3:0] count_reg;\n    reg [3:0] count_next;\n    reg [3:0] count_delay;\n    reg [3:0] count_delay_next;\n    reg [3:0] count_delay_reg;\n    reg [3:0] count_delay_reg_next;\n    reg [3:0] count_delay_reg_reg;\n    reg [3:0] count_delay_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "ece241_2013_q4", "description": "A large reservior of water serves several users. In order to keep the level of water succificently high, three sensors are placed vertically at 5-inch intervals. When the water level is above the highest sensor s[3], the input flow rate should be zero. When the level is below the lowest sensor s[1], the flow rate should be at maximum (both Nominal flow valve and Supplemental flow valve opened). The flow rate when the level is between the upper and lower sensors is determined by two factors: the water level and the level previous to the last sensor change. Each water level has a nominal flow rate associated with it as show in the table below. If the sensor change indicates that the previous level was lower than the current level, the flow rate should be increased by opening the Supplemental flow valve (controlled by dfr). \n// Water Level | Sensors Asserted | Nominal Flow Rate Inputs to be Asserted\n// Above s[3] | s[1], s[2], s[3] | None\n// Between s[3] and s[2] | s[1], s[2] | fr1\n// Between s[2] and s[1]  | s[1] | fr1, fr2\n// Below s[1] | None | fr1, fr2, fr3\n// Also include an active-high synchronous reset that resets the state machine to a state equivalent to if the water level had been low for a long time (no sensors asserted, and all four outputs asserted).", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput [3:1] s,\n\toutput reg fr3,\n\toutput reg fr2,\n\toutput reg fr1,\n\toutput reg dfr\n);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\treg [2:0] prev_state;\n\treg [2:0] prev_prev_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\t\tprev_state <= 3'b000;\n\t\t\tprev_prev_state <= 3'b000;\n\t\t\tfr3 <= 1'b1;\n\t\t\tfr2 <= 1'b1;\n\t\t\tfr1 <= 1'b1;\n\t\t\tdfr <= 1'b1;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tprev_prev_state <= prev_state;\n\t\t\tprev_state <= state;\n\t\t\tcase (state)\n\t\t\t\t3'b000: begin // No sensors asserted\n\t\t\t\t\tfr3 <= 1'b1;\n\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\tdfr <= 1'b1;\n\t\t\t\t\tif (s[1] == 1'b0) begin\n\t\t\t\t\t\tnext_state <= 3'b001;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state <= 3'b000;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t3'b001: begin // Sensor s[1] asserted\n\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\tfr2 <= 1'b0;\n\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\t\tif (s[2] == 1'b0) begin\n\t\t\t\t\t\tnext_state <= 3'b010;\n\t\t\t\t\tend else if (s[1] == 1'b0) begin\n\t\t\t\t\t\tnext_state <= 3'b001;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state <= 3'b000;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t3'b010: begin // Sensors s[1] and s[2] asserted\n\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\t\tif (s[3] == 1'b0) begin\n\t\t\t\t\t\tnext_state <= 3'b011;\n\t\t\t\t\tend else if (s[2] == 1'b0) begin\n\t\t\t\t\t\tnext_state <= 3'b010;\n\t\t\t\t\tend else if (s[1] == 1'b0) begin\n\t\t\t\t\t\tnext_state <= 3'b001;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state <= 3'b000;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t3'b011: begin // Sensors s[1], s[2], and s[3] asserted\n\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\tfr1 <= 1'b0;\n\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\t\tif (s[3] == 1'b0) begin\n\t\t\t\t\t\tnext_state <= 3'b011;\n\t\t\t\t\tend else if (s[2] == 1'b0) begin\n\t\t\t\t\t\tnext_state <= 3'b010;\n\t\t\t\t\tend else if (s[1] == 1'b0) begin\n\t\t\t\t\t\tnext_state <= 3'b001;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state <= 3'b000;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 1931 out of 2040 samples.", "passed": false}
{"task_id": "fsm_serial", "description": "In many (older) serial communications protocols, each data byte is sent along with a start bit and a stop bit, to help the receiver delimit bytes from the stream of bits. One common scheme is to use one start bit (0), 8 data bits, and 1 stop bit (1). The line is also at logic 1 when nothing is being transmitted (idle). Design a finite state machine that will identify when bytes have been correctly received when given a stream of bits. It needs to identify the start bit, wait for all 8 data bits, then verify that the stop bit was correct. If the stop bit does not appear when expected, the FSM must wait until it finds a stop bit before attempting to receive the next byte. Include a active-high synchronous reset. Note that the serial protocol sends the least significant bit first.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput done\n);\n", "completion": "\tparameter IDLE = 2'b00;\n\tparameter START_BIT = 2'b01;\n\tparameter DATA_BITS = 2'b10;\n\tparameter STOP_BIT = 2'b11;\n\t\n\treg [1:0] state;\n\treg [7:0] data;\n\treg [3:0] bit_count;\n\t\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\t\tdata <= 8'b0;\n\t\t\tbit_count <= 4'b0;\n\t\t\tdone <= 1'b0;\n\t\tend\n\t\telse begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\t\tstate <= START_BIT;\n\t\t\t\t\t\tbit_count <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTART_BIT: begin\n\t\t\t\t\tif (bit_count == 4'b0) begin\n\t\t\t\t\t\tdata[0] <= in;\n\t\t\t\t\t\tbit_count <= 4'b1;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 4'b1) begin\n\t\t\t\t\t\tdata[1] <= in;\n\t\t\t\t\t\tbit_count <= 4'b2;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 4'b2) begin\n\t\t\t\t\t\tdata[2] <= in;\n\t\t\t\t\t\tbit_count <= 4'b3;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 4'b3) begin\n\t\t\t\t\t\tdata[3] <= in;\n\t\t\t\t\t\tbit_count <= 4'b4;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 4'b4) begin\n\t\t\t\t\t\tdata[4] <= in;\n\t\t\t\t\t\tbit_count <= 4'b5;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 4'b5) begin\n\t\t\t\t\t\tdata[5] <= in;\n\t\t\t\t\t\tbit_count <= 4'b6;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 4'b6) begin\n\t\t\t\t\t\tdata[6] <= in;\n\t\t\t\t\t\tbit_count <= 4'b7;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 4'b7) begin\n\t\t\t\t\t\tdata[7] <= in;\n\t\t\t\t\t\tbit_count <= 4'b8;\n\t\t\t\t\t\tstate <= STOP_BIT;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTOP_BIT: begin\n\t\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tdone <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "fsm_serialdata", "description": "In many (older) serial communications protocols, each data byte is sent along with a start bit and a stop bit, to help the receiver delimit bytes from the stream of bits. One common scheme is to use one start bit (0), 8 data bits, and 1 stop bit (1). The line is also at logic 1 when nothing is being transmitted (idle). Design a finite state machine that will identify when bytes have been correctly received when given a stream of bits. It needs to identify the start bit, wait for all 8 data bits, then verify that the stop bit was correct. The module will also output the correctly-received data byte. out_byte needs to be valid when done is 1, and is don't-care otherwise.If the stop bit does not appear when expected, the FSM must wait until it finds a stop bit before attempting to receive the next byte. Include a active-high synchronous reset. Note that the serial protocol sends the least significant bit first. It should assert done each time it finds a stop bit.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput [7:0] out_byte,\n\toutput done\n);\n", "completion": "reg [3:0] state;\nreg [7:0] data;\nreg [2:0] bit_count;\nreg done_reg;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tstate <= 0;\n\t\tdata <= 0;\n\t\tbit_count <= 0;\n\t\tdone_reg <= 0;\n\tend else begin\n\t\tcase (state)\n\t\t\t0: begin // Wait for start bit\n\t\t\t\tif (in == 0) begin\n\t\t\t\t\tstate <= 1;\n\t\t\t\t\tbit_count <= 0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1: begin // Wait for 8 data bits\n\t\t\t\tif (bit_count < 8) begin\n\t\t\t\t\tdata <= {in, data[7:1]};\n\t\t\t\t\tbit_count <= bit_count + 1;\n\t\t\t\tend else begin\n\t\t\t\t\tstate <= 2;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2: begin // Wait for stop bit\n\t\t\t\tif (in == 1) begin\n\t\t\t\t\tstate <= 0;\n\t\t\t\t\tdone_reg <= 1;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend\n\nassign out_byte = data;\nassign done = done_reg;\n\n\nendmodule", "result": "failed: 38 out of 905 samples.", "passed": false}
{"task_id": "gshare", "description": "Build a gshare branch predictor with 7-bit pc and 7-bit global history, hashed (using xor) into a 7-bit index. This index accesses a 128-entry table of two-bit saturating counters. The branch predictor should contain a 7-bit global branch history register. The branch predictor has two sets of interfaces: One for doing predictions and one for doing training. The prediction interface is used in the processor's Fetch stage to ask the branch predictor for branch direction predictions for the instructions being fetched. Once these branches proceed down the pipeline and are executed, the true outcomes of the branches become known. The branch predictor is then trained using the actual branch direction outcomes. \n// When a branch prediction is requested (predict_valid = 1) for a given pc, the branch predictor produces the predicted branch direction and state of the branch history register used to make the prediction. The branch history register is then updated (at the next positive clock edge) for the predicted branch. \n// When training for a branch is requested (train_valid = 1), the branch predictor is told the pc and branch history register value for the branch that is being trained, as well as the actual branch outcome and whether the branch was a misprediction (needing a pipeline flush). Update the pattern history table (PHT) to train the branch predictor to predict this branch more accurately next time. In addition, if the branch being trained is mispredicted, also recover the branch history register to the state immediately after the mispredicting branch completes execution.\n// If training for a misprediction and a prediction (for a different, younger instruction) occurs in the same cycle, both operations will want to modify the branch history register. When this happens, training takes precedence, because the branch being predicted will be discarded anyway. If training and prediction of the same PHT entry happen at the same time, the prediction sees the PHT state before training because training only modifies the PHT at the next positive clock edge. The following timing diagram shows the timing when training and predicting PHT entry 0 at the same time. The training request at cycle 4 changes the PHT entry state in cycle 5, but the prediction request in cycle 4 outputs the PHT state at cycle 4, without considering the effect of the training request in cycle 4. Reset is asynchronous active-high.", "prompt": "module top_module(\n\tinput clk,\n\tinput areset, \n\n\tinput predict_valid,\n\tinput [6:0] predict_pc,\n\toutput predict_taken, \n\toutput [6:0] predict_history,\n\n\tinput train_valid,\n\tinput train_taken,\n\tinput train_mispredicted,\n\tinput [6:0] train_history, \n\tinput [6:0] train_pc\n);\n", "completion": "\treg [6:0] global_history;\n\treg [6:0] predict_history_reg;\n\treg [6:0] train_history_reg;\n\treg [6:0] predict_pc_reg;\n\treg [6:0] train_pc_reg;\n\treg [6:0] predict_history_reg_next;\n\treg [6:0] train_history_reg_next;\n\treg [6:0] predict_pc_reg_next;\n\treg [6:0] train_pc_reg_next;\n\treg [6:0] predict_history_reg_next_next;\n\treg [6:0] train_history_reg_next_next;\n\treg [6:0] predict_pc_reg_next_next;\n\treg [6:0] train_pc_reg_next_next;\n\treg [6:0] predict_history_reg_next_next_next;\n\treg [6:0] train_history_reg_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next_next_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next_next_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next_next_next_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next_next_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next_next_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next_next_next_next_next_next;\n\treg [6:0] train_pc_reg_next_next_next_next_next_next_next_next_next;\n\treg [6:0] predict_history_reg_next_next_next_next_next_next_next_next_next_next;\n\treg [6:0] train_history_reg_next_next_next_next_next_next_next_next_next_next;\n\treg [6:0] predict_pc_reg_next_next_next_next_next_next\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "lemmings4", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"\"aaah!\"\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// In addition to walking and falling, Lemmings can sometimes be told to do useful things, like dig (it starts digging when dig=1). A Lemming can dig if it is currently walking on ground (ground=1 and not falling), and will continue digging until it reaches the other side (ground=0). At that point, since there is no ground, it will fall (aaah!), then continue walking in its original direction once it hits ground again. As with falling, being bumped while digging has no effect, and being told to dig when falling or when there is no ground is ignored. (In other words, a walking Lemming can fall, dig, or switch directions. If more than one of these conditions are satisfied, fall has higher precedence than dig, which has higher precedence than switching directions.)\n// Although Lemmings can walk, fall, and dig, Lemmings aren't invulnerable. If a Lemming falls for too long then hits the ground, it can splatter. In particular, if a Lemming falls for more than 20 clock cycles then hits the ground, it will splatter and cease walking, falling, or digging (all 4 outputs become 0), forever (Or until the FSM gets reset). There is no upper limit on how far a Lemming can fall before hitting the ground. Lemmings only splatter when hitting the ground; they do not splatter in mid-air.\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\tinput dig,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah,\n\toutput digging\n);\n", "completion": "\treg [3:0] state;\n\treg [3:0] next_state;\n\treg [3:0] fall_count;\n\treg [3:0] next_fall_count;\n\treg [3:0] dig_count;\n\treg [3:0] next_dig_count;\n\treg [3:0] walk_left_count;\n\treg [3:0] next_walk_left_count;\n\treg [3:0] walk_right_count;\n\treg [3:0] next_walk_right_count;\n\treg [3:0] aaah_count;\n\treg [3:0] next_aaah_count;\n\treg [3:0] digging_count;\n\treg [3:0] next_digging_count;\n\t\n\tparameter WALK_LEFT = 4'b0001;\n\tparameter WALK_RIGHT = 4'b0010;\n\tparameter FALL = 4'b0100;\n\tparameter DIG = 4'b1000;\n\t\n\talways @(posedge clk) begin\n\t\tif (areset) begin\n\t\t\tstate <= WALK_LEFT;\n\t\t\tfall_count <= 0;\n\t\t\tdig_count <= 0;\n\t\t\twalk_left_count <= 0;\n\t\t\twalk_right_count <= 0;\n\t\t\taaah_count <= 0;\n\t\t\tdigging_count <= 0;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tfall_count <= next_fall_count;\n\t\t\tdig_count <= next_dig_count;\n\t\t\twalk_left_count <= next_walk_left_count;\n\t\t\twalk_right_count <= next_walk_right_count;\n\t\t\taaah_count <= next_aaah_count;\n\t\t\tdigging_count <= next_digging_count;\n\t\tend\n\tend\n\t\n\talways @(*) begin\n\t\tnext_state = state;\n\t\tnext_fall_count = fall_count;\n\t\tnext_dig_count = dig_count;\n\t\tnext_walk_left_count = walk_left_count;\n\t\tnext_walk_right_count = walk_right_count;\n\t\tnext_aaah_count = aaah_count;\n\t\tnext_digging_count = digging_count;\n\t\t\n\t\tcase (state)\n\t\t\tWALK_LEFT: begin\n\t\t\t\tif (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\t\tnext_walk_right_count = 1;\n\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\t\tnext_walk_left_count = 1;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\t\tnext_walk_left_count = 1;\n\t\t\t\tend else if (dig) begin\n\t\t\t\t\tnext_state = DIG;\n\t\t\t\t\tnext_dig_count = 1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALL;\n\t\t\t\t\tnext_fall_count = 1;\n\t\t\t\tend\n\t\t\tend\n\t\t\tWALK_RIGHT: begin\n\t\t\t\tif (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\t\tnext_walk_left_count = 1;\n\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\t\tnext_walk_right_count = 1;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\t\tnext_walk_right_count = 1;\n\t\t\t\tend else if (dig) begin\n\t\t\t\t\tnext_state = DIG;\n\t\t\t\t\tnext_dig_count = 1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALL;\n\t\t\t\t\tnext_fall_count = 1;\n\t\t\t\tend\n\t\t\tend\n\t\t\tFALL: begin\n\t\t\t\tif (ground) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\t\tnext_walk_left_count = 1;\n\t\t\t\tend else if (fall_count >= 20) begin\n\t\t\t\t\tnext_state = 4\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "review2015_fsm", "description": "We want to create a timer that:\n// (1) is started when a particular pattern (1101) is detected,\n// (2) shifts in 4 more bits to determine the duration to delay,\n// (3) waits for the counters to finish counting, and\n// (4) notifies the user and waits for the user to acknowledge the timer.\n// In this problem, implement just the finite-state machine that controls the timer. The data path (counters and some comparators) are not included here.\n// The serial data is available on the data input pin. When the pattern 1101 is received, the state machine must then assert output shift_ena for exactly 4 clock cycles. After that, the state machine asserts its counting output to indicate it is waiting for the counters, and waits until input done_counting is high.At that point, the state machine must assert done to notify the user the timer has timed out, and waits until input ack is 1 before being reset to look for the next occurrence of the start sequence (1101). The state machine should have a active high synchronous reset, setting the state to where it begins searching for the input sequence 1101.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput data,\n    output reg shift_ena,\n    output reg counting,\n    input done_counting,\n    output reg done,\n    input ack );\n", "completion": "    parameter IDLE = 2'b00;\n    parameter SHIFT = 2'b01;\n    parameter WAIT = 2'b10;\n    parameter NOTIFY = 2'b11;\n\n    reg [1:0] state;\n    reg [3:0] shift_reg;\n    reg [3:0] duration;\n\n    always @(posedge clk) begin\n        if (reset) begin\n            state <= IDLE;\n            shift_reg <= 4'b0000;\n            duration <= 4'b0000;\n            shift_ena <= 1'b0;\n            counting <= 1'b0;\n            done <= 1'b0;\n        end else begin\n            case (state)\n                IDLE: begin\n                    if (shift_reg == 4'b1101) begin\n                        state <= SHIFT;\n                        shift_ena <= 1'b1;\n                    end else begin\n                        shift_reg <= {shift_reg[2:0], data};\n                    end\n                end\n                SHIFT: begin\n                    if (shift_ena) begin\n                        duration <= {duration[2:0], data};\n                        shift_ena <= 1'b0;\n                        state <= WAIT;\n                        counting <= 1'b1;\n                    end\n                end\n                WAIT: begin\n                    if (done_counting) begin\n                        state <= NOTIFY;\n                        done <= 1'b1;\n                    end\n                end\n                NOTIFY: begin\n                    if (ack) begin\n                        state <= IDLE;\n                        done <= 1'b0;\n                    end\n                end\n            endcase\n        end\n    end\n\n\nendmodule", "result": "failed: 3072 out of 5069 samples.", "passed": false}
{"task_id": "conwaylife", "description": "The \"game\" is played on a two-dimensional grid of cells, where each cell is either 1 (alive) or 0 (dead). At each time step, each cell changes state depending on how many neighbours it has:\n// (1) 0-1 neighbour: Cell becomes 0.\n// (2) 2 neighbours: Cell state does not change.\n// (3) 3 neighbours: Cell becomes 1.\n// (4) 4+ neighbours: Cell becomes 0.\n// The game is formulated for an infinite grid. In this circuit, we will use a 16x16 grid. To make things more interesting, we will use a 16x16 toroid, where the sides wrap around to the other side of the grid. For example, the corner cell (0,0) has 8 neighbours: (15,1), (15,0), (15,15), (0,1), (0,15), (1,1), (1,0), and (1,15). The 16x16 grid is represented by a length 256 vector, where each row of 16 cells is represented by a sub-vector: q[15:0] is row 0, q[31:16] is row 1, etc. \n// (1) load: Loads data into q at the next clock edge, for loading initial state. Active high synchronous.\n// (2) q: The 16x16 current state of the game, updated every clock cycle.\n// The game state should advance by one timestep every clock cycle.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [255:0] data,\n\toutput reg [255:0] q);\n", "completion": "\treg [255:0] next_q;\n\treg [255:0] current_q;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tcurrent_q <= data;\n\t\tend else begin\n\t\t\tcurrent_q <= next_q;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tfor (int i = 0; i < 16; i = i + 1) begin\n\t\t\tfor (int j = 0; j < 16; j = j + 1) begin\n\t\t\t\tint alive_neighbours = 0;\n\t\t\t\tfor (int k = -1; k <= 1; k = k + 1) begin\n\t\t\t\t\tfor (int l = -1; l <= 1; l = l + 1) begin\n\t\t\t\t\t\tif (k != 0 || l != 0) begin\n\t\t\t\t\t\t\tint row = (i + k + 16) % 16;\n\t\t\t\t\t\t\tint col = (j + l + 16) % 16;\n\t\t\t\t\t\t\talive_neighbours += current_q[row*16 + col];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tif (current_q[i*16 + j] == 1) begin\n\t\t\t\t\tif (alive_neighbours < 2 || alive_neighbours > 3) begin\n\t\t\t\t\t\tnext_q[i*16 + j] = 0;\n\t\t\t\t\t} else begin\n\t\t\t\t\t\tnext_q[i*16 + j] = 1;\n\t\t\t\t\t}\n\t\t\t\tend else begin\n\t\t\t\t\tif (alive_neighbours == 3) begin\n\t\t\t\t\t\tnext_q[i*16 + j] = 1;\n\t\t\t\t\t} else begin\n\t\t\t\t\t\tnext_q[i*16 + j] = 0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tend\n\n\tassign q = current_q;\n\n\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "lemmings3", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"aaah!\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// In addition to walking and falling, Lemmings can sometimes be told to do useful things, like dig (it starts digging when dig=1). A Lemming can dig if it is currently walking on ground (ground=1 and not falling), and will continue digging until it reaches the other side (ground=0). At that point, since there is no ground, it will fall (aaah!), then continue walking in its original direction once it hits ground again. As with falling, being bumped while digging has no effect, and being told to dig when falling or when there is no ground is ignored. (In other words, a walking Lemming can fall, dig, or switch directions. If more than one of these conditions are satisfied, fall has higher precedence than dig, which has higher precedence than switching directions.)\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\tinput dig,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah,\n\toutput digging\n);\n", "completion": "\tlocalparam WALK_LEFT = 2'b00;\n\tlocalparam WALK_RIGHT = 2'b01;\n\tlocalparam FALLING = 2'b10;\n\tlocalparam DIGGING = 2'b11;\n\n\treg [1:0] state;\n\treg [1:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (areset) begin\n\t\t\tstate <= WALK_LEFT;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tWALK_LEFT: begin\n\t\t\t\tif (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend\n\t\t\tend\n\t\t\tWALK_RIGHT: begin\n\t\t\t\tif (bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend\n\t\t\tend\n\t\t\tFALLING: begin\n\t\t\t\tif (ground) begin\n\t\t\t\t\tif (dig) begin\n\t\t\t\t\t\tnext_state = DIGGING;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = FALLING;\n\t\t\t\tend\n\t\t\tend\n\t\t\tDIGGING: begin\n\t\t\t\tif (ground) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = DIGGING;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign walk_left = (state == WALK_LEFT);\n\tassign walk_right = (state == WALK_RIGHT);\n\tassign aaah = (state == FALLING);\n\tassign digging = (state == DIGGING);\n\n\nendmodule", "result": "failed: 339 out of 443 samples.", "passed": false}
{"task_id": "count_clock", "description": "Create a set of counters suitable for use as a 12-hour clock (with am/pm indicator). Your counters are clocked by a fast-running clk, with a pulse on ena whenever your clock should increment (i.e., once per second, while \"clk\" is much faster than once per second). The signal \"pm\" is asserted if the clock is PM, or is otherwise AM. hh, mm, and ss are two BCD (Binary-Coded Decimal) digits each for hours (01-12), minutes (00-59), and seconds (00-59). Reset is the active high synchronous signal that resets the clock to \"12:00 AM.\" Reset has higher priority than enable and can occur even when not enabled.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput ena,\n\toutput reg pm,\n\toutput reg [7:0] hh,\n\toutput reg [7:0] mm,\n\toutput reg [7:0] ss);\n", "completion": "\treg [3:0] hh_counter;\n\treg [5:0] mm_counter;\n\treg [5:0] ss_counter;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\thh_counter <= 4'b0000;\n\t\t\tmm_counter <= 6'b000000;\n\t\t\tss_counter <= 6'b000000;\n\t\t\tpm <= 1'b0;\n\t\tend\n\t\telse if (ena) begin\n\t\t\tif (ss_counter == 6'b111111) begin\n\t\t\t\tss_counter <= 6'b000000;\n\t\t\t\tif (mm_counter == 6'b111111) begin\n\t\t\t\t\tmm_counter <= 6'b000000;\n\t\t\t\t\tif (hh_counter == 4'b1100) begin\n\t\t\t\t\t\thh_counter <= 4'b0000;\n\t\t\t\t\t\tpm <= ~pm;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\thh_counter <= hh_counter + 1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\telse begin\n\t\t\t\t\tmm_counter <= mm_counter + 1;\n\t\t\t\tend\n\t\t\tend\n\t\t\telse begin\n\t\t\t\tss_counter <= ss_counter + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\tassign hh = {hh_counter[3], hh_counter[2:0]};\n\tassign mm = {mm_counter[5], mm_counter[4:0]};\n\tassign ss = {ss_counter[5], ss_counter[4:0]};\n\n\nendmodule", "result": "failed: 352412 out of 352413 samples.", "passed": false}
{"task_id": "lemmings2", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"aaah!\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah\n);\n", "completion": "\t// Define the states\n\tlocalparam STATE_WALK_LEFT = 2'b00;\n\tlocalparam STATE_WALK_RIGHT = 2'b01;\n\tlocalparam STATE_FALL = 2'b10;\n\t\n\t// Define the state register and initialize it to STATE_WALK_LEFT\n\treg [1:0] state_reg = STATE_WALK_LEFT;\n\t\n\t// Define the state next-state logic\n\talways @(posedge clk, posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate_reg <= STATE_WALK_LEFT;\n\t\tend else begin\n\t\t\tcase (state_reg)\n\t\t\t\tSTATE_WALK_LEFT: begin\n\t\t\t\t\tif (bump_left && bump_right) begin\n\t\t\t\t\t\tstate_reg <= STATE_WALK_LEFT;\n\t\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\t\tstate_reg <= STATE_WALK_RIGHT;\n\t\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\t\tstate_reg <= STATE_WALK_LEFT;\n\t\t\t\t\tend else if (ground == 0) begin\n\t\t\t\t\t\tstate_reg <= STATE_FALL;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate_reg <= STATE_WALK_LEFT;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTATE_WALK_RIGHT: begin\n\t\t\t\t\tif (bump_left && bump_right) begin\n\t\t\t\t\t\tstate_reg <= STATE_WALK_RIGHT;\n\t\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\t\tstate_reg <= STATE_WALK_LEFT;\n\t\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\t\tstate_reg <= STATE_WALK_RIGHT;\n\t\t\t\t\tend else if (ground == 0) begin\n\t\t\t\t\t\tstate_reg <= STATE_FALL;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate_reg <= STATE_WALK_RIGHT;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTATE_FALL: begin\n\t\t\t\t\tif (ground == 1) begin\n\t\t\t\t\t\tstate_reg <= state_reg;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate_reg <= STATE_FALL;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\t// Define the output logic\n\tassign walk_left = (state_reg == STATE_WALK_LEFT) ? 1 : 0;\n\tassign walk_right = (state_reg == STATE_WALK_RIGHT) ? 1 : 0;\n\tassign aaah = (state_reg == STATE_FALL) ? 1 : 0;\n\t\n\nendmodule", "result": "failed: 238 out of 441 samples.", "passed": false}
{"task_id": "countbcd", "description": "Build a 4-digit BCD (binary-coded decimal) counter. Each decimal digit is encoded using 4 bits: q[3:0] is the ones digit, q[7:4] is the tens digit, etc. For digits [3:1], also output an enable signal indicating when each of the upper three digits should be incremented. Include a synchronous active-high reset.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput [3:1] ena,\n\toutput reg [15:0] q);\n", "completion": "\treg [3:0] ones_digit;\n\treg [3:0] tens_digit;\n\treg [3:0] hundreds_digit;\n\treg [3:0] thousands_digit;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tones_digit <= 4'b0000;\n\t\t\ttens_digit <= 4'b0000;\n\t\t\thundreds_digit <= 4'b0000;\n\t\t\tthousands_digit <= 4'b0000;\n\t\t\tq <= 16'b0000000000000000;\n\t\tend else begin\n\t\t\tif (ones_digit == 4'b1001) begin\n\t\t\t\tones_digit <= 4'b0000;\n\t\t\t\tif (tens_digit == 4'b1001) begin\n\t\t\t\t\ttens_digit <= 4'b0000;\n\t\t\t\t\tif (hundreds_digit == 4'b1001) begin\n\t\t\t\t\t\thundreds_digit <= 4'b0000;\n\t\t\t\t\t\tif (thousands_digit == 4'b1001) begin\n\t\t\t\t\t\t\tthousands_digit <= 4'b0000;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tthousands_digit <= thousands_digit + 1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\thundreds_digit <= hundreds_digit + 1;\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\ttens_digit <= tens_digit + 1;\n\t\t\t\tend\n\t\t\tend else begin\n\t\t\t\tones_digit <= ones_digit + 1;\n\t\t\tend\n\t\t\tq <= {thousands_digit, hundreds_digit, tens_digit, ones_digit};\n\t\tend\n\tend\n\n\tassign ena = {thousands_digit[3], hundreds_digit[3], tens_digit[3]};\n\n\nendmodule", "result": "failed: 39776 out of 39805 samples.", "passed": false}
{"task_id": "mux2to1v", "description": "Create a 2-1 multiplexer. When sel=0, choose a. When sel=1, choose b.", "prompt": "module top_module (\n\tinput [99:0] a,\n\tinput [99:0] b,\n\tinput sel,\n\toutput [99:0] out\n);\n", "completion": "\tassign out = sel ? b : a;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q6b", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Assume that you want to Implement the FSM using three flip-flops and state codes y[3:1] = 000, 001, ..., 101 for states A, B, ..., F, respectively. Implement just the next-state logic for y[2] in Verilog. The output Y2 is y[2].", "prompt": "module top_module(\n\tinput [3:1] y,\n\tinput w,\n\toutput reg Y2);\n", "completion": "\talways @(*) begin\n\t\tcase(y)\n\t\t\t3'b000: Y2 = w;\n\t\t\t3'b001: Y2 = ~w;\n\t\t\t3'b010: Y2 = 1'b0;\n\t\t\t3'b011: Y2 = 1'b1;\n\t\t\t3'b100: Y2 = 1'b0;\n\t\t\t3'b101: Y2 = 1'b1;\n\t\t\tdefault: Y2 = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 38 out of 100 samples.", "passed": false}
{"task_id": "ringer", "description": "Suppose you are designing a circuit to control a cellphone's ringer and vibration motor. Whenever the phone needs to ring from an incoming call (input ring), your circuit must either turn on the ringer (output ringer = 1) or the motor (output motor = 1), but not both. If the phone is in vibrate mode (input vibrate_mode = 1), turn on the motor. Otherwise, turn on the ringer.", "prompt": "module top_module(\n\tinput ring, \n\tinput vibrate_mode,\n\toutput ringer,\n\toutput motor\n);\n", "completion": "\tassign ringer = ring & ~vibrate_mode;\n\tassign motor = vibrate_mode;\n\n\nendmodule", "result": "failed: 4 out of 19 samples.", "passed": false}
{"task_id": "alwaysblock1", "description": "Build an AND gate using both an assign statement and a combinational always block. ", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out_assign,\n\toutput reg out_alwaysblock\n);\n", "completion": "assign out_assign = a & b;\n\nalways @(*) begin\n\tout_alwaysblock = a & b;\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "zero", "description": "Build a circuit that always outputs a LOW.", "prompt": "module top_module(\n\toutput zero);\n", "completion": "\tassign zero = 1'b0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit7", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               q               \n// 0ns             0               x               x               \n// 5ns             1               0               x               \n// 10ns            0               0               x               \n// 15ns            1               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               1               \n// 30ns            0               0               1               \n// 35ns            1               1               1               \n// 40ns            0               1               1               \n// 45ns            1               1               0               \n// 50ns            0               1               0               \n// 55ns            1               1               0               \n// 60ns            0               1               0               \n// 65ns            1               1               0               \n// 70ns            0               1               0               \n// 75ns            1               1               0               \n// 80ns            0               1               0               \n// 85ns            1               1               0               \n// 90ns            0               1               0         ", "prompt": "module top_module (\n\tinput clk,\n\tinput a, \n\toutput reg q\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (a == 1) begin\n\t\t\tq <= 0;\n\t\tend else begin\n\t\t\tq <= 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2014_q5a", "description": "You are to design a one-input one-output serial 2's complementer Moore state machine. The input (x) is a series of bits (one per clock cycle) beginning with the least-significant bit of the number, and the output (Z) is the 2's complement of the input. The machine will accept input numbers of arbitrary length. The circuit requires a positive edge triggered asynchronous reset. The conversion begins when Reset is released and stops when Reset is asserted.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput x,\n\toutput z\n);\n", "completion": "\treg [31:0] shift_reg;\n\treg [31:0] complement_reg;\n\treg [31:0] result_reg;\n\treg [31:0] result_reg_next;\n\treg [31:0] complement_reg_next;\n\treg [31:0] shift_reg_next;\n\treg [31:0] result_reg_next_next;\n\treg [31:0] complement_reg_next_next;\n\treg [31:0] shift_reg_next_next;\n\treg [31:0] result_reg_next_next_next;\n\treg [31:0] complement_reg_next_next_next;\n\treg [31:0] shift_reg_next_next_next;\n\treg [31:0] result_reg_next_next_next_next;\n\treg [31:0] complement_reg_next_next_next_next;\n\treg [31:0] shift_reg_next_next_next_next;\n\treg [31:0] result_reg_next_next_next_next_next;\n\treg [31:0] complement_reg_next_next_next_next_next;\n\treg [31:0] shift_reg_next_next_next_next_next;\n\treg [31:0] result_reg_next_next_next_next_next_next;\n\treg [31:0] complement_reg_next_next_next_next_next_next;\n\treg [31:0] shift_reg_next_next_next_next_next_next_next;\n\treg [31:0] result_reg_next_next_next_next_next_next_next_next;\n\treg [31:0] complement_reg_next_next_next_next_next_next_next_next;\n\treg [31:0] shift_reg_next_next_next_next_next_next_next_next_next;\n\treg [31:0] result_reg_next_next_next_next_next_next_next_next_next_next;\n\treg [31:0] complement_reg_next_next_next_next_next_next_next_next_next_next;\n\treg [31:0] shift_reg_next_next_next_next_next_next_next_next_next_next_next;\n\treg [31:0] result_reg_next_next_next_next_next_next_next_next_next_next_next_next;\n\treg [31:0] complement_reg_next_next_next_next_next_next_next_next_next_next_next_next;\n\treg [31:0] shift_reg_next_next_next_next_next_next_next_next_next_next_next_next_next;\n\treg [31:0] result_reg_next_next_next_next_next_next_next_next_next_next_next_next_next_next;\n\treg [31:0] complement_reg_next_next_next_next_next_next_next_next_next_next_next_next_next_next;\n\treg [31:0] shift_reg_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next;\n\treg [31:0] result_reg_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next;\n\treg [31:0] complement_reg_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next;\n\treg [31:0] shift_reg_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next;\n\treg [31:0] result_reg_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next_next;\n\treg [31:0] complement\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "fsm3", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Implement this state machine. Include a positive edge triggered asynchronous reset that resets the FSM to state A.\n \n// state | next state in=0, next state in=1 | output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state, next_state;\n\treg out_reg;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= 2'b00; // reset to state A\n\t\t\tout_reg <= 1'b0;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tout_reg <= (state == 2'b11) ? 1'b1 : 1'b0;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tif (in) begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tif (in) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tif (in) begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tif (in) begin\n\t\t\t\t\tnext_state = 2'b11;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = out_reg;\n\n\nendmodule", "result": "failed: 29 out of 230 samples.", "passed": false}
{"task_id": "vector2", "description": "Build a circuit that reverses the byte order of a 32-bit vector.", "prompt": "module top_module (\n\tinput [31:0] in,\n\toutput [31:0] out\n);\n", "completion": "\tassign out = {in[7:0], in[15:8], in[23:16], in[31:24]};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4c", "description": "Implement a simple D flip flop with active high synchronous reset (reset output to 0).", "prompt": "module top_module (\n\tinput clk,\n\tinput d,\n\tinput r,\n\toutput logic q\n);\n", "completion": "always @(posedge clk) begin\n\tif (r) begin\n\t\tq <= 0;\n\tend else begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "mt2015_q4a", "description": "Implement the boolean function z = (x^y) & x.", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\tassign z = (x^y) & x;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "shift18", "description": "Build a 64-bit arithmetic shift register, with synchronous load. The shifter can shift both left and right, and by 1 or 8 bit positions, selected by \"amount.\" Assume the right shit is an arithmetic right shift. \n\n// Signals are defined as below:\n// (1) load: Loads shift register with data[63:0] instead of shifting. Active high.\n// (2) ena: Chooses whether to shift. Active high. \n// (3) amount: Chooses which direction and how much to shift. \n//     (a) 2'b00: shift left by 1 bit. \n//     (b) 2'b01: shift left by 8 bits. \n//     (c) 2'b10: shift right by 1 bit. \n//     (d) 2'b11: shift right by 8 bits. \n// (4) q: The contents of the shifter.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput ena,\n\tinput [1:0] amount,\n\tinput [63:0] data,\n\toutput reg [63:0] q);\n", "completion": "\treg [63:0] shift_reg;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tshift_reg <= data;\n\t\tend else if (ena) begin\n\t\t\tcase (amount)\n\t\t\t\t2'b00: shift_reg <= {shift_reg[62:0], 1'b0};\n\t\t\t\t2'b01: shift_reg <= {shift_reg[55:0], 8'b0};\n\t\t\t\t2'b10: shift_reg <= {1'b0, shift_reg[63:1]};\n\t\t\t\t2'b11: shift_reg <= {8'b0, shift_reg[63:8]};\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign q = shift_reg;\n\n\nendmodule", "result": "failed: 1356 out of 4041 samples.", "passed": false}
{"task_id": "ece241_2013_q8", "description": "Implement a Mealy-type finite state machine that recognizes the sequence \"101\" on an input signal named x. Your FSM should have an output signal, z, that is asserted to logic-1 when the \"101\" sequence is detected. Your FSM should also have a negative edge triggered asynchronous reset. You may only have 3 states in your state machine. Your FSM should recognize overlapping sequences.", "prompt": "module top_module (\n\tinput clk,\n\tinput aresetn,\n\tinput x,\n\toutput reg z\n);\n", "completion": "\tparameter IDLE = 2'b00;\n\tparameter STATE1 = 2'b01;\n\tparameter STATE2 = 2'b10;\n\n\treg [1:0] state;\n\n\talways @(posedge clk or negedge aresetn) begin\n\t\tif (~aresetn) begin\n\t\t\tstate <= IDLE;\n\t\t\tz <= 1'b0;\n\t\tend\n\t\telse begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (x == 1'b1) begin\n\t\t\t\t\t\tstate <= STATE1;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTATE1: begin\n\t\t\t\t\tif (x == 1'b0) begin\n\t\t\t\t\t\tstate <= STATE2;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTATE2: begin\n\t\t\t\t\tif (x == 1'b1) begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tz <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\t\telse begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 192 out of 440 samples.", "passed": false}
{"task_id": "m2014_q6", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Implement this state machine in Verilog.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput w,\n\toutput z\n);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b100;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b101;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b110;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b100;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (w == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "fsm_ps2data", "description": "We want a finite state machine that will search for message boundaries when given an input byte stream. The algorithm we'll use is to discard bytes until we see one with in[3]=1. We then assume that this is byte 1 of a message, and signal the receipt of a message once all 3 bytes have been received (done). The FSM should signal done in the cycle immediately after the third byte of each message was successfully received.\n\n// Implement the datapath module that will output the 24-bit (3 byte) message whenever a packet is received (out_bytes[23:16] is the first byte, out_bytes[15:8] is the second byte, etc.). The reset signal is active high synchronous. out_bytes needs to be valid whenever the done signal is asserted. You may output anything at other times (i.e., don't-care). \n\n// Waveform example:\n// time            clk             reset           in[7:0]         done            out_bytes       \n// 0ns             0               1                0              x                    x          \n// 5ns             1               1                0              0                    x          \n// 10ns            0               1                0              0                    x          \n// 15ns            1               0               2c              0                    x          \n// 20ns            0               0               2c              0                    x          \n// 25ns            1               0               81              0                    x          \n// 30ns            0               0               81              0                    x          \n// 35ns            1               0                9              0                    x          \n// 40ns            0               0                9              0                    x          \n// 45ns            1               0               6b              1               2c8109          \n// 50ns            0               0               6b              1               2c8109          \n// 55ns            1               0                d              0                    x          \n// 60ns            0               0                d              0                    x          \n// 65ns            1               0               8d              0                    x          \n// 70ns            0               0               8d              0                    x          \n// 75ns            1               0               6d              1               6b0d8d          \n// 80ns            0               0               6d              1               6b0d8d          \n// 85ns            1               0               12              0                    x          \n// 90ns            0               0               12              0                    x          \n// 95ns            1               0                1              0                    x          \n// 100ns           0               0                1              0                    x          \n// 105ns           1               0                d              1               6d1201          \n// 110ns           0               0                d              1               6d1201          \n// 115ns           1               0               76              0                    x          \n// 120ns           0               0               76              0                    x          \n// 125ns           1               0               3d              0                    x          \n// 130ns           0               0               3d              0                    x          \n// 135ns           1               0               ed              1                d763d          \n// 140ns           0               0               ed              1                d763d          \n// 145ns           1               0               8c              0                    x          \n// 150ns           0               0               8c              0                    x          \n// 155ns           1               0               f9              0                    x          \n// 160ns           0               0               f9              0                    x          \n// 165ns           1               0               ce              1               ed8cf9          \n// 170ns           0               0               ce              1               ed8cf9          \n// 175ns           1               0               c5              0                    x          \n// 180ns           0               0               c5              0                    x          \n// 185ns           1               0               aa              0                    x          \n// 190ns           0               0               aa              0                    x          ", "prompt": "module top_module (\n\tinput clk,\n\tinput [7:0] in,\n\tinput reset,\n\toutput [23:0] out_bytes,\n\toutput done\n);\n", "completion": "reg [7:0] byte_buffer [2:0];\nreg [1:0] byte_count;\nreg done_reg;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tbyte_count <= 0;\n\t\tdone_reg <= 0;\n\tend else begin\n\t\tif (byte_count == 0 && in[3] == 1) begin\n\t\t\tbyte_buffer[0] <= in;\n\t\t\tbyte_count <= 1;\n\t\tend else if (byte_count == 1) begin\n\t\t\tbyte_buffer[1] <= in;\n\t\t\tbyte_count <= 2;\n\t\tend else if (byte_count == 2) begin\n\t\t\tbyte_buffer[2] <= in;\n\t\t\tbyte_count <= 0;\n\t\t\tdone_reg <= 1;\n\t\tend else begin\n\t\t\tbyte_count <= 0;\n\t\t\tdone_reg <= 0;\n\t\tend\n\tend\nend\n\nassign out_bytes = {byte_buffer[2], byte_buffer[1], byte_buffer[0]};\nassign done = done_reg;\n\n\nendmodule", "result": "failed: 1384 out of 1619 samples.", "passed": false}
{"task_id": "2012_q2b", "description": "\n// Consider the state machine shown below:\n\n// A (0) --1--> B\n// A (0) --0--> A\n// B (0) --1--> C\n// B (0) --0--> D\n// C (0) --1--> E\n// C (0) --0--> D\n// D (0) --1--> F\n// D (0) --0--> A\n// E (1) --1--> E\n// E (1) --0--> D\n// F (1) --1--> C\n// F (1) --0--> D\n\n// Assume that a one-hot code is used with the state assignment y[5:0] = 000001(A), 000010(B), 000100(C), 001000(D), 010000(E), 100000(F)\n\n// Write a Verilog for the signal Y1, which is the input of state flip-flop y[1], for the signal Y3, which is the input of state flip-flop y[3]. Derive the Verilog by inspection assuming a one-hot encoding.\n", "prompt": "module top_module (\n\tinput [5:0] y,\n\tinput w,\n\toutput Y1,\n\toutput Y3\n);\n", "completion": "\twire [5:0] state;\n\tassign state = y[5:0];\n\n\tassign Y1 = (state == 6'b000001) ? 1'b0 :\n\t\t\t\t(state == 6'b000010) ? 1'b0 :\n\t\t\t\t(state == 6'b000100) ? 1'b0 :\n\t\t\t\t(state == 6'b001000) ? 1'b0 :\n\t\t\t\t(state == 6'b010000) ? 1'b1 :\n\t\t\t\t(state == 6'b100000) ? 1'b1 :\n\t\t\t\t1'b0;\n\n\tassign Y3 = (state == 6'b000001) ? 1'b0 :\n\t\t\t\t(state == 6'b000010) ? 1'b0 :\n\t\t\t\t(state == 6'b000100) ? 1'b1 :\n\t\t\t\t(state == 6'b001000) ? 1'b1 :\n\t\t\t\t(state == 6'b010000) ? 1'b0 :\n\t\t\t\t(state == 6'b100000) ? 1'b0 :\n\t\t\t\t1'b0;\n\n\nendmodule", "result": "failed: 382 out of 600 samples.", "passed": false}
{"task_id": "vector0", "description": "Build a circuit that has one 3-bit input, then outputs the same vector, and also splits it into three separate 1-bit outputs. Connect output o0 to the input vector's position 0, o1 to position 1, etc.", "prompt": "module top_module(\n\tinput [2:0] vec, \n\toutput [2:0] outv,\n\toutput o2,\n\toutput o1,\n\toutput o0\n);\n", "completion": "\tassign outv = vec;\n\tassign o2 = vec[2];\n\tassign o1 = vec[1];\n\tassign o0 = vec[0];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap4", "description": "Implement the circuit described by the Karnaugh map below.\n\n//        ab\n// cd   00 01 11 10\n//  00 | 0 | 1 | 0 | 1 |\n//  01 | 1 | 0 | 1 | 0 |\n//  11 | 0 | 1 | 0 | 1 |\n//  10 | 1 | 0 | 1 | 0 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput reg out\n);\n", "completion": "\talways @(*) begin\n\t\tcase ({a,b,c,d})\n\t\t\t4'b0000: out = 1'b0;\n\t\t\t4'b0001: out = 1'b1;\n\t\t\t4'b0010: out = 1'b0;\n\t\t\t4'b0011: out = 1'b1;\n\t\t\t4'b0100: out = 1'b1;\n\t\t\t4'b0101: out = 1'b0;\n\t\t\t4'b0110: out = 1'b1;\n\t\t\t4'b0111: out = 1'b0;\n\t\t\t4'b1000: out = 1'b0;\n\t\t\t4'b1001: out = 1'b1;\n\t\t\t4'b1010: out = 1'b0;\n\t\t\t4'b1011: out = 1'b1;\n\t\t\t4'b1100: out = 1'b1;\n\t\t\t4'b1101: out = 1'b0;\n\t\t\t4'b1110: out = 1'b1;\n\t\t\t4'b1111: out = 1'b0;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 112 out of 232 samples.", "passed": false}
{"task_id": "vector1", "description": "Build a combinational circuit that splits an input half-word (16 bits, [15:0] ) into lower [7:0] and upper [15:8] bytes.", "prompt": "module top_module (\n\tinput [15:0] in,\n\toutput [7:0] out_hi,\n\toutput [7:0] out_lo\n);\n", "completion": "\tassign out_hi = in[15:8];\n\tassign out_lo = in[7:0];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "norgate", "description": "Create a module that implements a NOR gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = ~(a | b);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "alwaysblock2", "description": "Build an XOR gate three ways, using an assign statement (output out_assign), a combinational always block (output out_always_comb), and a clocked always block (output out_always_ff). Note that the clocked always block produces a different circuit from the other two: There is a flip-flop so the output is delayed.", "prompt": "module top_module(\n\tinput clk,\n\tinput a, \n\tinput b,\n\toutput out_assign,\n\toutput reg out_always_comb,\n\toutput reg out_always_ff\n);\n", "completion": "\t// Using assign statement\n\tassign out_assign = a ^ b;\n\n\t// Using combinational always block\n\talways @(*) begin\n\t\tout_always_comb = a ^ b;\n\tend\n\n\t// Using clocked always block\n\talways @(posedge clk) begin\n\t\tout_always_ff <= a ^ b;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q6c", "description": "Consider the state machine shown below:\n\n// A (0) --0--> B\n// A (0) --1--> A\n// B (0) --0--> C\n// B (0) --1--> D\n// C (0) --0--> E\n// C (0) --1--> D\n// D (0) --0--> F\n// D (0) --1--> A\n// E (1) --0--> E\n// E (1) --1--> D\n// F (1) --0--> C\n// F (1) --1--> D\n\n// Resets into state A. For this part, assume that a one-hot code is used with the state assignment y[6:1] = 000001, 000010, 000100, 001000, 010000, 100000 for states A, B,..., F, respectively.\n\n// Write Verilog for the next-state signals Y2 and Y4 corresponding to signal y[2] and y[4]. Derive the logic equations by inspection assuming a one-hot encoding. ", "prompt": "module top_module (\n\tinput [6:1] y,\n\tinput w,\n\toutput Y2,\n\toutput Y4\n);\n", "completion": "\twire [6:1] next_state;\n\t\n\t// Next-state logic\n\tassign next_state[1] = (y[1] == 1'b0) ? 1'b1 : 1'b0; // A\n\tassign next_state[2] = (y[2] == 1'b0) ? 1'b1 : 1'b0; // B\n\tassign next_state[3] = (y[3] == 1'b0) ? 1'b1 : 1'b0; // C\n\tassign next_state[4] = (y[4] == 1'b0) ? 1'b1 : 1'b0; // D\n\tassign next_state[5] = (y[5] == 1'b0) ? 1'b1 : 1'b0; // E\n\tassign next_state[6] = (y[6] == 1'b0) ? 1'b1 : 1'b0; // F\n\t\n\t// Output logic\n\tassign Y2 = (next_state[2] == 1'b1) ? 1'b1 : 1'b0;\n\tassign Y4 = (next_state[4] == 1'b1) ? 1'b1 : 1'b0;\n\t\n\nendmodule", "result": "failed: 478 out of 600 samples.", "passed": false}
{"task_id": "mux256to1", "description": "Create a 1-bit wide, 256-to-1 multiplexer. The 256 inputs are all packed into a single 256-bit input vector. sel=0 should select in[0], sel=1 selects bits in[1], sel=2 selects bits in[2], etc.", "prompt": "module top_module (\n\tinput [255:0] in,\n\tinput [7:0] sel,\n\toutput  out\n);\n", "completion": "\tassign out = in[sel];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q4a", "description": "Consider an n-bit shift register circuit. Inputs E are for enabling shift, R for value to load, L is asserted when it should load, and w is the input to the first stage of the shift register. Write a Verilog module named top_module for one stage of this circuit, including both the flip-flop and multiplexers.", "prompt": "module top_module (\n\tinput clk,\n\tinput w,\n\tinput R,\n\tinput E,\n\tinput L,\n\toutput reg Q\n);\n", "completion": "\treg Q_next;\n\t\n\talways @(posedge clk) begin\n\t\tif (L) begin\n\t\t\tQ <= R;\n\t\tend else if (E) begin\n\t\t\tQ <= Q_next;\n\t\tend\n\tend\n\t\n\tassign Q_next = Q << 1 | w;\n\t\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2014_q4", "description": "Given the finite state machine circuit described below, assume that the D flip-flops are initially reset to zero before the machine begins.\n\n// Build this circuit in Verilog.\n\n// Input x goes to three different two-input gates: a XOR, an AND, and a OR gate. Each of the three gates is connected to the input of a D flip-flop and then the flip-flop outputs all go to a three-input XNOR, whose output is Z. The second input of the XOR is its corresponding flip-flop's output, the second input of the AND is its corresponding flip-flop's complemented output, and finally the second input of the OR is its corresponding flip-flop's complementary output.", "prompt": "module top_module (\n\tinput clk,\n\tinput x,\n\toutput z\n);\n", "completion": "\twire d1, d2, d3;\n\twire q1, q2, q3;\n\twire nq1, nq2, nq3;\n\n\t// D flip-flops\n\tDFF dff1 (\n\t\t.D(x),\n\t\t.CK(clk),\n\t\t.Q(q1),\n\t\t.QN(nq1)\n\t);\n\n\tDFF dff2 (\n\t\t.D(d2),\n\t\t.CK(clk),\n\t\t.Q(q2),\n\t\t.QN(nq2)\n\t);\n\n\tDFF dff3 (\n\t\t.D(d3),\n\t\t.CK(clk),\n\t\t.Q(q3),\n\t\t.QN(nq3)\n\t);\n\n\t// Two-input gates\n\tassign d2 = x ^ q1;\n\tassign d3 = nq1 & nq2;\n\n\t// Three-input XNOR gate\n\tassign z = ~(q1 ^ q2 ^ q3);\n\nendmodule\n\n// D flip-flop module\nmodule DFF (\n\tinput D,\n\tinput CK,\n\toutput Q,\n\toutput QN\n);\n\n\treg Q_reg, QN_reg;\n\n\talways @(posedge CK) begin\n\t\tQ_reg <= D;\n\t\tQN_reg <= ~D;\n\tend\n\n\tassign Q = Q_reg;\n\tassign QN = QN_reg;\n\n\nendmodule", "result": "failed: 51 out of 118 samples.", "passed": false}
{"task_id": "circuit4", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               0               \n// 5ns             0               0               0               0               0               \n// 10ns            0               0               0               0               0               \n// 15ns            0               0               0               0               0               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               1               \n// 30ns            0               0               1               1               1               \n// 35ns            0               1               0               0               1               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               1               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               0               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               1               \n// 75ns            1               1               0               0               1               \n// 80ns            1               1               0               1               1               \n// 85ns            1               1               1               0               1               \n// 90ns            1               1               1               1               1               ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = (a & b) | (c & d);\n\n\nendmodule", "result": "failed: 38 out of 121 samples.", "passed": false}
{"task_id": "rule110", "description": "Rule 110 is a one-dimensional cellular automaton with interesting properties (such as being Turing-complete). There is a one-dimensional array of cells (on or off). At each time step, the state of each cell changes. In Rule 110, the next state of each cell depends only on itself and its two neighbours, according to the following table:\n// Left | Center | Right | Center's next state\n// 1 | 1 | 1 | 0\n// 1 | 1 | 0 | 1\n// 1 | 0 | 1 | 1\n// 1 | 0 | 0 | 0\n// 0 | 1 | 1 | 1\n// 0 | 1 | 0 | 1\n// 0 | 0 | 1 | 1\n// 0 | 0 | 0 | 0 \n// In this circuit, create a 512-cell system (q[511:0]), and advance by one time step each clock cycle. The synchronous active high load input indicates the state of the system should be loaded with data[511:0]. Assume the boundaries (q[-1] and q[512]) are both zero (off).", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [511:0] data,\n\toutput reg [511:0] q);\n", "completion": "\treg [511:0] next_q;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tnext_q[0] <= 0;\n\t\t\tnext_q[511] <= 0;\n\t\t\tfor (int i = 1; i < 511; i = i + 1) begin\n\t\t\t\tcase ({q[i-1], q[i], q[i+1]})\n\t\t\t\t\t3'b111: next_q[i] = 0;\n\t\t\t\t\t3'b110: next_q[i] = 1;\n\t\t\t\t\t3'b101: next_q[i] = 1;\n\t\t\t\t\t3'b100: next_q[i] = 0;\n\t\t\t\t\t3'b011: next_q[i] = 1;\n\t\t\t\t\t3'b010: next_q[i] = 1;\n\t\t\t\t\t3'b001: next_q[i] = 1;\n\t\t\t\t\t3'b000: next_q[i] = 0;\n\t\t\t\tendcase\n\t\t\tend\n\t\t\tq <= next_q;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 6220 out of 6283 samples.", "passed": false}
{"task_id": "fsm3s", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Implement this state machine. Include a synchronous active high reset that resets the FSM to state A. \n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg out_reg;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 2'b00;\n\t\t\tout_reg <= 1'b0;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tout_reg <= out_reg;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = in ? 2'b10 : 2'b00;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b01;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tnext_state = in ? 2'b00 : 2'b11;\n\t\t\t\tout_reg = 1'b0;\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tnext_state = in ? 2'b01 : 2'b00;\n\t\t\t\tout_reg = 1'b1;\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = out_reg;\n\n\nendmodule", "result": "failed: 36 out of 230 samples.", "passed": false}
{"task_id": "circuit5", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               e               q               \n// 0ns             x               x               x               x               x               x               \n// 5ns             x               x               x               x               x               x               \n// 10ns            x               x               x               x               x               x               \n// 15ns            a               b               0               d               e               b               \n// 20ns            a               b               1               d               e               e               \n// 25ns            a               b               2               d               e               a               \n// 30ns            a               b               3               d               e               d               \n// 35ns            a               b               4               d               e               f               \n// 40ns            a               b               5               d               e               f               \n// 45ns            a               b               6               d               e               f               \n// 50ns            a               b               7               d               e               f               \n// 55ns            a               b               8               d               e               f               \n// 60ns            a               b               9               d               e               f               \n// 65ns            a               b               a               d               e               f               \n// 70ns            a               b               b               d               e               f               \n// 75ns            a               b               c               d               e               f               \n// 80ns            a               b               d               d               e               f               \n// 85ns            a               b               e               d               e               f               \n// 90ns            a               b               f               d               e               f               ", "prompt": "module top_module (\n\tinput [3:0] a, \n\tinput [3:0] b, \n\tinput [3:0] c, \n\tinput [3:0] d,\n\tinput [3:0] e,\n\toutput reg [3:0] q\n);\n", "completion": "\talways @(*) begin\n\t\tcase ({a, b, c, d, e})\n\t\t\t5'b00000: q = 4'b0001;\n\t\t\t5'b00001: q = 4'b0010;\n\t\t\t5'b00010: q = 4'b0100;\n\t\t\t5'b00011: q = 4'b1000;\n\t\t\t5'b00100: q = 4'b0001;\n\t\t\t5'b00101: q = 4'b0010;\n\t\t\t5'b00110: q = 4'b0100;\n\t\t\t5'b00111: q = 4'b1000;\n\t\t\t5'b01000: q = 4'b0001;\n\t\t\t5'b01001: q = 4'b0010;\n\t\t\t5'b01010: q = 4'b0100;\n\t\t\t5'b01011: q = 4'b1000;\n\t\t\t5'b01100: q = 4'b0001;\n\t\t\t5'b01101: q = 4'b0010;\n\t\t\t5'b01110: q = 4'b0100;\n\t\t\t5'b01111: q = 4'b1000;\n\t\t\t5'b10000: q = 4'b0001;\n\t\t\t5'b10001: q = 4'b0010;\n\t\t\t5'b10010: q = 4'b0100;\n\t\t\t5'b10011: q = 4'b1000;\n\t\t\t5'b10100: q = 4'b0001;\n\t\t\t5'b10101: q = 4'b0010;\n\t\t\t5'b10110: q = 4'b0100;\n\t\t\t5'b10111: q = 4'b1000;\n\t\t\t5'b11000: q = 4'b0001;\n\t\t\t5'b11001: q = 4'b0010;\n\t\t\t5'b11010: q = 4'b0100;\n\t\t\t5'b11011: q = 4'b1000;\n\t\t\t5'b11100: q = 4'b0001;\n\t\t\t5'b11101: q = 4'b0010;\n\t\t\t5'b11110: q = 4'b0100;\n\t\t\t5'b11111: q = 4'b1000;\n\t\t\tdefault: q = 4'b1111;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 40 out of 141 samples.", "passed": false}
{"task_id": "bugs_mux2", "description": "Find the bug and fix this 8-bit wide 2-to-1 mux.\n\n// module top_module (\n//     input sel,\n//     input [7:0] a,\n//     input [7:0] b,\n//     output out  );\n\n//     assign out = (~sel & a) | (sel & b);\n\n// endmodule", "prompt": "module top_module (\n\tinput sel,\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput reg [7:0] out\n);\n", "completion": "\talways @(*) begin\n\t\tif (sel == 1'b0) begin\n\t\t\tout = a;\n\t\tend else begin\n\t\t\tout = b;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 111 out of 114 samples.", "passed": false}
{"task_id": "mt2015_muxdff", "description": "Consider this Verilog module \"full_module\":\n\n// module full_module (\n//     input [2:0] r,\n//     input L,\n//     input clk,\n//     output reg [2:0] q\n);\n\n// always @(posedge clk) begin\n//     if (L) begin\n//         q <= r;\n//     end else begin\n//         q <= {q[1] ^ q[2], q[0], q[2]};\n//     end\n// end\n\n// endmodule\n\n// You want to create a hierarchical Verilog design where a flipflop and 2-1 multiplexer are in a submodule, and that submodule is instantiated three times in this code. Create the submodule called \"top_module\".\n", "prompt": "module top_module(\n\tinput clk,\n\tinput L,\n\tinput q_in,\n\tinput r_in,\n\toutput reg Q);\n", "completion": "\treg [2:0] q_reg;\n\treg [2:0] r_reg;\n\n\talways @(posedge clk) begin\n\t\tif (L) begin\n\t\t\tq_reg <= r_reg;\n\t\tend else begin\n\t\t\tq_reg <= {q_reg[1] ^ q_reg[2], q_reg[0], q_reg[2]};\n\t\tend\n\tend\n\n\tassign Q = q_reg[0];\n\n\talways @(posedge clk) begin\n\t\tr_reg <= r_in;\n\tend\n\n\nendmodule", "result": "failed: 93 out of 199 samples.", "passed": false}
{"task_id": "edgecapture", "description": "For each bit in a 32-bit vector, capture when the input signal changes from 1 in one clock cycle to 0 the next. \"Capture\" means that the output will remain 1 until the register is reset (active high synchronous reset).", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput [31:0] in,\n\toutput reg [31:0] out);\n", "completion": "\treg [31:0] prev_in;\n\treg [31:0] capture_mask;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tprev_in <= 0;\n\t\t\tcapture_mask <= 0;\n\t\t\tout <= 0;\n\t\tend else begin\n\t\t\tprev_in <= in;\n\t\t\tcapture_mask <= (in & ~prev_in);\n\t\t\tout <= (out | capture_mask);\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 115 out of 266 samples.", "passed": false}
{"task_id": "dff8", "description": "Create 8 D flip-flops. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_next;\n\n\talways @(posedge clk) begin\n\t\tq <= q_next;\n\tend\n\n\talways @(*) begin\n\t\tq_next = {q[6:0], d[0]};\n\tend\n\n\nendmodule", "result": "failed: 39 out of 41 samples.", "passed": false}
{"task_id": "ece241_2014_q1c", "description": "Assume that you have two 8-bit 2's complement numbers, a[7:0] and b[7:0]. These numbers are added to produce s[7:0]. Also compute whether a (signed) overflow has occurred.", "prompt": "module top_module (\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput [7:0] s,\n\toutput overflow\n);\n", "completion": "\twire [8:0] sum;\n\tassign sum = a + b;\n\tassign s = sum[7:0];\n\tassign overflow = sum[8];\n\n\nendmodule", "result": "failed: 55 out of 116 samples.", "passed": false}
{"task_id": "review2015_fsmonehot", "description": "Given the following Moore state machine with 3 input (d, done_counting, ack) and 3 outputs (shift_ena, counting, done). Unless otherwise stated in the diagram below, assume outputs are 0 and inputs are don't cares.\n\n// S () --d=0--> S\n// S () --d=1--> S1\n// S1 () --d=0--> S\n// S1 () --d=1--> S11\n// S11 () --d=0--> S110\n// S11 () --d=1--> S11\n// S110 () --d=0--> S\n// S110 () --d=1--> B0\n// B0 (shift_ena=1) -- (always go to next cycle) --> B1\n// B1 (shift_ena=1) -- (always go to next cycle) --> B2\n// B2 (shift_ena=1) -- (always go to next cycle) --> B3\n// B3 (shift_ena=1) -- (always go to next cycle) --> Count\n// Count (counting=1) --!(done_counting)--> Count\n// Count (counting=1) --(done_counting)--> Wait\n// Wait (done=1) --ack=0--> Wait\n// Wait (done=1) --ack=1--> S\n\n// At reset, the state machine starts in state \"S\". Derive next-state logic equations and output logic equations by inspection assuming the following one-hot encoding is used: (S, S1, S11, S110, B0, B1, B2, B3, Count, Wait) = (10'b0000000001, 10'b0000000010, 10'b0000000100, ... , 10'b1000000000)\n\n// Derive state transition and output logic equations by inspection assuming a one-hot encoding. Implement only the state transition logic and output logic (the combinational logic portion) for this state machine.\n\n// Write code that generates the following equations:\n\n// - B3_next -- next-state logic for state B3\n// - S_next\n// - S1_next\n// - Count_next\n// - Wait_next\n// - done -- output logic\n// - counting\n// - shift_ena\n", "prompt": "module top_module(\n    input d,\n    input done_counting,\n    input ack,\n    input [9:0] state,    // 10-bit one-hot current state\n    output B3_next,\n    output S_next,\n    output S1_next,\n    output Count_next,\n    output Wait_next,\n    output done,\n    output counting,\n    output shift_ena\n );\n", "completion": "    // Next-state logic for state B3\n    assign B3_next = (state[3] & shift_ena);\n\n    // Next-state logic for state S\n    assign S_next = (state[0] & ~d) | (state[1] & d);\n\n    // Next-state logic for state S1\n    assign S1_next = (state[1] & ~d) | (state[2] & d);\n\n    // Next-state logic for state Count\n    assign Count_next = (state[8] & ~done_counting) | (state[9] & done_counting);\n\n    // Next-state logic for state Wait\n    assign Wait_next = (state[9] & ~done & ~ack) | (state[0] & done & ack);\n\n    // Output logic\n    assign done = state[9];\n    assign counting = state[8];\n    assign shift_ena = state[3];\n\n\nendmodule", "result": "failed: 3188 out of 3303 samples.", "passed": false}
{"task_id": "counter_2bc", "description": "Build a two-bit saturating counter. The counter increments (up to a maximum of 3) when train_valid = 1 and train_taken = 1. It decrements (down to a minimum of 0) when train_valid = 1 and train_taken = 0. When not training (train_valid = 0), the counter keeps its value unchanged. areset is a positive edge triggered asynchronous reset that resets the counter to weakly not-taken (2'b01). Output state[1:0] is the two-bit counter value.", "prompt": "module top_module(\n    input clk,\n    input areset,\n    input train_valid,\n    input train_taken,\n    output logic [1:0] state\n);\n", "completion": "    always @(posedge clk or posedge areset) begin\n        if (areset) begin\n            state <= 2'b01;\n        end else if (train_valid) begin\n            if (train_taken) begin\n                if (state == 2'b11) begin\n                    state <= 2'b11;\n                end else begin\n                    state <= state + 1;\n                end\n            end else begin\n                if (state == 2'b00) begin\n                    state <= 2'b00;\n                end else begin\n                    state <= state - 1;\n                end\n            end\n        end\n    end\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_casez", "description": "Build a priority encoder for 8-bit inputs. Given an 8-bit vector, the output should report the first (least significant) bit in the vector that is 1. Report zero if the input vector has no bits that are high. For example, the input 8'b10010000 should output 3'd4, because bit[4] is first bit that is high.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput reg [2:0] pos\n);\n", "completion": "always @(*) begin\n\tcasez(in)\n\t\t8'b00000001: pos = 3'd0;\n\t\t8'b00000010: pos = 3'd1;\n\t\t8'b00000100: pos = 3'd2;\n\t\t8'b00001000: pos = 3'd3;\n\t\t8'b00010000: pos = 3'd4;\n\t\t8'b00100000: pos = 3'd5;\n\t\t8'b01000000: pos = 3'd6;\n\t\t8'b10000000: pos = 3'd7;\n\t\tdefault: pos = 3'd0;\n\tendcase\nend\n\n\nendmodule", "result": "failed: 147 out of 346 samples.", "passed": false}
{"task_id": "always_nolatches", "description": "Suppose you're building a circuit to process scancodes from a PS/2 keyboard for a game. Given the last two bytes of scancodes received, you need to indicate whether one of the arrow keys on the keyboard have been pressed. This involves a fairly simple mapping, which can be implemented as a case statement (or if-elseif) with four cases.\n// Scancode[15:0] | Arrow key\n// 16'he06b | left arrow\n// 16'he072 | down arrow\n// 16'he074 | right arrow\n// 16'he075 | up arrow\n// Anything else | none\n// Your circuit has one 16-bit input, and four outputs. Build this circuit that recognizes these four scancodes and asserts the correct output.\n\n", "prompt": "module top_module (\n\tinput [15:0] scancode,\n\toutput reg left,\n\toutput reg down,\n\toutput reg right,\n\toutput reg up\n);\n", "completion": "\talways @(*) begin\n\t\tcase (scancode)\n\t\t\t16'he06b: begin\n\t\t\t\tleft = 1;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he072: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 1;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he074: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 1;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\t\t16'he075: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 1;\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tleft = 0;\n\t\t\t\tdown = 0;\n\t\t\t\tright = 0;\n\t\t\t\tup = 0;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4j", "description": "Implement a 4-bit adder with full adders. The output sum should include the overflow bit.", "prompt": "module top_module (\n\tinput [3:0] x,\n\tinput [3:0] y,\n\toutput [4:0] sum\n);\n", "completion": "\twire [3:0] carry;\n\twire [3:0] sum_bits;\n\twire overflow;\n\n\t// Full adder for bit 0\n\tfull_adder fa0(x[0], y[0], 1'b0, sum_bits[0], carry[0]);\n\n\t// Full adder for bit 1\n\tfull_adder fa1(x[1], y[1], carry[0], sum_bits[1], carry[1]);\n\n\t// Full adder for bit 2\n\tfull_adder fa2(x[2], y[2], carry[1], sum_bits[2], carry[2]);\n\n\t// Full adder for bit 3\n\tfull_adder fa3(x[3], y[3], carry[2], sum_bits[3], carry[3]);\n\n\t// Output sum and overflow\n\tassign sum = {carry[3], sum_bits};\n\tassign overflow = carry[3];\n\nendmodule\n\nmodule full_adder (\n\tinput a,\n\tinput b,\n\tinput cin,\n\toutput sum,\n\toutput cout\n);\n\n\tassign sum = a ^ b ^ cin;\n\tassign cout = (a & b) | (a & cin) | (b & cin);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "history_shift", "description": "Build a 32-bit global history shift register, including support for rolling back state in response to a pipeline flush caused by a branch misprediction. When a branch prediction is made (predict_valid = 1), shift in predict_taken from the LSB side to update the branch history for the predicted branch. (predict_history[0] is the direction of the youngest branch.) When a branch misprediction occurs (train_mispredicted = 1), load the branch history register with the history after the completion of the mispredicted branch. This is the history before the mispredicted branch (train_history) concatenated with the actual result of the branch (train_taken). If both a prediction and misprediction occur at the same time, the misprediction takes precedence, because the pipeline flush will also flush out the branch that is currently making a prediction. predict_history is the value of the branch history register. areset is a positive edge triggered asynchronous reset that resets the history counter to zero.\n\n", "prompt": "module top_module\n(\n    input clk,\n    input areset,\n    input predict_valid,\n    input predict_taken,\n    output logic [31:0] predict_history,\n    \n    input train_mispredicted,\n    input train_taken,\n    input [31:0] train_history\n);\n", "completion": "    logic [31:0] history_reg;\n    \n    always @(posedge clk) begin\n        if (areset) begin\n            history_reg <= 0;\n        end else begin\n            if (predict_valid) begin\n                history_reg <= {history_reg[30:0], predict_taken};\n            end else if (train_mispredicted) begin\n                history_reg <= {train_history, train_taken};\n            end\n        end\n    end\n    \n    assign predict_history = history_reg;\n    \n\nendmodule", "result": "failed: 985 out of 2055 samples.", "passed": false}
{"task_id": "wire_decl", "description": "Implement the following circuit. Create two intermediate wires (named anything you want) to connect the AND and OR gates together. Note that the wire that feeds the NOT gate is really wire `out`, so you do not necessarily need to declare a third wire here. Notice how wires are driven by exactly one source (output of a gate), but can feed multiple inputs.\n\n// The circuit is composed of two layers. The first layer, counting from the input, is two AND gates: one whose input is connected to a and b, and the second is connected to c and d. The second layer there is an OR gate to OR the two AND outputs, connected the output 'out'. Additionally, there is an inverted output 'out_n'.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out,\n\toutput out_n );\n", "completion": "\twire and1_out, and2_out;\n\tand and1 (and1_out, a, b);\n\tand and2 (and2_out, c, d);\n\tor or1 (out, and1_out, and2_out);\n\tnot not1 (out_n, out);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "dff", "description": "Create a single D flip-flop.", "prompt": "module top_module(\n\tinput clk,\n\tinput d,\n\toutput reg q);\n", "completion": "\talways @(posedge clk) begin\n\t\tq <= d;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2013_q12", "description": "In this question, you will design a circuit for an 8x1 memory, where writing to the memory is accomplished by shifting-in bits, and reading is \"random access\", as in a typical RAM. You will then use the circuit to realize a 3-input logic function. First, create an 8-bit shift register with 8 D-type flip-flops. Label the flip-flop outputs from Q[0]...Q[7]. The shift register input should be called S, which feeds the input of Q[0] (MSB is shifted in first). The enable input is synchronous active high and controls whether to shift. Extend the circuit to have 3 additional inputs A,B,C and an output Z. The circuit's behaviour should be as follows: when ABC is 000, Z=Q[0], when ABC is 001, Z=Q[1], and so on. Your circuit should contain ONLY the 8-bit shift register, and multiplexers. ", "prompt": "module top_module (\n\tinput clk,\n\tinput enable,\n\tinput S,\n\tinput A,\n\tinput B,\n\tinput C,\n\toutput reg Z\n);\n", "completion": "reg [7:0] Q;\n\nalways @(posedge clk) begin\n\tif (enable) begin\n\t\tQ <= {Q[6:0], S};\n\tend\nend\n\nalways @(A, B, C, Q) begin\n\tcase ({A, B, C})\n\t\t3'b000: Z <= Q[0];\n\t\t3'b001: Z <= Q[1];\n\t\t3'b010: Z <= Q[2];\n\t\t3'b011: Z <= Q[3];\n\t\t3'b100: Z <= Q[4];\n\t\t3'b101: Z <= Q[5];\n\t\t3'b110: Z <= Q[6];\n\t\t3'b111: Z <= Q[7];\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "thermostat", "description": "A heating/cooling thermostat controls both a heater (during winter) and an air conditioner (during summer). Implement a circuit that will turn on and off the heater, air conditioning, and blower fan as appropriate. The thermostat can be in one of two modes: heating (mode = 1) and cooling (mode = 0). In heating mode, turn the heater on when it is too cold (too_cold = 1) but do not use the air conditioner. In cooling mode, turn the air conditioner on when it is too hot (too_hot = 1), but do not turn on the heater. When the heater or air conditioner are on, also turn on the fan to circulate the air. In addition, the user can also request the fan to turn on (fan_on = 1), even if the heater and air conditioner are off.", "prompt": "module top_module(\n\tinput mode,\n\tinput too_cold, \n\tinput too_hot,\n\tinput fan_on,\n\toutput heater,\n\toutput aircon,\n\toutput fan\n);\n", "completion": "\tassign heater = (mode == 1) ? 1'b0 : (too_cold == 1) ? 1'b1 : 1'b0;\n\tassign aircon = (mode == 0) ? 1'b0 : (too_hot == 1) ? 1'b1 : 1'b0;\n\tassign fan = (heater == 1 || aircon == 1) ? 1'b1 : (fan_on == 1) ? 1'b1 : 1'b0;\n\n\nendmodule", "result": "failed: 189 out of 248 samples.", "passed": false}
{"task_id": "ece241_2013_q2", "description": "A single-output digital system with four inputs (a,b,c,d) generates a logic-1 when 2, 7, or 15 appears on the inputs, and a logic-0 when 0, 1, 4, 5, 6, 9, 10, 13, or 14 appears. The input conditions for the numbers 3, 8, 11, and 12 never occur in this system. For example, 7 corresponds to a,b,c,d being set to 0,1,1,1, respectively. Determine the output out_sop in minimum sum-of-products form, and the output out_pos in minimum product-of-sums form.\n\n", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out_sop,\n\toutput out_pos\n);\n", "completion": "\twire w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14, w15, w16, w17, w18, w19, w20, w21, w22, w23, w24, w25, w26, w27, w28, w29, w30, w31, w32, w33, w34, w35, w36, w37, w38, w39, w40, w41, w42, w43, w44, w45, w46, w47, w48, w49, w50, w51, w52, w53, w54, w55, w56, w57, w58, w59, w60, w61, w62, w63, w64, w65, w66, w67, w68, w69, w70, w71, w72, w73, w74, w75, w76, w77, w78, w79, w80, w81, w82, w83, w84, w85, w86, w87, w88, w89, w90, w91, w92, w93, w94, w95, w96, w97, w98, w99, w100, w101, w102, w103, w104, w105, w106, w107, w108, w109, w110, w111, w112, w113, w114, w115, w116, w117, w118, w119, w120, w121, w122, w123, w124, w125, w126, w127;\n\n\tassign w1 = a & b & c & d;\n\tassign w2 = a & b & c;\n\tassign w3 = a & b & d;\n\tassign w4 = a & c & d;\n\tassign w5 = b & c & d;\n\tassign w6 = a & b;\n\tassign w7 = a & c;\n\tassign w8 = a & d;\n\tassign w9 = b & c;\n\tassign w10 = b & d;\n\tassign w11 = c & d;\n\tassign w12 = a;\n\tassign w13 = b;\n\tassign w14 = c;\n\tassign w15 = d;\n\tassign w16 = ~w1;\n\tassign w17 = ~w2;\n\tassign w18 = ~w3;\n\tassign w19 = ~w4;\n\tassign w20 = ~w5;\n\tassign w21 = ~w6;\n\tassign w22 = ~w7;\n\tassign w23 = ~w8;\n\tassign w24 = ~w9;\n\tassign w25 = ~w10;\n\tassign w26 = ~w11;\n\tassign w27 = ~w12;\n\tassign w28 = ~w13;\n\tassign w29 = ~w14;\n\tassign w30 = ~w15;\n\tassign w31 = w16 & w17 & w18 & w19 & w20 & w21 & w22 & w23 & w24 & w25 & w26 & w27 & w28 & w29 & w30;\n\tassign w32 = w16 & w17 & w18 & w19 & w20 & w21 & w22 & w23 & w24 & w25 & w26 & w27 & w28 & w29;\n\tassign w33 = w16 & w17 & w18 & w19 & w20 & w21 & w2\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "lfsr32", "description": "A linear feedback shift register is a shift register usually with a few XOR gates to produce the next state of the shift register. A Galois LFSR is one particular arrangement where bit positions with a \"tap\" are XORed with the output bit to produce each bit's next value, while bit positions without a tap shift. Build a 32-bit Galois LFSR with taps at bit positions 32, 22, 2, and 1. Reset should be active high synchronous, and should reset the output q to 32'h1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [31:0] q);\n", "completion": "\treg [31:0] lfsr;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tlfsr <= 32'h1;\n\t\t\tq <= 32'h1;\n\t\tend else begin\n\t\t\tlfsr <= {lfsr[30:0], lfsr[31] ^ lfsr[21] ^ lfsr[1] ^ lfsr[0]};\n\t\t\tq <= lfsr;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 400356 out of 400411 samples.", "passed": false}
{"task_id": "circuit3", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               0               \n// 5ns             0               0               0               0               0               \n// 10ns            0               0               0               0               0               \n// 15ns            0               0               0               0               0               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               0               \n// 30ns            0               0               1               1               0               \n// 35ns            0               1               0               0               0               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               1               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               1               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               1               \n// 75ns            1               1               0               0               0               \n// 80ns            1               1               0               1               1               \n// 85ns            1               1               1               0               1               \n// 90ns            1               1               1               1               1               ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = (a & b) | (c & d);\n\n\nendmodule", "result": "failed: 49 out of 121 samples.", "passed": false}
{"task_id": "7420", "description": "The 7400-series integrated circuits are a series of digital chips with a few gates each. The 7420 is a chip with two 4-input NAND gates.\n\n// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.", "prompt": "module top_module(\n\tinput p1a, \n\tinput p1b, \n\tinput p1c, \n\tinput p1d, \n\toutput p1y, \n\tinput p2a, \n\tinput p2b, \n\tinput p2c, \n\tinput p2d, \n\toutput p2y\n);\n", "completion": "\twire nand1_out, nand2_out;\n\n\tnand nand1(nand1_out, p1a, p1b, p1c, p1d);\n\tnand nand2(nand2_out, p2a, p2b, p2c, p2d);\n\n\tassign p1y = nand1_out;\n\tassign p2y = nand2_out;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "popcount255", "description": "A \"population count\" circuit counts the number of '1's in an input vector. Build a population count circuit for a 255-bit input vector.", "prompt": "module top_module (\n\tinput [254:0] in,\n\toutput reg [7:0] out\n);\n", "completion": "wire [7:0] count1, count2, count3, count4, count5, count6, count7, count8;\n\npop_count_8bit pc1(.in(in[7:0]), .out(count1));\npop_count_8bit pc2(.in(in[15:8]), .out(count2));\npop_count_8bit pc3(.in(in[23:16]), .out(count3));\npop_count_8bit pc4(.in(in[31:24]), .out(count4));\npop_count_8bit pc5(.in(in[39:32]), .out(count5));\npop_count_8bit pc6(.in(in[47:40]), .out(count6));\npop_count_8bit pc7(.in(in[55:48]), .out(count7));\npop_count_8bit pc8(.in(in[63:56]), .out(count8));\n\nalways @(*) begin\n\tout = count1 + count2 + count3 + count4 + count5 + count6 + count7 + count8;\nend\n\nendmodule\n\nmodule pop_count_8bit (\n\tinput [7:0] in,\n\toutput reg [7:0] out\n);\n\nalways @(*) begin\n\tout = in[0] + in[1] + in[2] + in[3] + in[4] + in[5] + in[6] + in[7];\nend\n\n\nendmodule", "result": "failed: 202 out of 215 samples.", "passed": false}
{"task_id": "gatesv", "description": "You are given a four-bit input vector in[3:0]. We want to know some relationships between each bit and its neighbour: \n// (1) out_both: Each bit of this output vector should indicate whether both the corresponding input bit and its neighbour to the left (higher index) are '1'. For example, out_both[2] should indicate if in[2] and in[3] are both 1. Since in[3] has no neighbour to the left, the answer is obvious so we don't need to know out_both[3]. \n// (2) out_any: Each bit of this output vector should indicate whether any of the corresponding input bit and its neighbour to the right are '1'. For example, out_any[2] should indicate if either in[2] or in[1] are 1. Since in[0] has no neighbour to the right, the answer is obvious so we don't need to know out_any[0]. \n// (3) out_different: Each bit of this output vector should indicate whether the corresponding input bit is different from its neighbour to the left. For example, out_different[2] should indicate if in[2] is different from in[3]. For this part, treat the vector as wrapping around, so in[3]'s neighbour to the left is in[0].", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput [2:0] out_both,\n\toutput [3:1] out_any,\n\toutput [3:0] out_different\n);\n", "completion": "\tassign out_both[2] = in[2] & in[3];\n\tassign out_both[1] = in[1] & in[2];\n\tassign out_both[0] = in[0] & in[1];\n\n\tassign out_any[3] = in[3] | in[0];\n\tassign out_any[2] = in[2] | in[3] | in[0];\n\tassign out_any[1] = in[1] | in[2] | in[0];\n\n\tassign out_different[3] = in[3] ^ in[0];\n\tassign out_different[2] = in[2] ^ in[3];\n\tassign out_different[1] = in[1] ^ in[2];\n\tassign out_different[0] = in[0] ^ in[1];\n\n\nendmodule", "result": "failed: 109 out of 213 samples.", "passed": false}
{"task_id": "circuit6", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a                  q            \n// 0ns             x                  x            \n// 5ns             x                  x            \n// 10ns            x                  x            \n// 15ns            0               1232            \n// 20ns            1               aee0            \n// 25ns            2               27d4            \n// 30ns            3               5a0e            \n// 35ns            4               2066            \n// 40ns            5               64ce            \n// 45ns            6               c526            \n// 50ns            7               2f19            \n// 55ns            0               1232            \n// 60ns            1               aee0            \n// 65ns            2               27d4            \n// 70ns            4               2066            \n// 75ns            1               aee0            \n// 80ns            1               aee0            \n// 85ns            3               5a0e            \n// 90ns            5               64ce            ", "prompt": "module top_module (\n\tinput [2:0] a, \n\toutput reg [15:0] q\n);\n", "completion": "\talways @(*) begin\n\t\tcase (a)\n\t\t\t3'b000: q = 16'h1232;\n\t\t\t3'b001: q = 16'haee0;\n\t\t\t3'b010: q = 16'h27d4;\n\t\t\t3'b011: q = 16'h5a0e;\n\t\t\t3'b100: q = 16'h2066;\n\t\t\t3'b101: q = 16'h64ce;\n\t\t\t3'b110: q = 16'hc526;\n\t\t\t3'b111: q = 16'h2f19;\n\t\t\tdefault: q = 16'h0000;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "countslow", "description": "Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is active high synchronous, and should reset the counter to 0. We want to be able to pause the counter rather than always incrementing every clock cycle, so the \"slowena\" input if high indicates when the counter should increment. ", "prompt": "module top_module(\n\tinput clk,\n\tinput slowena,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else if (slowena) begin\n\t\t\tif (q == 4'b1001) begin\n\t\t\t\tq <= 4'b0000;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4f", "description": "Implement the following circuit in Verilog. Two inputs (in1 and in2) go to an AND gate, but the in2 input to the AND gate has a bubble. The output of the AND gate is connected to 'out'.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\toutput logic out\n);\n", "completion": "\tand gate1 (out, in1, in2);\n\n\nendmodule", "result": "failed: 49 out of 100 samples.", "passed": false}
{"task_id": "m2014_q4h", "description": "The module assigns the output port to the same value as the input port combinationally.", "prompt": "module top_module(\n\tinput in,\n\toutput out);\n", "completion": "\tassign out = in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm1", "description": "Consider the follow Moore machine with the diagram described below:\n\n// B (1) --0--> A\n// B (1) --1--> B\n// A (0) --0--> B\n// A (0) --1--> A\n\n// Write Verilog implementing this state machine. It should asynchronously reset into state B if reset if high.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= 2'b10; // reset to state B\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin // state A\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b10; // go to state B\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b00; // stay in state A\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b01: begin // state B\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 2'b00; // go to state A\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01; // stay in state B\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin // state B\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 2'b00; // go to state A\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01; // stay in state B\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b11: begin // state A\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b10; // go to state B\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b11; // stay in state A\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\tassign out = (state == 2'b00) ? 1'b0 : 1'b1;\n\n\nendmodule", "result": "failed: 82 out of 228 samples.", "passed": false}
{"task_id": "dualedge", "description": "A dual-edge triggered flip-flop is triggered on both edges of the clock. However, FPGAs don't have dual-edge triggered flip-flops, and always @(posedge clk or negedge clk) is not accepted as a legal sensitivity list. Build a circuit that functionally behaves like a dual-edge triggered flip-flop.", "prompt": "module top_module(\n\tinput clk,\n\tinput d,\n\toutput reg q);\n", "completion": "\treg q_next;\n\n\talways @(posedge clk) begin\n\t\tq_next <= ~q;\n\tend\n\n\talways @(negedge clk) begin\n\t\tq <= q_next;\n\tend\n\n\nendmodule", "result": "failed: 223 out of 224 samples.", "passed": false}
{"task_id": "xnorgate", "description": "Create a module that implements an XNOR gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = ~(a ^ b);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "mt2015_q4", "description": "Module A implements the boolean function z = (x^y) & x.\n\n// Module B can be described by the following simulation waveform: \n\n// time            x               y               z               \n// 0ns             0               0               1               \n// 5ns             0               0               1               \n// 10ns            0               0               1               \n// 15ns            0               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               0               \n// 30ns            1               0               0               \n// 35ns            0               1               0               \n// 40ns            0               1               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               1               \n// 60ns            0               1               0               \n// 65ns            0               1               0               \n// 70ns            1               1               1               \n// 75ns            0               1               0               \n// 80ns            0               1               0               \n// 85ns            0               1               0               \n// 90ns            1               0               0               \n\n\n// Now consider a top-level that uses two A submodules and two B submodules. The first input of all four submodules is connect to input 'x', and the second input of all four submodules is connected to 'y'. The output of the first A submodule is connected to a two-input OR, along with the output of the first B submodule. The second pair of A and B submodules is similarly connected to an AND gate. The output of the OR and the AND is connected to an XOR, whose output is 'z'.\n\n// Implement this circuit in Verilog.", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\twire a1_z, a2_z, b1_z, b2_z, or_out, and_out;\n\n\tA a1(.x(x), .y(y), .z(a1_z));\n\tA a2(.x(x), .y(y), .z(a2_z));\n\tB b1(.x(x), .y(y), .z(b1_z));\n\tB b2(.x(x), .y(y), .z(b2_z));\n\n\tor(or_out, a1_z, b1_z);\n\tand(and_out, a2_z, b2_z);\n\txor(z, or_out, and_out);\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "rotate100", "description": "Build a 100-bit left/right rotator, with synchronous load and left/right enable. A rotator shifts-in the shifted-out bit from the other end of the register, unlike a shifter that discards the shifted-out bit and shifts in a zero. If enabled, a rotator rotates the bits around and does not modify/discard them. \n// (1) load: Loads shift register with data[99:0] instead of rotating. Synchronous active high.\n// (2) ena[1:0]: Synchronous. Chooses whether and which direction to rotate: \n//     (a) 2'b01 rotates right by one bit, \n//     (b) 2'b10 rotates left by one bit, \n//     (c) 2'b00 and 2'b11 do not rotate. \n// (3) q: The contents of the rotator.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [1:0] ena,\n\tinput [99:0] data,\n\toutput reg [99:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tcase (ena)\n\t\t\t\t2'b01: q <= {q[0], q[99:1]};\n\t\t\t\t2'b10: q <= {q[98:0], q[99]};\n\t\t\t\t2'b00, 2'b11: q <= q;\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "review2015_count1k", "description": "Build a counter that counts from 0 to 999, inclusive, with a period of 1000 cycles. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [9:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 10'b0;\n\t\tend else begin\n\t\t\tif (q == 10'd999) begin\n\t\t\t\tq <= 10'b0;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "notgate", "description": "Create a module that implements a NOT gate.", "prompt": "module top_module(\n\tinput in,\n\toutput out\n);\n", "completion": "\tassign out = ~in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm_onehot", "description": "Given the follow state machine with 1 input and 2 outputs (the outputs are given as \"(out1, out2)\"):\n\n// S0 (0, 0) --0--> S0\n// S0 (0, 0) --1--> S1\n// S1 (0, 0) --0--> S0\n// S1 (0, 0) --1--> S2\n// S2 (0, 0) --0--> S0\n// S2 (0, 0) --1--> S3\n// S3 (0, 0) --0--> S0\n// S3 (0, 0) --1--> S4\n// S4 (0, 0) --0--> S0\n// S4 (0, 0) --1--> S5\n// S5 (0, 0) --0--> S8\n// S5 (0, 0) --1--> S6\n// S6 (0, 0) --0--> S9\n// S6 (0, 0) --1--> S7\n// S7 (0, 1) --0--> S0\n// S7 (0, 1) --1--> S7\n// S8 (1, 0) --0--> S0\n// S8 (1, 0) --1--> S1\n// S9 (1, 1) --0--> S0\n// S9 (1, 1) --1--> S1\n\n// Suppose this state machine uses one-hot encoding, where state[0] through state[9] correspond to the states S0 though S9, respectively. The outputs are zero unless otherwise specified.\n\n// Write Verilog implementing the state transition logic and output logic portions of the state machine (but not the state flip-flops). You are given the current state in state[9:0] and must produce next_state[9:0] and the two outputs. Derive the logic equations by inspection assuming a one-hot encoding.", "prompt": "module top_module (\n\tinput in,\n\tinput [9:0] state,\n\toutput [9:0] next_state,\n\toutput out1,\n\toutput out2);\n", "completion": "\tassign out1 = 0;\n\tassign out2 = 0;\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t// S0 (0, 0) --0--> S0\n\t\t\t// S0 (0, 0) --1--> S1\n\t\t\t// S1 (0, 0) --0--> S0\n\t\t\t// S1 (0, 0) --1--> S2\n\t\t\t// S2 (0, 0) --0--> S0\n\t\t\t// S2 (0, 0) --1--> S3\n\t\t\t// S3 (0, 0) --0--> S0\n\t\t\t// S3 (0, 0) --1--> S4\n\t\t\t// S4 (0, 0) --0--> S0\n\t\t\t// S4 (0, 0) --1--> S5\n\t\t\t// S5 (0, 0) --0--> S8\n\t\t\t// S5 (0, 0) --1--> S6\n\t\t\t// S6 (0, 0) --0--> S9\n\t\t\t// S6 (0, 0) --1--> S7\n\t\t\t// S7 (0, 1) --0--> S0\n\t\t\t// S7 (0, 1) --1--> S7\n\t\t\t// S8 (1, 0) --0--> S0\n\t\t\t// S8 (1, 0) --1--> S1\n\t\t\t// S9 (1, 1) --0--> S0\n\t\t\t// S9 (1, 1) --1--> S1\n\t\t\t10'b0000000000: begin\n\t\t\t\tnext_state = 10'b0000000000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t10'b0000000001: begin\n\t\t\t\tnext_state = 10'b0000000010;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t10'b0000000010: begin\n\t\t\t\tnext_state = 10'b0000000000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t10'b0000000011: begin\n\t\t\t\tnext_state = 10'b0000000100;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t10'b0000000100: begin\n\t\t\t\tnext_state = 10'b0000000000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t10'b0000000101: begin\n\t\t\t\tnext_state = 10'b0000001000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t10'b0000000110: begin\n\t\t\t\tnext_state = 10'b0000010000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t10'b0000000111: begin\n\t\t\t\tnext_state = 10'b0000000000;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 1;\n\t\t\tend\n\t\t\t10'b0000001000: begin\n\t\t\t\tnext_state = 10'b0000000000;\n\t\t\t\tout1 = 1;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t10'b0000001001: begin\n\t\t\t\tnext_state = 10'b0000000001;\n\t\t\t\tout1 = 0;\n\t\t\t\tout2 = 0;\n\t\t\tend\n\t\t\t10'b0000001010: begin\n\t\t\t\tnext_state = 10'b0000000000;\n\t\t\t\tout1 = 1;\n\t\t\t\tout2 = 1\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "ece241_2013_q7", "description": "A JK flip-flop has the below truth table. Note: Qold is the output of the flip-flop before the positive clock edge.\n// J | K | Q\n// 0 | 0 | Qold\n// 0 | 1 | 0\n// 1 | 0 | 1\n// 1 | 1 | ~Qold", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\toutput reg Q\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (j == 0 && k == 0) begin\n\t\t\tQ <= Q;\n\t\tend else if (j == 0 && k == 1) begin\n\t\t\tQ <= 0;\n\t\tend else if (j == 1 && k == 0) begin\n\t\t\tQ <= 1;\n\t\tend else if (j == 1 && k == 1) begin\n\t\t\tQ <= ~Q;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "popcount3", "description": "A \"population count\" circuit counts the number of '1's in an input vector. Build a population count circuit for a 3-bit input vector.", "prompt": "module top_module (\n\tinput [2:0] in,\n\toutput [1:0] out\n);\n", "completion": "\twire [1:0] temp1;\n\twire [1:0] temp2;\n\n\tpop_count_1bit pop1(in[0], temp1[0]);\n\tpop_count_1bit pop2(in[1], temp1[1]);\n\tpop_count_1bit pop3(in[2], temp2[0]);\n\n\tassign out[0] = temp1[0] + temp1[1];\n\tassign out[1] = temp2[0];\n\nendmodule\n\nmodule pop_count_1bit (\n\tinput in,\n\toutput out\n);\n\n\tassign out = in;\n\n\nendmodule", "result": "failed: 140 out of 220 samples.", "passed": false}
{"task_id": "vector5", "description": "Given five 1-bit signals (a, b, c, d, and e), compute all 25 pairwise one-bit comparisons in the 25-bit output vector. The output should be 1 if the two bits being compared are equal. Example: out[24] = ~a ^ a; out[23] = ~a ^ b; out[22] = ~a ^ c; ... out[ 1] = ~e ^ d; out[ 0] = ~e ^ e.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\tinput d,\n\tinput e,\n\toutput [24:0] out\n);\n", "completion": "\tassign out[24] = ~a ^ a;\n\tassign out[23] = ~a ^ b;\n\tassign out[22] = ~a ^ c;\n\tassign out[21] = ~a ^ d;\n\tassign out[20] = ~a ^ e;\n\tassign out[19] = ~b ^ a;\n\tassign out[18] = ~b ^ b;\n\tassign out[17] = ~b ^ c;\n\tassign out[16] = ~b ^ d;\n\tassign out[15] = ~b ^ e;\n\tassign out[14] = ~c ^ a;\n\tassign out[13] = ~c ^ b;\n\tassign out[12] = ~c ^ c;\n\tassign out[11] = ~c ^ d;\n\tassign out[10] = ~c ^ e;\n\tassign out[ 9] = ~d ^ a;\n\tassign out[ 8] = ~d ^ b;\n\tassign out[ 7] = ~d ^ c;\n\tassign out[ 6] = ~d ^ d;\n\tassign out[ 5] = ~d ^ e;\n\tassign out[ 4] = ~e ^ a;\n\tassign out[ 3] = ~e ^ b;\n\tassign out[ 2] = ~e ^ c;\n\tassign out[ 1] = ~e ^ d;\n\tassign out[ 0] = ~e ^ e;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "lemmings1", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. Implement a Moore state machine with two states, two inputs, and one output (internal to the module) that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\toutput walk_left,\n\toutput walk_right\n);\n", "completion": "reg [1:0] state;\n\nparameter [1:0] WALK_LEFT = 2'b00;\nparameter [1:0] WALK_RIGHT = 2'b01;\n\nalways @(posedge clk or posedge areset) begin\n\tif (areset) begin\n\t\tstate <= WALK_LEFT;\n\tend else begin\n\t\tcase (state)\n\t\t\tWALK_LEFT: begin\n\t\t\t\tif (bump_right) begin\n\t\t\t\t\tstate <= WALK_RIGHT;\n\t\t\t\tend\n\t\t\tend\n\t\t\tWALK_RIGHT: begin\n\t\t\t\tif (bump_left) begin\n\t\t\t\t\tstate <= WALK_LEFT;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend\n\nassign walk_left = (state == WALK_LEFT);\nassign walk_right = (state == WALK_RIGHT);\n\n\nendmodule", "result": "failed: 186 out of 229 samples.", "passed": false}
{"task_id": "circuit1", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               q               \n// 0ns             0               0               0               \n// 5ns             0               0               0               \n// 10ns            0               0               0               \n// 15ns            0               0               0               \n// 20ns            0               0               0               \n// 25ns            0               1               0               \n// 30ns            0               1               0               \n// 35ns            1               0               0               \n// 40ns            1               0               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               0               \n// 60ns            0               0               0               \n// 65ns            0               1               0               \n// 70ns            0               1               0               \n// 75ns            1               0               0               \n// 80ns            1               0               0               \n// 85ns            1               1               1               \n// 90ns            1               1               1               \n", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\toutput q\n);\n", "completion": "\tassign q = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "7458", "description": "The 7458 is a chip with four AND gates and two OR gates. Create a module in Verilog with the same functionality as the 7458 chip. It has 10 inputs and 2 outputs. You may choose to use an `assign` statement to drive each of the output wires, or you may choose to declare (four) wires for use as intermediate signals, where each internal wire is driven by the output of one of the AND gates.\n\n// In this circuit, p1y should be the OR of two 3-input AND gates: one that ANDs p1a, p1b, and p1c, and the second that ANDs p1d, p1e, and p1f. The output p2y is the OR of two 2-input AND gates: one that ANDs p2a and p2b, and the second that ANDs p2c and p2d.", "prompt": "module top_module(\n\tinput p1a, \n\tinput p1b, \n\tinput p1c, \n\tinput p1d,\n\tinput p1e,\n\tinput p1f,\n\toutput p1y, \n\tinput p2a, \n\tinput p2b, \n\tinput p2c, \n\tinput p2d, \n\toutput p2y\n);\n", "completion": "\twire and1, and2, and3, and4, and5, and6, and7, and8;\n\n\tassign and1 = p1a & p1b & p1c;\n\tassign and2 = p1d & p1e & p1f;\n\tassign and3 = p2a & p2b;\n\tassign and4 = p2c & p2d;\n\n\tassign p1y = and1 | and2;\n\tassign p2y = and3 | and4;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q3c", "description": "Given the state-assigned table shown below, implement the logic functions Y[0] and z.\n// Present state y[2:0] | Next state Y[2:0] x=0, Next state Y[2:0] x=1 | Output z\n// 000 | 000, 001 | 0\n// 001 | 001, 100 | 0\n// 010 | 010, 001 | 0\n// 011 | 001, 010 | 1\n// 100 | 011, 100 | 1\n", "prompt": "module top_module (\n\tinput clk,\n\tinput x,\n\tinput [2:0] y,\n\toutput reg Y0,\n\toutput reg z\n);\n", "completion": "\talways @(posedge clk) begin\n\t\tcase (y)\n\t\t\t3'b000: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (x == 0) begin\n\t\t\t\t\tY0 <= 1'b1;\n\t\t\t\t\tz <= 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tY0 <= 1'b0;\n\t\t\t\t\tz <= 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 85 out of 200 samples.", "passed": false}
{"task_id": "m2014_q4e", "description": "Implement a 2-input NOR gate.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\toutput logic out\n);\n", "completion": "\tassign out = ~(in1 | in2);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "wire4", "description": "Create a module with 3 inputs and 4 outputs that behaves like wires that makes these connections: a -> w\n// ; b -> x; b -> y; c -> z.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput c,\n\toutput w,\n\toutput x,\n\toutput y,\n\toutput z  );\n", "completion": "\tassign w = a;\n\tassign x = b;\n\tassign y = b;\n\tassign z = c;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4b", "description": "Implement a D flip flop, positive edge triggered, with an asynchronous reset \"ar\".", "prompt": "module top_module (\n\tinput clk,\n\tinput d,\n\tinput ar,\n\toutput logic q\n);\n", "completion": "always @(posedge clk or negedge ar) begin\n\tif (ar == 0) begin\n\t\tq <= 0;\n\tend else begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "failed: 20 out of 100 samples.", "passed": false}
{"task_id": "always_case", "description": "Create a 6-to-1 multiplexer. When sel is between 0 and 5, choose the corresponding data input. Otherwise, output 0. The data inputs and outputs are all 4 bits wide.", "prompt": "module top_module (\n\tinput [2:0] sel,\n\tinput [3:0] data0,\n\tinput [3:0] data1,\n\tinput [3:0] data2,\n\tinput [3:0] data3,\n\tinput [3:0] data4,\n\tinput [3:0] data5,\n\toutput reg [3:0] out\n);\n", "completion": "always @(*) begin\n\tcase(sel)\n\t\t3'b000: out = data0;\n\t\t3'b001: out = data1;\n\t\t3'b010: out = data2;\n\t\t3'b011: out = data3;\n\t\t3'b100: out = data4;\n\t\t3'b101: out = data5;\n\t\tdefault: out = 4'b0000;\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "timer", "description": "Implement a timer that counts down for a given number of clock cycles, then asserts a signal to indicate that the given duration has elapsed. A good way to implement this is with a down-counter that asserts an output signal when the count becomes 0. At each clock cycle: \n// (1) If load = 1, load the internal counter with the 10-bit data, the number of clock cycles the timer should count before timing out. The counter can be loaded at any time, including when it is still counting and has not yet reached 0. \n// (2) If load = 0, the internal counter should decrement by 1. The output signal tc (\"terminal count\") indicates whether the internal counter has reached 0. Once the internal counter has reached 0, it should stay 0 (stop counting) until the counter is loaded again.\n\n", "prompt": "module top_module(\n\tinput clk, \n\tinput load, \n\tinput [9:0] data, \n\toutput tc\n);\n", "completion": "\treg [9:0] counter;\n\treg tc_reg;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tcounter <= data;\n\t\t\ttc_reg <= 0;\n\t\tend else if (counter > 0) begin\n\t\t\tcounter <= counter - 1;\n\t\t\ttc_reg <= 0;\n\t\tend else begin\n\t\t\ttc_reg <= 1;\n\t\tend\n\tend\n\n\tassign tc = tc_reg;\n\n\nendmodule", "result": "failed: 132 out of 7127 samples.", "passed": false}
{"task_id": "review2015_fsmseq", "description": "Build a finite-state machine that searches for the sequence 1101 in an input bit stream. When the sequence is found, it should set start_shifting to 1, forever, until reset. Reset is active high synchronous.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput data,\n\toutput start_shifting);\n", "completion": "\tparameter IDLE = 2'b00;\n\tparameter BIT1 = 2'b01;\n\tparameter BIT2 = 2'b10;\n\tparameter BIT3 = 2'b11;\n\n\treg [1:0] state;\n\treg [3:0] shift_reg;\n\n\tassign start_shifting = (state == BIT3);\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\t\tshift_reg <= 4'b0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (data == 1'b1) begin\n\t\t\t\t\t\tstate <= BIT1;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tBIT1: begin\n\t\t\t\t\tif (data == 1'b1) begin\n\t\t\t\t\t\tstate <= BIT2;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tBIT2: begin\n\t\t\t\t\tif (data == 1'b0) begin\n\t\t\t\t\t\tstate <= BIT3;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tBIT3: begin\n\t\t\t\t\tif (data == 1'b1) begin\n\t\t\t\t\t\tstate <= BIT1;\n\t\t\t\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tshift_reg <= 4'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 306 out of 643 samples.", "passed": false}
{"task_id": "dff8r", "description": "Create 8 D flip-flops with active high synchronous reset setting the output to zero. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput reset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] dff_out;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tdff_out <= 8'b0;\n\t\tend else begin\n\t\t\tdff_out <= d;\n\t\tend\n\tend\n\n\tassign q = dff_out;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "edgedetect2", "description": "For each bit in an 8-bit vector, detect when the input signal changes from one clock cycle to the next (detect any edge). The output bit should be set the cycle after a 0 to 1 transition occurs.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] in,\n\toutput reg [7:0] anyedge);\n", "completion": "\treg [7:0] prev_in;\n\n\talways @(posedge clk) begin\n\t\tprev_in <= in;\n\tend\n\n\talways @(posedge clk) begin\n\t\tfor (int i = 0; i < 8; i = i + 1) begin\n\t\t\tif (in[i] != prev_in[i]) begin\n\t\t\t\tanyedge[i] <= 1'b1;\n\t\t\tend else begin\n\t\t\t\tanyedge[i] <= 1'b0;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "count1to10", "description": "Make a decade counter that counts 1 through 10, inclusive. The reset input is active high synchronous, and should reset the counter to 1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0001;\n\t\tend else if (q == 4'b1010) begin\n\t\t\tq <= 4'b0001;\n\t\tend else begin\n\t\t\tq <= q + 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit9", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               q               \n// 0ns             0               1               x               \n// 5ns             1               1               4               \n// 10ns            0               1               4               \n// 15ns            1               1               4               \n// 20ns            0               1               4               \n// 25ns            1               1               4               \n// 30ns            0               1               4               \n// 35ns            1               1               4               \n// 40ns            0               1               4               \n// 45ns            1               0               4               \n// 50ns            0               0               4               \n// 55ns            1               0               5               \n// 60ns            0               0               5               \n// 65ns            1               0               6               \n// 70ns            0               0               6               \n// 75ns            1               0               0               \n// 80ns            0               0               0               \n// 85ns            1               0               1               \n// 90ns            0               0               1               ", "prompt": "module top_module (\n\tinput clk,\n\tinput a, \n\toutput reg [2:0] q\n);\n", "completion": "always @(posedge clk) begin\n\tif (a) begin\n\t\tq <= q + 1;\n\tend else begin\n\t\tq <= 0;\n\tend\nend\n\n\nendmodule", "result": "failed: 212 out of 245 samples.", "passed": false}
{"task_id": "lfsr5", "description": "A linear feedback shift register is a shift register usually with a few XOR gates to produce the next state of the shift register. A Galois LFSR is one particular arrangement where bit positions with a \"tap\" are XORed with the output bit to produce its next value, while bit positions without a tap shift. If the taps positions are carefully chosen, the LFSR can be made to be \"maximum-length\". A maximum-length LFSR of n bits cycles through 2**n-1 states before repeating (the all-zero state is never reached). Build a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3. The active-high synchronous reset should reset the LFSR output to 1.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [4:0] q);\n", "completion": "\treg [4:0] lfsr;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tlfsr <= 5'b00001;\n\t\tend else begin\n\t\t\tlfsr <= {lfsr[3], lfsr[4] ^ lfsr[2], lfsr[0], lfsr[1]};\n\t\tend\n\tend\n\n\tassign q = lfsr;\n\n\nendmodule", "result": "failed: 4276 out of 4443 samples.", "passed": false}
{"task_id": "bugs_addsubz", "description": "The following adder-subtractor with zero flag doesn't work. Fix the bug(s).\n\n// synthesis verilog_input_version verilog_2001\n// module top_module ( \n//     input do_sub,\n//     input [7:0] a,\n//     input [7:0] b,\n//     output reg [7:0] out,\n//     output reg result_is_zero\n// );//\n\n//     always @(*) begin\n//         case (do_sub)\n//           0: out = a+b;\n//           1: out = a-b;\n//         endcase\n\n//         if (~out)\n//             result_is_zero = 1;\n//     end\n\n// endmodule", "prompt": "module top_module (\n\tinput do_sub,\n\tinput [7:0] a,\n\tinput [7:0] b,\n\toutput reg [7:0] out,\n\toutput reg result_is_zero\n);\n", "completion": "\talways @(*) begin\n\t\tcase (do_sub)\n\t\t\t0: out = a+b;\n\t\t\t1: out = a-b;\n\t\tendcase\n\n\t\tif (out == 8'b0)\n\t\t\tresult_is_zero = 1;\n\t\telse\n\t\t\tresult_is_zero = 0;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q3", "description": "Consider the function f shown in the Karnaugh map below. d is don't-care, which means you may choose to output whatever value is convenient. Implement this function. \n//        x[1]x[2]\n// x[3]x[4]   00 01 11 10\n//  00 | d | 0 | d | d |\n//  01 | 0 | d | 1 | 0 |\n//  11 | 1 | 1 | d | d |\n//  10 | 1 | 1 | 0 | d |", "prompt": "module top_module (\n\tinput [4:1] x,\n\toutput logic f\n);\n", "completion": "\talways_comb begin\n\t\tcase ({x[4], x[3]})\n\t\t\t2'b00: f = 1'b0;\n\t\t\t2'b01: f = 1'b0;\n\t\t\t2'b10: f = 1'b1;\n\t\t\t2'b11: f = 1'b1;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "bugs_case", "description": "This combinational circuit is supposed to recognize 8-bit keyboard scancodes for keys 0 through 9. It should indicate whether one of the 10 cases were recognized (valid), and if so, which key was detected. If the 8-bit input is 8'h45, 8'h16, 8'h1e, 8'h26, 8'h25, 8'h2e, 8'h36, 8'h3d, 8'h3e, or 8'h46, the 4-bit output will be set to 0, 1, 2, 3, 4, 5, 6, 7, 8, or 9 respectively, the 1-bit valid would be set to 1. If the input does not match any of the cases, both output signals would be set to 0.", "prompt": "module top_module (\n\tinput [7:0] code,\n\toutput reg [3:0] out,\n\toutput reg valid\n);\n", "completion": "always @(*) begin\n\tcase (code)\n\t\t8'h45: begin // key 0\n\t\t\tout = 4'b0000;\n\t\t\tvalid = 1'b1;\n\t\tend\n\t\t8'h16: begin // key 1\n\t\t\tout = 4'b0001;\n\t\t\tvalid = 1'b1;\n\t\tend\n\t\t8'h1e: begin // key 2\n\t\t\tout = 4'b0010;\n\t\t\tvalid = 1'b1;\n\t\tend\n\t\t8'h26: begin // key 3\n\t\t\tout = 4'b0011;\n\t\t\tvalid = 1'b1;\n\t\tend\n\t\t8'h25: begin // key 4\n\t\t\tout = 4'b0100;\n\t\t\tvalid = 1'b1;\n\t\tend\n\t\t8'h2e: begin // key 5\n\t\t\tout = 4'b0101;\n\t\t\tvalid = 1'b1;\n\t\tend\n\t\t8'h36: begin // key 6\n\t\t\tout = 4'b0110;\n\t\t\tvalid = 1'b1;\n\t\tend\n\t\t8'h3d: begin // key 7\n\t\t\tout = 4'b0111;\n\t\t\tvalid = 1'b1;\n\t\tend\n\t\t8'h3e: begin // key 8\n\t\t\tout = 4'b1000;\n\t\t\tvalid = 1'b1;\n\t\tend\n\t\t8'h46: begin // key 9\n\t\t\tout = 4'b1001;\n\t\t\tvalid = 1'b1;\n\t\tend\n\t\tdefault: begin // invalid key\n\t\t\tout = 4'b0000;\n\t\t\tvalid = 1'b0;\n\t\tend\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vectorr", "description": "Given an 8-bit input vector [7:0], reverse its bit ordering.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput [7:0] out\n);\n", "completion": "\tassign out = {in[0], in[1], in[2], in[3], in[4], in[5], in[6], in[7]};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap3", "description": "Implement the circuit described by the Karnaugh map below. d is don't-care, which means you may choose to output whatever value is convenient.\n\n//        ab\n// cd   01 00 10 11\n//  00 | d | 0 | 1 | 1 |\n//  01 | 0 | 0 | d | d |\n//  11 | 0 | 1 | 1 | 1 |\n//  10 | 0 | 1 | 1 | 1 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput reg out\n);\n", "completion": "\talways @(*) begin\n\t\tcase ({a,b,c,d})\n\t\t\t4'b0000: out = 1'b0;\n\t\t\t4'b0001: out = 1'b0;\n\t\t\t4'b0010: out = 1'b1;\n\t\t\t4'b0011: out = 1'b1;\n\t\t\t4'b0100: out = 1'b0;\n\t\t\t4'b0101: out = 1'b0;\n\t\t\t4'b0110: out = 1'bd;\n\t\t\t4'b0111: out = 1'bd;\n\t\t\t4'b1000: out = 1'b0;\n\t\t\t4'b1001: out = 1'b0;\n\t\t\t4'b1010: out = 1'b1;\n\t\t\t4'b1011: out = 1'b1;\n\t\t\t4'b1100: out = 1'b1;\n\t\t\t4'b1101: out = 1'b1;\n\t\t\t4'b1110: out = 1'b1;\n\t\t\t4'b1111: out = 1'b1;\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "review2015_shiftcount", "description": "Build a four-bit shift register that also acts as a down counter. Data is shifted in most-significant-bit first when shift_ena is 1. The number currently in the shift register is decremented when count_ena is 1. Since the full system doesn't ever use shift_ena and count_ena together, it does not matter what your circuit does if both control inputs are 1 (This mainly means that it doesn't matter which case gets higher priority).", "prompt": "module top_module(\n\tinput clk,\n\tinput shift_ena,\n\tinput count_ena,\n\tinput data,\n\toutput reg [3:0] q);\n", "completion": "\treg [3:0] shift_reg;\n\treg [3:0] count_reg;\n\n\talways @(posedge clk) begin\n\t\tif (shift_ena) begin\n\t\t\tshift_reg <= {shift_reg[2:0], data};\n\t\tend\n\t\tif (count_ena) begin\n\t\t\tcount_reg <= count_reg - 1;\n\t\tend\n\tend\n\n\tassign q = shift_reg;\n\n\nendmodule", "result": "failed: 1758 out of 2071 samples.", "passed": false}
{"task_id": "wire", "description": "Create a module with one input and one output that behaves like a wire.", "prompt": "module top_module(\n\tinput in,\n\toutput out);\n", "completion": "\twire wire_out;\n\n\tassign wire_out = in;\n\tassign out = wire_out;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "review2015_fsmshift", "description": "This module is a part of the FSM for controlling the shift register, we want the ability to enable the shift register for exactly 4 clock cycles whenever the proper bit pattern is detected. Whenever the FSM is reset, assert shift_ena for 4 cycles, then 0 forever (until reset). Reset should be active high synchronous.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput shift_ena);\n", "completion": "\treg [1:0] state;\n\tparameter IDLE = 2'b00;\n\tparameter SHIFT_ENA = 2'b01;\n\tparameter SHIFT_DIS = 2'b10;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\t\tshift_ena <= 1'b1;\n\t\tend\n\t\telse begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tshift_ena <= 1'b1;\n\t\t\t\t\tstate <= SHIFT_ENA;\n\t\t\t\tend\n\t\t\t\tSHIFT_ENA: begin\n\t\t\t\t\tshift_ena <= 1'b1;\n\t\t\t\t\tif (shift_ena == 1'b1) begin\n\t\t\t\t\t\tstate <= SHIFT_DIS;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSHIFT_DIS: begin\n\t\t\t\t\tshift_ena <= 1'b0;\n\t\t\t\t\tif (shift_ena == 1'b0) begin\n\t\t\t\t\t\tstate <= SHIFT_ENA;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "count15", "description": "Build a 4-bit binary counter that counts from 0 through 15, inclusive, with a period of 16. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else begin\n\t\t\tq <= q + 1;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_if", "description": "Build a 2-to-1 mux that chooses between a and b. Choose b if both sel_b1 and sel_b2 are true. Otherwise, choose a. Do the same twice, once using assign statements and once using a procedural if statement.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput sel_b1,\n\tinput sel_b2,\n\toutput out_assign,\n\toutput reg out_always\n);\n", "completion": "\t// Using assign statements\n\tassign out_assign = (sel_b1 & sel_b2) ? b : a;\n\n\t// Using procedural if statement\n\talways @(*) begin\n\t\tif (sel_b1 & sel_b2) begin\n\t\t\tout_always = b;\n\t\tend else begin\n\t\t\tout_always = a;\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap1", "description": "Implement the circuit described by the Karnaugh map below.\n//        a\n// bc   0 1 \n//  00 | 0 | 1 |\n//  01 | 1 | 1 | \n//  11 | 1 | 1 | \n//  10 | 1 | 1 | \n", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\tinput c,\n\toutput out\n);\n", "completion": "\tassign out = ~(a & b & c);\n\n\nendmodule", "result": "failed: 48 out of 219 samples.", "passed": false}
{"task_id": "2013_q2afsm", "description": "Consider the FSM described by the state diagram shown below:\n\n// A --r1=0,r2=0,r3=0--> A\n// A --r1=1--> B\n// A --r1=0,r2=1--> C\n// A --r1=0,r2=0,r3=0--> D\n// B (g1=1) --r1=1--> B\n// B (g1=1) --r1=0--> A\n// C (g2=1) --r2=1--> C\n// C (g2=1) --r2=0--> A\n\n// Resetn is an active-low synchronous reset that resets into state A. This FSM acts as an arbiter circuit, which controls access to some type of resource by three requesting devices. Each device makes its request for the resource by setting a signal _r[i]_ = 1, where _r[i]_ is either _r[1]_, _r[2]_, or _r[3]_. Each r[i] is an input signal to the FSM, and represents one of the three devices. The FSM stays in state _A_ as long as there are no requests. When one or more request occurs, then the FSM decides which device receives a grant to use the resource and changes to a state that sets that device's _g[i]_ signal to 1. Each _g[i]_ is an output from the FSM. There is a priority system, in that device 1 has a higher priority than device 2, and device 3 has the lowest priority. Hence, for example, device 3 will only receive a grant if it is the only device making a request when the FSM is in state _A_. Once a device, _i_, is given a grant by the FSM, that device continues to receive the grant as long as its request, _r[i]_ = 1.\n\n// Write complete Verilog code that represents this FSM. Use separate always blocks for the state table and the state flip-flops, as done in lectures. Describe the FSM outputs, _g[i]_, using either continuous assignment statement(s) or an always block (at your discretion). Assign any state codes that you wish to use.", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput [3:1] r,\n\toutput [3:1] g\n);\n", "completion": "\t// Define state codes\n\tparameter A = 2'b00;\n\tparameter B = 2'b01;\n\tparameter C = 2'b10;\n\tparameter D = 2'b11;\n\n\t// Define state registers and initialize to A\n\treg [1:0] state_reg = A;\n\treg [1:0] state_next;\n\n\t// Define output registers and initialize to 0\n\treg [3:1] g_reg = 3'b000;\n\n\t// Define state table\n\talways @(*) begin\n\t\tcase (state_reg)\n\t\t\tA: begin\n\t\t\t\tif (r[1] && !r[2] && !r[3]) begin\n\t\t\t\t\tstate_next = B;\n\t\t\t\t\tg_reg = 3'b001;\n\t\t\t\tend else if (!r[1] && r[2] && !r[3]) begin\n\t\t\t\t\tstate_next = C;\n\t\t\t\t\tg_reg = 3'b010;\n\t\t\t\tend else if (!r[1] && !r[2] && r[3]) begin\n\t\t\t\t\tstate_next = D;\n\t\t\t\t\tg_reg = 3'b100;\n\t\t\t\tend else begin\n\t\t\t\t\tstate_next = A;\n\t\t\t\t\tg_reg = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\tB: begin\n\t\t\t\tif (r[1]) begin\n\t\t\t\t\tstate_next = B;\n\t\t\t\t\tg_reg = 3'b001;\n\t\t\t\tend else begin\n\t\t\t\t\tstate_next = A;\n\t\t\t\t\tg_reg = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\tC: begin\n\t\t\t\tif (r[2]) begin\n\t\t\t\t\tstate_next = C;\n\t\t\t\t\tg_reg = 3'b010;\n\t\t\t\tend else begin\n\t\t\t\t\tstate_next = A;\n\t\t\t\t\tg_reg = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\t\tD: begin\n\t\t\t\tif (!r[1] && !r[2] && r[3]) begin\n\t\t\t\t\tstate_next = D;\n\t\t\t\t\tg_reg = 3'b100;\n\t\t\t\tend else begin\n\t\t\t\t\tstate_next = A;\n\t\t\t\t\tg_reg = 3'b000;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\t// Define state flip-flops\n\talways @(posedge clk or negedge resetn) begin\n\t\tif (!resetn) begin\n\t\t\tstate_reg <= A;\n\t\tend else begin\n\t\t\tstate_reg <= state_next;\n\t\tend\n\tend\n\n\t// Assign output registers to outputs\n\tassign g = g_reg;\n\n\nendmodule", "result": "failed: 547 out of 1054 samples.", "passed": false}
{"task_id": "count10", "description": "Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is active high synchronous, and should reset the counter to 0.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else begin\n\t\t\tif (q == 4'b1001) begin\n\t\t\t\tq <= 4'b0000;\n\t\t\tend else begin\n\t\t\t\tq <= q + 1;\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm_ps2", "description": "The PS/2 mouse protocol sends messages that are three bytes long. However, within a continuous byte stream, it's not obvious where messages start and end. The only indication is that the first byte of each three byte message always has in[3]=1 (but in[3] of the other two bytes may be 1 or 0 depending on data). We want a finite state machine that will search for message boundaries when given an input byte stream. The algorithm we'll use is to discard bytes until we see one with in[3]=1. We then assume that this is byte 1 of a message, and signal the receipt of a message once all 3 bytes have been received (done). The FSM should signal done in the cycle immediately after the third byte of each message was successfully received. Reset should be active high synchronous.", "prompt": "module top_module (\n\tinput clk,\n\tinput [7:0] in,\n\tinput reset,\n\toutput done\n);\n", "completion": "\treg [2:0] state;\n\treg [7:0] message;\n\treg [1:0] message_index;\n\t\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 0;\n\t\t\tmessage <= 0;\n\t\t\tmessage_index <= 0;\n\t\t\tdone <= 0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\t0: begin\n\t\t\t\t\tif (in[3] == 1) begin\n\t\t\t\t\t\tmessage <= {in[7:4], in[3:0]};\n\t\t\t\t\t\tmessage_index <= 1;\n\t\t\t\t\t\tstate <= 1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t1: begin\n\t\t\t\t\tmessage <= {message[7:4], in[7:4], in[3:0]};\n\t\t\t\t\tmessage_index <= 2;\n\t\t\t\t\tstate <= 2;\n\t\t\t\tend\n\t\t\t\t2: begin\n\t\t\t\t\tmessage <= {message[7:4], in[7:4], in[3:0]};\n\t\t\t\t\tmessage_index <= 3;\n\t\t\t\t\tstate <= 3;\n\t\t\t\tend\n\t\t\t\t3: begin\n\t\t\t\t\tdone <= 1;\n\t\t\t\t\tstate <= 0;\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mux2to1", "description": "Create a one-bit wide, 2-to-1 multiplexer. When sel=0, choose a. When sel=1, choose b.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput sel,\n\toutput out\n);\n", "completion": "\tassign out = (sel == 1'b0) ? a : b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates4", "description": "Build a combinational circuit with four inputs, in[3:0]. There are 3 outputs: \n// (1) out_and: output of a 4-input AND gate. \n// (2) out_or: output of a 4-input OR gate. \n// (3) out_xor: output of a 4-input XOR gate.\n", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor\n);\n", "completion": "\tassign out_and = &in;\n\tassign out_or = |in;\n\tassign out_xor = ^in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "2014_q3bfsm", "description": "Given the state-assigned table shown below, implement the finite-state machine. Reset should synchronous active high reset the FSM to state 000.\n\n// Present state y[2:0] | Next state y[2:0] x=0, Next state y[2:0] x=1, Output z\n// 000 | 000, 001 | 0\n// 001 | 001, 100 | 0\n// 010 | 010, 001 | 0\n// 011 | 001, 010 | 1\n// 100 | 011, 100 | 1\n", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput x,\n\toutput reg z\n);\n", "completion": "reg [2:0] state;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tstate <= 3'b000;\n\t\tz <= 1'b0;\n\tend\n\telse begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (x)\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\telse\n\t\t\t\t\tstate <= 3'b000;\n\t\t\t\tz <= 1'b0;\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (x)\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\telse\n\t\t\t\t\tstate <= 3'b010;\n\t\t\t\tz <= 1'b0;\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (x)\n\t\t\t\t\tstate <= 3'b001;\n\t\t\t\telse\n\t\t\t\t\tstate <= 3'b000;\n\t\t\t\tz <= 1'b0;\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (x)\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\telse\n\t\t\t\t\tstate <= 3'b010;\n\t\t\t\tz <= 1'b1;\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (x)\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\telse\n\t\t\t\t\tstate <= 3'b011;\n\t\t\t\tz <= 1'b1;\n\t\t\tend\n\t\tendcase\n\tend\nend\n\n\nendmodule", "result": "failed: 442 out of 1006 samples.", "passed": false}
{"task_id": "2013_q2bfsm", "description": "Consider a finite state machine that is used to control some type of motor. The FSM has inputs x and y, which come from the motor, and produces outputs f and g, which control the motor. There is also a clock input called clk and a reset input (synchronous, active low) called resetn. The FSM has to work as follows. As long as the reset input is asserted, the FSM stays in a beginning state, called state A. When the reset signal is de-asserted, then after the next clock edge the FSM has to set the output f to 1 for one clock cycle. Then, the FSM has to monitor the x input. When x has produced the values 1, 0, 1 in three successive clock cycles, then g should be set to 1 on the following clock cycle. While maintaining g = 1 the FSM has to monitor the y input. If y has the value 1 within at most two clock cycles, then the FSM should maintain g = 1 permanently (that is, until reset). But if y does not become 1 within two clock cycles, then the FSM should set g = 0 permanently (until reset).", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput x,\n\tinput y,\n\toutput f,\n\toutput g\n);\n", "completion": "reg [2:0] state;\nreg [1:0] x_count;\nreg [1:0] y_count;\n\nalways @(posedge clk or negedge resetn) begin\n\tif (~resetn) begin\n\t\tstate <= 3'b001;\n\t\tx_count <= 2'b00;\n\t\ty_count <= 2'b00;\n\t\tf <= 1'b0;\n\t\tg <= 1'b0;\n\tend\n\telse begin\n\t\tcase (state)\n\t\t\t3'b001: begin // state A\n\t\t\t\tf <= 1'b1;\n\t\t\t\tg <= 1'b0;\n\t\t\t\tx_count <= 2'b00;\n\t\t\t\ty_count <= 2'b00;\n\t\t\t\tif (x == 1'b1) begin\n\t\t\t\t\tstate <= 3'b010;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin // state B\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b0;\n\t\t\t\tx_count <= x_count + 1;\n\t\t\t\ty_count <= 2'b00;\n\t\t\t\tif (x == 1'b0) begin\n\t\t\t\t\tstate <= 3'b011;\n\t\t\t\tend\n\t\t\t\telse if (x_count == 2'b11) begin\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin // state C\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b0;\n\t\t\t\tx_count <= x_count + 1;\n\t\t\t\ty_count <= 2'b00;\n\t\t\t\tif (x == 1'b1) begin\n\t\t\t\t\tstate <= 3'b010;\n\t\t\t\tend\n\t\t\t\telse if (x_count == 2'b11) begin\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin // state D\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b1;\n\t\t\t\tx_count <= 2'b00;\n\t\t\t\ty_count <= 2'b00;\n\t\t\t\tif (y == 1'b1) begin\n\t\t\t\t\tstate <= 3'b101;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b101: begin // state E\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b1;\n\t\t\t\tx_count <= 2'b00;\n\t\t\t\ty_count <= y_count + 1;\n\t\t\t\tif (y == 1'b0) begin\n\t\t\t\t\tstate <= 3'b110;\n\t\t\t\tend\n\t\t\t\telse if (y_count == 2'b11) begin\n\t\t\t\t\tstate <= 3'b100;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b110: begin // state F\n\t\t\t\tf <= 1'b0;\n\t\t\t\tg <= 1'b0;\n\t\t\t\tx_count <= 2'b00;\n\t\t\t\ty_count <= 2'b00;\n\t\t\t\tstate <= 3'b001;\n\t\t\tend\n\t\tendcase\n\tend\nend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "dff8p", "description": "Create 8 D flip-flops with active high synchronous reset. The flip-flops must be reset to 0x34 rather than zero. All DFFs should be triggered by the negative edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput reset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_next;\n\n\talways @(negedge clk) begin\n\t\tif (reset) begin\n\t\t\tq_next <= 8'h34;\n\t\tend else begin\n\t\t\tq_next <= d;\n\t\tend\n\tend\n\n\talways @(negedge clk) begin\n\t\tq <= q_next;\n\tend\n\n\nendmodule", "result": "failed: 420 out of 436 samples.", "passed": false}
{"task_id": "reduction", "description": "Parity checking is often used as a simple method of detecting errors when transmitting data through an imperfect channel. Create a circuit that will compute a parity bit for a 8-bit byte (which will add a 9th bit to the byte). We will use \"even\" parity, where the parity bit is just the XOR of all 8 data bits.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput parity\n);\n", "completion": "\tassign parity = in[0] ^ in[1] ^ in[2] ^ in[3] ^ in[4] ^ in[5] ^ in[6] ^ in[7];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm3comb", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Use the following state encoding: A=2'b00, B=2'b01, C=2'b10, D=2'b11.Implement only the state transition logic and output logic (the combinational logic portion) for this state machine. Given the current state (state), compute the next_state and output (out) based on the state transition table.\n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput in,\n\tinput [1:0] state,\n\toutput reg [1:0] next_state,\n\toutput out\n);\n", "completion": "always @(*) begin\n\tcase(state)\n\t\t2'b00: begin\n\t\t\tif(in == 1'b0) begin\n\t\t\t\tnext_state = 2'b00;\n\t\t\t\tout = 1'b0;\n\t\t\tend else begin\n\t\t\t\tnext_state = 2'b01;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\tend\n\t\t2'b01: begin\n\t\t\tif(in == 1'b0) begin\n\t\t\t\tnext_state = 2'b01;\n\t\t\t\tout = 1'b0;\n\t\t\tend else begin\n\t\t\t\tnext_state = 2'b10;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\tend\n\t\t2'b10: begin\n\t\t\tif(in == 1'b0) begin\n\t\t\t\tnext_state = 2'b00;\n\t\t\t\tout = 1'b0;\n\t\t\tend else begin\n\t\t\t\tnext_state = 2'b11;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\tend\n\t\t2'b11: begin\n\t\t\tif(in == 1'b0) begin\n\t\t\t\tnext_state = 2'b10;\n\t\t\t\tout = 1'b1;\n\t\t\tend else begin\n\t\t\t\tnext_state = 2'b01;\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\tend\n\tendcase\nend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "mt2015_q4b", "description": "The module can be described by the following simulation waveform: \n\n// time            x               y               z               \n// 0ns             0               0               1               \n// 5ns             0               0               1               \n// 10ns            0               0               1               \n// 15ns            0               0               1               \n// 20ns            0               0               1               \n// 25ns            1               0               0               \n// 30ns            1               0               0               \n// 35ns            0               1               0               \n// 40ns            0               1               0               \n// 45ns            1               1               1               \n// 50ns            1               1               1               \n// 55ns            0               0               1               \n// 60ns            0               1               0               \n// 65ns            0               1               0               \n// 70ns            1               1               1               \n// 75ns            0               1               0               \n// 80ns            0               1               0               \n// 85ns            0               1               0               \n// 90ns            1               0               0               ", "prompt": "module top_module(\n\tinput x,\n\tinput y,\n\toutput z);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\n\talways @(*) begin\n\t\tcase(state)\n\t\t\t2'b00: begin\n\t\t\t\tif(x == 1'b0 && y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else if(x == 1'b1 && y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tif(x == 1'b0 && y == 1'b1) begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else if(x == 1'b1 && y == 1'b1) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tif(x == 1'b0 && y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else if(x == 1'b1 && y == 1'b0) begin\n\t\t\t\t\tnext_state = 2'b11;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b11: begin\n\t\t\t\tif(x == 1'b0 && y == 1'b1) begin\n\t\t\t\t\tnext_state = 2'b11;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend else if(x == 1'b1 && y == 1'b1) begin\n\t\t\t\t\tnext_state = 2'b00;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b11;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\talways @(posedge clk) begin\n\t\tstate <= next_state;\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "2012_q2fsm", "description": "Consider the state machine shown below:\n\n// A (0) --1--> B\n// A (0) --0--> A\n// B (0) --1--> C\n// B (0) --0--> D\n// C (0) --1--> E\n// C (0) --0--> D\n// D (0) --1--> F\n// D (0) --0--> A\n// E (1) --1--> E\n// E (1) --0--> D\n// F (1) --1--> C\n// F (1) --0--> D\n\n// Reset resets into state A and is synchronous active-high. \n\n// Write complete Verilog code that represents this FSM. Use separate **always** blocks for the state table and the state flip-flops. Describe the FSM output, which is called _z_, using either continuous assignment statement(s) or an **always** block (at your discretion). Assign any state codes that you wish to use.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput w,\n\toutput z\n);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\t\n\t// State table\n\talways @ (state or w) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b001;\n\t\t\t\telse next_state = 3'b000;\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b010;\n\t\t\t\telse next_state = 3'b000;\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b011;\n\t\t\t\telse next_state = 3'b010;\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b100;\n\t\t\t\telse next_state = 3'b001;\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b101;\n\t\t\t\telse next_state = 3'b010;\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b110;\n\t\t\t\telse next_state = 3'b011;\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b111;\n\t\t\t\telse next_state = 3'b100;\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (w == 1'b1) next_state = 3'b101;\n\t\t\t\telse next_state = 3'b000;\n\t\t\tend\n\t\tendcase\n\tend\n\t\n\t// State flip-flops\n\talways @ (posedge clk) begin\n\t\tif (reset) state <= 3'b000;\n\t\telse state <= next_state;\n\tend\n\t\n\t// Output\n\talways @ (state) begin\n\t\tcase (state)\n\t\t\t3'b000: z = 1'b0;\n\t\t\t3'b001: z = 1'b0;\n\t\t\t3'b010: z = 1'b0;\n\t\t\t3'b011: z = 1'b0;\n\t\t\t3'b100: z = 1'b0;\n\t\t\t3'b101: z = 1'b0;\n\t\t\t3'b110: z = 1'b0;\n\t\t\t3'b111: z = 1'b1;\n\t\tendcase\n\tend\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "dff16e", "description": "Create 16 D flip-flops. It's sometimes useful to only modify parts of a group of flip-flops. The byte-enable inputs control whether each byte of the 16 registers should be written to on that cycle. byteena[1] controls the upper byte d[15:8], while byteena[0] controls the lower byte d[7:0]. resetn is a synchronous, active-low reset. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput resetn,\n\tinput [1:0] byteena,\n\tinput [15:0] d,\n\toutput reg [15:0] q);\n", "completion": "\treg [7:0] d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15;\n\treg [7:0] q0, q1, q2, q3, q4, q5, q6, q7, q8, q9, q10, q11, q12, q13, q14, q15;\n\n\talways @(posedge clk) begin\n\t\tif (!resetn) begin\n\t\t\td0 <= 8'b0;\n\t\t\td1 <= 8'b0;\n\t\t\td2 <= 8'b0;\n\t\t\td3 <= 8'b0;\n\t\t\td4 <= 8'b0;\n\t\t\td5 <= 8'b0;\n\t\t\td6 <= 8'b0;\n\t\t\td7 <= 8'b0;\n\t\t\td8 <= 8'b0;\n\t\t\td9 <= 8'b0;\n\t\t\td10 <= 8'b0;\n\t\t\td11 <= 8'b0;\n\t\t\td12 <= 8'b0;\n\t\t\td13 <= 8'b0;\n\t\t\td14 <= 8'b0;\n\t\t\td15 <= 8'b0;\n\t\tend else begin\n\t\t\tif (byteena[1]) begin\n\t\t\t\td15 <= d[15];\n\t\t\t\td14 <= d[14];\n\t\t\t\td13 <= d[13];\n\t\t\t\td12 <= d[12];\n\t\t\t\td11 <= d[11];\n\t\t\t\td10 <= d[10];\n\t\t\t\td9 <= d[9];\n\t\t\t\td8 <= d[8];\n\t\t\tend\n\t\t\tif (byteena[0]) begin\n\t\t\t\td7 <= d[7];\n\t\t\t\td6 <= d[6];\n\t\t\t\td5 <= d[5];\n\t\t\t\td4 <= d[4];\n\t\t\t\td3 <= d[3];\n\t\t\t\td2 <= d[2];\n\t\t\t\td1 <= d[1];\n\t\t\t\td0 <= d[0];\n\t\t\tend\n\t\tend\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (!resetn) begin\n\t\t\tq0 <= 8'b0;\n\t\t\tq1 <= 8'b0;\n\t\t\tq2 <= 8'b0;\n\t\t\tq3 <= 8'b0;\n\t\t\tq4 <= 8'b0;\n\t\t\tq5 <= 8'b0;\n\t\t\tq6 <= 8'b0;\n\t\t\tq7 <= 8'b0;\n\t\t\tq8 <= 8'b0;\n\t\t\tq9 <= 8'b0;\n\t\t\tq10 <= 8'b0;\n\t\t\tq11 <= 8'b0;\n\t\t\tq12 <= 8'b0;\n\t\t\tq13 <= 8'b0;\n\t\t\tq14 <= 8'b0;\n\t\t\tq15 <= 8'b0;\n\t\tend else begin\n\t\t\tq15 <= d15;\n\t\t\tq14 <= d14;\n\t\t\tq13 <= d13;\n\t\t\tq12 <= d12;\n\t\t\tq11 <= d11;\n\t\t\tq10 <= d10;\n\t\t\tq9 <= d9;\n\t\t\tq8 <= d8;\n\t\t\tq7 <= d7;\n\t\t\tq6 <= d6;\n\t\t\tq5 <= d5;\n\t\t\tq4 <= d4;\n\t\t\tq3 <= d3;\n\t\t\tq2 <= d2;\n\t\t\tq1 <= d1;\n\t\t\tq0 <= d0;\n\t\tend\n\tend\n\n\tassign q = {q15, q14, q13, q12, q11, q10, q9, q8, q7, q6, q5, q4, q3, q2, q1, q0};\n\n\nendmodule", "result": "failed: 432 out of 443 samples.", "passed": false}
{"task_id": "edgedetect", "description": "For each bit in an 8-bit vector, detect when the input signal changes from 0 in one clock cycle to 1 the next (similar to positive edge detection). The output bit should be set the cycle after a 0 to 1 transition occurs.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] in,\n\toutput reg [7:0] pedge);\n", "completion": "\treg [7:0] in_prev;\n\n\talways @(posedge clk) begin\n\t\tin_prev <= in;\n\tend\n\n\talways @(posedge clk) begin\n\t\tif (in_prev == 0 && in == 1) begin\n\t\t\tpedge <= in;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 220 out of 227 samples.", "passed": false}
{"task_id": "circuit8", "description": "This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clock           a               p               q               \n// 0ns             0               0               x               x               \n// 5ns             0               0               x               x               \n// 10ns            0               0               x               x               \n// 15ns            0               0               x               x               \n// 20ns            0               0               x               x               \n// 25ns            1               0               0               x               \n// 30ns            1               0               0               x               \n// 35ns            1               0               0               x               \n// 40ns            1               0               0               x               \n// 45ns            1               0               0               x               \n// 50ns            1               0               0               x               \n// 55ns            0               0               0               0               \n// 60ns            0               0               0               0               \n// 65ns            0               0               0               0               \n// 70ns            0               1               0               0               \n// 75ns            0               0               0               0               \n// 80ns            0               1               0               0               \n// 85ns            1               0               0               0               \n// 90ns            1               1               1               0               \n// 95ns            1               0               0               0               \n// 100ns           1               1               1               0               \n// 105ns           1               0               0               0               \n// 110ns           1               1               1               0               \n// 115ns           0               0               1               1               \n// 120ns           0               1               1               1               \n// 125ns           0               0               1               1               \n// 130ns           0               1               1               1               \n// 135ns           0               0               1               1               \n// 140ns           0               0               1               1               \n// 145ns           1               0               0               1               \n// 150ns           1               0               0               1               \n// 155ns           1               0               0               1               \n// 160ns           1               0               0               1               \n// 165ns           1               1               1               1               \n// 170ns           1               0               0               1               \n// 175ns           0               1               0               0               \n// 180ns           0               0               0               0               \n// 185ns           0               1               0               0               \n// 190ns           0               0               0               0       ", "prompt": "module top_module (\n\tinput clock,\n\tinput a, \n\toutput reg p,\n\toutput reg q\n);\n", "completion": "\treg p_next;\n\treg q_next;\n\n\talways @(posedge clock) begin\n\t\tp_next <= a;\n\t\tq_next <= p;\n\tend\n\n\tassign p = p_next;\n\tassign q = q_next;\n\n\nendmodule", "result": "failed: 186 out of 240 samples.", "passed": false}
{"task_id": "rule90", "description": "Rule 90 is a one-dimensional cellular automaton with interesting properties. The rules are simple. There is a one-dimensional array of cells (on or off). At each time step, the next state of each cell is the XOR of the cell's two current neighbours:\n// Left | Center | Right | Center's next state\n// 1 | 1 | 1 | 0\n// 1 | 1 | 0 | 1\n// 1 | 0 | 1 | 0\n// 1 | 0 | 0 | 1\n// 0 | 1 | 1 | 1\n// 0 | 1 | 0 | 0 \n// 0 | 0 | 1 | 1\n// 0 | 0 | 0 | 0\n// In this circuit, create a 512-cell system (q[511:0]), and advance by one time step each clock cycle. The load input indicates the state of the system should be loaded with data[511:0]. Assume the boundaries (q[-1] and q[512]) are both zero (off).", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [511:0] data,\n\toutput reg [511:0] q);\n", "completion": "\treg [511:0] next_q;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tq <= data;\n\t\tend else begin\n\t\t\tnext_q[0] <= 0;\n\t\t\tnext_q[511] <= 0;\n\t\t\tfor (int i = 1; i < 511; i = i + 1) begin\n\t\t\t\tnext_q[i] <= q[i-1] ^ q[i+1];\n\t\t\tend\n\t\t\tq <= next_q;\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 7058 out of 7121 samples.", "passed": false}
{"task_id": "mt2015_eq2", "description": "Create a circuit that has two 2-bit inputs A[1:0] and B[1:0], and produces an output z. The value of z should be 1 if A = B, otherwise z should be 0.", "prompt": "module top_module(\n\tinput [1:0] A,\n\tinput [1:0] B,\n\toutput z);\n", "completion": "\tassign z = (A == B) ? 1 : 0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gatesv100", "description": "You are given a 100-bit input vector in[99:0]. We want to know some relationships between each bit and its neighbour: \n// (1) out_both: Each bit of this output vector should indicate whether both the corresponding input bit and its neighbour to the left are '1'. For example, out_both[98] should indicate if in[98] and in[99] are both 1. Since in[99] has no neighbour to the left, the answer is obvious so we don't need to know out_both[99]. \n// (2) out_any: Each bit of this output vector should indicate whether any of the corresponding input bit and its neighbour to the right are '1'. For example, out_any[2] should indicate if either in[2] or in[1] are 1. Since in[0] has no neighbour to the right, the answer is obvious so we don't need to know out_any[0]. \n// (3) out_different: Each bit of this output vector should indicate whether the corresponding input bit is different from its neighbour to the left. For example, out_different[98] should indicate if in[98] is different from in[99]. For this part, treat the vector as wrapping around, so in[99]'s neighbour to the left is in[0].\n", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput [98:0] out_both,\n\toutput [99:1] out_any,\n\toutput [99:0] out_different\n);\n", "completion": "\tassign out_both = {in[99:1] & in[0:98]};\n\tassign out_any = {in[99:1] | in[0:98]};\n\tassign out_different = {in[99:1] ^ in[0:98]};\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "m2014_q4a", "description": "Implement a D latch using an always block.\n", "prompt": "module top_module (\n\tinput d,\n\tinput ena,\n\toutput logic q\n);\n", "completion": "always @(posedge ena) begin\n\tif (ena) begin\n\t\tq <= d;\n\tend\nend\n\n\nendmodule", "result": "failed: 40 out of 100 samples.", "passed": false}
{"task_id": "mux256to1v", "description": "Create a 4-bit wide, 256-to-1 multiplexer. The 256 4-bit inputs are all packed into a single 1024-bit input vector. sel=0 should select bits in[3:0], sel=1 selects bits in[7:4], sel=2 selects bits in[11:8], etc.", "prompt": "module top_module (\n\tinput [1023:0] in,\n\tinput [7:0] sel,\n\toutput [3:0] out\n);\n", "completion": "\twire [3:0] sel_bits;\n\tassign sel_bits = sel[2:0];\n\n\tassign out = {in[sel_bits*4+3], in[sel_bits*4+2], in[sel_bits*4+1], in[sel_bits*4]};\n\n\nendmodule", "result": "failed: 1834 out of 2000 samples.", "passed": false}
{"task_id": "mux9to1v", "description": "Create a 16-bit wide, 9-to-1 multiplexer. sel=0 chooses a, sel=1 chooses b, etc. For the unused cases (sel=9 to 15), set all output bits to '1'.", "prompt": "module top_module (\n\tinput [15:0] a,\n\tinput [15:0] b,\n\tinput [15:0] c,\n\tinput [15:0] d,\n\tinput [15:0] e,\n\tinput [15:0] f,\n\tinput [15:0] g,\n\tinput [15:0] h,\n\tinput [15:0] i,\n\tinput [3:0] sel,\n\toutput logic [15:0] out\n);\n", "completion": "always_comb begin\n\tcase(sel)\n\t\t4'b0000: out = a;\n\t\t4'b0001: out = b;\n\t\t4'b0010: out = c;\n\t\t4'b0011: out = d;\n\t\t4'b0100: out = e;\n\t\t4'b0101: out = f;\n\t\t4'b0110: out = g;\n\t\t4'b0111: out = h;\n\t\t4'b1000: out = i;\n\t\tdefault: out = 16'b1111111111111111;\n\tendcase\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vectorgates", "description": "Build a circuit that has two 3-bit inputs that computes the bitwise-OR of the two vectors, the logical-OR of the two vectors, and the inverse (NOT) of both vectors. Place the inverse of b in the upper half of out_not (i.e., bits [5:3]), and the inverse of a in the lower half.", "prompt": "module top_module(\n\tinput [2:0] a, \n\tinput [2:0] b, \n\toutput [2:0] out_or_bitwise,\n\toutput out_or_logical,\n\toutput [5:0] out_not\n);\n", "completion": "\tassign out_or_bitwise = a | b;\n\tassign out_or_logical = (a != 0) || (b != 0);\n\tassign out_not = {~b, ~a};\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm3onehot", "description": "The following is the state transition table for a Moore state machine with one input, one output, and four states. Use the following one-hot state encoding: A=4'b0001, B=4'b0010, C=4'b0100, D=4'b1000. Derive state transition and output logic equations by inspection assuming a one-hot encoding. Implement only the state transition logic and output logic (the combinational logic portion) for this state machine. \n// State | Next state in=0, Next state in=1 | Output\n// A | A, B | 0\n// B | C, B | 0\n// C | A, D | 0\n// D | C, B | 1", "prompt": "module top_module (\n\tinput in,\n\tinput [3:0] state,\n\toutput reg [3:0] next_state,\n\toutput out\n);\n", "completion": "\talways @(*) begin\n\t\tcase (state)\n\t\t\t4'b0001: begin // State A\n\t\t\t\tnext_state = in ? 4'b0010 : 4'b0001; // Next state in=0, Next state in=1\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t4'b0010: begin // State B\n\t\t\t\tnext_state = in ? 4'b0100 : 4'b0010; // Next state in=0, Next state in=1\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t4'b0100: begin // State C\n\t\t\t\tnext_state = in ? 4'b1000 : 4'b0001; // Next state in=0, Next state in=1\n\t\t\t\tout = 1'b0;\n\t\t\tend\n\t\t\t4'b1000: begin // State D\n\t\t\t\tnext_state = in ? 4'b0100 : 4'b0010; // Next state in=0, Next state in=1\n\t\t\t\tout = 1'b1;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "conditional", "description": "Given four unsigned numbers, find the minimum. Unsigned numbers can be compared with standard comparison operators (a < b). ", "prompt": "module top_module (\n\tinput [7:0] a,\n\tinput [7:0] b,\n\tinput [7:0] c,\n\tinput [7:0] d,\n\toutput reg [7:0] min\n);\n", "completion": "\talways @(*) begin\n\t\tif (a < b && a < c && a < d)\n\t\t\tmin = a;\n\t\telse if (b < c && b < d)\n\t\t\tmin = b;\n\t\telse if (c < d)\n\t\t\tmin = c;\n\t\telse\n\t\t\tmin = d;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates", "description": "Build a combinational circuit with two inputs, a and b. There are 7 outputs, each with a logic gate driving it: \n// (1) out_and: a and b \n// (2) out_or: a or b \n// (3) out_xor: a xor b \n// (4) out_nand: a nand b \n// (5) out_nor: a nor b \n// (6) out_xnor: a xnor b \n// (7) out_anotb: a and-not b", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor,\n\toutput out_nand,\n\toutput out_nor,\n\toutput out_xnor,\n\toutput out_anotb\n);\n", "completion": "\tassign out_and = a & b;\n\tassign out_or = a | b;\n\tassign out_xor = a ^ b;\n\tassign out_nand = ~(a & b);\n\tassign out_nor = ~(a | b);\n\tassign out_xnor = ~(a ^ b);\n\tassign out_anotb = a & ~b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "kmap2", "description": "Implement the circuit described by the Karnaugh map below.\n\n//        ab\n// cd   00 01 11 10\n//  00 | 1 | 1 | 0 | 1 |\n//  01 | 1 | 0 | 0 | 1 |\n//  11 | 0 | 1 | 1 | 1 |\n//  10 | 1 | 1 | 0 | 0 |", "prompt": "module top_module (\n\tinput a, \n\tinput b,\n\tinput c,\n\tinput d,\n\toutput out\n);\n", "completion": "\twire w1, w2, w3, w4, w5, w6, w7, w8;\n\n\tassign w1 = a & b;\n\tassign w2 = a & ~b;\n\tassign w3 = ~a & b;\n\tassign w4 = ~a & ~b;\n\tassign w5 = c & d;\n\tassign w6 = ~c & d;\n\tassign w7 = c & ~d;\n\tassign w8 = ~c & ~d;\n\n\tassign out = (w1 & w5) | (w2 & w6) | (w3 & w7) | (w4 & w8);\n\n\nendmodule", "result": "failed: 78 out of 232 samples.", "passed": false}
{"task_id": "2014_q3fsm", "description": "Consider a finite state machine with inputs s and w. Assume that the FSM begins in a reset state called A, as depicted below. The FSM remains in state A as long as s = 0, and it moves to state B when s = 1. Once in state B the FSM examines the value of the input w in the next three clock cycles. If w = 1 in exactly two of these clock cycles, then the FSM has to set an output z to 1 in the following clock cycle. Otherwise z has to be 0. The FSM continues checking w for the next three clock cycles, and so on. Use as few states as possible. Note that the s input is used only in state A, so you need to consider just the w input. Assume reset is active high synchronous.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput s,\n\tinput w,\n\toutput reg z\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] count;\n\treg [1:0] w_history;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 2'b00;\n\t\t\tcount <= 2'b00;\n\t\t\tw_history <= 2'b00;\n\t\t\tz <= 1'b0;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\t2'b00: begin // State A\n\t\t\t\t\tif (s) begin\n\t\t\t\t\t\tstate <= 2'b01;\n\t\t\t\t\t\tcount <= 2'b00;\n\t\t\t\t\t\tw_history <= 2'b00;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t2'b01: begin // State B\n\t\t\t\t\tif (count == 2'b11) begin\n\t\t\t\t\t\tif (w_history == 2'b10) begin\n\t\t\t\t\t\t\tz <= 1'b1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tz <= 1'b0;\n\t\t\t\t\t\tend\n\t\t\t\t\t\tstate <= 2'b00;\n\t\t\t\t\t\tcount <= 2'b00;\n\t\t\t\t\t\tw_history <= 2'b00;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tcount <= count + 1;\n\t\t\t\t\t\tw_history <= {w_history[0], w};\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 382 out of 1414 samples.", "passed": false}
{"task_id": "vector4", "description": "One common place to see a replication operator is when sign-extending a smaller number to a larger one, while preserving its signed value. This is done by replicating the sign bit (the most significant bit) of the smaller number to the left. For example, sign-extending 4'b0101 (5) to 8 bits results in 8'b00000101 (5), while sign-extending 4'b1101 (-3) to 8 bits results in 8'b11111101 (-3). Build a circuit that sign-extends an 8-bit number to 32 bits. This requires a concatenation of 24 copies of the sign bit (i.e., replicate bit[7] 24 times) followed by the 8-bit number itself.", "prompt": "module top_module (\n\tinput [7:0] in,\n\toutput [31:0] out\n);\n", "completion": "\tassign out = {24{in[7]}, in};\n\n\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "m2014_q4k", "description": "Implement a shift register with four D flops. Reset is active-low synchronous resettable.", "prompt": "module top_module (\n\tinput clk,\n\tinput resetn,\n\tinput in,\n\toutput out\n);\n", "completion": "reg [3:0] shift_reg;\n\nalways @(posedge clk or negedge resetn) begin\n\tif (~resetn) begin\n\t\tshift_reg <= 4'b0;\n\tend else begin\n\t\tshift_reg <= {shift_reg[2:0], in};\n\tend\nend\n\nassign out = shift_reg[3];\n\n\nendmodule", "result": "failed: 14 out of 299 samples.", "passed": false}
{"task_id": "always_case2", "description": "A priority encoder is a combinational circuit that, when given an input bit vector, outputs the position of the first 1 bit in the vector. For example, a 8-bit priority encoder given the input 8'b10010000 would output 3'd4, because bit[4] is first bit that is high. Build a 4-bit priority encoder. For this problem, if none of the input bits are high (i.e., input is zero), output zero. Note that a 4-bit number has 16 possible combinations.", "prompt": "module top_module (\n\tinput [3:0] in,\n\toutput reg [1:0] pos\n);\n", "completion": "always @(*) begin\n\tcase(in)\n\t\t4'b0001: pos = 2'b00;\n\t\t4'b0010: pos = 2'b01;\n\t\t4'b0100: pos = 2'b10;\n\t\t4'b1000: pos = 2'b11;\n\t\tdefault: pos = 2'b00;\n\tendcase\nend\n\n\nendmodule", "result": "failed: 20 out of 94 samples.", "passed": false}
{"task_id": "fsm2", "description": "This is a Moore state machine with two states, two inputs, and one output. Implement this state machine in Verilog. Reset is an active-high asynchronous reset to state OFF.\n\n// OFF (out=0) --j=0--> OFF\n// OFF (out=0) --j=1--> ON\n// ON (out=1) --k=0--> ON\n// ON (out=1) --k=1--> OFF", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\tinput areset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\tparameter OFF = 2'b00, ON = 2'b01;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= OFF;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tOFF: begin\n\t\t\t\t\tif (j) begin\n\t\t\t\t\t\tstate <= ON;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tON: begin\n\t\t\t\t\tif (k) begin\n\t\t\t\t\t\tstate <= OFF;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = (state == ON);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4i", "description": "Build a circuit with no inputs and one output. That output should always drive 0 (or logic low).", "prompt": "module top_module(\n\toutput out);\n", "completion": "\tassign out = 1'b0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "step_one", "description": "Build a circuit with no inputs and one output. That output should always drive 1 (or logic high).", "prompt": "module top_module(\n\toutput one);\n", "completion": "\tassign one = 1'b1;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vector100r", "description": "Given a 100-bit input vector [99:0], reverse its bit ordering.", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput reg [99:0] out\n);\n", "completion": "integer i;\n\nalways @(*) begin\n\tfor (i = 0; i < 100; i = i + 1) begin\n\t\tout[i] = in[99-i];\n\tend\nend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4d", "description": "Implement in Verilog the following circuit: A D flip-flop takes as input the output of a two-input XOR. The flip-flop is positive edge triggered by clk, but there is no reset. The XOR takes as input 'in' along with the output 'out' of the flip-flop.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\toutput logic out\n);\n", "completion": "\treg d;\n\t\n\talways @(posedge clk) begin\n\t\td <= in ^ out;\n\tend\n\t\n\tassign out = d;\n\t\n\nendmodule", "result": "failed: 1 out of 100 samples.", "passed": false}
{"task_id": "shift4", "description": "Build a 4-bit shift register (right shift), with asynchronous positive edge triggered areset, synchronous active high signals load, and enable. \n// (1) areset: Resets shift register to zero. \n// (2) load: Loads shift register with data[3:0] instead of shifting. \n// (3) ena: Shift right (q[3] becomes zero, q[0] is shifted out and disappears). \n// (4) q: The contents of the shift register. If both the load and ena inputs are asserted (1), the load input has higher priority. \n", "prompt": "module top_module(\n\tinput clk,\n\tinput areset,\n\tinput load,\n\tinput ena,\n\tinput [3:0] data,\n\toutput reg [3:0] q);\n", "completion": "\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tq <= 4'b0000;\n\t\tend else if (load) begin\n\t\t\tq <= data;\n\t\tend else if (ena) begin\n\t\t\tq <= {q[2:0], 1'b0};\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 61 out of 427 samples.", "passed": false}
{"task_id": "truthtable1", "description": "Create a combinational circuit that implements the truth table.\n\n// x3 | x2 | x1 | f\n// 0 | 0 | 0 | 0\n// 0 | 0 | 1 | 0\n// 0 | 1 | 0 | 1\n// 0 | 1 | 1 | 1\n// 1 | 0 | 0 | 0\n// 1 | 0 | 1 | 1\n// 1 | 1 | 0 | 0\n// 1 | 1 | 1 | 1", "prompt": "module top_module (\n\tinput x3,\n\tinput x2,\n\tinput x1,\n\toutput f\n);\n", "completion": "\tassign f = (~x3 & ~x2 & x1) | (~x3 & x2 & ~x1) | (~x3 & x2 & x1) | (x3 & ~x2 & ~x1) | (x3 & ~x2 & x1) | (x3 & x2 & ~x1) | (x3 & x2 & x1);\n\n\nendmodule", "result": "failed: 6 out of 58 samples.", "passed": false}
{"task_id": "dff8ar", "description": "Create 8 D flip-flops with active high asynchronous reset. The output should be reset to 0. All DFFs should be triggered by the positive edge of clk.", "prompt": "module top_module(\n\tinput clk,\n\tinput [7:0] d,\n\tinput areset,\n\toutput reg [7:0] q);\n", "completion": "\treg [7:0] q_next;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tq <= 8'b0;\n\t\tend else begin\n\t\t\tq <= q_next;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tq_next[0] = d[0];\n\t\tq_next[1] = d[1];\n\t\tq_next[2] = d[2];\n\t\tq_next[3] = d[3];\n\t\tq_next[4] = d[4];\n\t\tq_next[5] = d[5];\n\t\tq_next[6] = d[6];\n\t\tq_next[7] = d[7];\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "gates100", "description": "Build a combinational circuit with 100 inputs, in[99:0]. There are 3 outputs: \n// (1) out_and: output of a 100-input AND gate. \n// (2) out_or: output of a 100-input OR gate. \n// (3) out_xor: output of a 100-input XOR gate.\n\n", "prompt": "module top_module (\n\tinput [99:0] in,\n\toutput out_and,\n\toutput out_or,\n\toutput out_xor\n);\n", "completion": "\tassign out_and = &in;\n\tassign out_or = |in;\n\tassign out_xor = ^in;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "hadd", "description": "Create a half adder. A half adder adds two bits (with no carry-in) and produces a sum and carry-out.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\toutput sum,\n\toutput cout\n);\n", "completion": "\tassign sum = a ^ b;\n\tassign cout = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "always_if2", "description": "Fix any and all bugs in this code:\n\n// module top_module (\n//     input      cpu_overheated,\n//     output reg shut_off_computer,\n//     input      arrived,\n//     input      gas_tank_empty,\n//     output reg keep_driving  ); //\n\n//     always @(*) begin\n//         if (cpu_overheated)\n//            shut_off_computer = 1;\n//     end\n\n//     always @(*) begin\n//         if (~arrived)\n//            keep_driving = ~gas_tank_empty;\n//     end\n\n// endmodule\n", "prompt": "module top_module (\n\tinput cpu_overheated,\n\toutput reg shut_off_computer,\n\tinput arrived,\n\tinput gas_tank_empty,\n\toutput reg keep_driving\n);\n", "completion": "\talways @(*) begin\n\t\tif (cpu_overheated)\n\t\t\tshut_off_computer = 1;\n\t\telse\n\t\t\tshut_off_computer = 0;\n\tend\n\n\talways @(*) begin\n\t\tif (~arrived)\n\t\t\tkeep_driving = ~gas_tank_empty;\n\t\telse\n\t\t\tkeep_driving = 0;\n\tend\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm2s", "description": "This is a Moore state machine with two states, two inputs, and one output. Implement this state machine in Verilog. Reset is an active-high synchronous reset to state OFF.\n\n// OFF (out=0) --j=0--> OFF\n// OFF (out=0) --j=1--> ON\n// ON (out=1) --k=0--> ON\n// ON (out=1) --k=1--> OFF", "prompt": "module top_module (\n\tinput clk,\n\tinput j,\n\tinput k,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\tparameter OFF = 2'b00, ON = 2'b01;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= OFF;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tOFF: begin\n\t\t\t\t\tif (j) begin\n\t\t\t\t\t\tstate <= ON;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tON: begin\n\t\t\t\t\tif (k) begin\n\t\t\t\t\t\tstate <= OFF;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = (state == ON);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "vector3", "description": "Given several input vectors, concatenate them together then split them up into several output vectors. There are six 5-bit input vectors: a, b, c, d, e, and f, for a total of 30 bits of input. There are four 8-bit output vectors: w, x, y, and z, for 32 bits of output. The output should be a concatenation of the input vectors followed by two 1 bits (the two 1 bits should be in the LSB positions).", "prompt": "module top_module (\n\tinput [4:0] a,\n\tinput [4:0] b,\n\tinput [4:0] c,\n\tinput [4:0] d,\n\tinput [4:0] e,\n\tinput [4:0] f,\n\toutput [7:0] w,\n\toutput [7:0] x,\n\toutput [7:0] y,\n\toutput [7:0] z\n);\n", "completion": "\twire [29:0] concat_input;\n\tassign concat_input = {a, b, c, d, e, f};\n\n\twire [31:0] concat_output;\n\tassign concat_output = {concat_input, 2'b11};\n\n\tassign w = concat_output[31:24];\n\tassign x = concat_output[23:16];\n\tassign y = concat_output[15:8];\n\tassign z = concat_output[7:0];\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "circuit2", "description": "This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            a               b               c               d               q               \n// 0ns             0               0               0               0               1               \n// 5ns             0               0               0               0               1               \n// 10ns            0               0               0               0               1               \n// 15ns            0               0               0               0               1               \n// 20ns            0               0               0               1               0               \n// 25ns            0               0               1               0               0               \n// 30ns            0               0               1               1               1               \n// 35ns            0               1               0               0               0               \n// 40ns            0               1               0               1               1               \n// 45ns            0               1               1               0               1               \n// 50ns            0               1               1               1               0               \n// 55ns            1               0               0               0               0               \n// 60ns            1               0               0               1               1               \n// 65ns            1               0               1               0               1               \n// 70ns            1               0               1               1               0               \n// 75ns            1               1               0               0               1               \n// 80ns            1               1               0               1               0               \n// 85ns            1               1               1               0               0               \n// 90ns            1               1               1               1               1       ", "prompt": "module top_module (\n\tinput a, \n\tinput b, \n\tinput c, \n\tinput d,\n\toutput q\n);\n", "completion": "\tassign q = ~(a & b & c & d);\n\n\nendmodule", "result": "failed: 64 out of 121 samples.", "passed": false}
{"task_id": "andgate", "description": "Create a module that implements an AND gate.", "prompt": "module top_module(\n\tinput a, \n\tinput b,\n\toutput out\n);\n", "completion": "\tassign out = a & b;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fsm1s", "description": "This is a Moore state machine with two states, one input, and one output. Implement this state machine in Verilog. The reset state is B and reset is active-high synchronous.\n\n// B (out=1) --in=0--> A\n// B (out=1) --in=1--> B\n// A (out=0) --in=0--> B\n// A (out=0) --in=1--> A", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput out\n);\n", "completion": "\treg [1:0] state;\n\tparameter B = 2'b10, A = 2'b01;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= B;\n\t\tend else begin\n\t\t\tcase (state)\n\t\t\t\tB: begin\n\t\t\t\t\tif (in) begin\n\t\t\t\t\t\tstate <= B;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= A;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tA: begin\n\t\t\t\t\tif (in) begin\n\t\t\t\t\t\tstate <= A;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tstate <= B;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\tassign out = (state == B) ? 1 : 0;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "fadd", "description": "Create a full adder. A full adder adds three bits (including carry-in) and produces a sum and carry-out.", "prompt": "module top_module (\n\tinput a,\n\tinput b,\n\tinput cin,\n\toutput cout,\n\toutput sum\n);\n", "completion": "\twire w1, w2, w3;\n\n\txor(w1, a, b);\n\txor(sum, w1, cin);\n\tand(w2, a, b);\n\tand(w3, w1, cin);\n\tor(cout, w2, w3);\n\nendmodule\n\nmodule full_adder (\n\tinput a,\n\tinput b,\n\tinput cin,\n\toutput cout,\n\toutput sum\n);\n\n\twire w1, w2, w3;\n\n\txor(w1, a, b);\n\txor(sum, w1, cin);\n\tand(w2, a, b);\n\tand(w3, w1, cin);\n\tor(cout, w2, w3);\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "m2014_q4g", "description": "Implement in Verilog the following circuit: A two-input XNOR (connected to 'in1' and 'in2) has an output connected to the input of a two-input XOR. The second input of the XOR is 'in3.' The output of the XOR is 'out'.", "prompt": "module top_module (\n\tinput in1,\n\tinput in2,\n\tinput in3,\n\toutput logic out\n);\n", "completion": "\twire xnor_out;\n\tassign xnor_out = ~(in1 ^ in2);\n\tassign out = xnor_out ^ in3;\n\n\nendmodule", "result": "passed", "passed": true}
{"task_id": "ece241_2014_q3", "description": "For the following Karnaugh map, give the circuit implementation using one 4-to-1 multiplexer and as many 2-to-1 multiplexers as required, but using as few as possible. You are not allowed to use any other logic gate and you must use _a_ and _b_ as the multiplexer selector inputs, as shown on the 4-to-1 multiplexer below.\n\n//       ab\n// cd   00 01 11 10\n//  00 | 0 | 0 | 0 | 1 |\n//  01 | 1 | 0 | 0 | 0 |\n//  11 | 1 | 0 | 1 | 1 |\n//  10 | 1 | 0 | 0 | 1 |\n\n// Consider a block diagram with inputs 'c' and 'd' going into a module called \"top_module\". This \"top_module\" has four outputs, mux_in[3:0], that connect to a four input mux. The mux takes as input {a,b} and ab = 00 is connected to mux_in[0], ab=01 is connected to mux_in[1], and so in. You are implementing in Verilog just the portion labelled \"top_module\", such that the entire circuit (including the 4-to-1 mux) implements the K-map.\n", "prompt": "module top_module (\n\tinput c,\n\tinput d,\n\toutput [3:0] mux_in\n);\n", "completion": "\twire ab;\n\tassign ab = c & d;\n\n\tassign mux_in[0] = ab;\n\tassign mux_in[1] = ~ab;\n\tassign mux_in[2] = ~ab;\n\tassign mux_in[3] = ab;\n\n\nendmodule", "result": "failed: 49 out of 60 samples.", "passed": false}
{"task_id": "ece241_2014_q5b", "description": "The following diagram is a Mealy machine implementation of the 2's complementer. Implement in Verilog using one-hot encoding. Resets into state A and reset is asynchronous active-high.\n\n// A --x=0 (z=0)--> A\n// A --x=1 (z=1)--> B\n// B --x=0 (z=1)--> B\n// B --x=1 (z=0)--> B", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput x,\n\toutput z\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tstate <= 2'b00;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t2'b00: begin\n\t\t\t\tnext_state = 2'b01;\n\t\t\t\tz = 1'b0;\n\t\t\tend\n\t\t\t2'b01: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'b10: begin\n\t\t\t\tif (x) begin\n\t\t\t\t\tnext_state = 2'b10;\n\t\t\t\t\tz = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 2'b01;\n\t\t\t\t\tz = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\tdefault: begin\n\t\t\t\tnext_state = 2'b00;\n\t\t\t\tz = 1'b0;\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "circuit10", "description": "This is a sequential circuit. The circuit consists of combinational logic and one bit of memory (i.e., one flip-flop). The output of the flip-flop has been made observable through the output state.\n\n// Read the simulation waveforms to determine what the circuit does, then implement it.\n\n// time            clk             a               b               state           q               \n// 0ns             0               1               x               x               x               \n// 5ns             1               1               x               x               x               \n// 10ns            0               0               0               x               x               \n// 15ns            1               0               0               0               0               \n// 20ns            0               0               0               0               0               \n// 25ns            1               0               0               0               0               \n// 30ns            0               0               0               0               0               \n// 35ns            1               0               0               0               0               \n// 40ns            0               0               0               0               0               \n// 45ns            1               0               1               0               1               \n// 50ns            0               0               1               0               1               \n// 55ns            1               1               0               0               1               \n// 60ns            0               1               0               0               1               \n// 65ns            1               1               1               0               0               \n// 70ns            0               1               1               0               0               \n// 75ns            1               0               0               1               1               \n// 80ns            0               0               0               1               1               \n// 85ns            1               1               1               0               0               \n// 90ns            0               1               1               0               0               \n// 95ns            1               1               1               1               1               \n// 100ns           0               1               1               1               1               \n// 105ns           1               1               1               1               1               \n// 110ns           0               1               1               1               1               \n// 115ns           1               1               0               1               0               \n// 120ns           0               1               0               1               0               \n// 125ns           1               0               1               1               0               \n// 130ns           0               0               1               1               0               \n// 135ns           1               0               0               1               1               \n// 140ns           0               0               0               1               1               \n// 145ns           1               0               0               0               0               \n// 150ns           0               0               0               0               0               \n// 155ns           1               0               0               0               0               \n// 160ns           0               0               0               0               0               \n// 165ns           1               0               0               0               0               \n// 170ns           0               0               0               0               0               \n// 175ns           1               0               0               0               0               \n// 180ns           0               0               0               0               0               \n// 185ns           1               0               0               0               0               \n// 190ns           0               0               0               0               0        ", "prompt": "module top_module (\n\tinput clk,\n\tinput a,\n\tinput b,\n\toutput q,\n\toutput state\n);\n", "completion": "\treg q_reg;\n\twire state_wire;\n\n\talways @(posedge clk) begin\n\t\tif (a && !b) begin\n\t\t\tq_reg <= 1;\n\t\t\tstate_wire <= 0;\n\t\tend else if (!a && b) begin\n\t\t\tq_reg <= 0;\n\t\t\tstate_wire <= 0;\n\t\tend else if (a && b) begin\n\t\t\tq_reg <= q_reg;\n\t\t\tstate_wire <= 1;\n\t\tend else begin\n\t\t\tq_reg <= q_reg;\n\t\t\tstate_wire <= 0;\n\t\tend\n\tend\n\n\tassign q = q_reg;\n\tassign state = state_wire;\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "2012_q1g", "description": "Consider the function f shown in the Karnaugh map below. Implement this function.\n//        x[1]x[2]\n// x[3]x[4]   00 01 11 10\n//  00 | 1 | 0 | 0 | 1 |\n//  01 | 0 | 0 | 0 | 0 |\n//  11 | 1 | 1 | 1 | 0 |\n//  10 | 1 | 1 | 0 | 1 |", "prompt": "module top_module (\n\tinput [4:1] x,\n\toutput logic f\n);\n", "completion": "\talways_comb begin\n\t\tcase ({x[4], x[3]})\n\t\t\t2'b00: f = x[2] & x[1];\n\t\t\t2'b01: f = 1'b0;\n\t\t\t2'b11: f = x[2] | x[1];\n\t\t\t2'b10: f = x[2] | ~x[1];\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "fsm_hdlc", "description": "Synchronous HDLC framing involves decoding a continuous bit stream of data to look for bit patterns that indicate the beginning and end of frames (packets). Seeing exactly 6 consecutive 1s (i.e., 01111110) is a \"flag\" that indicate frame boundaries. To avoid the data stream from accidentally containing \"flags\", the sender inserts a zero after every 5 consecutive 1s which the receiver must detect and discard. We also need to signal an error if there are 7 or more consecutive 1s. Create a Moore-type finite state machine to recognize these three sequences:\n\n// (1) 0111110: Signal a bit needs to be discarded (disc).\n// (2) 01111110: Flag the beginning/end of a frame (flag).\n// (3) 01111111...: Error (7 or more 1s) (err).\n\n// When the FSM is reset, it should be in a state that behaves as though the previous input were 0. The reset signal is active high synchronous. The output signals should be asserted for a complete cycle beginning on the clock cycle after the condition occurs.", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput in,\n\toutput disc,\n\toutput flag,\n\toutput err);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\t3'b000: begin\n\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\tnext_state = 3'b001;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b001: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b010;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b010: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b011;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b011: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b100;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b100: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b101;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b101: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b110;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b110: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b000;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'b111: begin\n\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\tnext_state = 3'b111;\n\t\t\t\t\tdisc = 1'b0;\n\t\t\t\t\tflag = 1'b0;\n\t\t\t\t\terr = 1'b1;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = 3'b0\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "review2015_fancytimer", "description": "We want to create a timer with one input that:\n\n// (1) is started when a particular input pattern (1101) is detected,\n// (2) shifts in 4 more bits to determine the duration to delay,\n// (3) waits for the counters to finish counting, and\n// (4) notifies the user and waits for the user to acknowledge the timer.\n\n// The serial data is available on the data input pin. When the pattern 1101 is received, the circuit must then shift in the next 4 bits, most-significant-bit first. These 4 bits determine the duration of the timer delay, referred to as delay[3:0]. After that, the state machine asserts its counting output to indicate it is counting. Once the 1101 and delay[3:0] have been read, the circuit no longer looks at the data input until it resumes searching after everything else is done.\n\n// The state machine must count for exactly (delay[3:0] + 1) * 1000 clock cycles. e.g., delay=0 means count 1000 cycles, and delay=5 means count 6000 cycles. Also output the current remaining time. This should be equal to delay for 1000 cycles, then delay-1 for 1000 cycles, and so on until it is 0 for 1000 cycles. \n\n// When the circuit isn't counting, the count[3:0] output is don't-care (whatever value is convenient for you to implement). At that point, the circuit must assert done to notify the user the timer has timed out, and waits until input ack is 1 before being reset to look for the next occurrence of the start sequence (1101).\n\n// The circuit should reset into a state where it begins searching for the input sequence 1101. The reset signal is active high synchronous. \n", "prompt": "module top_module(\n\tinput wire clk,\n\tinput wire reset,\n\tinput wire data,\n    output wire [3:0] count,\n    output reg counting,\n    output reg done,\n    input wire ack );\n", "completion": "    reg [3:0] delay;\n    reg [3:0] count_reg;\n    reg [3:0] count_next;\n    reg [3:0] count_delay;\n    reg [3:0] count_delay_next;\n    reg [3:0] count_delay_reg;\n    reg [3:0] count_delay_reg_next;\n    reg [3:0] count_delay_reg_reg;\n    reg [3:0] count_delay_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg;\n    reg [3:0] count_delay_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_reg_next;\n    reg [3\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "ece241_2013_q4", "description": "A large reservior of water serves several users. In order to keep the level of water succificently high, three sensors are placed vertically at 5-inch intervals. When the water level is above the highest sensor s[3], the input flow rate should be zero. When the level is below the lowest sensor s[1], the flow rate should be at maximum (both Nominal flow valve and Supplemental flow valve opened). The flow rate when the level is between the upper and lower sensors is determined by two factors: the water level and the level previous to the last sensor change. Each water level has a nominal flow rate associated with it as show in the table below. If the sensor change indicates that the previous level was lower than the current level, the flow rate should be increased by opening the Supplemental flow valve (controlled by dfr). \n// Water Level | Sensors Asserted | Nominal Flow Rate Inputs to be Asserted\n// Above s[3] | s[1], s[2], s[3] | None\n// Between s[3] and s[2] | s[1], s[2] | fr1\n// Between s[2] and s[1]  | s[1] | fr1, fr2\n// Below s[1] | None | fr1, fr2, fr3\n// Also include an active-high synchronous reset that resets the state machine to a state equivalent to if the water level had been low for a long time (no sensors asserted, and all four outputs asserted).", "prompt": "module top_module (\n\tinput clk,\n\tinput reset,\n\tinput [3:1] s,\n\toutput reg fr3,\n\toutput reg fr2,\n\toutput reg fr1,\n\toutput reg dfr\n);\n", "completion": "\treg [2:0] state;\n\treg [2:0] next_state;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= 3'b000;\n\t\t\tfr3 <= 1'b1;\n\t\t\tfr2 <= 1'b1;\n\t\t\tfr1 <= 1'b1;\n\t\t\tdfr <= 1'b1;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tcase (state)\n\t\t\t\t3'b000: begin // No sensors asserted\n\t\t\t\t\tfr3 <= 1'b1;\n\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\tdfr <= 1'b1;\n\t\t\t\t\tif (s[3] == 1'b1) begin\n\t\t\t\t\t\tnext_state <= 3'b000;\n\t\t\t\t\tend else if (s[2] == 1'b1) begin\n\t\t\t\t\t\tnext_state <= 3'b001;\n\t\t\t\t\tend else if (s[1] == 1'b1) begin\n\t\t\t\t\t\tnext_state <= 3'b010;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state <= 3'b011;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t3'b001: begin // Between s[3] and s[2]\n\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\tfr2 <= 1'b0;\n\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\t\tif (s[3] == 1'b1) begin\n\t\t\t\t\t\tnext_state <= 3'b000;\n\t\t\t\t\tend else if (s[2] == 1'b1) begin\n\t\t\t\t\t\tnext_state <= 3'b001;\n\t\t\t\t\tend else if (s[1] == 1'b1) begin\n\t\t\t\t\t\tnext_state <= 3'b010;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state <= 3'b011;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t3'b010: begin // Between s[2] and s[1]\n\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\tfr1 <= 1'b1;\n\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\t\tif (s[3] == 1'b1) begin\n\t\t\t\t\t\tnext_state <= 3'b000;\n\t\t\t\t\tend else if (s[2] == 1'b1) begin\n\t\t\t\t\t\tnext_state <= 3'b001;\n\t\t\t\t\tend else if (s[1] == 1'b1) begin\n\t\t\t\t\t\tnext_state <= 3'b010;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state <= 3'b011;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t3'b011: begin // Below s[1]\n\t\t\t\t\tfr3 <= 1'b0;\n\t\t\t\t\tfr2 <= 1'b1;\n\t\t\t\t\tfr1 <= 1'b0;\n\t\t\t\t\tdfr <= 1'b0;\n\t\t\t\t\tif (s[3] == 1'b1) begin\n\t\t\t\t\t\tnext_state <= 3'b000;\n\t\t\t\t\tend else if (s[2] == 1'b1) begin\n\t\t\t\t\t\tnext_state <= 3'b001;\n\t\t\t\t\tend else if (s[1] == 1'b1) begin\n\t\t\t\t\t\tnext_state <= 3'b010;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state <= 3'b011;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 1828 out of 2040 samples.", "passed": false}
{"task_id": "fsm_serial", "description": "In many (older) serial communications protocols, each data byte is sent along with a start bit and a stop bit, to help the receiver delimit bytes from the stream of bits. One common scheme is to use one start bit (0), 8 data bits, and 1 stop bit (1). The line is also at logic 1 when nothing is being transmitted (idle). Design a finite state machine that will identify when bytes have been correctly received when given a stream of bits. It needs to identify the start bit, wait for all 8 data bits, then verify that the stop bit was correct. If the stop bit does not appear when expected, the FSM must wait until it finds a stop bit before attempting to receive the next byte. Include a active-high synchronous reset. Note that the serial protocol sends the least significant bit first.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput done\n);\n", "completion": "\tparameter IDLE = 2'b00;\n\tparameter START = 2'b01;\n\tparameter DATA = 2'b10;\n\tparameter STOP = 2'b11;\n\t\n\treg [1:0] state;\n\treg [7:0] data;\n\treg [2:0] bit_count;\n\t\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tstate <= IDLE;\n\t\t\tdata <= 8'b0;\n\t\t\tbit_count <= 3'b0;\n\t\t\tdone <= 1'b0;\n\t\tend\n\t\telse begin\n\t\t\tcase (state)\n\t\t\t\tIDLE: begin\n\t\t\t\t\tif (in == 1'b0) begin\n\t\t\t\t\t\tstate <= START;\n\t\t\t\t\t\tbit_count <= 3'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTART: begin\n\t\t\t\t\tif (bit_count == 3'b000) begin\n\t\t\t\t\t\tdata <= {in, 7'b0};\n\t\t\t\t\t\tbit_count <= 3'b001;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 3'b001) begin\n\t\t\t\t\t\tdata <= {in, data[7:1]};\n\t\t\t\t\t\tbit_count <= 3'b010;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 3'b010) begin\n\t\t\t\t\t\tdata <= {in, data[7:2]};\n\t\t\t\t\t\tbit_count <= 3'b011;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 3'b011) begin\n\t\t\t\t\t\tdata <= {in, data[7:3]};\n\t\t\t\t\t\tbit_count <= 3'b100;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 3'b100) begin\n\t\t\t\t\t\tdata <= {in, data[7:4]};\n\t\t\t\t\t\tbit_count <= 3'b101;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 3'b101) begin\n\t\t\t\t\t\tdata <= {in, data[7:5]};\n\t\t\t\t\t\tbit_count <= 3'b110;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 3'b110) begin\n\t\t\t\t\t\tdata <= {in, data[7:6]};\n\t\t\t\t\t\tbit_count <= 3'b111;\n\t\t\t\t\tend\n\t\t\t\t\telse if (bit_count == 3'b111) begin\n\t\t\t\t\t\tstate <= STOP;\n\t\t\t\t\t\tbit_count <= 3'b0;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\tSTOP: begin\n\t\t\t\t\tif (in == 1'b1) begin\n\t\t\t\t\t\tstate <= IDLE;\n\t\t\t\t\t\tdone <= 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tendcase\n\t\tend\n\tend\n\t\n\nendmodule", "result": "failed: compile error.", "passed": false}
{"task_id": "fsm_serialdata", "description": "In many (older) serial communications protocols, each data byte is sent along with a start bit and a stop bit, to help the receiver delimit bytes from the stream of bits. One common scheme is to use one start bit (0), 8 data bits, and 1 stop bit (1). The line is also at logic 1 when nothing is being transmitted (idle). Design a finite state machine that will identify when bytes have been correctly received when given a stream of bits. It needs to identify the start bit, wait for all 8 data bits, then verify that the stop bit was correct. The module will also output the correctly-received data byte. out_byte needs to be valid when done is 1, and is don't-care otherwise.If the stop bit does not appear when expected, the FSM must wait until it finds a stop bit before attempting to receive the next byte. Include a active-high synchronous reset. Note that the serial protocol sends the least significant bit first. It should assert done each time it finds a stop bit.", "prompt": "module top_module (\n\tinput clk,\n\tinput in,\n\tinput reset,\n\toutput [7:0] out_byte,\n\toutput done\n);\n", "completion": "reg [3:0] state;\nreg [7:0] data;\nreg [2:0] bit_count;\nreg done_reg;\n\nalways @(posedge clk) begin\n\tif (reset) begin\n\t\tstate <= 0;\n\t\tdata <= 0;\n\t\tbit_count <= 0;\n\t\tdone_reg <= 0;\n\tend else begin\n\t\tcase (state)\n\t\t\t0: begin // Wait for start bit\n\t\t\t\tif (in == 0) begin\n\t\t\t\t\tstate <= 1;\n\t\t\t\t\tbit_count <= 0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1: begin // Wait for 8 data bits\n\t\t\t\tif (bit_count < 8) begin\n\t\t\t\t\tdata <= {in, data[7:1]};\n\t\t\t\t\tbit_count <= bit_count + 1;\n\t\t\t\tend else begin\n\t\t\t\t\tstate <= 2;\n\t\t\t\tend\n\t\t\tend\n\t\t\t2: begin // Wait for stop bit\n\t\t\t\tif (in == 1) begin\n\t\t\t\t\tstate <= 3;\n\t\t\t\t\tdone_reg <= 1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t3: begin // Wait for next start bit\n\t\t\t\tif (in == 0) begin\n\t\t\t\t\tstate <= 1;\n\t\t\t\t\tbit_count <= 0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend\n\nassign out_byte = data;\nassign done = done_reg;\n\n\nendmodule", "result": "failed: 38 out of 905 samples.", "passed": false}
{"task_id": "gshare", "description": "Build a gshare branch predictor with 7-bit pc and 7-bit global history, hashed (using xor) into a 7-bit index. This index accesses a 128-entry table of two-bit saturating counters. The branch predictor should contain a 7-bit global branch history register. The branch predictor has two sets of interfaces: One for doing predictions and one for doing training. The prediction interface is used in the processor's Fetch stage to ask the branch predictor for branch direction predictions for the instructions being fetched. Once these branches proceed down the pipeline and are executed, the true outcomes of the branches become known. The branch predictor is then trained using the actual branch direction outcomes. \n// When a branch prediction is requested (predict_valid = 1) for a given pc, the branch predictor produces the predicted branch direction and state of the branch history register used to make the prediction. The branch history register is then updated (at the next positive clock edge) for the predicted branch. \n// When training for a branch is requested (train_valid = 1), the branch predictor is told the pc and branch history register value for the branch that is being trained, as well as the actual branch outcome and whether the branch was a misprediction (needing a pipeline flush). Update the pattern history table (PHT) to train the branch predictor to predict this branch more accurately next time. In addition, if the branch being trained is mispredicted, also recover the branch history register to the state immediately after the mispredicting branch completes execution.\n// If training for a misprediction and a prediction (for a different, younger instruction) occurs in the same cycle, both operations will want to modify the branch history register. When this happens, training takes precedence, because the branch being predicted will be discarded anyway. If training and prediction of the same PHT entry happen at the same time, the prediction sees the PHT state before training because training only modifies the PHT at the next positive clock edge. The following timing diagram shows the timing when training and predicting PHT entry 0 at the same time. The training request at cycle 4 changes the PHT entry state in cycle 5, but the prediction request in cycle 4 outputs the PHT state at cycle 4, without considering the effect of the training request in cycle 4. Reset is asynchronous active-high.", "prompt": "module top_module(\n\tinput clk,\n\tinput areset, \n\n\tinput predict_valid,\n\tinput [6:0] predict_pc,\n\toutput predict_taken, \n\toutput [6:0] predict_history,\n\n\tinput train_valid,\n\tinput train_taken,\n\tinput train_mispredicted,\n\tinput [6:0] train_history, \n\tinput [6:0] train_pc\n);\n", "completion": "\treg [6:0] global_history;\n\treg [6:0] predict_history_reg;\n\treg [6:0] train_history_reg;\n\treg [1:0] pht [0:127];\n\treg [1:0] pht_pred;\n\treg [1:0] pht_train;\n\treg [1:0] pht_update;\n\n\tassign predict_history = predict_history_reg;\n\tassign predict_taken = pht_pred[1];\n\n\talways @(posedge clk or posedge areset) begin\n\t\tif (areset) begin\n\t\t\tglobal_history <= 7'b0;\n\t\t\tpredict_history_reg <= 7'b0;\n\t\t\ttrain_history_reg <= 7'b0;\n\t\t\tfor (int i = 0; i < 128; i = i + 1) begin\n\t\t\t\tpht[i] <= 2'b0;\n\t\t\tend\n\t\tend else begin\n\t\t\tif (predict_valid) begin\n\t\t\t\tpredict_history_reg <= global_history;\n\t\t\tend\n\t\t\tif (train_valid) begin\n\t\t\t\ttrain_history_reg <= global_history;\n\t\t\tend\n\t\t\tif (train_valid) begin\n\t\t\t\tpht[{train_pc[6:0], train_history_reg[6:0]}] <= {pht[{train_pc[6:0], train_history_reg[6:0]}][0], train_taken};\n\t\t\tend\n\t\t\tif (predict_valid) begin\n\t\t\t\tpht_pred <= pht[{predict_pc[6:0], predict_history_reg[6:0]}];\n\t\t\tend\n\t\t\tif (train_valid && train_mispredicted) begin\n\t\t\t\tglobal_history <= {global_history[6:0], train_taken};\n\t\t\tend\n\t\t\tif (predict_valid && train_valid && predict_pc == train_pc && predict_history_reg == train_history_reg) begin\n\t\t\t\tpht_update <= pht[{predict_pc[6:0], predict_history_reg[6:0]}];\n\t\t\tend\n\t\t\tif (train_valid && predict_valid && predict_pc == train_pc && predict_history_reg == train_history_reg) begin\n\t\t\t\tpht_update <= {pht_update[0], train_taken};\n\t\t\tend\n\t\t\tif (predict_valid && train_valid && predict_pc == train_pc && predict_history_reg == train_history_reg) begin\n\t\t\t\tpht[{predict_pc[6:0], predict_history_reg[6:0]}] <= pht_update;\n\t\t\tend\n\t\t\tif (predict_valid && train_valid && predict_pc == train_pc && predict_history_reg == train_history_reg) begin\n\t\t\t\tglobal_history <= {global_history[6:0], pht_update[1]};\n\t\t\tend\n\t\tend\n\tend\n\n\nendmodule", "result": "failed: 610 out of 1083 samples.", "passed": false}
{"task_id": "lemmings4", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"\"aaah!\"\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// In addition to walking and falling, Lemmings can sometimes be told to do useful things, like dig (it starts digging when dig=1). A Lemming can dig if it is currently walking on ground (ground=1 and not falling), and will continue digging until it reaches the other side (ground=0). At that point, since there is no ground, it will fall (aaah!), then continue walking in its original direction once it hits ground again. As with falling, being bumped while digging has no effect, and being told to dig when falling or when there is no ground is ignored. (In other words, a walking Lemming can fall, dig, or switch directions. If more than one of these conditions are satisfied, fall has higher precedence than dig, which has higher precedence than switching directions.)\n// Although Lemmings can walk, fall, and dig, Lemmings aren't invulnerable. If a Lemming falls for too long then hits the ground, it can splatter. In particular, if a Lemming falls for more than 20 clock cycles then hits the ground, it will splatter and cease walking, falling, or digging (all 4 outputs become 0), forever (Or until the FSM gets reset). There is no upper limit on how far a Lemming can fall before hitting the ground. Lemmings only splatter when hitting the ground; they do not splatter in mid-air.\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\tinput dig,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah,\n\toutput digging\n);\n", "completion": "\tlocalparam [1:0] STATE_WALK_LEFT = 2'b00;\n\tlocalparam [1:0] STATE_WALK_RIGHT = 2'b01;\n\tlocalparam [1:0] STATE_FALL = 2'b10;\n\tlocalparam [1:0] STATE_DIG = 2'b11;\n\n\treg [1:0] state;\n\treg [1:0] next_state;\n\treg [3:0] fall_count;\n\n\tassign walk_left = (state == STATE_WALK_LEFT);\n\tassign walk_right = (state == STATE_WALK_RIGHT);\n\tassign aaah = (state == STATE_FALL);\n\tassign digging = (state == STATE_DIG);\n\n\talways @(posedge clk) begin\n\t\tif (areset) begin\n\t\t\tstate <= STATE_WALK_LEFT;\n\t\t\tfall_count <= 0;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tif (state == STATE_FALL) begin\n\t\t\t\tfall_count <= fall_count + 1;\n\t\t\t\tif (fall_count >= 20) begin\n\t\t\t\t\tstate <= STATE_WALK_LEFT;\n\t\t\t\t\tfall_count <= 0;\n\t\t\t\tend\n\t\t\tend else begin\n\t\t\t\tfall_count <= 0;\n\t\t\tend\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tSTATE_WALK_LEFT: begin\n\t\t\t\tif (bump_right) begin\n\t\t\t\t\tnext_state = STATE_WALK_RIGHT;\n\t\t\t\tend else if (bump_left) begin\n\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\tend else if (dig) begin\n\t\t\t\t\tnext_state = STATE_DIG;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = STATE_FALL;\n\t\t\t\tend\n\t\t\tend\n\t\t\tSTATE_WALK_RIGHT: begin\n\t\t\t\tif (bump_left) begin\n\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\tnext_state = STATE_WALK_RIGHT;\n\t\t\t\tend else if (ground) begin\n\t\t\t\t\tnext_state = STATE_WALK_RIGHT;\n\t\t\t\tend else if (dig) begin\n\t\t\t\t\tnext_state = STATE_DIG;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = STATE_FALL;\n\t\t\t\tend\n\t\t\tend\n\t\t\tSTATE_FALL: begin\n\t\t\t\tif (ground) begin\n\t\t\t\t\tif (bump_left) begin\n\t\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\t\tend else if (bump_right) begin\n\t\t\t\t\t\tnext_state = STATE_WALK_RIGHT;\n\t\t\t\t\tend else if (dig) begin\n\t\t\t\t\t\tnext_state = STATE_DIG;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = STATE_FALL;\n\t\t\t\tend\n\t\t\tend\n\t\t\tSTATE_DIG: begin\n\t\t\t\tif (ground) begin\n\t\t\t\t\tnext_state = STATE_WALK_LEFT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = STATE_DIG;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\n\nendmodule", "result": "failed: 488 out of 1003 samples.", "passed": false}
{"task_id": "review2015_fsm", "description": "We want to create a timer that:\n// (1) is started when a particular pattern (1101) is detected,\n// (2) shifts in 4 more bits to determine the duration to delay,\n// (3) waits for the counters to finish counting, and\n// (4) notifies the user and waits for the user to acknowledge the timer.\n// In this problem, implement just the finite-state machine that controls the timer. The data path (counters and some comparators) are not included here.\n// The serial data is available on the data input pin. When the pattern 1101 is received, the state machine must then assert output shift_ena for exactly 4 clock cycles. After that, the state machine asserts its counting output to indicate it is waiting for the counters, and waits until input done_counting is high.At that point, the state machine must assert done to notify the user the timer has timed out, and waits until input ack is 1 before being reset to look for the next occurrence of the start sequence (1101). The state machine should have a active high synchronous reset, setting the state to where it begins searching for the input sequence 1101.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput data,\n    output reg shift_ena,\n    output reg counting,\n    input done_counting,\n    output reg done,\n    input ack );\n", "completion": "    // Define the states of the finite-state machine\n    parameter IDLE = 2'b00;\n    parameter SHIFT = 2'b01;\n    parameter WAIT = 2'b10;\n    parameter NOTIFY = 2'b11;\n\n    // Define the state register and next state logic\n    reg [1:0] state, next_state;\n    always @(posedge clk, posedge reset) begin\n        if (reset) begin\n            state <= IDLE;\n        end else begin\n            state <= next_state;\n        end\n    end\n\n    // Define the output logic based on the current state\n    always @(*) begin\n        case (state)\n            IDLE: begin\n                shift_ena = 1'b0;\n                counting = 1'b0;\n                done = 1'b0;\n                next_state = IDLE;\n                if (data == 1'b1) begin\n                    next_state = SHIFT;\n                end\n            end\n            SHIFT: begin\n                shift_ena = 1'b1;\n                counting = 1'b0;\n                done = 1'b0;\n                next_state = WAIT;\n            end\n            WAIT: begin\n                shift_ena = 1'b0;\n                counting = 1'b1;\n                done = 1'b0;\n                next_state = NOTIFY;\n                if (done_counting == 1'b1) begin\n                    next_state = IDLE;\n                end\n            end\n            NOTIFY: begin\n                shift_ena = 1'b0;\n                counting = 1'b0;\n                done = 1'b1;\n                next_state = IDLE;\n                if (ack == 1'b1) begin\n                    next_state = IDLE;\n                end\n            end\n        endcase\n    end\n\n\nendmodule", "result": "failed: 3868 out of 5069 samples.", "passed": false}
{"task_id": "conwaylife", "description": "The \"game\" is played on a two-dimensional grid of cells, where each cell is either 1 (alive) or 0 (dead). At each time step, each cell changes state depending on how many neighbours it has:\n// (1) 0-1 neighbour: Cell becomes 0.\n// (2) 2 neighbours: Cell state does not change.\n// (3) 3 neighbours: Cell becomes 1.\n// (4) 4+ neighbours: Cell becomes 0.\n// The game is formulated for an infinite grid. In this circuit, we will use a 16x16 grid. To make things more interesting, we will use a 16x16 toroid, where the sides wrap around to the other side of the grid. For example, the corner cell (0,0) has 8 neighbours: (15,1), (15,0), (15,15), (0,1), (0,15), (1,1), (1,0), and (1,15). The 16x16 grid is represented by a length 256 vector, where each row of 16 cells is represented by a sub-vector: q[15:0] is row 0, q[31:16] is row 1, etc. \n// (1) load: Loads data into q at the next clock edge, for loading initial state. Active high synchronous.\n// (2) q: The 16x16 current state of the game, updated every clock cycle.\n// The game state should advance by one timestep every clock cycle.", "prompt": "module top_module(\n\tinput clk,\n\tinput load,\n\tinput [255:0] data,\n\toutput reg [255:0] q);\n", "completion": "\treg [255:0] next_q;\n\treg [255:0] current_q;\n\treg [255:0] temp_q;\n\n\tinteger i, j, k;\n\n\talways @(posedge clk) begin\n\t\tif (load) begin\n\t\t\tcurrent_q <= data;\n\t\tend else begin\n\t\t\tcurrent_q <= next_q;\n\t\tend\n\tend\n\n\talways @(*) begin\n\t\tfor (i = 0; i < 16; i = i + 1) begin\n\t\t\tfor (j = 0; j < 16; j = j + 1) begin\n\t\t\t\ttemp_q[i*16+j] = current_q[(i-1)*16+j] ^ current_q[(i+1)*16+j] ^ current_q[i*16+j-1] ^ current_q[i*16+j+1];\n\t\t\tend\n\t\tend\n\n\t\tfor (i = 0; i < 16; i = i + 1) begin\n\t\t\tfor (j = 0; j < 16; j = j + 1) begin\n\t\t\t\tk = 0;\n\t\t\t\tfor (k = 0; k < 9; k = k + 1) begin\n\t\t\t\t\tif (k == 4) continue;\n\t\t\t\t\tnext_q[i*16+j] = next_q[i*16+j] ^ current_q[(i+k/3-1)%16*16+(j+k%3-1)%16];\n\t\t\t\tend\n\t\t\t\tif (next_q[i*16+j] == 0) begin\n\t\t\t\t\tif (k == 3) next_q[i*16+j] = 1;\n\t\t\t\t\telse if (k == 4) next_q[i*16+j] = 0;\n\t\t\t\t\telse next_q[i*16+j] = 0;\n\t\t\t\tend else begin\n\t\t\t\t\tif (k == 3) next_q[i*16+j] = 0;\n\t\t\t\t\telse if (k == 4) next_q[i*16+j] = 1;\n\t\t\t\t\telse next_q[i*16+j] = 1;\n\t\t\t\t}\n\t\t\tend\n\t\tend\n\tend\n\n\tassign q = current_q;\n\n\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "lemmings3", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"aaah!\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// In addition to walking and falling, Lemmings can sometimes be told to do useful things, like dig (it starts digging when dig=1). A Lemming can dig if it is currently walking on ground (ground=1 and not falling), and will continue digging until it reaches the other side (ground=0). At that point, since there is no ground, it will fall (aaah!), then continue walking in its original direction once it hits ground again. As with falling, being bumped while digging has no effect, and being told to dig when falling or when there is no ground is ignored. (In other words, a walking Lemming can fall, dig, or switch directions. If more than one of these conditions are satisfied, fall has higher precedence than dig, which has higher precedence than switching directions.)\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\tinput dig,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah,\n\toutput digging\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg [1:0] prev_state;\n\treg [1:0] prev_prev_state;\n\treg [1:0] prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_state;\n\treg [1:0] prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev_prev\nendmodule", "result": "failed: syntax error.", "passed": false}
{"task_id": "count_clock", "description": "Create a set of counters suitable for use as a 12-hour clock (with am/pm indicator). Your counters are clocked by a fast-running clk, with a pulse on ena whenever your clock should increment (i.e., once per second, while \"clk\" is much faster than once per second). The signal \"pm\" is asserted if the clock is PM, or is otherwise AM. hh, mm, and ss are two BCD (Binary-Coded Decimal) digits each for hours (01-12), minutes (00-59), and seconds (00-59). Reset is the active high synchronous signal that resets the clock to \"12:00 AM.\" Reset has higher priority than enable and can occur even when not enabled.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\tinput ena,\n\toutput reg pm,\n\toutput reg [7:0] hh,\n\toutput reg [7:0] mm,\n\toutput reg [7:0] ss);\n", "completion": "\treg [3:0] hh_counter;\n\treg [5:0] mm_counter;\n\treg [5:0] ss_counter;\n\t\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\thh_counter <= 4'b0000;\n\t\t\tmm_counter <= 6'b000000;\n\t\t\tss_counter <= 6'b000000;\n\t\t\tpm <= 1'b0;\n\t\tend\n\t\telse if (ena) begin\n\t\t\tss_counter <= ss_counter + 1;\n\t\t\tif (ss_counter == 6'b111111) begin\n\t\t\t\tss_counter <= 6'b000000;\n\t\t\t\tmm_counter <= mm_counter + 1;\n\t\t\t\tif (mm_counter == 6'b111111) begin\n\t\t\t\t\tmm_counter <= 6'b000000;\n\t\t\t\t\thh_counter <= hh_counter + 1;\n\t\t\t\t\tif (hh_counter == 4'b1100) begin\n\t\t\t\t\t\thh_counter <= 4'b0000;\n\t\t\t\t\t\tpm <= ~pm;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tend\n\t\n\tassign hh = {hh_counter[3], hh_counter[2:0]};\n\tassign mm = {mm_counter[5], mm_counter[4:0]};\n\tassign ss = {ss_counter[5], ss_counter[4:0]};\n\t\n\nendmodule", "result": "failed: 352412 out of 352413 samples.", "passed": false}
{"task_id": "lemmings2", "description": "The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. \n// In addition to walking left and right and changing direction when bumped, when ground=0, the Lemming will fall and say \"aaah!\". When the ground reappears (ground=1), the Lemming will resume walking in the same direction as before the fall. Being bumped while falling does not affect the walking direction, and being bumped in the same cycle as ground disappears (but not yet falling), or when the ground reappears while still falling, also does not affect the walking direction.\n// Implement a Moore state machine that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.", "prompt": "module top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\tinput ground,\n\toutput walk_left,\n\toutput walk_right,\n\toutput aaah\n);\n", "completion": "\treg [1:0] state;\n\treg [1:0] next_state;\n\treg [1:0] prev_state;\n\treg [1:0] prev_prev_state;\n\treg [1:0] prev_prev_prev_state;\n\t\n\tparameter [1:0] WALK_LEFT = 2'b01;\n\tparameter [1:0] WALK_RIGHT = 2'b10;\n\t\n\talways @(posedge clk) begin\n\t\tif (areset) begin\n\t\t\tstate <= WALK_LEFT;\n\t\t\tprev_state <= WALK_LEFT;\n\t\t\tprev_prev_state <= WALK_LEFT;\n\t\t\tprev_prev_prev_state <= WALK_LEFT;\n\t\tend else begin\n\t\t\tstate <= next_state;\n\t\t\tprev_state <= state;\n\t\t\tprev_prev_state <= prev_state;\n\t\t\tprev_prev_prev_state <= prev_prev_state;\n\t\tend\n\tend\n\t\n\talways @(*) begin\n\t\tcase (state)\n\t\t\tWALK_LEFT: begin\n\t\t\t\tif (bump_left && !bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (bump_right && !bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (bump_left && bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend\n\t\t\tend\n\t\t\tWALK_RIGHT: begin\n\t\t\t\tif (bump_right && !bump_left) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else if (bump_left && !bump_right) begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend else if (bump_left && bump_right) begin\n\t\t\t\t\tnext_state = WALK_LEFT;\n\t\t\t\tend else begin\n\t\t\t\t\tnext_state = WALK_RIGHT;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\t\n\tassign walk_left = (state == WALK_LEFT) ? 1 : 0;\n\tassign walk_right = (state == WALK_RIGHT) ? 1 : 0;\n\tassign aaah = (ground == 0 && prev_state != state) ? 1 : 0;\n\t\n\nendmodule", "result": "failed: 84 out of 441 samples.", "passed": false}
{"task_id": "countbcd", "description": "Build a 4-digit BCD (binary-coded decimal) counter. Each decimal digit is encoded using 4 bits: q[3:0] is the ones digit, q[7:4] is the tens digit, etc. For digits [3:1], also output an enable signal indicating when each of the upper three digits should be incremented. Include a synchronous active-high reset.", "prompt": "module top_module(\n\tinput clk,\n\tinput reset,\n\toutput [3:1] ena,\n\toutput reg [15:0] q);\n", "completion": "\treg [3:0] ones_digit;\n\treg [3:0] tens_digit;\n\treg [3:0] hundreds_digit;\n\treg [3:0] thousands_digit;\n\n\talways @(posedge clk) begin\n\t\tif (reset) begin\n\t\t\tones_digit <= 4'b0000;\n\t\t\ttens_digit <= 4'b0000;\n\t\t\thundreds_digit <= 4'b0000;\n\t\t\tthousands_digit <= 4'b0000;\n\t\t\tq <= 16'b0000000000000000;\n\t\tend else begin\n\t\t\tif (ones_digit == 4'b1001) begin\n\t\t\t\tones_digit <= 4'b0000;\n\t\t\t\tif (tens_digit == 4'b1001) begin\n\t\t\t\t\ttens_digit <= 4'b0000;\n\t\t\t\t\tif (hundreds_digit == 4'b1001) begin\n\t\t\t\t\t\thundreds_digit <= 4'b0000;\n\t\t\t\t\t\tif (thousands_digit == 4'b1001) begin\n\t\t\t\t\t\t\tthousands_digit <= 4'b0000;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tthousands_digit <= thousands_digit + 1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\thundreds_digit <= hundreds_digit + 1;\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\ttens_digit <= tens_digit + 1;\n\t\t\t\tend\n\t\t\tend else begin\n\t\t\t\tones_digit <= ones_digit + 1;\n\t\t\tend\n\t\t\tq <= {thousands_digit, hundreds_digit, tens_digit, ones_digit};\n\t\tend\n\tend\n\n\tassign ena = {thousands_digit[3], hundreds_digit[3], tens_digit[3]};\n\n\nendmodule", "result": "failed: 39776 out of 39805 samples.", "passed": false}
