<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file flip01_main.ncd.
Design name: FLIP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Sat Nov 30 17:58:18 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FLiP01_main.twr -gui -msgset C:/Users/croci/OneDrive/Desktop/FLIP/FLiPGA01/promote.xml FLiP01_main.ncd FLiP01_main.prf 
Design file:     flip01_main.ncd
Preference file: flip01_main.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "CLKin" 80.438000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:   1.724MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk" 195.313000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:   2.084MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY NET "Q_N_404" 203.791000 MHz (685 errors)</FONT></A></LI>
</FONT>            689 items scored, 685 timing errors detected.
Warning:  22.333MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_3' Target='right'><FONT COLOR=red>FREQUENCY NET "Q_N_404_adj_572" 203.791000 MHz (688 errors)</FONT></A></LI>
</FONT>            689 items scored, 688 timing errors detected.
Warning:  21.517MHz is the maximum frequency for this preference.

6 potential circuit loops found in timing analysis.
6 potential circuit loops found in timing analysis.
6 potential circuit loops found in timing analysis.
Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "CLKin" 80.438000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 32.867ns (weighted slack = -567.504ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i2  (to CLKin +)

   Delay:              29.149ns  (35.9% logic, 64.1% route), 17 logic levels.

 Constraint Details:

     29.149ns physical path delay SLICE_193 to SLICE_211 exceeds
      (delay constraint based on source clock period of 5.120ns and destination clock period of 12.432ns)
      0.720ns delay constraint less
      4.272ns skew and
      0.166ns DIN_SET requirement (totaling -3.718ns) by 32.867ns

 Physical Path Details:

      Data path SLICE_193 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C16A.CLK to     R16C16A.Q0 SLICE_193 (from clk)
ROUTE         1     0.626     R16C16A.Q0 to     R16C16B.D1 AX_sel
CTOF_DEL    ---     0.495     R16C16B.D1 to     R16C16B.F1 SLICE_388
ROUTE         2     0.753     R16C16B.F1 to     R15C16D.C1 ie_AX_N_9
CTOF_DEL    ---     0.495     R15C16D.C1 to     R15C16D.F1 SLICE_421
ROUTE        15     2.072     R15C16D.F1 to     R14C19C.A0 int2
CTOF_DEL    ---     0.495     R14C19C.A0 to     R14C19C.F0 SLICE_514
ROUTE         1     1.004     R14C19C.F0 to     R14C19B.B0 ISA/n6_adj_539
CTOF_DEL    ---     0.495     R14C19B.B0 to     R14C19B.F0 SLICE_192
ROUTE        10     2.593     R14C19B.F0 to     R19C21A.B0 bus_dati_6
CTOF_DEL    ---     0.495     R19C21A.B0 to     R19C21A.F0 SLICE_373
ROUTE        10     1.952     R19C21A.F0 to     R19C27B.D0 n8541
C0TOFCO_DE  ---     1.023     R19C27B.D0 to    R19C27B.FCO ALU/SLICE_12
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI ALU/mco_9
FCITOF0_DE  ---     0.585    R19C27C.FCI to     R19C27C.F0 ALU/SLICE_11
ROUTE         1     1.383     R19C27C.F0 to     R18C27C.A0 ALU/mult_8u_8u_0_pp_3_9
C0TOFCO_DE  ---     1.023     R18C27C.A0 to    R18C27C.FCO ALU/SLICE_35
ROUTE         1     0.000    R18C27C.FCO to    R18C27D.FCI ALU/co_mult_8u_8u_0_1_3
FCITOF0_DE  ---     0.585    R18C27D.FCI to     R18C27D.F0 ALU/SLICE_34
ROUTE         1     1.336     R18C27D.F0 to     R17C28A.B0 ALU/s_mult_8u_8u_0_1_11
C0TOFCO_DE  ---     1.023     R17C28A.B0 to    R17C28A.FCO ALU/SLICE_27
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI ALU/co_t_mult_8u_8u_0_2_5
FCITOF0_DE  ---     0.585    R17C28B.FCI to     R17C28B.F0 ALU/SLICE_26
ROUTE         1     1.838     R17C28B.F0 to     R17C20A.B1 ALU/Result_7_N_208_13
CTOF_DEL    ---     0.495     R17C20A.B1 to     R17C20A.F1 SLICE_227
ROUTE         1     1.460     R17C20A.F1 to     R17C26C.D0 ALU/n14
CTOF_DEL    ---     0.495     R17C26C.D0 to     R17C26C.F0 ALU/SLICE_438
ROUTE         2     1.932     R17C26C.F0 to     R19C21B.A1 ALU/flag_7__N_226
CTOOFX_DEL  ---     0.721     R19C21B.A1 to   R19C21B.OFX0 ALU/i53/SLICE_266
ROUTE         1     0.747   R19C21B.OFX0 to     R19C21C.C0 n26_adj_586
CTOF_DEL    ---     0.495     R19C21C.C0 to     R19C21C.F0 ISA/SLICE_484
ROUTE         1     1.001     R19C21C.F0 to     R19C20A.B1 n4_adj_596
CTOF_DEL    ---     0.495     R19C20A.B1 to     R19C20A.F1 SLICE_211
ROUTE         1     0.000     R19C20A.F1 to    R19C20A.DI1 flag_2 (to CLKin)
                  --------
                   29.149   (35.9% logic, 64.1% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to    R16C16A.CLK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C20A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.


Error: The following path exceeds requirements by 32.733ns (weighted slack = -565.190ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i2  (to CLKin +)

   Delay:              29.015ns  (35.6% logic, 64.4% route), 17 logic levels.

 Constraint Details:

     29.015ns physical path delay SLICE_193 to SLICE_211 exceeds
      (delay constraint based on source clock period of 5.120ns and destination clock period of 12.432ns)
      0.720ns delay constraint less
      4.272ns skew and
      0.166ns DIN_SET requirement (totaling -3.718ns) by 32.733ns

 Physical Path Details:

      Data path SLICE_193 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C16A.CLK to     R16C16A.Q0 SLICE_193 (from clk)
ROUTE         1     0.626     R16C16A.Q0 to     R16C16B.D1 AX_sel
CTOF_DEL    ---     0.495     R16C16B.D1 to     R16C16B.F1 SLICE_388
ROUTE         2     0.753     R16C16B.F1 to     R15C16D.C1 ie_AX_N_9
CTOF_DEL    ---     0.495     R15C16D.C1 to     R15C16D.F1 SLICE_421
ROUTE        15     2.072     R15C16D.F1 to     R14C19C.A0 int2
CTOF_DEL    ---     0.495     R14C19C.A0 to     R14C19C.F0 SLICE_514
ROUTE         1     1.004     R14C19C.F0 to     R14C19B.B0 ISA/n6_adj_539
CTOF_DEL    ---     0.495     R14C19B.B0 to     R14C19B.F0 SLICE_192
ROUTE        10     2.593     R14C19B.F0 to     R19C21A.B0 bus_dati_6
CTOF_DEL    ---     0.495     R19C21A.B0 to     R19C21A.F0 SLICE_373
ROUTE        10     1.952     R19C21A.F0 to     R19C27B.D1 n8541
C1TOFCO_DE  ---     0.889     R19C27B.D1 to    R19C27B.FCO ALU/SLICE_12
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI ALU/mco_9
FCITOF0_DE  ---     0.585    R19C27C.FCI to     R19C27C.F0 ALU/SLICE_11
ROUTE         1     1.383     R19C27C.F0 to     R18C27C.A0 ALU/mult_8u_8u_0_pp_3_9
C0TOFCO_DE  ---     1.023     R18C27C.A0 to    R18C27C.FCO ALU/SLICE_35
ROUTE         1     0.000    R18C27C.FCO to    R18C27D.FCI ALU/co_mult_8u_8u_0_1_3
FCITOF0_DE  ---     0.585    R18C27D.FCI to     R18C27D.F0 ALU/SLICE_34
ROUTE         1     1.336     R18C27D.F0 to     R17C28A.B0 ALU/s_mult_8u_8u_0_1_11
C0TOFCO_DE  ---     1.023     R17C28A.B0 to    R17C28A.FCO ALU/SLICE_27
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI ALU/co_t_mult_8u_8u_0_2_5
FCITOF0_DE  ---     0.585    R17C28B.FCI to     R17C28B.F0 ALU/SLICE_26
ROUTE         1     1.838     R17C28B.F0 to     R17C20A.B1 ALU/Result_7_N_208_13
CTOF_DEL    ---     0.495     R17C20A.B1 to     R17C20A.F1 SLICE_227
ROUTE         1     1.460     R17C20A.F1 to     R17C26C.D0 ALU/n14
CTOF_DEL    ---     0.495     R17C26C.D0 to     R17C26C.F0 ALU/SLICE_438
ROUTE         2     1.932     R17C26C.F0 to     R19C21B.A1 ALU/flag_7__N_226
CTOOFX_DEL  ---     0.721     R19C21B.A1 to   R19C21B.OFX0 ALU/i53/SLICE_266
ROUTE         1     0.747   R19C21B.OFX0 to     R19C21C.C0 n26_adj_586
CTOF_DEL    ---     0.495     R19C21C.C0 to     R19C21C.F0 ISA/SLICE_484
ROUTE         1     1.001     R19C21C.F0 to     R19C20A.B1 n4_adj_596
CTOF_DEL    ---     0.495     R19C20A.B1 to     R19C20A.F1 SLICE_211
ROUTE         1     0.000     R19C20A.F1 to    R19C20A.DI1 flag_2 (to CLKin)
                  --------
                   29.015   (35.6% logic, 64.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to    R16C16A.CLK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C20A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.


Error: The following path exceeds requirements by 32.689ns (weighted slack = -564.430ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i2  (to CLKin +)

   Delay:              28.971ns  (36.6% logic, 63.4% route), 18 logic levels.

 Constraint Details:

     28.971ns physical path delay SLICE_193 to SLICE_211 exceeds
      (delay constraint based on source clock period of 5.120ns and destination clock period of 12.432ns)
      0.720ns delay constraint less
      4.272ns skew and
      0.166ns DIN_SET requirement (totaling -3.718ns) by 32.689ns

 Physical Path Details:

      Data path SLICE_193 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C16A.CLK to     R16C16A.Q0 SLICE_193 (from clk)
ROUTE         1     0.626     R16C16A.Q0 to     R16C16B.D1 AX_sel
CTOF_DEL    ---     0.495     R16C16B.D1 to     R16C16B.F1 SLICE_388
ROUTE         2     0.753     R16C16B.F1 to     R15C16D.C1 ie_AX_N_9
CTOF_DEL    ---     0.495     R15C16D.C1 to     R15C16D.F1 SLICE_421
ROUTE        15     2.072     R15C16D.F1 to     R14C19C.A0 int2
CTOF_DEL    ---     0.495     R14C19C.A0 to     R14C19C.F0 SLICE_514
ROUTE         1     1.004     R14C19C.F0 to     R14C19B.B0 ISA/n6_adj_539
CTOF_DEL    ---     0.495     R14C19B.B0 to     R14C19B.F0 SLICE_192
ROUTE        10     2.593     R14C19B.F0 to     R19C21A.B0 bus_dati_6
CTOF_DEL    ---     0.495     R19C21A.B0 to     R19C21A.F0 SLICE_373
ROUTE        10     1.952     R19C21A.F0 to     R19C27B.D0 n8541
C0TOFCO_DE  ---     1.023     R19C27B.D0 to    R19C27B.FCO ALU/SLICE_12
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI ALU/mco_9
FCITOF0_DE  ---     0.585    R19C27C.FCI to     R19C27C.F0 ALU/SLICE_11
ROUTE         1     1.383     R19C27C.F0 to     R18C27C.A0 ALU/mult_8u_8u_0_pp_3_9
C0TOFCO_DE  ---     1.023     R18C27C.A0 to    R18C27C.FCO ALU/SLICE_35
ROUTE         1     0.000    R18C27C.FCO to    R18C27D.FCI ALU/co_mult_8u_8u_0_1_3
FCITOF0_DE  ---     0.585    R18C27D.FCI to     R18C27D.F0 ALU/SLICE_34
ROUTE         1     1.336     R18C27D.F0 to     R17C28A.B0 ALU/s_mult_8u_8u_0_1_11
C0TOFCO_DE  ---     1.023     R17C28A.B0 to    R17C28A.FCO ALU/SLICE_27
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI ALU/co_t_mult_8u_8u_0_2_5
FCITOFCO_D  ---     0.162    R17C28B.FCI to    R17C28B.FCO ALU/SLICE_26
ROUTE         1     0.000    R17C28B.FCO to    R17C28C.FCI ALU/co_t_mult_8u_8u_0_2_6
FCITOF0_DE  ---     0.585    R17C28C.FCI to     R17C28C.F0 ALU/SLICE_25
ROUTE         1     1.498     R17C28C.F0 to     R17C20A.A1 ALU/Result_7_N_208_15
CTOF_DEL    ---     0.495     R17C20A.A1 to     R17C20A.F1 SLICE_227
ROUTE         1     1.460     R17C20A.F1 to     R17C26C.D0 ALU/n14
CTOF_DEL    ---     0.495     R17C26C.D0 to     R17C26C.F0 ALU/SLICE_438
ROUTE         2     1.932     R17C26C.F0 to     R19C21B.A1 ALU/flag_7__N_226
CTOOFX_DEL  ---     0.721     R19C21B.A1 to   R19C21B.OFX0 ALU/i53/SLICE_266
ROUTE         1     0.747   R19C21B.OFX0 to     R19C21C.C0 n26_adj_586
CTOF_DEL    ---     0.495     R19C21C.C0 to     R19C21C.F0 ISA/SLICE_484
ROUTE         1     1.001     R19C21C.F0 to     R19C20A.B1 n4_adj_596
CTOF_DEL    ---     0.495     R19C20A.B1 to     R19C20A.F1 SLICE_211
ROUTE         1     0.000     R19C20A.F1 to    R19C20A.DI1 flag_2 (to CLKin)
                  --------
                   28.971   (36.6% logic, 63.4% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to    R16C16A.CLK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C20A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.


Error: The following path exceeds requirements by 32.555ns (weighted slack = -562.116ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i2  (to CLKin +)

   Delay:              28.837ns  (36.3% logic, 63.7% route), 18 logic levels.

 Constraint Details:

     28.837ns physical path delay SLICE_193 to SLICE_211 exceeds
      (delay constraint based on source clock period of 5.120ns and destination clock period of 12.432ns)
      0.720ns delay constraint less
      4.272ns skew and
      0.166ns DIN_SET requirement (totaling -3.718ns) by 32.555ns

 Physical Path Details:

      Data path SLICE_193 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C16A.CLK to     R16C16A.Q0 SLICE_193 (from clk)
ROUTE         1     0.626     R16C16A.Q0 to     R16C16B.D1 AX_sel
CTOF_DEL    ---     0.495     R16C16B.D1 to     R16C16B.F1 SLICE_388
ROUTE         2     0.753     R16C16B.F1 to     R15C16D.C1 ie_AX_N_9
CTOF_DEL    ---     0.495     R15C16D.C1 to     R15C16D.F1 SLICE_421
ROUTE        15     2.072     R15C16D.F1 to     R14C19C.A0 int2
CTOF_DEL    ---     0.495     R14C19C.A0 to     R14C19C.F0 SLICE_514
ROUTE         1     1.004     R14C19C.F0 to     R14C19B.B0 ISA/n6_adj_539
CTOF_DEL    ---     0.495     R14C19B.B0 to     R14C19B.F0 SLICE_192
ROUTE        10     2.593     R14C19B.F0 to     R19C21A.B0 bus_dati_6
CTOF_DEL    ---     0.495     R19C21A.B0 to     R19C21A.F0 SLICE_373
ROUTE        10     1.952     R19C21A.F0 to     R19C27B.D1 n8541
C1TOFCO_DE  ---     0.889     R19C27B.D1 to    R19C27B.FCO ALU/SLICE_12
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI ALU/mco_9
FCITOF0_DE  ---     0.585    R19C27C.FCI to     R19C27C.F0 ALU/SLICE_11
ROUTE         1     1.383     R19C27C.F0 to     R18C27C.A0 ALU/mult_8u_8u_0_pp_3_9
C0TOFCO_DE  ---     1.023     R18C27C.A0 to    R18C27C.FCO ALU/SLICE_35
ROUTE         1     0.000    R18C27C.FCO to    R18C27D.FCI ALU/co_mult_8u_8u_0_1_3
FCITOF0_DE  ---     0.585    R18C27D.FCI to     R18C27D.F0 ALU/SLICE_34
ROUTE         1     1.336     R18C27D.F0 to     R17C28A.B0 ALU/s_mult_8u_8u_0_1_11
C0TOFCO_DE  ---     1.023     R17C28A.B0 to    R17C28A.FCO ALU/SLICE_27
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI ALU/co_t_mult_8u_8u_0_2_5
FCITOFCO_D  ---     0.162    R17C28B.FCI to    R17C28B.FCO ALU/SLICE_26
ROUTE         1     0.000    R17C28B.FCO to    R17C28C.FCI ALU/co_t_mult_8u_8u_0_2_6
FCITOF0_DE  ---     0.585    R17C28C.FCI to     R17C28C.F0 ALU/SLICE_25
ROUTE         1     1.498     R17C28C.F0 to     R17C20A.A1 ALU/Result_7_N_208_15
CTOF_DEL    ---     0.495     R17C20A.A1 to     R17C20A.F1 SLICE_227
ROUTE         1     1.460     R17C20A.F1 to     R17C26C.D0 ALU/n14
CTOF_DEL    ---     0.495     R17C26C.D0 to     R17C26C.F0 ALU/SLICE_438
ROUTE         2     1.932     R17C26C.F0 to     R19C21B.A1 ALU/flag_7__N_226
CTOOFX_DEL  ---     0.721     R19C21B.A1 to   R19C21B.OFX0 ALU/i53/SLICE_266
ROUTE         1     0.747   R19C21B.OFX0 to     R19C21C.C0 n26_adj_586
CTOF_DEL    ---     0.495     R19C21C.C0 to     R19C21C.F0 ISA/SLICE_484
ROUTE         1     1.001     R19C21C.F0 to     R19C20A.B1 n4_adj_596
CTOF_DEL    ---     0.495     R19C20A.B1 to     R19C20A.F1 SLICE_211
ROUTE         1     0.000     R19C20A.F1 to    R19C20A.DI1 flag_2 (to CLKin)
                  --------
                   28.837   (36.3% logic, 63.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to    R16C16A.CLK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C20A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.


Error: The following path exceeds requirements by 32.413ns (weighted slack = -559.664ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i2  (to CLKin +)

   Delay:              28.695ns  (36.2% logic, 63.8% route), 17 logic levels.

 Constraint Details:

     28.695ns physical path delay SLICE_193 to SLICE_211 exceeds
      (delay constraint based on source clock period of 5.120ns and destination clock period of 12.432ns)
      0.720ns delay constraint less
      4.272ns skew and
      0.166ns DIN_SET requirement (totaling -3.718ns) by 32.413ns

 Physical Path Details:

      Data path SLICE_193 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C16A.CLK to     R16C16A.Q0 SLICE_193 (from clk)
ROUTE         1     0.626     R16C16A.Q0 to     R16C16B.D1 AX_sel
CTOF_DEL    ---     0.495     R16C16B.D1 to     R16C16B.F1 SLICE_388
ROUTE         2     0.753     R16C16B.F1 to     R15C16D.C1 ie_AX_N_9
CTOF_DEL    ---     0.495     R15C16D.C1 to     R15C16D.F1 SLICE_421
ROUTE        15     2.072     R15C16D.F1 to     R14C19C.A0 int2
CTOF_DEL    ---     0.495     R14C19C.A0 to     R14C19C.F0 SLICE_514
ROUTE         1     1.004     R14C19C.F0 to     R14C19B.B0 ISA/n6_adj_539
CTOF_DEL    ---     0.495     R14C19B.B0 to     R14C19B.F0 SLICE_192
ROUTE        10     2.593     R14C19B.F0 to     R19C21A.B0 bus_dati_6
CTOF_DEL    ---     0.495     R19C21A.B0 to     R19C21A.F0 SLICE_373
ROUTE        10     1.952     R19C21A.F0 to     R19C27B.D0 n8541
C0TOFCO_DE  ---     1.023     R19C27B.D0 to    R19C27B.FCO ALU/SLICE_12
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI ALU/mco_9
FCITOF0_DE  ---     0.585    R19C27C.FCI to     R19C27C.F0 ALU/SLICE_11
ROUTE         1     1.383     R19C27C.F0 to     R18C27C.A0 ALU/mult_8u_8u_0_pp_3_9
C0TOFCO_DE  ---     1.023     R18C27C.A0 to    R18C27C.FCO ALU/SLICE_35
ROUTE         1     0.000    R18C27C.FCO to    R18C27D.FCI ALU/co_mult_8u_8u_0_1_3
FCITOF1_DE  ---     0.643    R18C27D.FCI to     R18C27D.F1 ALU/SLICE_34
ROUTE         1     0.958     R18C27D.F1 to     R17C28A.D1 ALU/s_mult_8u_8u_0_1_12
C1TOFCO_DE  ---     0.889     R17C28A.D1 to    R17C28A.FCO ALU/SLICE_27
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI ALU/co_t_mult_8u_8u_0_2_5
FCITOF0_DE  ---     0.585    R17C28B.FCI to     R17C28B.F0 ALU/SLICE_26
ROUTE         1     1.838     R17C28B.F0 to     R17C20A.B1 ALU/Result_7_N_208_13
CTOF_DEL    ---     0.495     R17C20A.B1 to     R17C20A.F1 SLICE_227
ROUTE         1     1.460     R17C20A.F1 to     R17C26C.D0 ALU/n14
CTOF_DEL    ---     0.495     R17C26C.D0 to     R17C26C.F0 ALU/SLICE_438
ROUTE         2     1.932     R17C26C.F0 to     R19C21B.A1 ALU/flag_7__N_226
CTOOFX_DEL  ---     0.721     R19C21B.A1 to   R19C21B.OFX0 ALU/i53/SLICE_266
ROUTE         1     0.747   R19C21B.OFX0 to     R19C21C.C0 n26_adj_586
CTOF_DEL    ---     0.495     R19C21C.C0 to     R19C21C.F0 ISA/SLICE_484
ROUTE         1     1.001     R19C21C.F0 to     R19C20A.B1 n4_adj_596
CTOF_DEL    ---     0.495     R19C20A.B1 to     R19C20A.F1 SLICE_211
ROUTE         1     0.000     R19C20A.F1 to    R19C20A.DI1 flag_2 (to CLKin)
                  --------
                   28.695   (36.2% logic, 63.8% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to    R16C16A.CLK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C20A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.


Error: The following path exceeds requirements by 32.376ns (weighted slack = -559.026ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i2  (to CLKin +)

   Delay:              28.658ns  (37.0% logic, 63.0% route), 18 logic levels.

 Constraint Details:

     28.658ns physical path delay SLICE_193 to SLICE_211 exceeds
      (delay constraint based on source clock period of 5.120ns and destination clock period of 12.432ns)
      0.720ns delay constraint less
      4.272ns skew and
      0.166ns DIN_SET requirement (totaling -3.718ns) by 32.376ns

 Physical Path Details:

      Data path SLICE_193 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C16A.CLK to     R16C16A.Q0 SLICE_193 (from clk)
ROUTE         1     0.626     R16C16A.Q0 to     R16C16B.D1 AX_sel
CTOF_DEL    ---     0.495     R16C16B.D1 to     R16C16B.F1 SLICE_388
ROUTE         2     0.753     R16C16B.F1 to     R15C16D.C1 ie_AX_N_9
CTOF_DEL    ---     0.495     R15C16D.C1 to     R15C16D.F1 SLICE_421
ROUTE        15     2.072     R15C16D.F1 to     R14C19C.A0 int2
CTOF_DEL    ---     0.495     R14C19C.A0 to     R14C19C.F0 SLICE_514
ROUTE         1     1.004     R14C19C.F0 to     R14C19B.B0 ISA/n6_adj_539
CTOF_DEL    ---     0.495     R14C19B.B0 to     R14C19B.F0 SLICE_192
ROUTE        10     2.593     R14C19B.F0 to     R19C21A.B0 bus_dati_6
CTOF_DEL    ---     0.495     R19C21A.B0 to     R19C21A.F0 SLICE_373
ROUTE        10     1.952     R19C21A.F0 to     R19C27B.D0 n8541
C0TOFCO_DE  ---     1.023     R19C27B.D0 to    R19C27B.FCO ALU/SLICE_12
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI ALU/mco_9
FCITOFCO_D  ---     0.162    R19C27C.FCI to    R19C27C.FCO ALU/SLICE_11
ROUTE         1     0.000    R19C27C.FCO to    R19C27D.FCI ALU/mco_10
FCITOF0_DE  ---     0.585    R19C27D.FCI to     R19C27D.F0 ALU/SLICE_10
ROUTE         1     1.383     R19C27D.F0 to     R18C27D.A0 ALU/mult_8u_8u_0_pp_3_11
C0TOFCO_DE  ---     1.023     R18C27D.A0 to    R18C27D.FCO ALU/SLICE_34
ROUTE         1     0.000    R18C27D.FCO to    R18C28A.FCI ALU/co_mult_8u_8u_0_1_4
FCITOF0_DE  ---     0.585    R18C28A.FCI to     R18C28A.F0 ALU/SLICE_33
ROUTE         1     1.023     R18C28A.F0 to     R17C28B.B0 ALU/s_mult_8u_8u_0_1_13
C0TOFCO_DE  ---     1.023     R17C28B.B0 to    R17C28B.FCO ALU/SLICE_26
ROUTE         1     0.000    R17C28B.FCO to    R17C28C.FCI ALU/co_t_mult_8u_8u_0_2_6
FCITOF0_DE  ---     0.585    R17C28C.FCI to     R17C28C.F0 ALU/SLICE_25
ROUTE         1     1.498     R17C28C.F0 to     R17C20A.A1 ALU/Result_7_N_208_15
CTOF_DEL    ---     0.495     R17C20A.A1 to     R17C20A.F1 SLICE_227
ROUTE         1     1.460     R17C20A.F1 to     R17C26C.D0 ALU/n14
CTOF_DEL    ---     0.495     R17C26C.D0 to     R17C26C.F0 ALU/SLICE_438
ROUTE         2     1.932     R17C26C.F0 to     R19C21B.A1 ALU/flag_7__N_226
CTOOFX_DEL  ---     0.721     R19C21B.A1 to   R19C21B.OFX0 ALU/i53/SLICE_266
ROUTE         1     0.747   R19C21B.OFX0 to     R19C21C.C0 n26_adj_586
CTOF_DEL    ---     0.495     R19C21C.C0 to     R19C21C.F0 ISA/SLICE_484
ROUTE         1     1.001     R19C21C.F0 to     R19C20A.B1 n4_adj_596
CTOF_DEL    ---     0.495     R19C20A.B1 to     R19C20A.F1 SLICE_211
ROUTE         1     0.000     R19C20A.F1 to    R19C20A.DI1 flag_2 (to CLKin)
                  --------
                   28.658   (37.0% logic, 63.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to    R16C16A.CLK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C20A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.


Error: The following path exceeds requirements by 32.376ns (weighted slack = -559.026ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i2  (to CLKin +)

   Delay:              28.658ns  (37.0% logic, 63.0% route), 18 logic levels.

 Constraint Details:

     28.658ns physical path delay SLICE_193 to SLICE_211 exceeds
      (delay constraint based on source clock period of 5.120ns and destination clock period of 12.432ns)
      0.720ns delay constraint less
      4.272ns skew and
      0.166ns DIN_SET requirement (totaling -3.718ns) by 32.376ns

 Physical Path Details:

      Data path SLICE_193 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C16A.CLK to     R16C16A.Q0 SLICE_193 (from clk)
ROUTE         1     0.626     R16C16A.Q0 to     R16C16B.D1 AX_sel
CTOF_DEL    ---     0.495     R16C16B.D1 to     R16C16B.F1 SLICE_388
ROUTE         2     0.753     R16C16B.F1 to     R15C16D.C1 ie_AX_N_9
CTOF_DEL    ---     0.495     R15C16D.C1 to     R15C16D.F1 SLICE_421
ROUTE        15     2.072     R15C16D.F1 to     R14C19C.A0 int2
CTOF_DEL    ---     0.495     R14C19C.A0 to     R14C19C.F0 SLICE_514
ROUTE         1     1.004     R14C19C.F0 to     R14C19B.B0 ISA/n6_adj_539
CTOF_DEL    ---     0.495     R14C19B.B0 to     R14C19B.F0 SLICE_192
ROUTE        10     2.593     R14C19B.F0 to     R19C21A.B0 bus_dati_6
CTOF_DEL    ---     0.495     R19C21A.B0 to     R19C21A.F0 SLICE_373
ROUTE        10     1.952     R19C21A.F0 to     R19C27B.D0 n8541
C0TOFCO_DE  ---     1.023     R19C27B.D0 to    R19C27B.FCO ALU/SLICE_12
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI ALU/mco_9
FCITOF0_DE  ---     0.585    R19C27C.FCI to     R19C27C.F0 ALU/SLICE_11
ROUTE         1     1.383     R19C27C.F0 to     R18C27C.A0 ALU/mult_8u_8u_0_pp_3_9
C0TOFCO_DE  ---     1.023     R18C27C.A0 to    R18C27C.FCO ALU/SLICE_35
ROUTE         1     0.000    R18C27C.FCO to    R18C27D.FCI ALU/co_mult_8u_8u_0_1_3
FCITOFCO_D  ---     0.162    R18C27D.FCI to    R18C27D.FCO ALU/SLICE_34
ROUTE         1     0.000    R18C27D.FCO to    R18C28A.FCI ALU/co_mult_8u_8u_0_1_4
FCITOF0_DE  ---     0.585    R18C28A.FCI to     R18C28A.F0 ALU/SLICE_33
ROUTE         1     1.023     R18C28A.F0 to     R17C28B.B0 ALU/s_mult_8u_8u_0_1_13
C0TOFCO_DE  ---     1.023     R17C28B.B0 to    R17C28B.FCO ALU/SLICE_26
ROUTE         1     0.000    R17C28B.FCO to    R17C28C.FCI ALU/co_t_mult_8u_8u_0_2_6
FCITOF0_DE  ---     0.585    R17C28C.FCI to     R17C28C.F0 ALU/SLICE_25
ROUTE         1     1.498     R17C28C.F0 to     R17C20A.A1 ALU/Result_7_N_208_15
CTOF_DEL    ---     0.495     R17C20A.A1 to     R17C20A.F1 SLICE_227
ROUTE         1     1.460     R17C20A.F1 to     R17C26C.D0 ALU/n14
CTOF_DEL    ---     0.495     R17C26C.D0 to     R17C26C.F0 ALU/SLICE_438
ROUTE         2     1.932     R17C26C.F0 to     R19C21B.A1 ALU/flag_7__N_226
CTOOFX_DEL  ---     0.721     R19C21B.A1 to   R19C21B.OFX0 ALU/i53/SLICE_266
ROUTE         1     0.747   R19C21B.OFX0 to     R19C21C.C0 n26_adj_586
CTOF_DEL    ---     0.495     R19C21C.C0 to     R19C21C.F0 ISA/SLICE_484
ROUTE         1     1.001     R19C21C.F0 to     R19C20A.B1 n4_adj_596
CTOF_DEL    ---     0.495     R19C20A.B1 to     R19C20A.F1 SLICE_211
ROUTE         1     0.000     R19C20A.F1 to    R19C20A.DI1 flag_2 (to CLKin)
                  --------
                   28.658   (37.0% logic, 63.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to    R16C16A.CLK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C20A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.


Error: The following path exceeds requirements by 32.372ns (weighted slack = -558.957ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i2  (to CLKin +)

   Delay:              28.654ns  (36.2% logic, 63.8% route), 17 logic levels.

 Constraint Details:

     28.654ns physical path delay SLICE_193 to SLICE_211 exceeds
      (delay constraint based on source clock period of 5.120ns and destination clock period of 12.432ns)
      0.720ns delay constraint less
      4.272ns skew and
      0.166ns DIN_SET requirement (totaling -3.718ns) by 32.372ns

 Physical Path Details:

      Data path SLICE_193 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C16A.CLK to     R16C16A.Q0 SLICE_193 (from clk)
ROUTE         1     0.626     R16C16A.Q0 to     R16C16B.D1 AX_sel
CTOF_DEL    ---     0.495     R16C16B.D1 to     R16C16B.F1 SLICE_388
ROUTE         2     0.753     R16C16B.F1 to     R15C16D.C1 ie_AX_N_9
CTOF_DEL    ---     0.495     R15C16D.C1 to     R15C16D.F1 SLICE_421
ROUTE        15     2.072     R15C16D.F1 to     R14C19C.A0 int2
CTOF_DEL    ---     0.495     R14C19C.A0 to     R14C19C.F0 SLICE_514
ROUTE         1     1.004     R14C19C.F0 to     R14C19B.B0 ISA/n6_adj_539
CTOF_DEL    ---     0.495     R14C19B.B0 to     R14C19B.F0 SLICE_192
ROUTE        10     2.593     R14C19B.F0 to     R19C21A.B0 bus_dati_6
CTOF_DEL    ---     0.495     R19C21A.B0 to     R19C21A.F0 SLICE_373
ROUTE        10     1.952     R19C21A.F0 to     R19C27B.D0 n8541
C0TOFCO_DE  ---     1.023     R19C27B.D0 to    R19C27B.FCO ALU/SLICE_12
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI ALU/mco_9
FCITOF1_DE  ---     0.643    R19C27C.FCI to     R19C27C.F1 ALU/SLICE_11
ROUTE         1     0.964     R19C27C.F1 to     R18C27C.A1 ALU/mult_8u_8u_0_pp_3_10
C1TOFCO_DE  ---     0.889     R18C27C.A1 to    R18C27C.FCO ALU/SLICE_35
ROUTE         1     0.000    R18C27C.FCO to    R18C27D.FCI ALU/co_mult_8u_8u_0_1_3
FCITOF0_DE  ---     0.585    R18C27D.FCI to     R18C27D.F0 ALU/SLICE_34
ROUTE         1     1.336     R18C27D.F0 to     R17C28A.B0 ALU/s_mult_8u_8u_0_1_11
C0TOFCO_DE  ---     1.023     R17C28A.B0 to    R17C28A.FCO ALU/SLICE_27
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI ALU/co_t_mult_8u_8u_0_2_5
FCITOF0_DE  ---     0.585    R17C28B.FCI to     R17C28B.F0 ALU/SLICE_26
ROUTE         1     1.838     R17C28B.F0 to     R17C20A.B1 ALU/Result_7_N_208_13
CTOF_DEL    ---     0.495     R17C20A.B1 to     R17C20A.F1 SLICE_227
ROUTE         1     1.460     R17C20A.F1 to     R17C26C.D0 ALU/n14
CTOF_DEL    ---     0.495     R17C26C.D0 to     R17C26C.F0 ALU/SLICE_438
ROUTE         2     1.932     R17C26C.F0 to     R19C21B.A1 ALU/flag_7__N_226
CTOOFX_DEL  ---     0.721     R19C21B.A1 to   R19C21B.OFX0 ALU/i53/SLICE_266
ROUTE         1     0.747   R19C21B.OFX0 to     R19C21C.C0 n26_adj_586
CTOF_DEL    ---     0.495     R19C21C.C0 to     R19C21C.F0 ISA/SLICE_484
ROUTE         1     1.001     R19C21C.F0 to     R19C20A.B1 n4_adj_596
CTOF_DEL    ---     0.495     R19C20A.B1 to     R19C20A.F1 SLICE_211
ROUTE         1     0.000     R19C20A.F1 to    R19C20A.DI1 flag_2 (to CLKin)
                  --------
                   28.654   (36.2% logic, 63.8% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to    R16C16A.CLK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C20A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.


Error: The following path exceeds requirements by 32.300ns (weighted slack = -557.713ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i2  (to CLKin +)

   Delay:              28.582ns  (36.9% logic, 63.1% route), 18 logic levels.

 Constraint Details:

     28.582ns physical path delay SLICE_193 to SLICE_211 exceeds
      (delay constraint based on source clock period of 5.120ns and destination clock period of 12.432ns)
      0.720ns delay constraint less
      4.272ns skew and
      0.166ns DIN_SET requirement (totaling -3.718ns) by 32.300ns

 Physical Path Details:

      Data path SLICE_193 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C16A.CLK to     R16C16A.Q0 SLICE_193 (from clk)
ROUTE         1     0.626     R16C16A.Q0 to     R16C16B.D1 AX_sel
CTOF_DEL    ---     0.495     R16C16B.D1 to     R16C16B.F1 SLICE_388
ROUTE         2     0.753     R16C16B.F1 to     R15C16D.C1 ie_AX_N_9
CTOF_DEL    ---     0.495     R15C16D.C1 to     R15C16D.F1 SLICE_421
ROUTE        15     2.072     R15C16D.F1 to     R14C19C.A0 int2
CTOF_DEL    ---     0.495     R14C19C.A0 to     R14C19C.F0 SLICE_514
ROUTE         1     1.004     R14C19C.F0 to     R14C19B.B0 ISA/n6_adj_539
CTOF_DEL    ---     0.495     R14C19B.B0 to     R14C19B.F0 SLICE_192
ROUTE        10     2.593     R14C19B.F0 to     R19C21A.B0 bus_dati_6
CTOF_DEL    ---     0.495     R19C21A.B0 to     R19C21A.F0 SLICE_373
ROUTE        10     1.952     R19C21A.F0 to     R19C27B.D0 n8541
C0TOFCO_DE  ---     1.023     R19C27B.D0 to    R19C27B.FCO ALU/SLICE_12
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI ALU/mco_9
FCITOFCO_D  ---     0.162    R19C27C.FCI to    R19C27C.FCO ALU/SLICE_11
ROUTE         1     0.000    R19C27C.FCO to    R19C27D.FCI ALU/mco_10
FCITOF1_DE  ---     0.643    R19C27D.FCI to     R19C27D.F1 ALU/SLICE_10
ROUTE         1     1.383     R19C27D.F1 to     R18C27D.A1 ALU/mult_8u_8u_0_pp_3_12
C1TOFCO_DE  ---     0.889     R18C27D.A1 to    R18C27D.FCO ALU/SLICE_34
ROUTE         1     0.000    R18C27D.FCO to    R18C28A.FCI ALU/co_mult_8u_8u_0_1_4
FCITOF0_DE  ---     0.585    R18C28A.FCI to     R18C28A.F0 ALU/SLICE_33
ROUTE         1     1.023     R18C28A.F0 to     R17C28B.B0 ALU/s_mult_8u_8u_0_1_13
C0TOFCO_DE  ---     1.023     R17C28B.B0 to    R17C28B.FCO ALU/SLICE_26
ROUTE         1     0.000    R17C28B.FCO to    R17C28C.FCI ALU/co_t_mult_8u_8u_0_2_6
FCITOF0_DE  ---     0.585    R17C28C.FCI to     R17C28C.F0 ALU/SLICE_25
ROUTE         1     1.498     R17C28C.F0 to     R17C20A.A1 ALU/Result_7_N_208_15
CTOF_DEL    ---     0.495     R17C20A.A1 to     R17C20A.F1 SLICE_227
ROUTE         1     1.460     R17C20A.F1 to     R17C26C.D0 ALU/n14
CTOF_DEL    ---     0.495     R17C26C.D0 to     R17C26C.F0 ALU/SLICE_438
ROUTE         2     1.932     R17C26C.F0 to     R19C21B.A1 ALU/flag_7__N_226
CTOOFX_DEL  ---     0.721     R19C21B.A1 to   R19C21B.OFX0 ALU/i53/SLICE_266
ROUTE         1     0.747   R19C21B.OFX0 to     R19C21C.C0 n26_adj_586
CTOF_DEL    ---     0.495     R19C21C.C0 to     R19C21C.F0 ISA/SLICE_484
ROUTE         1     1.001     R19C21C.F0 to     R19C20A.B1 n4_adj_596
CTOF_DEL    ---     0.495     R19C20A.B1 to     R19C20A.F1 SLICE_211
ROUTE         1     0.000     R19C20A.F1 to    R19C20A.DI1 flag_2 (to CLKin)
                  --------
                   28.582   (36.9% logic, 63.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to    R16C16A.CLK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C20A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.


Error: The following path exceeds requirements by 32.279ns (weighted slack = -557.351ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i2  (to CLKin +)

   Delay:              28.561ns  (35.9% logic, 64.1% route), 17 logic levels.

 Constraint Details:

     28.561ns physical path delay SLICE_193 to SLICE_211 exceeds
      (delay constraint based on source clock period of 5.120ns and destination clock period of 12.432ns)
      0.720ns delay constraint less
      4.272ns skew and
      0.166ns DIN_SET requirement (totaling -3.718ns) by 32.279ns

 Physical Path Details:

      Data path SLICE_193 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C16A.CLK to     R16C16A.Q0 SLICE_193 (from clk)
ROUTE         1     0.626     R16C16A.Q0 to     R16C16B.D1 AX_sel
CTOF_DEL    ---     0.495     R16C16B.D1 to     R16C16B.F1 SLICE_388
ROUTE         2     0.753     R16C16B.F1 to     R15C16D.C1 ie_AX_N_9
CTOF_DEL    ---     0.495     R15C16D.C1 to     R15C16D.F1 SLICE_421
ROUTE        15     2.072     R15C16D.F1 to     R14C19C.A0 int2
CTOF_DEL    ---     0.495     R14C19C.A0 to     R14C19C.F0 SLICE_514
ROUTE         1     1.004     R14C19C.F0 to     R14C19B.B0 ISA/n6_adj_539
CTOF_DEL    ---     0.495     R14C19B.B0 to     R14C19B.F0 SLICE_192
ROUTE        10     2.593     R14C19B.F0 to     R19C21A.B0 bus_dati_6
CTOF_DEL    ---     0.495     R19C21A.B0 to     R19C21A.F0 SLICE_373
ROUTE        10     1.952     R19C21A.F0 to     R19C27B.D1 n8541
C1TOFCO_DE  ---     0.889     R19C27B.D1 to    R19C27B.FCO ALU/SLICE_12
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI ALU/mco_9
FCITOF0_DE  ---     0.585    R19C27C.FCI to     R19C27C.F0 ALU/SLICE_11
ROUTE         1     1.383     R19C27C.F0 to     R18C27C.A0 ALU/mult_8u_8u_0_pp_3_9
C0TOFCO_DE  ---     1.023     R18C27C.A0 to    R18C27C.FCO ALU/SLICE_35
ROUTE         1     0.000    R18C27C.FCO to    R18C27D.FCI ALU/co_mult_8u_8u_0_1_3
FCITOF1_DE  ---     0.643    R18C27D.FCI to     R18C27D.F1 ALU/SLICE_34
ROUTE         1     0.958     R18C27D.F1 to     R17C28A.D1 ALU/s_mult_8u_8u_0_1_12
C1TOFCO_DE  ---     0.889     R17C28A.D1 to    R17C28A.FCO ALU/SLICE_27
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI ALU/co_t_mult_8u_8u_0_2_5
FCITOF0_DE  ---     0.585    R17C28B.FCI to     R17C28B.F0 ALU/SLICE_26
ROUTE         1     1.838     R17C28B.F0 to     R17C20A.B1 ALU/Result_7_N_208_13
CTOF_DEL    ---     0.495     R17C20A.B1 to     R17C20A.F1 SLICE_227
ROUTE         1     1.460     R17C20A.F1 to     R17C26C.D0 ALU/n14
CTOF_DEL    ---     0.495     R17C26C.D0 to     R17C26C.F0 ALU/SLICE_438
ROUTE         2     1.932     R17C26C.F0 to     R19C21B.A1 ALU/flag_7__N_226
CTOOFX_DEL  ---     0.721     R19C21B.A1 to   R19C21B.OFX0 ALU/i53/SLICE_266
ROUTE         1     0.747   R19C21B.OFX0 to     R19C21C.C0 n26_adj_586
CTOF_DEL    ---     0.495     R19C21C.C0 to     R19C21C.F0 ISA/SLICE_484
ROUTE         1     1.001     R19C21C.F0 to     R19C20A.B1 n4_adj_596
CTOF_DEL    ---     0.495     R19C20A.B1 to     R19C20A.F1 SLICE_211
ROUTE         1     0.000     R19C20A.F1 to    R19C20A.DI1 flag_2 (to CLKin)
                  --------
                   28.561   (35.9% logic, 64.1% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to    R16C16A.CLK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C20A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

Warning:   1.724MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk" 195.313000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 19.746ns (weighted slack = -474.646ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              flipflop1/i1417  (from Q_N_404 +)
   Destination:    FF         Data in        flipflop1/Q_9_1418_1419_set  (to clk +)

   Delay:               1.134ns  (39.9% logic, 60.1% route), 1 logic levels.

 Constraint Details:

      1.134ns physical path delay SLICE_215 to SLICE_216 exceeds
      (delay constraint based on source clock period of 4.907ns and destination clock period of 5.120ns)
      0.213ns delay constraint less
     18.543ns skew and
      0.282ns CE_SET requirement (totaling -18.612ns) by 19.746ns

 Physical Path Details:

      Data path SLICE_215 to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22D.CLK to     R14C22D.Q0 SLICE_215 (from Q_N_404)
ROUTE         3     0.682     R14C22D.Q0 to     R14C22C.CE flipflop1/clk_enable_4 (to clk)
                  --------
                    1.134   (39.9% logic, 60.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.452    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     3.179     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.495     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     1.401     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.495     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     1.613     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.495     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     1.032     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.495     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     4.279     R14C20D.F1 to     R14C21D.B0 n8543
CTOF_DEL    ---     0.495     R14C21D.B0 to     R14C21D.F0 SLICE_496
ROUTE         2     1.041     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   30.240   (22.4% logic, 77.6% route), 12 logic levels.

      Destination Clock Path CLK_in to SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to    R14C22C.CLK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.


Error: The following path exceeds requirements by 19.746ns (weighted slack = -474.646ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              flipflop1/i1417  (from Q_N_404 +)
   Destination:    FF         Data in        flipflop1/Q_9_1418_1419_reset  (to clk +)

   Delay:               1.134ns  (39.9% logic, 60.1% route), 1 logic levels.

 Constraint Details:

      1.134ns physical path delay SLICE_215 to SLICE_217 exceeds
      (delay constraint based on source clock period of 4.907ns and destination clock period of 5.120ns)
      0.213ns delay constraint less
     18.543ns skew and
      0.282ns CE_SET requirement (totaling -18.612ns) by 19.746ns

 Physical Path Details:

      Data path SLICE_215 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22D.CLK to     R14C22D.Q0 SLICE_215 (from Q_N_404)
ROUTE         3     0.682     R14C22D.Q0 to     R14C22B.CE flipflop1/clk_enable_4 (to clk)
                  --------
                    1.134   (39.9% logic, 60.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.452    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     3.179     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.495     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     1.401     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.495     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     1.613     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.495     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     1.032     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.495     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     4.279     R14C20D.F1 to     R14C21D.B0 n8543
CTOF_DEL    ---     0.495     R14C21D.B0 to     R14C21D.F0 SLICE_496
ROUTE         2     1.041     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   30.240   (22.4% logic, 77.6% route), 12 logic levels.

      Destination Clock Path CLK_in to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to    R14C22B.CLK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.


Error: The following path exceeds requirements by 18.188ns (weighted slack = -437.195ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              flipflop2/i1421  (from Q_N_404_adj_572 +)
   Destination:    FF         Data in        flipflop2/Q_9_1422_1423_set  (to clk +)

   Delay:               2.195ns  (20.6% logic, 79.4% route), 1 logic levels.

 Constraint Details:

      2.195ns physical path delay SLICE_218 to SLICE_219 exceeds
      (delay constraint based on source clock period of 4.907ns and destination clock period of 5.120ns)
      0.213ns delay constraint less
     15.924ns skew and
      0.282ns CE_SET requirement (totaling -15.993ns) by 18.188ns

 Physical Path Details:

      Data path SLICE_218 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24D.CLK to     R14C24D.Q0 SLICE_218 (from Q_N_404_adj_572)
ROUTE         3     1.743     R14C24D.Q0 to     R21C24B.CE flipflop2/clk_enable_1 (to clk)
                  --------
                    2.195   (20.6% logic, 79.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.452    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     3.179     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.495     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     1.401     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.495     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     1.613     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.495     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     1.032     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.495     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.791     R14C20A.F1 to     R14C21C.C1 n8550
CTOF_DEL    ---     0.495     R14C21C.C1 to     R14C21C.F1 controllerIO/SLICE_444
ROUTE         1     0.436     R14C21C.F1 to     R14C21C.C0 controllerIO/n8
CTOF_DEL    ---     0.495     R14C21C.C0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.942     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                   27.584   (26.4% logic, 73.6% route), 13 logic levels.

      Destination Clock Path CLK_in to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.783      R2C19A.Q0 to    R21C24B.CLK clk
                  --------
                   11.660   (19.9% logic, 80.1% route), 3 logic levels.


Error: The following path exceeds requirements by 18.188ns (weighted slack = -437.195ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              flipflop2/i1421  (from Q_N_404_adj_572 +)
   Destination:    FF         Data in        flipflop2/Q_9_1422_1423_reset  (to clk +)

   Delay:               2.195ns  (20.6% logic, 79.4% route), 1 logic levels.

 Constraint Details:

      2.195ns physical path delay SLICE_218 to SLICE_220 exceeds
      (delay constraint based on source clock period of 4.907ns and destination clock period of 5.120ns)
      0.213ns delay constraint less
     15.924ns skew and
      0.282ns CE_SET requirement (totaling -15.993ns) by 18.188ns

 Physical Path Details:

      Data path SLICE_218 to SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24D.CLK to     R14C24D.Q0 SLICE_218 (from Q_N_404_adj_572)
ROUTE         3     1.743     R14C24D.Q0 to     R21C24D.CE flipflop2/clk_enable_1 (to clk)
                  --------
                    2.195   (20.6% logic, 79.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.452    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     3.179     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.495     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     1.401     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.495     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     1.613     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.495     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     1.032     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.495     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.791     R14C20A.F1 to     R14C21C.C1 n8550
CTOF_DEL    ---     0.495     R14C21C.C1 to     R14C21C.F1 controllerIO/SLICE_444
ROUTE         1     0.436     R14C21C.F1 to     R14C21C.C0 controllerIO/n8
CTOF_DEL    ---     0.495     R14C21C.C0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.942     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                   27.584   (26.4% logic, 73.6% route), 13 logic levels.

      Destination Clock Path CLK_in to SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.783      R2C19A.Q0 to    R21C24D.CLK clk
                  --------
                   11.660   (19.9% logic, 80.1% route), 3 logic levels.


Error: The following path exceeds requirements by 27.376ns (weighted slack = -190.442ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram2/RAM1  (to clk +)
                   FF                        MEM1/ram2/RAM1

   Delay:              32.832ns  (15.6% logic, 84.4% route), 12 logic levels.

 Constraint Details:

     32.832ns physical path delay SLICE_89 to MEM1/ram2/SLICE_167 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.736ns delay constraint less
     -4.272ns skew and
     -0.448ns WD_SET requirement (totaling 5.456ns) by 27.376ns

 Physical Path Details:

      Data path SLICE_89 to MEM1/ram2/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     4.037     R19C19A.Q0 to     R18C17D.B1 out_uPC_7
CTOF_DEL    ---     0.495     R18C17D.B1 to     R18C17D.F1 SLICE_364
ROUTE         5     3.575     R18C17D.F1 to     R18C15C.B1 n8593
CTOF_DEL    ---     0.495     R18C15C.B1 to     R18C15C.F1 ISA/SLICE_419
ROUTE         1     0.693     R18C15C.F1 to     R18C15D.B1 ISA/n4_adj_558
CTOF_DEL    ---     0.495     R18C15D.B1 to     R18C15D.F1 ISA/SLICE_411
ROUTE         3     1.749     R18C15D.F1 to     R15C15B.B1 ISA/n3911
CTOF_DEL    ---     0.495     R15C15B.B1 to     R15C15B.F1 ISA/SLICE_403
ROUTE        19     3.194     R15C15B.F1 to     R12C16A.D0 control_signal_21
CTOF_DEL    ---     0.495     R12C16A.D0 to     R12C16A.F0 buffer11/SLICE_458
ROUTE       160     6.530     R12C16A.F0 to      R8C12B.D0 MEM1_addr_3
CTOF_DEL    ---     0.495      R8C12B.D0 to      R8C12B.F0 MEM1/ram9/SLICE_158
ROUTE         1     1.385      R8C12B.F0 to     R10C13D.D1 n1070
CTOOFX_DEL  ---     0.721     R10C13D.D1 to   R10C13D.OFX0 MEM1/i6958/SLICE_316
ROUTE         1     0.000   R10C13D.OFX0 to    R10C13C.FXA MEM1/n7641
FXTOOFX_DE  ---     0.241    R10C13C.FXA to   R10C13C.OFX1 MEM1/i6959/SLICE_317
ROUTE         1     0.000   R10C13C.OFX1 to    R10C13B.FXA MEM1/n7645
FXTOOFX_DE  ---     0.241    R10C13B.FXA to   R10C13B.OFX1 MEM1/i6960/SLICE_318
ROUTE         2     2.969   R10C13B.OFX1 to     R15C15D.D0 data_out_7_N_68_6
CTOF_DEL    ---     0.495     R15C15D.D0 to     R15C15D.F0 ISA/SLICE_354
ROUTE        16     3.580     R15C15D.F0 to      R8C14C.C1 MEM1_data_6
ZERO_DEL    ---     0.000      R8C14C.C1 to    R8C14C.WDO2 MEM1/ram2/SLICE_165
ROUTE         1     0.000    R8C14C.WDO2 to     R8C14B.WD0 MEM1/ram2/WD2_INT (to clk)
                  --------
                   32.832   (15.6% logic, 84.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram2/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to     R8C14B.WCK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.


Error: The following path exceeds requirements by 27.376ns (weighted slack = -190.442ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram13/RAM1  (to clk +)
                   FF                        MEM1/ram13/RAM1

   Delay:              32.832ns  (15.6% logic, 84.4% route), 12 logic levels.

 Constraint Details:

     32.832ns physical path delay SLICE_89 to MEM1/ram13/SLICE_188 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.736ns delay constraint less
     -4.272ns skew and
     -0.448ns WD_SET requirement (totaling 5.456ns) by 27.376ns

 Physical Path Details:

      Data path SLICE_89 to MEM1/ram13/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     4.037     R19C19A.Q0 to     R18C17D.B1 out_uPC_7
CTOF_DEL    ---     0.495     R18C17D.B1 to     R18C17D.F1 SLICE_364
ROUTE         5     3.575     R18C17D.F1 to     R18C15C.B1 n8593
CTOF_DEL    ---     0.495     R18C15C.B1 to     R18C15C.F1 ISA/SLICE_419
ROUTE         1     0.693     R18C15C.F1 to     R18C15D.B1 ISA/n4_adj_558
CTOF_DEL    ---     0.495     R18C15D.B1 to     R18C15D.F1 ISA/SLICE_411
ROUTE         3     1.749     R18C15D.F1 to     R15C15B.B1 ISA/n3911
CTOF_DEL    ---     0.495     R15C15B.B1 to     R15C15B.F1 ISA/SLICE_403
ROUTE        19     3.194     R15C15B.F1 to     R12C16A.D0 control_signal_21
CTOF_DEL    ---     0.495     R12C16A.D0 to     R12C16A.F0 buffer11/SLICE_458
ROUTE       160     6.530     R12C16A.F0 to      R8C12B.D0 MEM1_addr_3
CTOF_DEL    ---     0.495      R8C12B.D0 to      R8C12B.F0 MEM1/ram9/SLICE_158
ROUTE         1     1.385      R8C12B.F0 to     R10C13D.D1 n1070
CTOOFX_DEL  ---     0.721     R10C13D.D1 to   R10C13D.OFX0 MEM1/i6958/SLICE_316
ROUTE         1     0.000   R10C13D.OFX0 to    R10C13C.FXA MEM1/n7641
FXTOOFX_DE  ---     0.241    R10C13C.FXA to   R10C13C.OFX1 MEM1/i6959/SLICE_317
ROUTE         1     0.000   R10C13C.OFX1 to    R10C13B.FXA MEM1/n7645
FXTOOFX_DE  ---     0.241    R10C13B.FXA to   R10C13B.OFX1 MEM1/i6960/SLICE_318
ROUTE         2     2.969   R10C13B.OFX1 to     R15C15D.D0 data_out_7_N_68_6
CTOF_DEL    ---     0.495     R15C15D.D0 to     R15C15D.F0 ISA/SLICE_354
ROUTE        16     3.580     R15C15D.F0 to      R9C14C.C1 MEM1_data_6
ZERO_DEL    ---     0.000      R9C14C.C1 to    R9C14C.WDO2 MEM1/ram13/SLICE_186
ROUTE         1     0.000    R9C14C.WDO2 to     R9C14B.WD0 MEM1/ram13/WD2_INT (to clk)
                  --------
                   32.832   (15.6% logic, 84.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram13/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to     R9C14B.WCK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.


Error: The following path exceeds requirements by 27.369ns (weighted slack = -190.393ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram5/RAM1  (to clk +)
                   FF                        MEM1/ram5/RAM1

   Delay:              32.825ns  (15.6% logic, 84.4% route), 12 logic levels.

 Constraint Details:

     32.825ns physical path delay SLICE_89 to MEM1/ram5/SLICE_185 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.736ns delay constraint less
     -4.272ns skew and
     -0.448ns WD_SET requirement (totaling 5.456ns) by 27.369ns

 Physical Path Details:

      Data path SLICE_89 to MEM1/ram5/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     4.037     R19C19A.Q0 to     R18C17D.B1 out_uPC_7
CTOF_DEL    ---     0.495     R18C17D.B1 to     R18C17D.F1 SLICE_364
ROUTE         5     3.575     R18C17D.F1 to     R18C15C.B1 n8593
CTOF_DEL    ---     0.495     R18C15C.B1 to     R18C15C.F1 ISA/SLICE_419
ROUTE         1     0.693     R18C15C.F1 to     R18C15D.B1 ISA/n4_adj_558
CTOF_DEL    ---     0.495     R18C15D.B1 to     R18C15D.F1 ISA/SLICE_411
ROUTE         3     1.749     R18C15D.F1 to     R15C15B.B1 ISA/n3911
CTOF_DEL    ---     0.495     R15C15B.B1 to     R15C15B.F1 ISA/SLICE_403
ROUTE        19     3.194     R15C15B.F1 to     R12C16A.D0 control_signal_21
CTOF_DEL    ---     0.495     R12C16A.D0 to     R12C16A.F0 buffer11/SLICE_458
ROUTE       160     6.530     R12C16A.F0 to      R8C12B.D0 MEM1_addr_3
CTOF_DEL    ---     0.495      R8C12B.D0 to      R8C12B.F0 MEM1/ram9/SLICE_158
ROUTE         1     1.385      R8C12B.F0 to     R10C13D.D1 n1070
CTOOFX_DEL  ---     0.721     R10C13D.D1 to   R10C13D.OFX0 MEM1/i6958/SLICE_316
ROUTE         1     0.000   R10C13D.OFX0 to    R10C13C.FXA MEM1/n7641
FXTOOFX_DE  ---     0.241    R10C13C.FXA to   R10C13C.OFX1 MEM1/i6959/SLICE_317
ROUTE         1     0.000   R10C13C.OFX1 to    R10C13B.FXA MEM1/n7645
FXTOOFX_DE  ---     0.241    R10C13B.FXA to   R10C13B.OFX1 MEM1/i6960/SLICE_318
ROUTE         2     2.969   R10C13B.OFX1 to     R15C15D.D0 data_out_7_N_68_6
CTOF_DEL    ---     0.495     R15C15D.D0 to     R15C15D.F0 ISA/SLICE_354
ROUTE        16     3.573     R15C15D.F0 to      R6C14C.C1 MEM1_data_6
ZERO_DEL    ---     0.000      R6C14C.C1 to    R6C14C.WDO2 MEM1/ram5/SLICE_183
ROUTE         1     0.000    R6C14C.WDO2 to     R6C14B.WD0 MEM1/ram5/WD2_INT (to clk)
                  --------
                   32.825   (15.6% logic, 84.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram5/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to     R6C14B.WCK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.


Error: The following path exceeds requirements by 27.369ns (weighted slack = -190.393ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram1/RAM1  (to clk +)
                   FF                        MEM1/ram1/RAM1

   Delay:              32.825ns  (15.6% logic, 84.4% route), 12 logic levels.

 Constraint Details:

     32.825ns physical path delay SLICE_89 to MEM1/ram1/SLICE_179 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.736ns delay constraint less
     -4.272ns skew and
     -0.448ns WD_SET requirement (totaling 5.456ns) by 27.369ns

 Physical Path Details:

      Data path SLICE_89 to MEM1/ram1/SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     4.037     R19C19A.Q0 to     R18C17D.B1 out_uPC_7
CTOF_DEL    ---     0.495     R18C17D.B1 to     R18C17D.F1 SLICE_364
ROUTE         5     3.575     R18C17D.F1 to     R18C15C.B1 n8593
CTOF_DEL    ---     0.495     R18C15C.B1 to     R18C15C.F1 ISA/SLICE_419
ROUTE         1     0.693     R18C15C.F1 to     R18C15D.B1 ISA/n4_adj_558
CTOF_DEL    ---     0.495     R18C15D.B1 to     R18C15D.F1 ISA/SLICE_411
ROUTE         3     1.749     R18C15D.F1 to     R15C15B.B1 ISA/n3911
CTOF_DEL    ---     0.495     R15C15B.B1 to     R15C15B.F1 ISA/SLICE_403
ROUTE        19     3.194     R15C15B.F1 to     R12C16A.D0 control_signal_21
CTOF_DEL    ---     0.495     R12C16A.D0 to     R12C16A.F0 buffer11/SLICE_458
ROUTE       160     6.530     R12C16A.F0 to      R8C12B.D0 MEM1_addr_3
CTOF_DEL    ---     0.495      R8C12B.D0 to      R8C12B.F0 MEM1/ram9/SLICE_158
ROUTE         1     1.385      R8C12B.F0 to     R10C13D.D1 n1070
CTOOFX_DEL  ---     0.721     R10C13D.D1 to   R10C13D.OFX0 MEM1/i6958/SLICE_316
ROUTE         1     0.000   R10C13D.OFX0 to    R10C13C.FXA MEM1/n7641
FXTOOFX_DE  ---     0.241    R10C13C.FXA to   R10C13C.OFX1 MEM1/i6959/SLICE_317
ROUTE         1     0.000   R10C13C.OFX1 to    R10C13B.FXA MEM1/n7645
FXTOOFX_DE  ---     0.241    R10C13B.FXA to   R10C13B.OFX1 MEM1/i6960/SLICE_318
ROUTE         2     2.969   R10C13B.OFX1 to     R15C15D.D0 data_out_7_N_68_6
CTOF_DEL    ---     0.495     R15C15D.D0 to     R15C15D.F0 ISA/SLICE_354
ROUTE        16     3.573     R15C15D.F0 to      R6C13C.C1 MEM1_data_6
ZERO_DEL    ---     0.000      R6C13C.C1 to    R6C13C.WDO2 MEM1/ram1/SLICE_177
ROUTE         1     0.000    R6C13C.WDO2 to     R6C13B.WD0 MEM1/ram1/WD2_INT (to clk)
                  --------
                   32.825   (15.6% logic, 84.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram1/SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to     R6C13B.WCK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.


Error: The following path exceeds requirements by 27.340ns (weighted slack = -190.191ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram2/RAM1  (to clk +)
                   FF                        MEM1/ram2/RAM1

   Delay:              32.796ns  (15.6% logic, 84.4% route), 12 logic levels.

 Constraint Details:

     32.796ns physical path delay SLICE_89 to MEM1/ram2/SLICE_167 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.736ns delay constraint less
     -4.272ns skew and
     -0.448ns WD_SET requirement (totaling 5.456ns) by 27.340ns

 Physical Path Details:

      Data path SLICE_89 to MEM1/ram2/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     4.037     R19C19A.Q0 to     R18C17D.B1 out_uPC_7
CTOF_DEL    ---     0.495     R18C17D.B1 to     R18C17D.F1 SLICE_364
ROUTE         5     3.575     R18C17D.F1 to     R18C15C.B1 n8593
CTOF_DEL    ---     0.495     R18C15C.B1 to     R18C15C.F1 ISA/SLICE_419
ROUTE         1     0.693     R18C15C.F1 to     R18C15D.B1 ISA/n4_adj_558
CTOF_DEL    ---     0.495     R18C15D.B1 to     R18C15D.F1 ISA/SLICE_411
ROUTE         3     1.749     R18C15D.F1 to     R15C15B.B1 ISA/n3911
CTOF_DEL    ---     0.495     R15C15B.B1 to     R15C15B.F1 ISA/SLICE_403
ROUTE        19     3.194     R15C15B.F1 to     R12C16A.D0 control_signal_21
CTOF_DEL    ---     0.495     R12C16A.D0 to     R12C16A.F0 buffer11/SLICE_458
ROUTE       160     6.102     R12C16A.F0 to      R7C12B.D0 MEM1_addr_3
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 MEM1/ram0/SLICE_146
ROUTE         1     1.777      R7C12B.F0 to     R10C13B.C0 n1005
CTOOFX_DEL  ---     0.721     R10C13B.C0 to   R10C13B.OFX0 MEM1/i6960/SLICE_318
ROUTE         1     0.000   R10C13B.OFX0 to    R10C13A.FXA MEM1/n7643
FXTOOFX_DE  ---     0.241    R10C13A.FXA to   R10C13A.OFX1 MEM1/i6961/SLICE_319
ROUTE         1     0.000   R10C13A.OFX1 to    R10C13B.FXB MEM1/n7646
FXTOOFX_DE  ---     0.241    R10C13B.FXB to   R10C13B.OFX1 MEM1/i6960/SLICE_318
ROUTE         2     2.969   R10C13B.OFX1 to     R15C15D.D0 data_out_7_N_68_6
CTOF_DEL    ---     0.495     R15C15D.D0 to     R15C15D.F0 ISA/SLICE_354
ROUTE        16     3.580     R15C15D.F0 to      R8C14C.C1 MEM1_data_6
ZERO_DEL    ---     0.000      R8C14C.C1 to    R8C14C.WDO2 MEM1/ram2/SLICE_165
ROUTE         1     0.000    R8C14C.WDO2 to     R8C14B.WD0 MEM1/ram2/WD2_INT (to clk)
                  --------
                   32.796   (15.6% logic, 84.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram2/SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to     R8C14B.WCK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.


Error: The following path exceeds requirements by 27.340ns (weighted slack = -190.191ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram13/RAM1  (to clk +)
                   FF                        MEM1/ram13/RAM1

   Delay:              32.796ns  (15.6% logic, 84.4% route), 12 logic levels.

 Constraint Details:

     32.796ns physical path delay SLICE_89 to MEM1/ram13/SLICE_188 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.736ns delay constraint less
     -4.272ns skew and
     -0.448ns WD_SET requirement (totaling 5.456ns) by 27.340ns

 Physical Path Details:

      Data path SLICE_89 to MEM1/ram13/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     4.037     R19C19A.Q0 to     R18C17D.B1 out_uPC_7
CTOF_DEL    ---     0.495     R18C17D.B1 to     R18C17D.F1 SLICE_364
ROUTE         5     3.575     R18C17D.F1 to     R18C15C.B1 n8593
CTOF_DEL    ---     0.495     R18C15C.B1 to     R18C15C.F1 ISA/SLICE_419
ROUTE         1     0.693     R18C15C.F1 to     R18C15D.B1 ISA/n4_adj_558
CTOF_DEL    ---     0.495     R18C15D.B1 to     R18C15D.F1 ISA/SLICE_411
ROUTE         3     1.749     R18C15D.F1 to     R15C15B.B1 ISA/n3911
CTOF_DEL    ---     0.495     R15C15B.B1 to     R15C15B.F1 ISA/SLICE_403
ROUTE        19     3.194     R15C15B.F1 to     R12C16A.D0 control_signal_21
CTOF_DEL    ---     0.495     R12C16A.D0 to     R12C16A.F0 buffer11/SLICE_458
ROUTE       160     6.102     R12C16A.F0 to      R7C12B.D0 MEM1_addr_3
CTOF_DEL    ---     0.495      R7C12B.D0 to      R7C12B.F0 MEM1/ram0/SLICE_146
ROUTE         1     1.777      R7C12B.F0 to     R10C13B.C0 n1005
CTOOFX_DEL  ---     0.721     R10C13B.C0 to   R10C13B.OFX0 MEM1/i6960/SLICE_318
ROUTE         1     0.000   R10C13B.OFX0 to    R10C13A.FXA MEM1/n7643
FXTOOFX_DE  ---     0.241    R10C13A.FXA to   R10C13A.OFX1 MEM1/i6961/SLICE_319
ROUTE         1     0.000   R10C13A.OFX1 to    R10C13B.FXB MEM1/n7646
FXTOOFX_DE  ---     0.241    R10C13B.FXB to   R10C13B.OFX1 MEM1/i6960/SLICE_318
ROUTE         2     2.969   R10C13B.OFX1 to     R15C15D.D0 data_out_7_N_68_6
CTOF_DEL    ---     0.495     R15C15D.D0 to     R15C15D.F0 ISA/SLICE_354
ROUTE        16     3.580     R15C15D.F0 to      R9C14C.C1 MEM1_data_6
ZERO_DEL    ---     0.000      R9C14C.C1 to    R9C14C.WDO2 MEM1/ram13/SLICE_186
ROUTE         1     0.000    R9C14C.WDO2 to     R9C14B.WD0 MEM1/ram13/WD2_INT (to clk)
                  --------
                   32.796   (15.6% logic, 84.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram13/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     3.820      R2C19A.Q0 to     R9C14B.WCK clk
                  --------
                   11.697   (19.8% logic, 80.2% route), 3 logic levels.

Warning:   2.084MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "Q_N_404" 203.791000 MHz ;
            689 items scored, 685 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 15.922ns (weighted slack = -39.862ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i4_rep_277  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:              21.504ns  (22.8% logic, 77.2% route), 10 logic levels.

 Constraint Details:

     21.504ns physical path delay SLICE_226 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -4.355ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.582ns) by 15.922ns

 Physical Path Details:

      Data path SLICE_226 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C18C.CLK to     R18C18C.Q0 SLICE_226 (from CLKin)
ROUTE        13     4.391     R18C18C.Q0 to      R21C2C.B1 n9135
CTOF_DEL    ---     0.495      R21C2C.B1 to      R21C2C.F1 ISA/SLICE_374
ROUTE         2     3.020      R21C2C.F1 to     R17C17A.A0 ISA/n8651
CTOF_DEL    ---     0.495     R17C17A.A0 to     R17C17A.F0 ISA/SLICE_398
ROUTE         3     0.673     R17C17A.F0 to     R17C17A.A1 ISA/n8581
CTOF_DEL    ---     0.495     R17C17A.A1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     1.032     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.495     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     1.034     R14C20A.F1 to     R14C21A.B1 n8550
CTOF_DEL    ---     0.495     R14C21A.B1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     1.084     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                   21.504   (22.8% logic, 77.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R18C18C.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     1.209     R14C20D.F0 to     R14C21D.C0 n8544
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 SLICE_496
ROUTE         2     1.041     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   11.780   (28.1% logic, 71.9% route), 5 logic levels.


Error: The following path exceeds requirements by 15.209ns (weighted slack = -38.077ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:              20.791ns  (23.6% logic, 76.4% route), 10 logic levels.

 Constraint Details:

     20.791ns physical path delay SLICE_89 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -4.355ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.582ns) by 15.209ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     3.747     R19C19A.Q0 to     R15C15C.C1 out_uPC_7
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 ISA/SLICE_353
ROUTE        20     2.011     R15C15C.F1 to     R18C16D.B1 ISA/n8604
CTOF_DEL    ---     0.495     R18C16D.B1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     1.613     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.495     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     1.032     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.495     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     1.034     R14C20A.F1 to     R14C21A.B1 n8550
CTOF_DEL    ---     0.495     R14C21A.B1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     1.084     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                   20.791   (23.6% logic, 76.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     1.209     R14C20D.F0 to     R14C21D.C0 n8544
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 SLICE_496
ROUTE         2     1.041     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   11.780   (28.1% logic, 71.9% route), 5 logic levels.


Error: The following path exceeds requirements by 14.821ns (weighted slack = -37.105ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:              20.403ns  (24.1% logic, 75.9% route), 10 logic levels.

 Constraint Details:

     20.403ns physical path delay SLICE_239 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -4.355ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.582ns) by 14.821ns

 Physical Path Details:

      Data path SLICE_239 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19B.CLK to     R19C19B.Q0 SLICE_239 (from CLKin)
ROUTE        45     3.769     R19C19B.Q0 to     R18C17A.B1 out_uPC_6
CTOF_DEL    ---     0.495     R18C17A.B1 to     R18C17A.F1 SLICE_371
ROUTE         8     2.617     R18C17A.F1 to     R15C17D.A0 n8625
CTOF_DEL    ---     0.495     R15C17D.A0 to     R15C17D.F0 ISA/SLICE_400
ROUTE         1     1.193     R15C17D.F0 to     R18C17B.C0 ISA/n8583
CTOF_DEL    ---     0.495     R18C17B.C0 to     R18C17B.F0 ISA/SLICE_358
ROUTE         1     0.436     R18C17B.F0 to     R18C17B.C1 ISA/n12
CTOF_DEL    ---     0.495     R18C17B.C1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     1.034     R14C20A.F1 to     R14C21A.B1 n8550
CTOF_DEL    ---     0.495     R14C21A.B1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     1.084     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                   20.403   (24.1% logic, 75.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19B.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     1.209     R14C20D.F0 to     R14C21D.C0 n8544
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 SLICE_496
ROUTE         2     1.041     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   11.780   (28.1% logic, 71.9% route), 5 logic levels.


Error: The following path exceeds requirements by 14.500ns (weighted slack = -36.302ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i5_rep_278  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:              20.082ns  (24.4% logic, 75.6% route), 10 logic levels.

 Constraint Details:

     20.082ns physical path delay SLICE_226 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -4.355ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.582ns) by 14.500ns

 Physical Path Details:

      Data path SLICE_226 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C18C.CLK to     R18C18C.Q1 SLICE_226 (from CLKin)
ROUTE        12     2.969     R18C18C.Q1 to      R21C2C.A1 n9136
CTOF_DEL    ---     0.495      R21C2C.A1 to      R21C2C.F1 ISA/SLICE_374
ROUTE         2     3.020      R21C2C.F1 to     R17C17A.A0 ISA/n8651
CTOF_DEL    ---     0.495     R17C17A.A0 to     R17C17A.F0 ISA/SLICE_398
ROUTE         3     0.673     R17C17A.F0 to     R17C17A.A1 ISA/n8581
CTOF_DEL    ---     0.495     R17C17A.A1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     1.032     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.495     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     1.034     R14C20A.F1 to     R14C21A.B1 n8550
CTOF_DEL    ---     0.495     R14C21A.B1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     1.084     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                   20.082   (24.4% logic, 75.6% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R18C18C.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     1.209     R14C20D.F0 to     R14C21D.C0 n8544
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 SLICE_496
ROUTE         2     1.041     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   11.780   (28.1% logic, 71.9% route), 5 logic levels.


Error: The following path exceeds requirements by 14.381ns (weighted slack = -36.004ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:              19.963ns  (22.1% logic, 77.9% route), 9 logic levels.

 Constraint Details:

     19.963ns physical path delay SLICE_89 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -4.355ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.582ns) by 14.381ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     4.037     R19C19A.Q0 to     R18C17D.B1 out_uPC_7
CTOF_DEL    ---     0.495     R18C17D.B1 to     R18C17D.F1 SLICE_364
ROUTE         5     3.575     R18C17D.F1 to     R18C15C.B1 n8593
CTOF_DEL    ---     0.495     R18C15C.B1 to     R18C15C.F1 ISA/SLICE_419
ROUTE         1     0.693     R18C15C.F1 to     R18C15D.B1 ISA/n4_adj_558
CTOF_DEL    ---     0.495     R18C15D.B1 to     R18C15D.F1 ISA/SLICE_411
ROUTE         3     0.654     R18C15D.F1 to     R17C15C.D0 ISA/n3911
CTOF_DEL    ---     0.495     R17C15C.D0 to     R17C15C.F0 SLICE_394
ROUTE         2     0.995     R17C15C.F0 to     R17C16A.A1 n3919
CTOF_DEL    ---     0.495     R17C16A.A1 to     R17C16A.F1 ISA/SLICE_329
ROUTE         3     1.359     R17C16A.F1 to     R15C16D.B1 n3943
CTOF_DEL    ---     0.495     R15C16D.B1 to     R15C16D.F1 SLICE_421
ROUTE        15     2.120     R15C16D.F1 to     R14C20A.B1 int2
CTOF_DEL    ---     0.495     R14C20A.B1 to     R14C20A.F1 SLICE_429
ROUTE         8     1.034     R14C20A.F1 to     R14C21A.B1 n8550
CTOF_DEL    ---     0.495     R14C21A.B1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     1.084     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                   19.963   (22.1% logic, 77.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     1.209     R14C20D.F0 to     R14C21D.C0 n8544
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 SLICE_496
ROUTE         2     1.041     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   11.780   (28.1% logic, 71.9% route), 5 logic levels.


Error: The following path exceeds requirements by 14.339ns (weighted slack = -35.899ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:              19.921ns  (24.6% logic, 75.4% route), 10 logic levels.

 Constraint Details:

     19.921ns physical path delay SLICE_239 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -4.355ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.582ns) by 14.339ns

 Physical Path Details:

      Data path SLICE_239 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19B.CLK to     R19C19B.Q0 SLICE_239 (from CLKin)
ROUTE        45     2.877     R19C19B.Q0 to     R15C15C.B1 out_uPC_6
CTOF_DEL    ---     0.495     R15C15C.B1 to     R15C15C.F1 ISA/SLICE_353
ROUTE        20     2.011     R15C15C.F1 to     R18C16D.B1 ISA/n8604
CTOF_DEL    ---     0.495     R18C16D.B1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     1.613     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.495     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     1.032     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.495     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     1.034     R14C20A.F1 to     R14C21A.B1 n8550
CTOF_DEL    ---     0.495     R14C21A.B1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     1.084     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                   19.921   (24.6% logic, 75.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19B.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     1.209     R14C20D.F0 to     R14C21D.C0 n8544
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 SLICE_496
ROUTE         2     1.041     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   11.780   (28.1% logic, 71.9% route), 5 logic levels.


Error: The following path exceeds requirements by 14.314ns (weighted slack = -35.836ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:              19.896ns  (24.7% logic, 75.3% route), 10 logic levels.

 Constraint Details:

     19.896ns physical path delay SLICE_89 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -4.355ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.582ns) by 14.314ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     3.262     R19C19A.Q0 to     R18C17A.D1 out_uPC_7
CTOF_DEL    ---     0.495     R18C17A.D1 to     R18C17A.F1 SLICE_371
ROUTE         8     2.617     R18C17A.F1 to     R15C17D.A0 n8625
CTOF_DEL    ---     0.495     R15C17D.A0 to     R15C17D.F0 ISA/SLICE_400
ROUTE         1     1.193     R15C17D.F0 to     R18C17B.C0 ISA/n8583
CTOF_DEL    ---     0.495     R18C17B.C0 to     R18C17B.F0 ISA/SLICE_358
ROUTE         1     0.436     R18C17B.F0 to     R18C17B.C1 ISA/n12
CTOF_DEL    ---     0.495     R18C17B.C1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     1.034     R14C20A.F1 to     R14C21A.B1 n8550
CTOF_DEL    ---     0.495     R14C21A.B1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     1.084     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                   19.896   (24.7% logic, 75.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     1.209     R14C20D.F0 to     R14C21D.C0 n8544
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 SLICE_496
ROUTE         2     1.041     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   11.780   (28.1% logic, 71.9% route), 5 logic levels.


Error: The following path exceeds requirements by 14.122ns (weighted slack = -35.355ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:              19.704ns  (24.9% logic, 75.1% route), 10 logic levels.

 Constraint Details:

     19.704ns physical path delay SLICE_89 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -4.355ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.582ns) by 14.122ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     1.875     R19C19A.Q0 to     R16C19C.A1 out_uPC_7
CTOF_DEL    ---     0.495     R16C19C.A1 to     R16C19C.F1 ISA/SLICE_382
ROUTE        10     3.823     R16C19C.F1 to     R15C16C.A0 n8645
CTOF_DEL    ---     0.495     R15C16C.A0 to     R15C16C.F0 ISA/SLICE_397
ROUTE         2     1.182     R15C16C.F0 to     R18C17B.D0 ISA/n15
CTOF_DEL    ---     0.495     R18C17B.D0 to     R18C17B.F0 ISA/SLICE_358
ROUTE         1     0.436     R18C17B.F0 to     R18C17B.C1 ISA/n12
CTOF_DEL    ---     0.495     R18C17B.C1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     1.034     R14C20A.F1 to     R14C21A.B1 n8550
CTOF_DEL    ---     0.495     R14C21A.B1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     1.084     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                   19.704   (24.9% logic, 75.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     1.209     R14C20D.F0 to     R14C21D.C0 n8544
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 SLICE_496
ROUTE         2     1.041     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   11.780   (28.1% logic, 71.9% route), 5 logic levels.


Error: The following path exceeds requirements by 14.048ns (weighted slack = -35.170ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i3_rep_276  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:              19.630ns  (25.0% logic, 75.0% route), 10 logic levels.

 Constraint Details:

     19.630ns physical path delay SLICE_225 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -4.355ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.582ns) by 14.048ns

 Physical Path Details:

      Data path SLICE_225 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C18A.CLK to     R18C18A.Q1 SLICE_225 (from CLKin)
ROUTE        18     3.193     R18C18A.Q1 to     R17C17D.A0 n9134
CTOF_DEL    ---     0.495     R17C17D.A0 to     R17C17D.F0 ISA/SLICE_420
ROUTE         6     2.585     R17C17D.F0 to     R18C17A.C0 ISA/n8615
CTOF_DEL    ---     0.495     R18C17A.C0 to     R18C17A.F0 SLICE_371
ROUTE         3     1.028     R18C17A.F0 to     R18C17B.B0 ISA/n8579
CTOF_DEL    ---     0.495     R18C17B.B0 to     R18C17B.F0 ISA/SLICE_358
ROUTE         1     0.436     R18C17B.F0 to     R18C17B.C1 ISA/n12
CTOF_DEL    ---     0.495     R18C17B.C1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     1.034     R14C20A.F1 to     R14C21A.B1 n8550
CTOF_DEL    ---     0.495     R14C21A.B1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     1.084     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                   19.630   (25.0% logic, 75.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R18C18A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     1.209     R14C20D.F0 to     R14C21D.C0 n8544
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 SLICE_496
ROUTE         2     1.041     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   11.780   (28.1% logic, 71.9% route), 5 logic levels.


Error: The following path exceeds requirements by 14.031ns (weighted slack = -35.128ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i2_rep_279  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:              19.613ns  (25.0% logic, 75.0% route), 10 logic levels.

 Constraint Details:

     19.613ns physical path delay SLICE_227 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -4.355ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.582ns) by 14.031ns

 Physical Path Details:

      Data path SLICE_227 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20A.CLK to     R17C20A.Q0 SLICE_227 (from CLKin)
ROUTE        17     3.179     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.495     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     1.401     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.495     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     1.613     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.495     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     1.032     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.495     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     1.034     R14C20A.F1 to     R14C21A.B1 n8550
CTOF_DEL    ---     0.495     R14C21A.B1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     1.084     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                   19.613   (25.0% logic, 75.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R17C20A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     1.209     R14C20D.F0 to     R14C21D.C0 n8544
CTOF_DEL    ---     0.495     R14C21D.C0 to     R14C21D.F0 SLICE_496
ROUTE         2     1.041     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   11.780   (28.1% logic, 71.9% route), 5 logic levels.

Warning:  22.333MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "Q_N_404_adj_572" 203.791000 MHz ;
            689 items scored, 688 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 16.600ns (weighted slack = -41.559ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i4_rep_277  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:              21.565ns  (22.8% logic, 77.2% route), 10 logic levels.

 Constraint Details:

     21.565ns physical path delay SLICE_226 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -3.738ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.965ns) by 16.600ns

 Physical Path Details:

      Data path SLICE_226 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C18C.CLK to     R18C18C.Q0 SLICE_226 (from CLKin)
ROUTE        13     4.391     R18C18C.Q0 to      R21C2C.B1 n9135
CTOF_DEL    ---     0.495      R21C2C.B1 to      R21C2C.F1 ISA/SLICE_374
ROUTE         2     3.020      R21C2C.F1 to     R17C17A.A0 ISA/n8651
CTOF_DEL    ---     0.495     R17C17A.A0 to     R17C17A.F0 ISA/SLICE_398
ROUTE         3     0.673     R17C17A.F0 to     R17C17A.A1 ISA/n8581
CTOF_DEL    ---     0.495     R17C17A.A1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     1.032     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.495     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.180     R14C20D.F1 to     R14C21D.C1 n8543
CTOF_DEL    ---     0.495     R14C21D.C1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.999     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                   21.565   (22.8% logic, 77.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R18C18C.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     0.691     R14C20D.F0 to     R14C21C.D0 n8544
CTOF_DEL    ---     0.495     R14C21C.D0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.942     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                   11.163   (29.6% logic, 70.4% route), 5 logic levels.


Error: The following path exceeds requirements by 15.887ns (weighted slack = -39.774ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:              20.852ns  (23.5% logic, 76.5% route), 10 logic levels.

 Constraint Details:

     20.852ns physical path delay SLICE_89 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -3.738ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.965ns) by 15.887ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     3.747     R19C19A.Q0 to     R15C15C.C1 out_uPC_7
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 ISA/SLICE_353
ROUTE        20     2.011     R15C15C.F1 to     R18C16D.B1 ISA/n8604
CTOF_DEL    ---     0.495     R18C16D.B1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     1.613     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.495     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     1.032     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.495     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.180     R14C20D.F1 to     R14C21D.C1 n8543
CTOF_DEL    ---     0.495     R14C21D.C1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.999     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                   20.852   (23.5% logic, 76.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     0.691     R14C20D.F0 to     R14C21C.D0 n8544
CTOF_DEL    ---     0.495     R14C21C.D0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.942     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                   11.163   (29.6% logic, 70.4% route), 5 logic levels.


Error: The following path exceeds requirements by 15.499ns (weighted slack = -38.803ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:              20.464ns  (24.0% logic, 76.0% route), 10 logic levels.

 Constraint Details:

     20.464ns physical path delay SLICE_239 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -3.738ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.965ns) by 15.499ns

 Physical Path Details:

      Data path SLICE_239 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19B.CLK to     R19C19B.Q0 SLICE_239 (from CLKin)
ROUTE        45     3.769     R19C19B.Q0 to     R18C17A.B1 out_uPC_6
CTOF_DEL    ---     0.495     R18C17A.B1 to     R18C17A.F1 SLICE_371
ROUTE         8     2.617     R18C17A.F1 to     R15C17D.A0 n8625
CTOF_DEL    ---     0.495     R15C17D.A0 to     R15C17D.F0 ISA/SLICE_400
ROUTE         1     1.193     R15C17D.F0 to     R18C17B.C0 ISA/n8583
CTOF_DEL    ---     0.495     R18C17B.C0 to     R18C17B.F0 ISA/SLICE_358
ROUTE         1     0.436     R18C17B.F0 to     R18C17B.C1 ISA/n12
CTOF_DEL    ---     0.495     R18C17B.C1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.180     R14C20D.F1 to     R14C21D.C1 n8543
CTOF_DEL    ---     0.495     R14C21D.C1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.999     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                   20.464   (24.0% logic, 76.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19B.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     0.691     R14C20D.F0 to     R14C21C.D0 n8544
CTOF_DEL    ---     0.495     R14C21C.D0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.942     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                   11.163   (29.6% logic, 70.4% route), 5 logic levels.


Error: The following path exceeds requirements by 15.322ns (weighted slack = -38.360ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:              20.287ns  (16.9% logic, 83.1% route), 7 logic levels.

 Constraint Details:

     20.287ns physical path delay SLICE_89 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -3.738ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.965ns) by 15.322ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     4.037     R19C19A.Q0 to     R18C17D.B1 out_uPC_7
CTOF_DEL    ---     0.495     R18C17D.B1 to     R18C17D.F1 SLICE_364
ROUTE         5     3.575     R18C17D.F1 to     R18C15C.B1 n8593
CTOF_DEL    ---     0.495     R18C15C.B1 to     R18C15C.F1 ISA/SLICE_419
ROUTE         1     0.693     R18C15C.F1 to     R18C15D.B1 ISA/n4_adj_558
CTOF_DEL    ---     0.495     R18C15D.B1 to     R18C15D.F1 ISA/SLICE_411
ROUTE         3     1.749     R18C15D.F1 to     R15C15B.B1 ISA/n3911
CTOF_DEL    ---     0.495     R15C15B.B1 to     R15C15B.F1 ISA/SLICE_403
ROUTE        19     2.782     R15C15B.F1 to     R12C17D.D0 control_signal_21
CTOF_DEL    ---     0.495     R12C17D.D0 to     R12C17D.F0 SLICE_232
ROUTE         6     3.030     R12C17D.F0 to     R14C21D.D1 n8569
CTOF_DEL    ---     0.495     R14C21D.D1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.999     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                   20.287   (16.9% logic, 83.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     0.691     R14C20D.F0 to     R14C21C.D0 n8544
CTOF_DEL    ---     0.495     R14C21C.D0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.942     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                   11.163   (29.6% logic, 70.4% route), 5 logic levels.


Error: The following path exceeds requirements by 15.178ns (weighted slack = -37.999ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i5_rep_278  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:              20.143ns  (24.4% logic, 75.6% route), 10 logic levels.

 Constraint Details:

     20.143ns physical path delay SLICE_226 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -3.738ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.965ns) by 15.178ns

 Physical Path Details:

      Data path SLICE_226 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C18C.CLK to     R18C18C.Q1 SLICE_226 (from CLKin)
ROUTE        12     2.969     R18C18C.Q1 to      R21C2C.A1 n9136
CTOF_DEL    ---     0.495      R21C2C.A1 to      R21C2C.F1 ISA/SLICE_374
ROUTE         2     3.020      R21C2C.F1 to     R17C17A.A0 ISA/n8651
CTOF_DEL    ---     0.495     R17C17A.A0 to     R17C17A.F0 ISA/SLICE_398
ROUTE         3     0.673     R17C17A.F0 to     R17C17A.A1 ISA/n8581
CTOF_DEL    ---     0.495     R17C17A.A1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     1.032     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.495     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.180     R14C20D.F1 to     R14C21D.C1 n8543
CTOF_DEL    ---     0.495     R14C21D.C1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.999     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                   20.143   (24.4% logic, 75.6% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R18C18C.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     0.691     R14C20D.F0 to     R14C21C.D0 n8544
CTOF_DEL    ---     0.495     R14C21C.D0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.942     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                   11.163   (29.6% logic, 70.4% route), 5 logic levels.


Error: The following path exceeds requirements by 15.017ns (weighted slack = -37.596ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:              19.982ns  (24.6% logic, 75.4% route), 10 logic levels.

 Constraint Details:

     19.982ns physical path delay SLICE_239 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -3.738ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.965ns) by 15.017ns

 Physical Path Details:

      Data path SLICE_239 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19B.CLK to     R19C19B.Q0 SLICE_239 (from CLKin)
ROUTE        45     2.877     R19C19B.Q0 to     R15C15C.B1 out_uPC_6
CTOF_DEL    ---     0.495     R15C15C.B1 to     R15C15C.F1 ISA/SLICE_353
ROUTE        20     2.011     R15C15C.F1 to     R18C16D.B1 ISA/n8604
CTOF_DEL    ---     0.495     R18C16D.B1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     1.613     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.495     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     1.032     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.495     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.180     R14C20D.F1 to     R14C21D.C1 n8543
CTOF_DEL    ---     0.495     R14C21D.C1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.999     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                   19.982   (24.6% logic, 75.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19B.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     0.691     R14C20D.F0 to     R14C21C.D0 n8544
CTOF_DEL    ---     0.495     R14C21C.D0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.942     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                   11.163   (29.6% logic, 70.4% route), 5 logic levels.


Error: The following path exceeds requirements by 14.992ns (weighted slack = -37.534ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:              19.957ns  (24.6% logic, 75.4% route), 10 logic levels.

 Constraint Details:

     19.957ns physical path delay SLICE_89 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -3.738ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.965ns) by 14.992ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     3.262     R19C19A.Q0 to     R18C17A.D1 out_uPC_7
CTOF_DEL    ---     0.495     R18C17A.D1 to     R18C17A.F1 SLICE_371
ROUTE         8     2.617     R18C17A.F1 to     R15C17D.A0 n8625
CTOF_DEL    ---     0.495     R15C17D.A0 to     R15C17D.F0 ISA/SLICE_400
ROUTE         1     1.193     R15C17D.F0 to     R18C17B.C0 ISA/n8583
CTOF_DEL    ---     0.495     R18C17B.C0 to     R18C17B.F0 ISA/SLICE_358
ROUTE         1     0.436     R18C17B.F0 to     R18C17B.C1 ISA/n12
CTOF_DEL    ---     0.495     R18C17B.C1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.180     R14C20D.F1 to     R14C21D.C1 n8543
CTOF_DEL    ---     0.495     R14C21D.C1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.999     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                   19.957   (24.6% logic, 75.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     0.691     R14C20D.F0 to     R14C21C.D0 n8544
CTOF_DEL    ---     0.495     R14C21C.D0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.942     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                   11.163   (29.6% logic, 70.4% route), 5 logic levels.


Error: The following path exceeds requirements by 14.802ns (weighted slack = -37.058ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:              19.767ns  (22.3% logic, 77.7% route), 9 logic levels.

 Constraint Details:

     19.767ns physical path delay SLICE_89 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -3.738ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.965ns) by 14.802ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     4.037     R19C19A.Q0 to     R18C17D.B1 out_uPC_7
CTOF_DEL    ---     0.495     R18C17D.B1 to     R18C17D.F1 SLICE_364
ROUTE         5     3.575     R18C17D.F1 to     R18C15C.B1 n8593
CTOF_DEL    ---     0.495     R18C15C.B1 to     R18C15C.F1 ISA/SLICE_419
ROUTE         1     0.693     R18C15C.F1 to     R18C15D.B1 ISA/n4_adj_558
CTOF_DEL    ---     0.495     R18C15D.B1 to     R18C15D.F1 ISA/SLICE_411
ROUTE         3     0.654     R18C15D.F1 to     R17C15C.D0 ISA/n3911
CTOF_DEL    ---     0.495     R17C15C.D0 to     R17C15C.F0 SLICE_394
ROUTE         2     0.995     R17C15C.F0 to     R17C16A.A1 n3919
CTOF_DEL    ---     0.495     R17C16A.A1 to     R17C16A.F1 ISA/SLICE_329
ROUTE         3     1.359     R17C16A.F1 to     R15C16D.B1 n3943
CTOF_DEL    ---     0.495     R15C16D.B1 to     R15C16D.F1 SLICE_421
ROUTE        15     1.863     R15C16D.F1 to     R14C20D.C1 int2
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.180     R14C20D.F1 to     R14C21D.C1 n8543
CTOF_DEL    ---     0.495     R14C21D.C1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.999     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                   19.767   (22.3% logic, 77.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     0.691     R14C20D.F0 to     R14C21C.D0 n8544
CTOF_DEL    ---     0.495     R14C21C.D0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.942     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                   11.163   (29.6% logic, 70.4% route), 5 logic levels.


Error: The following path exceeds requirements by 14.800ns (weighted slack = -37.053ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:              19.765ns  (24.8% logic, 75.2% route), 10 logic levels.

 Constraint Details:

     19.765ns physical path delay SLICE_89 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -3.738ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.965ns) by 14.800ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19A.CLK to     R19C19A.Q0 SLICE_89 (from CLKin)
ROUTE        32     1.875     R19C19A.Q0 to     R16C19C.A1 out_uPC_7
CTOF_DEL    ---     0.495     R16C19C.A1 to     R16C19C.F1 ISA/SLICE_382
ROUTE        10     3.823     R16C19C.F1 to     R15C16C.A0 n8645
CTOF_DEL    ---     0.495     R15C16C.A0 to     R15C16C.F0 ISA/SLICE_397
ROUTE         2     1.182     R15C16C.F0 to     R18C17B.D0 ISA/n15
CTOF_DEL    ---     0.495     R18C17B.D0 to     R18C17B.F0 ISA/SLICE_358
ROUTE         1     0.436     R18C17B.F0 to     R18C17B.C1 ISA/n12
CTOF_DEL    ---     0.495     R18C17B.C1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     1.202     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.495     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     2.050     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.495     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     1.118     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.495     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.993     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.495     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.180     R14C20D.F1 to     R14C21D.C1 n8543
CTOF_DEL    ---     0.495     R14C21D.C1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.999     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                   19.765   (24.8% logic, 75.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19A.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     0.691     R14C20D.F0 to     R14C21C.D0 n8544
CTOF_DEL    ---     0.495     R14C21C.D0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.942     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                   11.163   (29.6% logic, 70.4% route), 5 logic levels.


Error: The following path exceeds requirements by 14.797ns (weighted slack = -37.045ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:              19.762ns  (17.3% logic, 82.7% route), 7 logic levels.

 Constraint Details:

     19.762ns physical path delay SLICE_239 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      1.960ns delay constraint less
     -3.738ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.965ns) by 14.797ns

 Physical Path Details:

      Data path SLICE_239 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C19B.CLK to     R19C19B.Q0 SLICE_239 (from CLKin)
ROUTE        45     3.512     R19C19B.Q0 to     R18C17D.C1 out_uPC_6
CTOF_DEL    ---     0.495     R18C17D.C1 to     R18C17D.F1 SLICE_364
ROUTE         5     3.575     R18C17D.F1 to     R18C15C.B1 n8593
CTOF_DEL    ---     0.495     R18C15C.B1 to     R18C15C.F1 ISA/SLICE_419
ROUTE         1     0.693     R18C15C.F1 to     R18C15D.B1 ISA/n4_adj_558
CTOF_DEL    ---     0.495     R18C15D.B1 to     R18C15D.F1 ISA/SLICE_411
ROUTE         3     1.749     R18C15D.F1 to     R15C15B.B1 ISA/n3911
CTOF_DEL    ---     0.495     R15C15B.B1 to     R15C15B.F1 ISA/SLICE_403
ROUTE        19     2.782     R15C15B.F1 to     R12C17D.D0 control_signal_21
CTOF_DEL    ---     0.495     R12C17D.D0 to     R12C17D.F0 SLICE_232
ROUTE         6     3.030     R12C17D.F0 to     R14C21D.D1 n8569
CTOF_DEL    ---     0.495     R14C21D.D1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.999     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                   19.762   (17.3% logic, 82.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R19C19B.CLK CLKin
                  --------
                    7.425   (25.1% logic, 74.9% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.927       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.495      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     3.631      R21C2C.F0 to    R14C20D.CLK CLKin
REG_DEL     ---     0.452    R14C20D.CLK to     R14C20D.Q0 SLICE_189
ROUTE         2     0.663     R14C20D.Q0 to     R14C20D.A0 AX_out_0
CTOF_DEL    ---     0.495     R14C20D.A0 to     R14C20D.F0 SLICE_189
ROUTE        26     0.691     R14C20D.F0 to     R14C21C.D0 n8544
CTOF_DEL    ---     0.495     R14C21C.D0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.942     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                   11.163   (29.6% logic, 70.4% route), 5 logic levels.

Warning:  21.517MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLKin" 80.438000 MHz ;   |   80.438 MHz|    1.724 MHz|  17 *
                                        |             |             |
FREQUENCY NET "clk" 195.313000 MHz ;    |  195.313 MHz|    2.084 MHz|   1 *
                                        |             |             |
FREQUENCY NET "Q_N_404" 203.791000 MHz  |             |             |
;                                       |  203.791 MHz|   22.333 MHz|  10 *
                                        |             |             |
FREQUENCY NET "Q_N_404_adj_572"         |             |             |
203.791000 MHz ;                        |  203.791 MHz|   21.517 MHz|  10 *
                                        |             |             |
----------------------------------------------------------------------------


4 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ISA/n3911">ISA/n3911</a>                               |       3|    4267|     44.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ALU/flag_7__N_226">ALU/flag_7__N_226</a>                       |       2|    4096|     42.82%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ISA/n4_adj_558">ISA/n4_adj_558</a>                          |       1|    3942|     41.21%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ALU/n14">ALU/n14</a>                                 |       1|    3854|     40.29%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n4_adj_596">n4_adj_596</a>                              |       1|    3836|     40.10%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n26_adj_586">n26_adj_586</a>                             |       1|    3836|     40.10%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=flag_2">flag_2</a>                                  |       1|    3836|     40.10%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=control_signal_21">control_signal_21</a>                       |      19|    3356|     35.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8593">n8593</a>                                   |       5|    3207|     33.53%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ALU/co_t_mult_8u_8u_0_2_5">ALU/co_t_mult_8u_8u_0_2_5</a>               |       1|    2735|     28.59%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=int2">int2</a>                                    |      15|    2676|     27.98%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=out_uPC_7">out_uPC_7</a>                               |      32|    2540|     26.56%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=MEM1_addr_1">MEM1_addr_1</a>                             |     160|    2461|     25.73%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ie_AX_N_9">ie_AX_N_9</a>                               |       2|    2372|     24.80%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=AX_sel">AX_sel</a>                                  |       1|    2260|     23.63%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=int4">int4</a>                                    |       8|    2088|     21.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=MEM1_data_6">MEM1_data_6</a>                             |      16|    1961|     20.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=data_out_7_N_68_6">data_out_7_N_68_6</a>                       |       2|    1961|     20.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ALU/co_mult_8u_8u_0_0_4">ALU/co_mult_8u_8u_0_0_4</a>                 |       1|    1934|     20.22%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ALU/co_t_mult_8u_8u_0_2_4">ALU/co_t_mult_8u_8u_0_2_4</a>               |       1|    1881|     19.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BX_sel">BX_sel</a>                                  |       2|    1840|     19.24%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ALU/Result_7_N_208_15">ALU/Result_7_N_208_15</a>                   |       1|    1815|     18.98%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ALU/co_t_mult_8u_8u_0_2_6">ALU/co_t_mult_8u_8u_0_2_6</a>               |       1|    1723|     18.01%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ALU/Result_7_N_208_13">ALU/Result_7_N_208_13</a>                   |       1|    1568|     16.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=out_uPC_6">out_uPC_6</a>                               |      45|    1298|     13.57%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=MEM1_addr_3">MEM1_addr_3</a>                             |     160|    1266|     13.24%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8532">n8532</a>                                   |      10|    1259|     13.16%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ALU/co_mult_8u_8u_0_0_5">ALU/co_mult_8u_8u_0_0_5</a>                 |       1|    1231|     12.87%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8530">n8530</a>                                   |      19|    1064|     11.12%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ALU/co_mult_8u_8u_0_0_3">ALU/co_mult_8u_8u_0_0_3</a>                 |       1|    1055|     11.03%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=MEM1/n7645">MEM1/n7645</a>                              |       1|    1009|     10.55%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: clk   Source: SLICE_209.Q0   Loads: 76
   Covered under: FREQUENCY NET "clk" 195.313000 MHz ;

   Data transfers from:
   Clock Domain: Q_N_404_adj_572   Source: controllerIO/SLICE_444.F0
      Covered under: FREQUENCY NET "clk" 195.313000 MHz ;   Transfers: 1

   Clock Domain: Q_N_404   Source: SLICE_496.F0
      Covered under: FREQUENCY NET "clk" 195.313000 MHz ;   Transfers: 1

   Clock Domain: CLKin   Source: ISA/SLICE_374.F0
      Covered under: FREQUENCY NET "clk" 195.313000 MHz ;   Transfers: 43

Clock Domain: Q_N_404_adj_572   Source: controllerIO/SLICE_444.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk   Source: SLICE_209.Q0
      Covered under: FREQUENCY NET "Q_N_404_adj_572" 203.791000 MHz ;   Transfers: 2

   Clock Domain: CLKin   Source: ISA/SLICE_374.F0
      Covered under: FREQUENCY NET "Q_N_404_adj_572" 203.791000 MHz ;   Transfers: 20

Clock Domain: Q_N_404   Source: SLICE_496.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk   Source: SLICE_209.Q0
      Covered under: FREQUENCY NET "Q_N_404" 203.791000 MHz ;   Transfers: 2

   Clock Domain: CLKin   Source: ISA/SLICE_374.F0
      Covered under: FREQUENCY NET "Q_N_404" 203.791000 MHz ;   Transfers: 20

Clock Domain: CLKin   Source: ISA/SLICE_374.F0   Loads: 58
   Covered under: FREQUENCY NET "CLKin" 80.438000 MHz ;

   Data transfers from:
   Clock Domain: clk   Source: SLICE_209.Q0
      Covered under: FREQUENCY NET "CLKin" 80.438000 MHz ;   Transfers: 130


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 9565  Score: 2824703298
Cumulative negative slack: 2824703298

Constraints cover 14152316 paths, 16 nets, and 4416 connections (99.15% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Sat Nov 30 17:58:19 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FLiP01_main.twr -gui -msgset C:/Users/croci/OneDrive/Desktop/FLIP/FLiPGA01/promote.xml FLiP01_main.ncd FLiP01_main.prf 
Design file:     flip01_main.ncd
Preference file: flip01_main.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "CLKin" 80.438000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk" 195.313000 MHz (920 errors)</FONT></A></LI>
</FONT>            4096 items scored, 920 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_2' Target='right'><FONT COLOR=red>FREQUENCY NET "Q_N_404" 203.791000 MHz (689 errors)</FONT></A></LI>
</FONT>            689 items scored, 689 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_3' Target='right'><FONT COLOR=red>FREQUENCY NET "Q_N_404_adj_572" 203.791000 MHz (689 errors)</FONT></A></LI>
</FONT>            689 items scored, 689 timing errors detected.

6 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "CLKin" 80.438000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_248__i17  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_248__i17  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_78 to clk_div/SLICE_78 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_78 to clk_div/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C24B.CLK to     R22C24B.Q0 clk_div/SLICE_78 (from CLKin)
ROUTE         2     0.132     R22C24B.Q0 to     R22C24B.A0 clk_div/counter_17
CTOF_DEL    ---     0.101     R22C24B.A0 to     R22C24B.F0 clk_div/SLICE_78
ROUTE         1     0.000     R22C24B.F0 to    R22C24B.DI0 clk_div/n113 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_374 to clk_div/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C24B.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_374 to clk_div/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C24B.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_248__i13  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_248__i13  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_80 to clk_div/SLICE_80 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_80 to clk_div/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C23D.CLK to     R22C23D.Q0 clk_div/SLICE_80 (from CLKin)
ROUTE         2     0.132     R22C23D.Q0 to     R22C23D.A0 clk_div/counter_13
CTOF_DEL    ---     0.101     R22C23D.A0 to     R22C23D.F0 clk_div/SLICE_80
ROUTE         1     0.000     R22C23D.F0 to    R22C23D.DI0 clk_div/n117 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_374 to clk_div/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C23D.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_374 to clk_div/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C23D.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_248__i15  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_248__i15  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_79 to clk_div/SLICE_79 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_79 to clk_div/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C24A.CLK to     R22C24A.Q0 clk_div/SLICE_79 (from CLKin)
ROUTE         2     0.132     R22C24A.Q0 to     R22C24A.A0 clk_div/counter_15
CTOF_DEL    ---     0.101     R22C24A.A0 to     R22C24A.F0 clk_div/SLICE_79
ROUTE         1     0.000     R22C24A.F0 to    R22C24A.DI0 clk_div/n115 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_374 to clk_div/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C24A.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_374 to clk_div/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C24A.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_248__i10  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_248__i10  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_82 to clk_div/SLICE_82 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_82 to clk_div/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C23B.CLK to     R22C23B.Q1 clk_div/SLICE_82 (from CLKin)
ROUTE         2     0.132     R22C23B.Q1 to     R22C23B.A1 clk_div/counter_10
CTOF_DEL    ---     0.101     R22C23B.A1 to     R22C23B.F1 clk_div/SLICE_82
ROUTE         1     0.000     R22C23B.F1 to    R22C23B.DI1 clk_div/n120 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_374 to clk_div/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C23B.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_374 to clk_div/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C23B.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_248__i8  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_248__i8  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_83 to clk_div/SLICE_83 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_83 to clk_div/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C23A.CLK to     R22C23A.Q1 clk_div/SLICE_83 (from CLKin)
ROUTE         2     0.132     R22C23A.Q1 to     R22C23A.A1 clk_div/counter_8
CTOF_DEL    ---     0.101     R22C23A.A1 to     R22C23A.F1 clk_div/SLICE_83
ROUTE         1     0.000     R22C23A.F1 to    R22C23A.DI1 clk_div/n122 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_374 to clk_div/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C23A.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_374 to clk_div/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C23A.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_248__i12  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_248__i12  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_81 to clk_div/SLICE_81 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_81 to clk_div/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C23C.CLK to     R22C23C.Q1 clk_div/SLICE_81 (from CLKin)
ROUTE         2     0.132     R22C23C.Q1 to     R22C23C.A1 clk_div/counter_12
CTOF_DEL    ---     0.101     R22C23C.A1 to     R22C23C.F1 clk_div/SLICE_81
ROUTE         1     0.000     R22C23C.F1 to    R22C23C.DI1 clk_div/n118 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_374 to clk_div/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C23C.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_374 to clk_div/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C23C.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_248__i24  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_248__i24  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_75 to clk_div/SLICE_75 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_75 to clk_div/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C25A.CLK to     R22C25A.Q1 clk_div/SLICE_75 (from CLKin)
ROUTE         2     0.132     R22C25A.Q1 to     R22C25A.A1 clk_div/counter_24
CTOF_DEL    ---     0.101     R22C25A.A1 to     R22C25A.F1 clk_div/SLICE_75
ROUTE         1     0.000     R22C25A.F1 to    R22C25A.DI1 clk_div/n106 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_374 to clk_div/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C25A.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_374 to clk_div/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C25A.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_248__i22  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_248__i22  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_76 to clk_div/SLICE_76 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_76 to clk_div/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C24D.CLK to     R22C24D.Q1 clk_div/SLICE_76 (from CLKin)
ROUTE         2     0.132     R22C24D.Q1 to     R22C24D.A1 clk_div/counter_22
CTOF_DEL    ---     0.101     R22C24D.A1 to     R22C24D.F1 clk_div/SLICE_76
ROUTE         1     0.000     R22C24D.F1 to    R22C24D.DI1 clk_div/n108 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_374 to clk_div/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C24D.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_374 to clk_div/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C24D.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_248__i19  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_248__i19  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_77 to clk_div/SLICE_77 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_77 to clk_div/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C24C.CLK to     R22C24C.Q0 clk_div/SLICE_77 (from CLKin)
ROUTE         2     0.132     R22C24C.Q0 to     R22C24C.A0 clk_div/counter_19
CTOF_DEL    ---     0.101     R22C24C.A0 to     R22C24C.F0 clk_div/SLICE_77
ROUTE         1     0.000     R22C24C.F0 to    R22C24C.DI0 clk_div/n111 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_374 to clk_div/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C24C.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_374 to clk_div/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C24C.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_248__i14  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_248__i14  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_80 to clk_div/SLICE_80 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_80 to clk_div/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C23D.CLK to     R22C23D.Q1 clk_div/SLICE_80 (from CLKin)
ROUTE         2     0.132     R22C23D.Q1 to     R22C23D.A1 clk_div/counter_14
CTOF_DEL    ---     0.101     R22C23D.A1 to     R22C23D.F1 clk_div/SLICE_80
ROUTE         1     0.000     R22C23D.F1 to    R22C23D.DI1 clk_div/n116 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_374 to clk_div/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C23D.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_374 to clk_div/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     1.246      R21C2C.F0 to    R22C23D.CLK CLKin
                  --------
                    1.246   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk" 195.313000 MHz ;
            4096 items scored, 920 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.040ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram28/RAM1  (to clk +)
                   FF                        MEM1/ram28/RAM1

   Delay:               0.600ns  (39.0% logic, 61.0% route), 3 logic levels.

 Constraint Details:

      0.600ns physical path delay SLICE_233 to MEM1/ram28/SLICE_110 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.509ns skew requirement (totaling 1.640ns) by 1.040ns

 Physical Path Details:

      Data path SLICE_233 to MEM1/ram28/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q0 SLICE_233 (from CLKin)
ROUTE         2     0.135     R12C16D.Q0 to     R12C16B.D0 out_MAR_2
CTOF_DEL    ---     0.101     R12C16B.D0 to     R12C16B.F0 buffer11/SLICE_457
ROUTE       160     0.231     R12C16B.F0 to     R10C16C.C0 MEM1_addr_2
ZERO_DEL    ---     0.000     R10C16C.C0 to  R10C16C.WADO2 MEM1/ram28/SLICE_108
ROUTE         2     0.000  R10C16C.WADO2 to   R10C16B.WAD2 MEM1/ram28/AD2_INT (to clk)
                  --------
                    0.600   (39.0% logic, 61.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R12C16D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram28/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.154     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     1.355      R2C19A.Q0 to    R10C16B.WCK clk
                  --------
                    4.051   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.040ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram28/RAM0  (to clk +)
                   FF                        MEM1/ram28/RAM0

   Delay:               0.600ns  (39.0% logic, 61.0% route), 3 logic levels.

 Constraint Details:

      0.600ns physical path delay SLICE_233 to MEM1/ram28/SLICE_109 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.509ns skew requirement (totaling 1.640ns) by 1.040ns

 Physical Path Details:

      Data path SLICE_233 to MEM1/ram28/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q0 SLICE_233 (from CLKin)
ROUTE         2     0.135     R12C16D.Q0 to     R12C16B.D0 out_MAR_2
CTOF_DEL    ---     0.101     R12C16B.D0 to     R12C16B.F0 buffer11/SLICE_457
ROUTE       160     0.231     R12C16B.F0 to     R10C16C.C0 MEM1_addr_2
ZERO_DEL    ---     0.000     R10C16C.C0 to  R10C16C.WADO2 MEM1/ram28/SLICE_108
ROUTE         2     0.000  R10C16C.WADO2 to   R10C16A.WAD2 MEM1/ram28/AD2_INT (to clk)
                  --------
                    0.600   (39.0% logic, 61.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R12C16D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram28/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.154     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     1.355      R2C19A.Q0 to    R10C16A.WCK clk
                  --------
                    4.051   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.026ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram4/RAM0  (to clk +)
                   FF                        MEM1/ram4/RAM0

   Delay:               0.614ns  (38.1% logic, 61.9% route), 3 logic levels.

 Constraint Details:

      0.614ns physical path delay SLICE_233 to MEM1/ram4/SLICE_154 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.509ns skew requirement (totaling 1.640ns) by 1.026ns

 Physical Path Details:

      Data path SLICE_233 to MEM1/ram4/SLICE_154:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q0 SLICE_233 (from CLKin)
ROUTE         2     0.135     R12C16D.Q0 to     R12C16B.D0 out_MAR_2
CTOF_DEL    ---     0.101     R12C16B.D0 to     R12C16B.F0 buffer11/SLICE_457
ROUTE       160     0.245     R12C16B.F0 to     R12C13C.C0 MEM1_addr_2
ZERO_DEL    ---     0.000     R12C13C.C0 to  R12C13C.WADO2 MEM1/ram4/SLICE_153
ROUTE         2     0.000  R12C13C.WADO2 to   R12C13A.WAD2 MEM1/ram4/AD2_INT (to clk)
                  --------
                    0.614   (38.1% logic, 61.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R12C16D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram4/SLICE_154:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.154     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     1.355      R2C19A.Q0 to    R12C13A.WCK clk
                  --------
                    4.051   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.026ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram4/RAM1  (to clk +)
                   FF                        MEM1/ram4/RAM1

   Delay:               0.614ns  (38.1% logic, 61.9% route), 3 logic levels.

 Constraint Details:

      0.614ns physical path delay SLICE_233 to MEM1/ram4/SLICE_155 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.509ns skew requirement (totaling 1.640ns) by 1.026ns

 Physical Path Details:

      Data path SLICE_233 to MEM1/ram4/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q0 SLICE_233 (from CLKin)
ROUTE         2     0.135     R12C16D.Q0 to     R12C16B.D0 out_MAR_2
CTOF_DEL    ---     0.101     R12C16B.D0 to     R12C16B.F0 buffer11/SLICE_457
ROUTE       160     0.245     R12C16B.F0 to     R12C13C.C0 MEM1_addr_2
ZERO_DEL    ---     0.000     R12C13C.C0 to  R12C13C.WADO2 MEM1/ram4/SLICE_153
ROUTE         2     0.000  R12C13C.WADO2 to   R12C13B.WAD2 MEM1/ram4/AD2_INT (to clk)
                  --------
                    0.614   (38.1% logic, 61.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R12C16D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram4/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.154     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     1.355      R2C19A.Q0 to    R12C13B.WCK clk
                  --------
                    4.051   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.026ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram11/RAM0  (to clk +)
                   FF                        MEM1/ram11/RAM0

   Delay:               0.614ns  (38.1% logic, 61.9% route), 3 logic levels.

 Constraint Details:

      0.614ns physical path delay SLICE_233 to MEM1/ram11/SLICE_160 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.509ns skew requirement (totaling 1.640ns) by 1.026ns

 Physical Path Details:

      Data path SLICE_233 to MEM1/ram11/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q0 SLICE_233 (from CLKin)
ROUTE         2     0.135     R12C16D.Q0 to     R12C16B.D0 out_MAR_2
CTOF_DEL    ---     0.101     R12C16B.D0 to     R12C16B.F0 buffer11/SLICE_457
ROUTE       160     0.245     R12C16B.F0 to     R12C14C.C0 MEM1_addr_2
ZERO_DEL    ---     0.000     R12C14C.C0 to  R12C14C.WADO2 MEM1/ram11/SLICE_159
ROUTE         2     0.000  R12C14C.WADO2 to   R12C14A.WAD2 MEM1/ram11/AD2_INT (to clk)
                  --------
                    0.614   (38.1% logic, 61.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R12C16D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram11/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.154     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     1.355      R2C19A.Q0 to    R12C14A.WCK clk
                  --------
                    4.051   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 1.026ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram11/RAM1  (to clk +)
                   FF                        MEM1/ram11/RAM1

   Delay:               0.614ns  (38.1% logic, 61.9% route), 3 logic levels.

 Constraint Details:

      0.614ns physical path delay SLICE_233 to MEM1/ram11/SLICE_161 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.509ns skew requirement (totaling 1.640ns) by 1.026ns

 Physical Path Details:

      Data path SLICE_233 to MEM1/ram11/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q0 SLICE_233 (from CLKin)
ROUTE         2     0.135     R12C16D.Q0 to     R12C16B.D0 out_MAR_2
CTOF_DEL    ---     0.101     R12C16B.D0 to     R12C16B.F0 buffer11/SLICE_457
ROUTE       160     0.245     R12C16B.F0 to     R12C14C.C0 MEM1_addr_2
ZERO_DEL    ---     0.000     R12C14C.C0 to  R12C14C.WADO2 MEM1/ram11/SLICE_159
ROUTE         2     0.000  R12C14C.WADO2 to   R12C14B.WAD2 MEM1/ram11/AD2_INT (to clk)
                  --------
                    0.614   (38.1% logic, 61.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R12C16D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram11/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.154     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     1.355      R2C19A.Q0 to    R12C14B.WCK clk
                  --------
                    4.051   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.979ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram6/RAM1  (to clk +)
                   FF                        MEM1/ram6/RAM1

   Delay:               0.661ns  (35.4% logic, 64.6% route), 3 logic levels.

 Constraint Details:

      0.661ns physical path delay SLICE_233 to MEM1/ram6/SLICE_164 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.509ns skew requirement (totaling 1.640ns) by 0.979ns

 Physical Path Details:

      Data path SLICE_233 to MEM1/ram6/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q0 SLICE_233 (from CLKin)
ROUTE         2     0.135     R12C16D.Q0 to     R12C16B.D0 out_MAR_2
CTOF_DEL    ---     0.101     R12C16B.D0 to     R12C16B.F0 buffer11/SLICE_457
ROUTE       160     0.292     R12C16B.F0 to     R12C12C.C0 MEM1_addr_2
ZERO_DEL    ---     0.000     R12C12C.C0 to  R12C12C.WADO2 MEM1/ram6/SLICE_162
ROUTE         2     0.000  R12C12C.WADO2 to   R12C12B.WAD2 MEM1/ram6/AD2_INT (to clk)
                  --------
                    0.661   (35.4% logic, 64.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R12C16D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram6/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.154     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     1.355      R2C19A.Q0 to    R12C12B.WCK clk
                  --------
                    4.051   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.979ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram6/RAM0  (to clk +)
                   FF                        MEM1/ram6/RAM0

   Delay:               0.661ns  (35.4% logic, 64.6% route), 3 logic levels.

 Constraint Details:

      0.661ns physical path delay SLICE_233 to MEM1/ram6/SLICE_163 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.509ns skew requirement (totaling 1.640ns) by 0.979ns

 Physical Path Details:

      Data path SLICE_233 to MEM1/ram6/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q0 SLICE_233 (from CLKin)
ROUTE         2     0.135     R12C16D.Q0 to     R12C16B.D0 out_MAR_2
CTOF_DEL    ---     0.101     R12C16B.D0 to     R12C16B.F0 buffer11/SLICE_457
ROUTE       160     0.292     R12C16B.F0 to     R12C12C.C0 MEM1_addr_2
ZERO_DEL    ---     0.000     R12C12C.C0 to  R12C12C.WADO2 MEM1/ram6/SLICE_162
ROUTE         2     0.000  R12C12C.WADO2 to   R12C12A.WAD2 MEM1/ram6/AD2_INT (to clk)
                  --------
                    0.661   (35.4% logic, 64.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R12C16D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram6/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.154     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     1.355      R2C19A.Q0 to    R12C12A.WCK clk
                  --------
                    4.051   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.925ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i3  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram11/RAM1  (to clk +)
                   FF                        MEM1/ram11/RAM1

   Delay:               0.715ns  (32.7% logic, 67.3% route), 3 logic levels.

 Constraint Details:

      0.715ns physical path delay SLICE_233 to MEM1/ram11/SLICE_161 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.509ns skew requirement (totaling 1.640ns) by 0.925ns

 Physical Path Details:

      Data path SLICE_233 to MEM1/ram11/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q1 SLICE_233 (from CLKin)
ROUTE         2     0.212     R12C16D.Q1 to     R12C16A.A0 out_MAR_3
CTOF_DEL    ---     0.101     R12C16A.A0 to     R12C16A.F0 buffer11/SLICE_458
ROUTE       160     0.269     R12C16A.F0 to     R12C14C.D0 MEM1_addr_3
ZERO_DEL    ---     0.000     R12C14C.D0 to  R12C14C.WADO3 MEM1/ram11/SLICE_159
ROUTE         2     0.000  R12C14C.WADO3 to   R12C14B.WAD3 MEM1/ram11/AD3_INT (to clk)
                  --------
                    0.715   (32.7% logic, 67.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R12C16D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram11/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.154     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     1.355      R2C19A.Q0 to    R12C14B.WCK clk
                  --------
                    4.051   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.925ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i3  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram11/RAM0  (to clk +)
                   FF                        MEM1/ram11/RAM0

   Delay:               0.715ns  (32.7% logic, 67.3% route), 3 logic levels.

 Constraint Details:

      0.715ns physical path delay SLICE_233 to MEM1/ram11/SLICE_160 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 5.120ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.509ns skew requirement (totaling 1.640ns) by 0.925ns

 Physical Path Details:

      Data path SLICE_233 to MEM1/ram11/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16D.CLK to     R12C16D.Q1 SLICE_233 (from CLKin)
ROUTE         2     0.212     R12C16D.Q1 to     R12C16A.A0 out_MAR_3
CTOF_DEL    ---     0.101     R12C16A.A0 to     R12C16A.F0 buffer11/SLICE_458
ROUTE       160     0.269     R12C16A.F0 to     R12C14C.D0 MEM1_addr_3
ZERO_DEL    ---     0.000     R12C14C.D0 to  R12C14C.WADO3 MEM1/ram11/SLICE_159
ROUTE         2     0.000  R12C14C.WADO3 to   R12C14A.WAD3 MEM1/ram11/AD3_INT (to clk)
                  --------
                    0.715   (32.7% logic, 67.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R12C16D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram11/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to     R2C19A.CLK CLKin
REG_DEL     ---     0.154     R2C19A.CLK to      R2C19A.Q0 SLICE_209
ROUTE        76     1.355      R2C19A.Q0 to    R12C14A.WCK clk
                  --------
                    4.051   (20.1% logic, 79.9% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "Q_N_404" 203.791000 MHz ;
            689 items scored, 689 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 6.892ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AX/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:               0.960ns  (34.9% logic, 65.1% route), 3 logic levels.

 Constraint Details:

      0.960ns physical path delay SLICE_189 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.852ns skew requirement (totaling 7.852ns) by 6.892ns

 Physical Path Details:

      Data path SLICE_189 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20D.CLK to     R14C20D.Q1 SLICE_189 (from CLKin)
ROUTE         2     0.135     R14C20D.Q1 to     R14C20A.D1 AX_out_1
CTOF_DEL    ---     0.101     R14C20A.D1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.228     R14C20A.F1 to     R14C21A.B1 n8550
CTOF_DEL    ---     0.101     R14C21A.B1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     0.262     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                    0.960   (34.9% logic, 65.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R14C20D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.504     R14C20D.F1 to     R14C21D.B0 n8543
CTOF_DEL    ---     0.177     R14C21D.B0 to     R14C21D.F0 SLICE_496
ROUTE         2     0.361     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   10.394   (23.1% logic, 76.9% route), 12 logic levels.


Error: The following path exceeds requirements by 6.788ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BX/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:               1.064ns  (31.5% logic, 68.5% route), 3 logic levels.

 Constraint Details:

      1.064ns physical path delay SLICE_343 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.852ns skew requirement (totaling 7.852ns) by 6.788ns

 Physical Path Details:

      Data path SLICE_343 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C23A.CLK to     R15C23A.Q1 SLICE_343 (from CLKin)
ROUTE         2     0.332     R15C23A.Q1 to     R14C21A.D0 BX_out_1
CTOF_DEL    ---     0.101     R14C21A.D0 to     R14C21A.F0 controllerIO/bufferIn/SLICE_446
ROUTE         9     0.135     R14C21A.F0 to     R14C21A.A1 n7
CTOF_DEL    ---     0.101     R14C21A.A1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     0.262     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                    1.064   (31.5% logic, 68.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R15C23A.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.504     R14C20D.F1 to     R14C21D.B0 n8543
CTOF_DEL    ---     0.177     R14C21D.B0 to     R14C21D.F0 SLICE_496
ROUTE         2     0.361     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   10.394   (23.1% logic, 76.9% route), 12 logic levels.


Error: The following path exceeds requirements by 6.609ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALUout/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:               1.243ns  (27.0% logic, 73.0% route), 3 logic levels.

 Constraint Details:

      1.243ns physical path delay ALU/SLICE_228 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.852ns skew requirement (totaling 7.852ns) by 6.609ns

 Physical Path Details:

      Data path ALU/SLICE_228 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20D.CLK to     R18C20D.Q1 ALU/SLICE_228 (from CLKin)
ROUTE         1     0.511     R18C20D.Q1 to     R14C21A.B0 out_ALUout_1
CTOF_DEL    ---     0.101     R14C21A.B0 to     R14C21A.F0 controllerIO/bufferIn/SLICE_446
ROUTE         9     0.135     R14C21A.F0 to     R14C21A.A1 n7
CTOF_DEL    ---     0.101     R14C21A.A1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     0.262     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                    1.243   (27.0% logic, 73.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to ALU/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R18C20D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.504     R14C20D.F1 to     R14C21D.B0 n8543
CTOF_DEL    ---     0.177     R14C21D.B0 to     R14C21D.F0 SLICE_496
ROUTE         2     0.361     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   10.394   (23.1% logic, 76.9% route), 12 logic levels.


Error: The following path exceeds requirements by 6.573ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DR/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:               1.279ns  (34.1% logic, 65.9% route), 4 logic levels.

 Constraint Details:

      1.279ns physical path delay SLICE_203 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.852ns skew requirement (totaling 7.852ns) by 6.573ns

 Physical Path Details:

      Data path SLICE_203 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q1 SLICE_203 (from CLKin)
ROUTE         3     0.138     R14C18D.Q1 to     R14C18C.C1 DR_out_1
CTOF_DEL    ---     0.101     R14C18C.C1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.215     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.101     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.228     R14C20A.F1 to     R14C21A.B1 n8550
CTOF_DEL    ---     0.101     R14C21A.B1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     0.262     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                    1.279   (34.1% logic, 65.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R14C18D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.504     R14C20D.F1 to     R14C21D.B0 n8543
CTOF_DEL    ---     0.177     R14C21D.B0 to     R14C21D.F0 SLICE_496
ROUTE         2     0.361     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   10.394   (23.1% logic, 76.9% route), 12 logic levels.


Error: The following path exceeds requirements by 6.550ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i0  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:               1.302ns  (25.7% logic, 74.3% route), 3 logic levels.

 Constraint Details:

      1.302ns physical path delay SLICE_232 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.852ns skew requirement (totaling 7.852ns) by 6.550ns

 Physical Path Details:

      Data path SLICE_232 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17D.CLK to     R12C17D.Q0 SLICE_232 (from CLKin)
ROUTE         3     0.281     R12C17D.Q0 to     R15C17A.D1 out_MAR_0
CTOF_DEL    ---     0.101     R15C17A.D1 to     R15C17A.F1 SLICE_392
ROUTE         2     0.424     R15C17A.F1 to     R14C21A.C1 n3554
CTOF_DEL    ---     0.101     R14C21A.C1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     0.262     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                    1.302   (25.7% logic, 74.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R12C17D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.504     R14C20D.F1 to     R14C21D.B0 n8543
CTOF_DEL    ---     0.177     R14C21D.B0 to     R14C21D.F0 SLICE_496
ROUTE         2     0.361     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   10.394   (23.1% logic, 76.9% route), 12 logic levels.


Error: The following path exceeds requirements by 6.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC/q_i0_i0  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:               1.579ns  (27.6% logic, 72.4% route), 4 logic levels.

 Constraint Details:

      1.579ns physical path delay SLICE_221 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.852ns skew requirement (totaling 7.852ns) by 6.273ns

 Physical Path Details:

      Data path SLICE_221 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16D.CLK to     R14C16D.Q0 SLICE_221 (from CLKin)
ROUTE         2     0.137     R14C16D.Q0 to     R14C15C.D0 in_adderPC_0
CTOF_DEL    ---     0.101     R14C15C.D0 to     R14C15C.F0 buffer11/SLICE_498
ROUTE         3     0.320     R14C15C.F0 to     R15C17A.A1 buffer11/n4
CTOF_DEL    ---     0.101     R15C17A.A1 to     R15C17A.F1 SLICE_392
ROUTE         2     0.424     R15C17A.F1 to     R14C21A.C1 n3554
CTOF_DEL    ---     0.101     R14C21A.C1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     0.262     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                    1.579   (27.6% logic, 72.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R14C16D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.504     R14C20D.F1 to     R14C21D.B0 n8543
CTOF_DEL    ---     0.177     R14C21D.B0 to     R14C21D.F0 SLICE_496
ROUTE         2     0.361     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   10.394   (23.1% logic, 76.9% route), 12 logic levels.


Error: The following path exceeds requirements by 6.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i1_rep_275  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:               1.664ns  (32.3% logic, 67.7% route), 5 logic levels.

 Constraint Details:

      1.664ns physical path delay SLICE_225 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.852ns skew requirement (totaling 7.852ns) by 6.188ns

 Physical Path Details:

      Data path SLICE_225 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18A.CLK to     R18C18A.Q0 SLICE_225 (from CLKin)
ROUTE        17     0.149     R18C18A.Q0 to     R17C18D.D0 n9133
CTOF_DEL    ---     0.101     R17C18D.D0 to     R17C18D.F0 ISA/SLICE_502
ROUTE         1     0.136     R17C18D.F0 to     R17C18C.C0 ISA/n11_adj_512
CTOF_DEL    ---     0.101     R17C18C.C0 to     R17C18C.F0 SLICE_379
ROUTE         8     0.445     R17C18C.F0 to     R14C21A.A0 control_signal_11
CTOF_DEL    ---     0.101     R14C21A.A0 to     R14C21A.F0 controllerIO/bufferIn/SLICE_446
ROUTE         9     0.135     R14C21A.F0 to     R14C21A.A1 n7
CTOF_DEL    ---     0.101     R14C21A.A1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     0.262     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                    1.664   (32.3% logic, 67.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R18C18A.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.504     R14C20D.F1 to     R14C21D.B0 n8543
CTOF_DEL    ---     0.177     R14C21D.B0 to     R14C21D.F0 SLICE_496
ROUTE         2     0.361     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   10.394   (23.1% logic, 76.9% route), 12 logic levels.


Error: The following path exceeds requirements by 6.114ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DR/q_i0_i0  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:               1.738ns  (25.1% logic, 74.9% route), 4 logic levels.

 Constraint Details:

      1.738ns physical path delay SLICE_203 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.852ns skew requirement (totaling 7.852ns) by 6.114ns

 Physical Path Details:

      Data path SLICE_203 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q0 SLICE_203 (from CLKin)
ROUTE         3     0.296     R14C18D.Q0 to     R14C15C.A0 DR_out_0
CTOF_DEL    ---     0.101     R14C15C.A0 to     R14C15C.F0 buffer11/SLICE_498
ROUTE         3     0.320     R14C15C.F0 to     R15C17A.A1 buffer11/n4
CTOF_DEL    ---     0.101     R15C17A.A1 to     R15C17A.F1 SLICE_392
ROUTE         2     0.424     R15C17A.F1 to     R14C21A.C1 n3554
CTOF_DEL    ---     0.101     R14C21A.C1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     0.262     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                    1.738   (25.1% logic, 74.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R14C18D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.504     R14C20D.F1 to     R14C21D.B0 n8543
CTOF_DEL    ---     0.177     R14C21D.B0 to     R14C21D.F0 SLICE_496
ROUTE         2     0.361     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   10.394   (23.1% logic, 76.9% route), 12 logic levels.


Error: The following path exceeds requirements by 6.046ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i4_rep_277  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:               1.806ns  (29.7% logic, 70.3% route), 5 logic levels.

 Constraint Details:

      1.806ns physical path delay SLICE_226 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.852ns skew requirement (totaling 7.852ns) by 6.046ns

 Physical Path Details:

      Data path SLICE_226 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18C.CLK to     R18C18C.Q0 SLICE_226 (from CLKin)
ROUTE        13     0.296     R18C18C.Q0 to     R15C18B.A0 n9135
CTOF_DEL    ---     0.101     R15C18B.A0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.268     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.101     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.215     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.101     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.228     R14C20A.F1 to     R14C21A.B1 n8550
CTOF_DEL    ---     0.101     R14C21A.B1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     0.262     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                    1.806   (29.7% logic, 70.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R18C18C.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.504     R14C20D.F1 to     R14C21D.B0 n8543
CTOF_DEL    ---     0.177     R14C21D.B0 to     R14C21D.F0 SLICE_496
ROUTE         2     0.361     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   10.394   (23.1% logic, 76.9% route), 12 logic levels.


Error: The following path exceeds requirements by 6.013ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i1_rep_275  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1417  (to Q_N_404 +)

   Delay:               1.839ns  (29.2% logic, 70.8% route), 5 logic levels.

 Constraint Details:

      1.839ns physical path delay SLICE_225 to SLICE_215 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.852ns skew requirement (totaling 7.852ns) by 6.013ns

 Physical Path Details:

      Data path SLICE_225 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18A.CLK to     R18C18A.Q0 SLICE_225 (from CLKin)
ROUTE        17     0.261     R18C18A.Q0 to     R16C17A.C1 n9133
CTOF_DEL    ---     0.101     R16C17A.C1 to     R16C17A.F1 SLICE_391
ROUTE         5     0.217     R16C17A.F1 to     R15C17A.A0 n8648
CTOF_DEL    ---     0.101     R15C17A.A0 to     R15C17A.F0 SLICE_392
ROUTE         2     0.138     R15C17A.F0 to     R15C17A.C1 n15_adj_583
CTOF_DEL    ---     0.101     R15C17A.C1 to     R15C17A.F1 SLICE_392
ROUTE         2     0.424     R15C17A.F1 to     R14C21A.C1 n3554
CTOF_DEL    ---     0.101     R14C21A.C1 to     R14C21A.F1 controllerIO/bufferIn/SLICE_446
ROUTE         2     0.262     R14C21A.F1 to    R14C22D.LSR n8536 (to Q_N_404)
                  --------
                    1.839   (29.2% logic, 70.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R18C18A.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     1.504     R14C20D.F1 to     R14C21D.B0 n8543
CTOF_DEL    ---     0.177     R14C21D.B0 to     R14C21D.F0 SLICE_496
ROUTE         2     0.361     R14C21D.F0 to    R14C22D.CLK Q_N_404
                  --------
                   10.394   (23.1% logic, 76.9% route), 12 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "Q_N_404_adj_572" 203.791000 MHz ;
            689 items scored, 689 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.870ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AX/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:               1.041ns  (32.2% logic, 67.8% route), 3 logic levels.

 Constraint Details:

      1.041ns physical path delay SLICE_189 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -6.911ns skew requirement (totaling 6.911ns) by 5.870ns

 Physical Path Details:

      Data path SLICE_189 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20D.CLK to     R14C20D.Q1 SLICE_189 (from CLKin)
ROUTE         2     0.224     R14C20D.Q1 to     R14C20D.B1 AX_out_1
CTOF_DEL    ---     0.101     R14C20D.B1 to     R14C20D.F1 SLICE_189
ROUTE        21     0.252     R14C20D.F1 to     R14C21D.C1 n8543
CTOF_DEL    ---     0.101     R14C21D.C1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.230     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                    1.041   (32.2% logic, 67.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R14C20D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.295     R14C20A.F1 to     R14C21C.C1 n8550
CTOF_DEL    ---     0.177     R14C21C.C1 to     R14C21C.F1 controllerIO/SLICE_444
ROUTE         1     0.156     R14C21C.F1 to     R14C21C.C0 controllerIO/n8
CTOF_DEL    ---     0.177     R14C21C.C0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.296     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                    9.453   (27.3% logic, 72.7% route), 13 logic levels.


Error: The following path exceeds requirements by 5.640ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DR/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:               1.271ns  (34.3% logic, 65.7% route), 4 logic levels.

 Constraint Details:

      1.271ns physical path delay SLICE_203 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -6.911ns skew requirement (totaling 6.911ns) by 5.640ns

 Physical Path Details:

      Data path SLICE_203 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q1 SLICE_203 (from CLKin)
ROUTE         3     0.138     R14C18D.Q1 to     R14C18C.C1 DR_out_1
CTOF_DEL    ---     0.101     R14C18C.C1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.215     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.101     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     0.252     R14C20D.F1 to     R14C21D.C1 n8543
CTOF_DEL    ---     0.101     R14C21D.C1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.230     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                    1.271   (34.3% logic, 65.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R14C18D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.295     R14C20A.F1 to     R14C21C.C1 n8550
CTOF_DEL    ---     0.177     R14C21C.C1 to     R14C21C.F1 controllerIO/SLICE_444
ROUTE         1     0.156     R14C21C.F1 to     R14C21C.C0 controllerIO/n8
CTOF_DEL    ---     0.177     R14C21C.C0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.296     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                    9.453   (27.3% logic, 72.7% route), 13 logic levels.


Error: The following path exceeds requirements by 5.519ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BX/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:               1.392ns  (31.3% logic, 68.7% route), 4 logic levels.

 Constraint Details:

      1.392ns physical path delay SLICE_343 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -6.911ns skew requirement (totaling 6.911ns) by 5.519ns

 Physical Path Details:

      Data path SLICE_343 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C23A.CLK to     R15C23A.Q1 SLICE_343 (from CLKin)
ROUTE         2     0.332     R15C23A.Q1 to     R14C21A.D0 BX_out_1
CTOF_DEL    ---     0.101     R14C21A.D0 to     R14C21A.F0 controllerIO/bufferIn/SLICE_446
ROUTE         9     0.142     R14C21A.F0 to     R14C20D.D1 n7
CTOF_DEL    ---     0.101     R14C20D.D1 to     R14C20D.F1 SLICE_189
ROUTE        21     0.252     R14C20D.F1 to     R14C21D.C1 n8543
CTOF_DEL    ---     0.101     R14C21D.C1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.230     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                    1.392   (31.3% logic, 68.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R15C23A.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.295     R14C20A.F1 to     R14C21C.C1 n8550
CTOF_DEL    ---     0.177     R14C21C.C1 to     R14C21C.F1 controllerIO/SLICE_444
ROUTE         1     0.156     R14C21C.F1 to     R14C21C.C0 controllerIO/n8
CTOF_DEL    ---     0.177     R14C21C.C0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.296     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                    9.453   (27.3% logic, 72.7% route), 13 logic levels.


Error: The following path exceeds requirements by 5.463ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i0  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:               1.448ns  (23.1% logic, 76.9% route), 3 logic levels.

 Constraint Details:

      1.448ns physical path delay SLICE_232 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -6.911ns skew requirement (totaling 6.911ns) by 5.463ns

 Physical Path Details:

      Data path SLICE_232 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17D.CLK to     R12C17D.Q0 SLICE_232 (from CLKin)
ROUTE         3     0.132     R12C17D.Q0 to     R12C17D.A0 out_MAR_0
CTOF_DEL    ---     0.101     R12C17D.A0 to     R12C17D.F0 SLICE_232
ROUTE         6     0.751     R12C17D.F0 to     R14C21D.D1 n8569
CTOF_DEL    ---     0.101     R14C21D.D1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.230     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                    1.448   (23.1% logic, 76.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R12C17D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.295     R14C20A.F1 to     R14C21C.C1 n8550
CTOF_DEL    ---     0.177     R14C21C.C1 to     R14C21C.F1 controllerIO/SLICE_444
ROUTE         1     0.156     R14C21C.F1 to     R14C21C.C0 controllerIO/n8
CTOF_DEL    ---     0.177     R14C21C.C0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.296     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                    9.453   (27.3% logic, 72.7% route), 13 logic levels.


Error: The following path exceeds requirements by 5.340ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALUout/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:               1.571ns  (27.8% logic, 72.2% route), 4 logic levels.

 Constraint Details:

      1.571ns physical path delay ALU/SLICE_228 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -6.911ns skew requirement (totaling 6.911ns) by 5.340ns

 Physical Path Details:

      Data path ALU/SLICE_228 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20D.CLK to     R18C20D.Q1 ALU/SLICE_228 (from CLKin)
ROUTE         1     0.511     R18C20D.Q1 to     R14C21A.B0 out_ALUout_1
CTOF_DEL    ---     0.101     R14C21A.B0 to     R14C21A.F0 controllerIO/bufferIn/SLICE_446
ROUTE         9     0.142     R14C21A.F0 to     R14C20D.D1 n7
CTOF_DEL    ---     0.101     R14C20D.D1 to     R14C20D.F1 SLICE_189
ROUTE        21     0.252     R14C20D.F1 to     R14C21D.C1 n8543
CTOF_DEL    ---     0.101     R14C21D.C1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.230     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                    1.571   (27.8% logic, 72.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to ALU/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R18C20D.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.295     R14C20A.F1 to     R14C21C.C1 n8550
CTOF_DEL    ---     0.177     R14C21C.C1 to     R14C21C.F1 controllerIO/SLICE_444
ROUTE         1     0.156     R14C21C.F1 to     R14C21C.C0 controllerIO/n8
CTOF_DEL    ---     0.177     R14C21C.C0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.296     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                    9.453   (27.3% logic, 72.7% route), 13 logic levels.


Error: The following path exceeds requirements by 5.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i1_rep_275  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:               1.621ns  (26.9% logic, 73.1% route), 4 logic levels.

 Constraint Details:

      1.621ns physical path delay SLICE_225 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -6.911ns skew requirement (totaling 6.911ns) by 5.290ns

 Physical Path Details:

      Data path SLICE_225 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18A.CLK to     R18C18A.Q0 SLICE_225 (from CLKin)
ROUTE        17     0.261     R18C18A.Q0 to     R16C17A.C1 n9133
CTOF_DEL    ---     0.101     R16C17A.C1 to     R16C17A.F1 SLICE_391
ROUTE         5     0.217     R16C17A.F1 to     R15C17A.A0 n8648
CTOF_DEL    ---     0.101     R15C17A.A0 to     R15C17A.F0 SLICE_392
ROUTE         2     0.477     R15C17A.F0 to     R14C21D.B1 n15_adj_583
CTOF_DEL    ---     0.101     R14C21D.B1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.230     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                    1.621   (26.9% logic, 73.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R18C18A.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.295     R14C20A.F1 to     R14C21C.C1 n8550
CTOF_DEL    ---     0.177     R14C21C.C1 to     R14C21C.F1 controllerIO/SLICE_444
ROUTE         1     0.156     R14C21C.F1 to     R14C21C.C0 controllerIO/n8
CTOF_DEL    ---     0.177     R14C21C.C0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.296     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                    9.453   (27.3% logic, 72.7% route), 13 logic levels.


Error: The following path exceeds requirements by 5.215ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i0  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:               1.696ns  (25.7% logic, 74.3% route), 4 logic levels.

 Constraint Details:

      1.696ns physical path delay SLICE_236 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -6.911ns skew requirement (totaling 6.911ns) by 5.215ns

 Physical Path Details:

      Data path SLICE_236 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19C.CLK to     R18C19C.Q0 SLICE_236 (from CLKin)
ROUTE        89     0.336     R18C19C.Q0 to     R16C17A.A1 out_uPC_0
CTOF_DEL    ---     0.101     R16C17A.A1 to     R16C17A.F1 SLICE_391
ROUTE         5     0.217     R16C17A.F1 to     R15C17A.A0 n8648
CTOF_DEL    ---     0.101     R15C17A.A0 to     R15C17A.F0 SLICE_392
ROUTE         2     0.477     R15C17A.F0 to     R14C21D.B1 n15_adj_583
CTOF_DEL    ---     0.101     R14C21D.B1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.230     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                    1.696   (25.7% logic, 74.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R18C19C.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.295     R14C20A.F1 to     R14C21C.C1 n8550
CTOF_DEL    ---     0.177     R14C21C.C1 to     R14C21C.F1 controllerIO/SLICE_444
ROUTE         1     0.156     R14C21C.F1 to     R14C21C.C0 controllerIO/n8
CTOF_DEL    ---     0.177     R14C21C.C0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.296     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                    9.453   (27.3% logic, 72.7% route), 13 logic levels.


Error: The following path exceeds requirements by 5.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i4_rep_277  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:               1.734ns  (25.1% logic, 74.9% route), 4 logic levels.

 Constraint Details:

      1.734ns physical path delay SLICE_226 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -6.911ns skew requirement (totaling 6.911ns) by 5.177ns

 Physical Path Details:

      Data path SLICE_226 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18C.CLK to     R18C18C.Q0 SLICE_226 (from CLKin)
ROUTE        13     0.360     R18C18C.Q0 to     R15C17D.A1 n9135
CTOF_DEL    ---     0.101     R15C17D.A1 to     R15C17D.F1 ISA/SLICE_400
ROUTE         5     0.231     R15C17D.F1 to     R15C17A.B0 ISA/n8644
CTOF_DEL    ---     0.101     R15C17A.B0 to     R15C17A.F0 SLICE_392
ROUTE         2     0.477     R15C17A.F0 to     R14C21D.B1 n15_adj_583
CTOF_DEL    ---     0.101     R14C21D.B1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.230     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                    1.734   (25.1% logic, 74.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R18C18C.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.295     R14C20A.F1 to     R14C21C.C1 n8550
CTOF_DEL    ---     0.177     R14C21C.C1 to     R14C21C.F1 controllerIO/SLICE_444
ROUTE         1     0.156     R14C21C.F1 to     R14C21C.C0 controllerIO/n8
CTOF_DEL    ---     0.177     R14C21C.C0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.296     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                    9.453   (27.3% logic, 72.7% route), 13 logic levels.


Error: The following path exceeds requirements by 5.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i3_rep_276  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:               1.782ns  (24.5% logic, 75.5% route), 4 logic levels.

 Constraint Details:

      1.782ns physical path delay SLICE_225 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -6.911ns skew requirement (totaling 6.911ns) by 5.129ns

 Physical Path Details:

      Data path SLICE_225 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18A.CLK to     R18C18A.Q1 SLICE_225 (from CLKin)
ROUTE        18     0.583     R18C18A.Q1 to     R15C17B.C1 n9134
CTOF_DEL    ---     0.101     R15C17B.C1 to     R15C17B.F1 SLICE_393
ROUTE         3     0.056     R15C17B.F1 to     R15C17A.D0 n8623
CTOF_DEL    ---     0.101     R15C17A.D0 to     R15C17A.F0 SLICE_392
ROUTE         2     0.477     R15C17A.F0 to     R14C21D.B1 n15_adj_583
CTOF_DEL    ---     0.101     R14C21D.B1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.230     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                    1.782   (24.5% logic, 75.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_225:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R18C18A.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.295     R14C20A.F1 to     R14C21C.C1 n8550
CTOF_DEL    ---     0.177     R14C21C.C1 to     R14C21C.F1 controllerIO/SLICE_444
ROUTE         1     0.156     R14C21C.F1 to     R14C21C.C0 controllerIO/n8
CTOF_DEL    ---     0.177     R14C21C.C0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.296     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                    9.453   (27.3% logic, 72.7% route), 13 logic levels.


Error: The following path exceeds requirements by 5.113ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i4_rep_277  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1421  (to Q_N_404_adj_572 +)

   Delay:               1.798ns  (29.9% logic, 70.1% route), 5 logic levels.

 Constraint Details:

      1.798ns physical path delay SLICE_226 to SLICE_218 exceeds
      (delay constraint based on source clock period of 12.432ns and destination clock period of 4.907ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -6.911ns skew requirement (totaling 6.911ns) by 5.113ns

 Physical Path Details:

      Data path SLICE_226 to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18C.CLK to     R18C18C.Q0 SLICE_226 (from CLKin)
ROUTE        13     0.296     R18C18C.Q0 to     R15C18B.A0 n9135
CTOF_DEL    ---     0.101     R15C18B.A0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.268     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.101     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.215     R14C18C.F1 to     R14C20D.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.101     R14C20D.A1 to     R14C20D.F1 SLICE_189
ROUTE        21     0.252     R14C20D.F1 to     R14C21D.C1 n8543
CTOF_DEL    ---     0.101     R14C21D.C1 to     R14C21D.F1 SLICE_496
ROUTE         2     0.230     R14C21D.F1 to    R14C24D.LSR out1_0__N_2 (to Q_N_404_adj_572)
                  --------
                    1.798   (29.9% logic, 70.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R18C18C.CLK CLKin
                  --------
                    2.542   (25.9% logic, 74.1% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.619       27.PADDI to      R21C2C.B0 CLK_in_c
CTOF_DEL    ---     0.177      R21C2C.B0 to      R21C2C.F0 ISA/SLICE_374
ROUTE        58     1.264      R21C2C.F0 to    R17C20A.CLK CLKin
REG_DEL     ---     0.154    R17C20A.CLK to     R17C20A.Q0 SLICE_227
ROUTE        17     1.119     R17C20A.Q0 to     R16C16C.A1 n9137
CTOF_DEL    ---     0.177     R16C16C.A1 to     R16C16C.F1 SLICE_386
ROUTE         3     0.469     R16C16C.F1 to     R18C16D.D1 n8610
CTOF_DEL    ---     0.177     R18C16D.D1 to     R18C16D.F1 ISA/SLICE_408
ROUTE         5     0.541     R18C16D.F1 to     R17C17A.D1 n3712
CTOF_DEL    ---     0.177     R17C17A.D1 to     R17C17A.F1 ISA/SLICE_398
ROUTE         9     0.334     R17C17A.F1 to     R18C17B.B1 n8576
CTOF_DEL    ---     0.177     R18C17B.B1 to     R18C17B.F1 ISA/SLICE_358
ROUTE         3     0.416     R18C17B.F1 to     R19C15B.C0 n7298
CTOF_DEL    ---     0.177     R19C15B.C0 to     R19C15B.F0 ISA/SLICE_378
ROUTE         1     0.653     R19C15B.F0 to     R15C18B.B0 ISA/n7525
CTOF_DEL    ---     0.177     R15C18B.B0 to     R15C18B.F0 SLICE_377
ROUTE         8     0.381     R15C18B.F0 to     R14C18C.B1 control_signal_33
CTOF_DEL    ---     0.177     R14C18C.B1 to     R14C18C.F1 SLICE_487
ROUTE         2     0.327     R14C18C.F1 to     R14C20A.A1 controllerIO/bufferIn/n4_adj_425
CTOF_DEL    ---     0.177     R14C20A.A1 to     R14C20A.F1 SLICE_429
ROUTE         8     0.295     R14C20A.F1 to     R14C21C.C1 n8550
CTOF_DEL    ---     0.177     R14C21C.C1 to     R14C21C.F1 controllerIO/SLICE_444
ROUTE         1     0.156     R14C21C.F1 to     R14C21C.C0 controllerIO/n8
CTOF_DEL    ---     0.177     R14C21C.C0 to     R14C21C.F0 controllerIO/SLICE_444
ROUTE         2     0.296     R14C21C.F0 to    R14C24D.CLK Q_N_404_adj_572
                  --------
                    9.453   (27.3% logic, 72.7% route), 13 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLKin" 80.438000 MHz ;   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "clk" 195.313000 MHz ;    |     0.000 ns|    -1.040 ns|   3 *
                                        |             |             |
FREQUENCY NET "Q_N_404" 203.791000 MHz  |             |             |
;                                       |     0.000 ns|    -6.892 ns|   3 *
                                        |             |             |
FREQUENCY NET "Q_N_404_adj_572"         |             |             |
203.791000 MHz ;                        |     0.000 ns|    -5.870 ns|   3 *
                                        |             |             |
----------------------------------------------------------------------------


3 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8536">n8536</a>                                   |       2|     694|     30.20%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=out1_0__N_2">out1_0__N_2</a>                             |       2|     690|     30.03%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8543">n8543</a>                                   |      21|     586|     25.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n7">n7</a>                                      |       9|     456|     19.84%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=int2">int2</a>                                    |      15|     418|     18.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n3919">n3919</a>                                   |       2|     384|     16.71%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8550">n8550</a>                                   |       8|     360|     15.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=controllerIO/bufferIn/n4_adj_425">controllerIO/bufferIn/n4_adj_425</a>        |       2|     297|     12.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=control_signal_33">control_signal_33</a>                       |       8|     278|     12.10%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n3943">n3943</a>                                   |       3|     272|     11.84%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=int4">int4</a>                                    |       8|     250|     10.88%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ISA/n7525">ISA/n7525</a>                               |       1|     230|     10.01%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: clk   Source: SLICE_209.Q0   Loads: 76
   Covered under: FREQUENCY NET "clk" 195.313000 MHz ;

   Data transfers from:
   Clock Domain: Q_N_404_adj_572   Source: controllerIO/SLICE_444.F0
      Covered under: FREQUENCY NET "clk" 195.313000 MHz ;   Transfers: 1

   Clock Domain: Q_N_404   Source: SLICE_496.F0
      Covered under: FREQUENCY NET "clk" 195.313000 MHz ;   Transfers: 1

   Clock Domain: CLKin   Source: ISA/SLICE_374.F0
      Covered under: FREQUENCY NET "clk" 195.313000 MHz ;   Transfers: 43

Clock Domain: Q_N_404_adj_572   Source: controllerIO/SLICE_444.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk   Source: SLICE_209.Q0
      Covered under: FREQUENCY NET "Q_N_404_adj_572" 203.791000 MHz ;   Transfers: 2

   Clock Domain: CLKin   Source: ISA/SLICE_374.F0
      Covered under: FREQUENCY NET "Q_N_404_adj_572" 203.791000 MHz ;   Transfers: 20

Clock Domain: Q_N_404   Source: SLICE_496.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk   Source: SLICE_209.Q0
      Covered under: FREQUENCY NET "Q_N_404" 203.791000 MHz ;   Transfers: 2

   Clock Domain: CLKin   Source: ISA/SLICE_374.F0
      Covered under: FREQUENCY NET "Q_N_404" 203.791000 MHz ;   Transfers: 20

Clock Domain: CLKin   Source: ISA/SLICE_374.F0   Loads: 58
   Covered under: FREQUENCY NET "CLKin" 80.438000 MHz ;

   Data transfers from:
   Clock Domain: clk   Source: SLICE_209.Q0
      Covered under: FREQUENCY NET "CLKin" 80.438000 MHz ;   Transfers: 130


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 2298  Score: 5837049
Cumulative negative slack: 5837049

Constraints cover 14152316 paths, 16 nets, and 4416 connections (99.15% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 9565 (setup), 2298 (hold)
Score: 2824703298 (setup), 5837049 (hold)
Cumulative negative slack: 2830540347 (2824703298+5837049)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
