{
  "module_name": "sm8450.h",
  "hash_id": "bbf97ea1b16a492ec5d89fa969c9552d24b243c0bc3155f89950f77faf9116a3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/sm8450.h",
  "human_readable_source": " \n \n\n#ifndef __DRIVERS_INTERCONNECT_QCOM_SM8450_H\n#define __DRIVERS_INTERCONNECT_QCOM_SM8450_H\n\n#define SM8450_MASTER_GPU_TCU\t\t\t\t0\n#define SM8450_MASTER_SYS_TCU\t\t\t\t1\n#define SM8450_MASTER_APPSS_PROC\t\t\t2\n#define SM8450_MASTER_LLCC\t\t\t\t3\n#define SM8450_MASTER_CNOC_LPASS_AG_NOC\t\t\t4\n#define SM8450_MASTER_GIC_AHB\t\t\t\t5\n#define SM8450_MASTER_CDSP_NOC_CFG\t\t\t6\n#define SM8450_MASTER_QDSS_BAM\t\t\t\t7\n#define SM8450_MASTER_QSPI_0\t\t\t\t8\n#define SM8450_MASTER_QUP_0\t\t\t\t9\n#define SM8450_MASTER_QUP_1\t\t\t\t10\n#define SM8450_MASTER_QUP_2\t\t\t\t11\n#define SM8450_MASTER_A1NOC_CFG\t\t\t\t12\n#define SM8450_MASTER_A2NOC_CFG\t\t\t\t13\n#define SM8450_MASTER_A1NOC_SNOC\t\t\t14\n#define SM8450_MASTER_A2NOC_SNOC\t\t\t15\n#define SM8450_MASTER_CAMNOC_HF\t\t\t\t16\n#define SM8450_MASTER_CAMNOC_ICP\t\t\t17\n#define SM8450_MASTER_CAMNOC_SF\t\t\t\t18\n#define SM8450_MASTER_GEM_NOC_CNOC\t\t\t19\n#define SM8450_MASTER_GEM_NOC_PCIE_SNOC\t\t\t20\n#define SM8450_MASTER_GFX3D\t\t\t\t21\n#define SM8450_MASTER_LPASS_ANOC\t\t\t22\n#define SM8450_MASTER_MDP\t\t\t\t23\n#define SM8450_MASTER_MDP0\t\t\t\tSM8450_MASTER_MDP\n#define SM8450_MASTER_MDP1\t\t\t\tSM8450_MASTER_MDP\n#define SM8450_MASTER_MSS_PROC\t\t\t\t24\n#define SM8450_MASTER_CNOC_MNOC_CFG\t\t\t25\n#define SM8450_MASTER_MNOC_HF_MEM_NOC\t\t\t26\n#define SM8450_MASTER_MNOC_SF_MEM_NOC\t\t\t27\n#define SM8450_MASTER_COMPUTE_NOC\t\t\t28\n#define SM8450_MASTER_ANOC_PCIE_GEM_NOC\t\t\t29\n#define SM8450_MASTER_PCIE_ANOC_CFG\t\t\t30\n#define SM8450_MASTER_ROTATOR\t\t\t\t31\n#define SM8450_MASTER_SNOC_CFG\t\t\t\t32\n#define SM8450_MASTER_SNOC_GC_MEM_NOC\t\t\t33\n#define SM8450_MASTER_SNOC_SF_MEM_NOC\t\t\t34\n#define SM8450_MASTER_CDSP_HCP\t\t\t\t35\n#define SM8450_MASTER_VIDEO\t\t\t\t36\n#define SM8450_MASTER_VIDEO_P0\t\t\t\tSM8450_MASTER_VIDEO\n#define SM8450_MASTER_VIDEO_P1\t\t\t\tSM8450_MASTER_VIDEO\n#define SM8450_MASTER_VIDEO_CV_PROC\t\t\t37\n#define SM8450_MASTER_VIDEO_PROC\t\t\t38\n#define SM8450_MASTER_VIDEO_V_PROC\t\t\t39\n#define SM8450_MASTER_QUP_CORE_0\t\t\t40\n#define SM8450_MASTER_QUP_CORE_1\t\t\t41\n#define SM8450_MASTER_QUP_CORE_2\t\t\t42\n#define SM8450_MASTER_CRYPTO\t\t\t\t43\n#define SM8450_MASTER_IPA\t\t\t\t44\n#define SM8450_MASTER_LPASS_PROC\t\t\t45\n#define SM8450_MASTER_CDSP_PROC\t\t\t\t46\n#define SM8450_MASTER_PIMEM\t\t\t\t47\n#define SM8450_MASTER_SENSORS_PROC\t\t\t48\n#define SM8450_MASTER_SP\t\t\t\t49\n#define SM8450_MASTER_GIC\t\t\t\t50\n#define SM8450_MASTER_PCIE_0\t\t\t\t51\n#define SM8450_MASTER_PCIE_1\t\t\t\t52\n#define SM8450_MASTER_QDSS_ETR\t\t\t\t53\n#define SM8450_MASTER_QDSS_ETR_1\t\t\t54\n#define SM8450_MASTER_SDCC_2\t\t\t\t55\n#define SM8450_MASTER_SDCC_4\t\t\t\t56\n#define SM8450_MASTER_UFS_MEM\t\t\t\t57\n#define SM8450_MASTER_USB3_0\t\t\t\t58\n#define SM8450_SLAVE_EBI1\t\t\t\t512\n#define SM8450_SLAVE_AHB2PHY_SOUTH\t\t\t513\n#define SM8450_SLAVE_AHB2PHY_NORTH\t\t\t514\n#define SM8450_SLAVE_AOSS\t\t\t\t515\n#define SM8450_SLAVE_CAMERA_CFG\t\t\t\t516\n#define SM8450_SLAVE_CLK_CTL\t\t\t\t517\n#define SM8450_SLAVE_CDSP_CFG\t\t\t\t518\n#define SM8450_SLAVE_RBCPR_CX_CFG\t\t\t519\n#define SM8450_SLAVE_RBCPR_MMCX_CFG\t\t\t520\n#define SM8450_SLAVE_RBCPR_MXA_CFG\t\t\t521\n#define SM8450_SLAVE_RBCPR_MXC_CFG\t\t\t522\n#define SM8450_SLAVE_CRYPTO_0_CFG\t\t\t523\n#define SM8450_SLAVE_CX_RDPM\t\t\t\t524\n#define SM8450_SLAVE_DISPLAY_CFG\t\t\t525\n#define SM8450_SLAVE_GFX3D_CFG\t\t\t\t526\n#define SM8450_SLAVE_IMEM_CFG\t\t\t\t527\n#define SM8450_SLAVE_IPA_CFG\t\t\t\t528\n#define SM8450_SLAVE_IPC_ROUTER_CFG\t\t\t529\n#define SM8450_SLAVE_LPASS\t\t\t\t530\n#define SM8450_SLAVE_LPASS_CORE_CFG\t\t\t531\n#define SM8450_SLAVE_LPASS_LPI_CFG\t\t\t532\n#define SM8450_SLAVE_LPASS_MPU_CFG\t\t\t533\n#define SM8450_SLAVE_LPASS_TOP_CFG\t\t\t534\n#define SM8450_SLAVE_CNOC_MSS\t\t\t\t535\n#define SM8450_SLAVE_MX_RDPM\t\t\t\t536\n#define SM8450_SLAVE_PCIE_0_CFG\t\t\t\t537\n#define SM8450_SLAVE_PCIE_1_CFG\t\t\t\t538\n#define SM8450_SLAVE_PDM\t\t\t\t539\n#define SM8450_SLAVE_PIMEM_CFG\t\t\t\t540\n#define SM8450_SLAVE_PRNG\t\t\t\t541\n#define SM8450_SLAVE_QDSS_CFG\t\t\t\t542\n#define SM8450_SLAVE_QSPI_0\t\t\t\t543\n#define SM8450_SLAVE_QUP_0\t\t\t\t544\n#define SM8450_SLAVE_QUP_1\t\t\t\t545\n#define SM8450_SLAVE_QUP_2\t\t\t\t546\n#define SM8450_SLAVE_SDCC_2\t\t\t\t547\n#define SM8450_SLAVE_SDCC_4\t\t\t\t548\n#define SM8450_SLAVE_SPSS_CFG\t\t\t\t549\n#define SM8450_SLAVE_TCSR\t\t\t\t550\n#define SM8450_SLAVE_TLMM\t\t\t\t551\n#define SM8450_SLAVE_TME_CFG\t\t\t\t552\n#define SM8450_SLAVE_UFS_MEM_CFG\t\t\t553\n#define SM8450_SLAVE_USB3_0\t\t\t\t554\n#define SM8450_SLAVE_VENUS_CFG\t\t\t\t555\n#define SM8450_SLAVE_VSENSE_CTRL_CFG\t\t\t556\n#define SM8450_SLAVE_A1NOC_CFG\t\t\t\t557\n#define SM8450_SLAVE_A1NOC_SNOC\t\t\t\t558\n#define SM8450_SLAVE_A2NOC_CFG\t\t\t\t559\n#define SM8450_SLAVE_A2NOC_SNOC\t\t\t\t560\n#define SM8450_SLAVE_DDRSS_CFG\t\t\t\t561\n#define SM8450_SLAVE_GEM_NOC_CNOC\t\t\t562\n#define SM8450_SLAVE_SNOC_GEM_NOC_GC\t\t\t563\n#define SM8450_SLAVE_SNOC_GEM_NOC_SF\t\t\t564\n#define SM8450_SLAVE_LLCC\t\t\t\t565\n#define SM8450_SLAVE_MNOC_HF_MEM_NOC\t\t\t566\n#define SM8450_SLAVE_MNOC_SF_MEM_NOC\t\t\t567\n#define SM8450_SLAVE_CNOC_MNOC_CFG\t\t\t568\n#define SM8450_SLAVE_CDSP_MEM_NOC\t\t\t569\n#define SM8450_SLAVE_MEM_NOC_PCIE_SNOC\t\t\t570\n#define SM8450_SLAVE_PCIE_ANOC_CFG\t\t\t571\n#define SM8450_SLAVE_ANOC_PCIE_GEM_NOC\t\t\t572\n#define SM8450_SLAVE_SNOC_CFG\t\t\t\t573\n#define SM8450_SLAVE_LPASS_SNOC\t\t\t\t574\n#define SM8450_SLAVE_QUP_CORE_0\t\t\t\t575\n#define SM8450_SLAVE_QUP_CORE_1\t\t\t\t576\n#define SM8450_SLAVE_QUP_CORE_2\t\t\t\t577\n#define SM8450_SLAVE_IMEM\t\t\t\t578\n#define SM8450_SLAVE_PIMEM\t\t\t\t579\n#define SM8450_SLAVE_SERVICE_NSP_NOC\t\t\t580\n#define SM8450_SLAVE_SERVICE_A1NOC\t\t\t581\n#define SM8450_SLAVE_SERVICE_A2NOC\t\t\t582\n#define SM8450_SLAVE_SERVICE_CNOC\t\t\t583\n#define SM8450_SLAVE_SERVICE_MNOC\t\t\t584\n#define SM8450_SLAVE_SERVICES_LPASS_AML_NOC\t\t585\n#define SM8450_SLAVE_SERVICE_LPASS_AG_NOC\t\t586\n#define SM8450_SLAVE_SERVICE_PCIE_ANOC\t\t\t587\n#define SM8450_SLAVE_SERVICE_SNOC\t\t\t588\n#define SM8450_SLAVE_PCIE_0\t\t\t\t589\n#define SM8450_SLAVE_PCIE_1\t\t\t\t590\n#define SM8450_SLAVE_QDSS_STM\t\t\t\t591\n#define SM8450_SLAVE_TCU\t\t\t\t592\n#define SM8450_MASTER_LLCC_DISP\t\t\t\t1000\n#define SM8450_MASTER_MDP_DISP\t\t\t\t1001\n#define SM8450_MASTER_MDP0_DISP\t\t\t\tSM8450_MASTER_MDP_DISP\n#define SM8450_MASTER_MDP1_DISP\t\t\t\tSM8450_MASTER_MDP_DISP\n#define SM8450_MASTER_MNOC_HF_MEM_NOC_DISP\t\t1002\n#define SM8450_MASTER_MNOC_SF_MEM_NOC_DISP\t\t1003\n#define SM8450_MASTER_ANOC_PCIE_GEM_NOC_DISP\t\t1004\n#define SM8450_MASTER_ROTATOR_DISP\t\t\t1005\n#define SM8450_SLAVE_EBI1_DISP\t\t\t\t1512\n#define SM8450_SLAVE_LLCC_DISP\t\t\t\t1513\n#define SM8450_SLAVE_MNOC_HF_MEM_NOC_DISP\t\t1514\n#define SM8450_SLAVE_MNOC_SF_MEM_NOC_DISP\t\t1515\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}