{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680202090701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680202090702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 15:48:10 2023 " "Processing started: Thu Mar 30 15:48:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680202090702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680202090702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display -c display " "Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680202090702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680202091199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680202091199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 22 11 " "Found 22 design units, including 11 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receptor_exp2-receptor_Arch " "Found design unit 1: receptor_exp2-receptor_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 receptor_UC-UC_Arch " "Found design unit 2: receptor_UC-UC_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 contador-contador_Arch " "Found design unit 3: contador-contador_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 paridade-paridade_Arch " "Found design unit 4: paridade-paridade_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 228 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 amostrador-amostrador_Arch " "Found design unit 5: amostrador-amostrador_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 247 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 disp_mem-disp_mem_Arch " "Found design unit 6: disp_mem-disp_mem_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 276 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 dado_reg-dado_reg_Arch " "Found design unit 7: dado_reg-dado_reg_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 304 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Clock_Divider-bhv " "Found design unit 8: Clock_Divider-bhv" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 331 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ClockD-bhv2 " "Found design unit 9: ClockD-bhv2" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 358 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 note-a " "Found design unit 10: note-a" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 387 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 display_dec-comb " "Found design unit 11: display_dec-comb" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 411 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_ENTITY_NAME" "1 receptor_exp2 " "Found entity 1: receptor_exp2" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_ENTITY_NAME" "2 receptor_UC " "Found entity 2: receptor_UC" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_ENTITY_NAME" "3 contador " "Found entity 3: contador" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_ENTITY_NAME" "4 paridade " "Found entity 4: paridade" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_ENTITY_NAME" "5 amostrador " "Found entity 5: amostrador" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_ENTITY_NAME" "6 disp_mem " "Found entity 6: disp_mem" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_ENTITY_NAME" "7 dado_reg " "Found entity 7: dado_reg" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_ENTITY_NAME" "8 Clock_Divider " "Found entity 8: Clock_Divider" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_ENTITY_NAME" "9 ClockD " "Found entity 9: ClockD" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_ENTITY_NAME" "10 note " "Found entity 10: note" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""} { "Info" "ISGN_ENTITY_NAME" "11 display_dec " "Found entity 11: display_dec" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680202100816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680202100816 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "receptor_exp2 work receptor_exp2.vhd(5) " "VHDL Primary Unit Declaration error at receptor_exp2.vhd(5): primary unit \"receptor_exp2\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "receptor_exp2.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/receptor_exp2.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1680202100818 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "receptor_exp2 display.vhd(5) " "HDL error at display.vhd(5): see declaration for object \"receptor_exp2\"" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/display.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680202100819 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "receptor_UC receptor_exp2.vhd(138) " "Ignored construct receptor_UC at receptor_exp2.vhd(138) due to previous errors" {  } { { "receptor_exp2.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/receptor_exp2.vhd" 138 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1680202100819 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "contador receptor_exp2.vhd(187) " "Ignored construct contador at receptor_exp2.vhd(187) due to previous errors" {  } { { "receptor_exp2.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/receptor_exp2.vhd" 187 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1680202100819 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "paridade receptor_exp2.vhd(220) " "Ignored construct paridade at receptor_exp2.vhd(220) due to previous errors" {  } { { "receptor_exp2.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/receptor_exp2.vhd" 220 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1680202100819 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "amostrador receptor_exp2.vhd(238) " "Ignored construct amostrador at receptor_exp2.vhd(238) due to previous errors" {  } { { "receptor_exp2.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/receptor_exp2.vhd" 238 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1680202100819 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "disp_mem receptor_exp2.vhd(266) " "Ignored construct disp_mem at receptor_exp2.vhd(266) due to previous errors" {  } { { "receptor_exp2.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/receptor_exp2.vhd" 266 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1680202100819 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "dado_reg receptor_exp2.vhd(296) " "Ignored construct dado_reg at receptor_exp2.vhd(296) due to previous errors" {  } { { "receptor_exp2.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/receptor_exp2.vhd" 296 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1680202100819 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Clock_Divider receptor_exp2.vhd(324) " "Ignored construct Clock_Divider at receptor_exp2.vhd(324) due to previous errors" {  } { { "receptor_exp2.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/receptor_exp2.vhd" 324 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1680202100819 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "ClockD receptor_exp2.vhd(351) " "Ignored construct ClockD at receptor_exp2.vhd(351) due to previous errors" {  } { { "receptor_exp2.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/receptor_exp2.vhd" 351 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1680202100820 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "note receptor_exp2.vhd(380) " "Ignored construct note at receptor_exp2.vhd(380) due to previous errors" {  } { { "receptor_exp2.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/receptor_exp2.vhd" 380 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1680202100820 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "display_dec receptor_exp2.vhd(404) " "Ignored construct display_dec at receptor_exp2.vhd(404) due to previous errors" {  } { { "receptor_exp2.vhd" "" { Text "C:/Users/Operador/Documents/quartus_exp2/receptor_exp2.vhd" 404 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1680202100820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptor_exp2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file receptor_exp2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680202100820 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680202100933 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 30 15:48:20 2023 " "Processing ended: Thu Mar 30 15:48:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680202100933 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680202100933 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680202100933 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680202100933 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680202101557 ""}
