// Seed: 221466020
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input tri1 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input uwire id_7,
    output supply0 id_8,
    input supply0 id_9,
    output wor id_10
    , id_17,
    input wor id_11,
    input supply0 id_12,
    input wor id_13,
    output wor id_14,
    input wire id_15
);
  wire id_18;
  module_0(
      id_18, id_17
  );
endmodule
