{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 15:01:52 2009 " "Info: Processing started: Sun Oct 18 15:01:52 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 register cpu:the_cpu\|M_alu_result\[21\] register ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[15\] 2.529 ns " "Info: Slack time is 2.529 ns for clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" between source register \"cpu:the_cpu\|M_alu_result\[21\]\" and destination register \"ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "57.24 MHz 17.471 ns " "Info: Fmax is 57.24 MHz (period= 17.471 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.364 ns + Largest register register " "Info: + Largest register to register requirement is 19.364 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 18.439 ns " "Info: + Latch edge is 18.439 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Destination clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.561 ns " "Info: - Launch edge is -1.561 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Source clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.376 ns + Largest " "Info: + Largest clock skew is -0.376 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 1.528 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 1.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.106 ns) 1.528 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[15\] 2 REG IOC_X46_Y31_N2 1 " "Info: 2: + IC(1.422 ns) + CELL(0.106 ns) = 1.528 ns; Loc. = IOC_X46_Y31_N2; Fanout = 1; REG Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 6.94 % ) " "Info: Total cell delay = 0.106 ns ( 6.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.422 ns ( 93.06 % ) " "Info: Total interconnect delay = 1.422 ns ( 93.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] {} } { 0.000ns 1.422ns } { 0.000ns 0.106ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 1.904 ns - Longest register " "Info: - Longest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 1.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.560 ns) 1.904 ns cpu:the_cpu\|M_alu_result\[21\] 2 REG LC_X14_Y24_N6 6 " "Info: 2: + IC(1.344 ns) + CELL(0.560 ns) = 1.904 ns; Loc. = LC_X14_Y24_N6; Fanout = 6; REG Node = 'cpu:the_cpu\|M_alu_result\[21\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[21] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 29.41 % ) " "Info: Total cell delay = 0.560 ns ( 29.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.344 ns ( 70.59 % ) " "Info: Total interconnect delay = 1.344 ns ( 70.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[21] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|M_alu_result[21] {} } { 0.000ns 1.344ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] {} } { 0.000ns 1.422ns } { 0.000ns 0.106ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[21] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|M_alu_result[21] {} } { 0.000ns 1.344ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6997 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.084 ns - " "Info: - Micro setup delay of destination is 0.084 ns" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] {} } { 0.000ns 1.422ns } { 0.000ns 0.106ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[21] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|M_alu_result[21] {} } { 0.000ns 1.344ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.835 ns - Longest register register " "Info: - Longest register to register delay is 16.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:the_cpu\|M_alu_result\[21\] 1 REG LC_X14_Y24_N6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y24_N6; Fanout = 6; REG Node = 'cpu:the_cpu\|M_alu_result\[21\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:the_cpu|M_alu_result[21] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.332 ns) 2.361 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_requests_ext_ram_s1~5 2 COMB LC_X30_Y25_N7 2 " "Info: 2: + IC(2.029 ns) + CELL(0.332 ns) = 2.361 ns; Loc. = LC_X30_Y25_N7; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_requests_ext_ram_s1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { cpu:the_cpu|M_alu_result[21] ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~5 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1828 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.459 ns) 3.179 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_continuerequest~3 3 COMB LC_X30_Y25_N2 1 " "Info: 3: + IC(0.359 ns) + CELL(0.459 ns) = 3.179 ns; Loc. = LC_X30_Y25_N2; Fanout = 1; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_continuerequest~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~5 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest~3 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1875 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.332 ns) 4.050 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_continuerequest 4 COMB LC_X30_Y25_N4 5 " "Info: 4: + IC(0.539 ns) + CELL(0.332 ns) = 4.050 ns; Loc. = LC_X30_Y25_N4; Fanout = 5; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_continuerequest'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest~3 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1875 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.332 ns) 5.485 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_instruction_master_qualified_request_lan91c111_s1 5 COMB LC_X31_Y27_N2 3 " "Info: 5: + IC(1.103 ns) + CELL(0.332 ns) = 5.485 ns; Loc. = LC_X31_Y27_N2; Fanout = 3; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_instruction_master_qualified_request_lan91c111_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_qualified_request_lan91c111_s1 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1835 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.459 ns) 6.298 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Add2~16 6 COMB LC_X31_Y27_N4 3 " "Info: 6: + IC(0.354 ns) + CELL(0.459 ns) = 6.298 ns; Loc. = LC_X31_Y27_N4; Fanout = 3; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Add2~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_qualified_request_lan91c111_s1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~16 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.459 ns) 7.843 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_instruction_master_granted_lan91c111_s1~0 7 COMB LC_X31_Y26_N6 7 " "Info: 7: + IC(1.086 ns) + CELL(0.459 ns) = 7.843 ns; Loc. = LC_X31_Y26_N6; Fanout = 7; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_instruction_master_granted_lan91c111_s1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~16 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_granted_lan91c111_s1~0 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1832 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.459 ns) 9.313 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[13\]~2 8 COMB LC_X30_Y26_N0 21 " "Info: 8: + IC(1.011 ns) + CELL(0.459 ns) = 9.313 ns; Loc. = LC_X30_Y26_N0; Fanout = 21; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[13\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_granted_lan91c111_s1~0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.459 ns) 11.291 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[15\]~COMB_OUT 9 COMB LC_X28_Y23_N2 1 " "Info: 9: + IC(1.519 ns) + CELL(0.459 ns) = 11.291 ns; Loc. = LC_X28_Y23_N2; Fanout = 1; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[15\]~COMB_OUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15]~COMB_OUT } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.573 ns) + CELL(2.971 ns) 16.835 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[15\] 10 REG IOC_X46_Y31_N2 1 " "Info: 10: + IC(2.573 ns) + CELL(2.971 ns) = 16.835 ns; Loc. = IOC_X46_Y31_N2; Fanout = 1; REG Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.544 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15]~COMB_OUT ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.262 ns ( 37.20 % ) " "Info: Total cell delay = 6.262 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.573 ns ( 62.80 % ) " "Info: Total interconnect delay = 10.573 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.835 ns" { cpu:the_cpu|M_alu_result[21] ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~5 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest~3 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_qualified_request_lan91c111_s1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~16 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_granted_lan91c111_s1~0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15]~COMB_OUT ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.835 ns" { cpu:the_cpu|M_alu_result[21] {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~5 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest~3 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_qualified_request_lan91c111_s1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~16 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_granted_lan91c111_s1~0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15]~COMB_OUT {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] {} } { 0.000ns 2.029ns 0.359ns 0.539ns 1.103ns 0.354ns 1.086ns 1.011ns 1.519ns 2.573ns } { 0.000ns 0.332ns 0.459ns 0.332ns 0.332ns 0.459ns 0.459ns 0.459ns 0.459ns 2.971ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] {} } { 0.000ns 1.422ns } { 0.000ns 0.106ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[21] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|M_alu_result[21] {} } { 0.000ns 1.344ns } { 0.000ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.835 ns" { cpu:the_cpu|M_alu_result[21] ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~5 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest~3 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_qualified_request_lan91c111_s1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~16 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_granted_lan91c111_s1~0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15]~COMB_OUT ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.835 ns" { cpu:the_cpu|M_alu_result[21] {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~5 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest~3 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_qualified_request_lan91c111_s1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~16 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_granted_lan91c111_s1~0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15]~COMB_OUT {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15] {} } { 0.000ns 2.029ns 0.359ns 0.539ns 1.103ns 0.354ns 1.086ns 1.011ns 1.519ns 2.573ns } { 0.000ns 0.332ns 0.459ns 0.332ns 0.332ns 0.459ns 0.459ns 0.459ns 0.459ns 2.971ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_extclk0 " "Info: No valid register-to-register data paths exist for clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_extclk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request register NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 2.297 ns " "Info: Slack time is 2.297 ns for clock \"clk\" between source register \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request\" and destination register \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.847 ns + Largest register register " "Info: + Largest register to register requirement is 2.847 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.561 ns + " "Info: + Setup relationship between source and destination is 1.561 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 18.439 ns " "Info: - Launch edge is 18.439 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Source clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.472 ns + Largest " "Info: + Largest clock skew is 1.472 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.406 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_K17 76 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_K17; Fanout = 76; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.560 ns) 3.406 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 2 REG LC_X45_Y10_N9 1 " "Info: 2: + IC(1.826 ns) + CELL(0.560 ns) = 3.406 ns; Loc. = LC_X45_Y10_N9; Fanout = 1; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.386 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 46.39 % ) " "Info: Total cell delay = 1.580 ns ( 46.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.826 ns ( 53.61 % ) " "Info: Total interconnect delay = 1.826 ns ( 53.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.406 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 1.826ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 1.934 ns - Longest register " "Info: - Longest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 1.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.560 ns) 1.934 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request 2 REG LC_X45_Y10_N7 2 " "Info: 2: + IC(1.374 ns) + CELL(0.560 ns) = 1.934 ns; Loc. = LC_X45_Y10_N7; Fanout = 2; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 28.96 % ) " "Info: Total cell delay = 0.560 ns ( 28.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.374 ns ( 71.04 % ) " "Info: Total interconnect delay = 1.374 ns ( 71.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.934 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} } { 0.000ns 1.374ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.406 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 1.826ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.934 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} } { 0.000ns 1.374ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.406 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 1.826ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.934 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} } { 0.000ns 1.374ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.550 ns - Longest register register " "Info: - Longest register to register delay is 0.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request 1 REG LC_X45_Y10_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X45_Y10_N7; Fanout = 2; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.090 ns) 0.550 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 2 REG LC_X45_Y10_N9 1 " "Info: 2: + IC(0.460 ns) + CELL(0.090 ns) = 0.550 ns; Loc. = LC_X45_Y10_N9; Fanout = 1; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 16.36 % ) " "Info: Total cell delay = 0.090 ns ( 16.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.460 ns ( 83.64 % ) " "Info: Total interconnect delay = 0.460 ns ( 83.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.550 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.460ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.406 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 1.826ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.934 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} } { 0.000ns 1.374ns } { 0.000ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.550 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.460ns } { 0.000ns 0.090ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[5\] register sld_hub:sld_hub_inst\|tdo 6.51 ns " "Info: Slack time is 6.51 ns for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|irsr_reg\[5\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "143.27 MHz 6.98 ns " "Info: Fmax is 143.27 MHz (period= 6.98 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.832 ns + Largest register register " "Info: + Largest register to register requirement is 9.832 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.018 ns + Largest " "Info: + Largest clock skew is 0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 6.261 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 6.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.213 ns) 2.437 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.224 ns) + CELL(0.213 ns) = 2.437 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.264 ns) + CELL(0.560 ns) 6.261 ns sld_hub:sld_hub_inst\|tdo 3 REG LC_X36_Y30_N9 2 " "Info: 3: + IC(3.264 ns) + CELL(0.560 ns) = 6.261 ns; Loc. = LC_X36_Y30_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.35 % ) " "Info: Total cell delay = 0.773 ns ( 12.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.488 ns ( 87.65 % ) " "Info: Total interconnect delay = 5.488 ns ( 87.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.224ns 3.264ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 6.243 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 6.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.213 ns) 2.437 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.224 ns) + CELL(0.213 ns) = 2.437 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.246 ns) + CELL(0.560 ns) 6.243 ns sld_hub:sld_hub_inst\|irsr_reg\[5\] 3 REG LC_X40_Y30_N4 20 " "Info: 3: + IC(3.246 ns) + CELL(0.560 ns) = 6.243 ns; Loc. = LC_X40_Y30_N4; Fanout = 20; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|irsr_reg[5] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.38 % ) " "Info: Total cell delay = 0.773 ns ( 12.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.470 ns ( 87.62 % ) " "Info: Total interconnect delay = 5.470 ns ( 87.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|irsr_reg[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|irsr_reg[5] {} } { 0.000ns 2.224ns 3.246ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.224ns 3.264ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|irsr_reg[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|irsr_reg[5] {} } { 0.000ns 2.224ns 3.246ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.224ns 3.264ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|irsr_reg[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|irsr_reg[5] {} } { 0.000ns 2.224ns 3.246ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.322 ns - Longest register register " "Info: - Longest register to register delay is 3.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[5\] 1 REG LC_X40_Y30_N4 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y30_N4; Fanout = 20; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[5] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.459 ns) 1.557 ns sld_hub:sld_hub_inst\|Equal9~0 2 COMB LC_X36_Y30_N3 6 " "Info: 2: + IC(1.098 ns) + CELL(0.459 ns) = 1.557 ns; Loc. = LC_X36_Y30_N3; Fanout = 6; COMB Node = 'sld_hub:sld_hub_inst\|Equal9~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { sld_hub:sld_hub_inst|irsr_reg[5] sld_hub:sld_hub_inst|Equal9~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.459 ns) 2.375 ns sld_hub:sld_hub_inst\|tdo~6 3 COMB LC_X36_Y30_N8 1 " "Info: 3: + IC(0.359 ns) + CELL(0.459 ns) = 2.375 ns; Loc. = LC_X36_Y30_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { sld_hub:sld_hub_inst|Equal9~0 sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.583 ns) 3.322 ns sld_hub:sld_hub_inst\|tdo 4 REG LC_X36_Y30_N9 2 " "Info: 4: + IC(0.364 ns) + CELL(0.583 ns) = 3.322 ns; Loc. = LC_X36_Y30_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 45.18 % ) " "Info: Total cell delay = 1.501 ns ( 45.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.821 ns ( 54.82 % ) " "Info: Total interconnect delay = 1.821 ns ( 54.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.322 ns" { sld_hub:sld_hub_inst|irsr_reg[5] sld_hub:sld_hub_inst|Equal9~0 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.322 ns" { sld_hub:sld_hub_inst|irsr_reg[5] {} sld_hub:sld_hub_inst|Equal9~0 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.098ns 0.359ns 0.364ns } { 0.000ns 0.459ns 0.459ns 0.583ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.224ns 3.264ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|irsr_reg[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|irsr_reg[5] {} } { 0.000ns 2.224ns 3.246ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.322 ns" { sld_hub:sld_hub_inst|irsr_reg[5] sld_hub:sld_hub_inst|Equal9~0 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.322 ns" { sld_hub:sld_hub_inst|irsr_reg[5] {} sld_hub:sld_hub_inst|Equal9~0 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.098ns 0.359ns 0.364ns } { 0.000ns 0.459ns 0.459ns 0.583ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 register jtag_uart:the_jtag_uart\|r_val register jtag_uart:the_jtag_uart\|r_val 528 ps " "Info: Minimum slack time is 528 ps for clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" between source register \"jtag_uart:the_jtag_uart\|r_val\" and destination register \"jtag_uart:the_jtag_uart\|r_val\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.452 ns + Shortest register register " "Info: + Shortest register to register delay is 0.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jtag_uart:the_jtag_uart\|r_val 1 REG LC_X47_Y27_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y27_N3; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|r_val'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.452 ns) 0.452 ns jtag_uart:the_jtag_uart\|r_val 2 REG LC_X47_Y27_N3 4 " "Info: 2: + IC(0.000 ns) + CELL(0.452 ns) = 0.452 ns; Loc. = LC_X47_Y27_N3; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|r_val'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { jtag_uart:the_jtag_uart|r_val jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 100.00 % ) " "Info: Total cell delay = 0.452 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { jtag_uart:the_jtag_uart|r_val jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.452 ns" { jtag_uart:the_jtag_uart|r_val {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 0.000ns } { 0.000ns 0.452ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.561 ns " "Info: + Latch edge is -1.561 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Destination clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.561 ns " "Info: - Launch edge is -1.561 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Source clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 1.856 ns + Longest register " "Info: + Longest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 1.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.560 ns) 1.856 ns jtag_uart:the_jtag_uart\|r_val 2 REG LC_X47_Y27_N3 4 " "Info: 2: + IC(1.296 ns) + CELL(0.560 ns) = 1.856 ns; Loc. = LC_X47_Y27_N3; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|r_val'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 30.17 % ) " "Info: Total cell delay = 0.560 ns ( 30.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.296 ns ( 69.83 % ) " "Info: Total interconnect delay = 1.296 ns ( 69.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.296ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 1.856 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 1.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.560 ns) 1.856 ns jtag_uart:the_jtag_uart\|r_val 2 REG LC_X47_Y27_N3 4 " "Info: 2: + IC(1.296 ns) + CELL(0.560 ns) = 1.856 ns; Loc. = LC_X47_Y27_N3; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|r_val'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 30.17 % ) " "Info: Total cell delay = 0.560 ns ( 30.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.296 ns ( 69.83 % ) " "Info: Total interconnect delay = 1.296 ns ( 69.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.296ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.296ns } { 0.000ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.296ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.296ns } { 0.000ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.296ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { jtag_uart:the_jtag_uart|r_val jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.452 ns" { jtag_uart:the_jtag_uart|r_val {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 0.000ns } { 0.000ns 0.452ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.296ns } { 0.000ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.856 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.296ns } { 0.000ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[13\] register pll:the_pll\|control_reg_out\[13\] 605 ps " "Info: Minimum slack time is 605 ps for clock \"clk\" between source register \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[13\]\" and destination register \"pll:the_pll\|control_reg_out\[13\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.529 ns + Shortest register register " "Info: + Shortest register to register delay is 0.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[13\] 1 REG LC_X48_Y19_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y19_N7; Fanout = 1; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.090 ns) 0.529 ns pll:the_pll\|control_reg_out\[13\] 2 REG LC_X48_Y19_N8 1 " "Info: 2: + IC(0.439 ns) + CELL(0.090 ns) = 0.529 ns; Loc. = LC_X48_Y19_N8; Fanout = 1; REG Node = 'pll:the_pll\|control_reg_out\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] pll:the_pll|control_reg_out[13] } "NODE_NAME" } } { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 17.01 % ) " "Info: Total cell delay = 0.090 ns ( 17.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.439 ns ( 82.99 % ) " "Info: Total interconnect delay = 0.439 ns ( 82.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] pll:the_pll|control_reg_out[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.529 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] {} pll:the_pll|control_reg_out[13] {} } { 0.000ns 0.439ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.440 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_K17 76 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_K17; Fanout = 76; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.560 ns) 3.440 ns pll:the_pll\|control_reg_out\[13\] 2 REG LC_X48_Y19_N8 1 " "Info: 2: + IC(1.860 ns) + CELL(0.560 ns) = 3.440 ns; Loc. = LC_X48_Y19_N8; Fanout = 1; REG Node = 'pll:the_pll\|control_reg_out\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { clk pll:the_pll|control_reg_out[13] } "NODE_NAME" } } { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 45.93 % ) " "Info: Total cell delay = 1.580 ns ( 45.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 54.07 % ) " "Info: Total interconnect delay = 1.860 ns ( 54.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { clk pll:the_pll|control_reg_out[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { clk {} clk~out0 {} pll:the_pll|control_reg_out[13] {} } { 0.000ns 0.000ns 1.860ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.440 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_K17 76 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_K17; Fanout = 76; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.560 ns) 3.440 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[13\] 2 REG LC_X48_Y19_N7 1 " "Info: 2: + IC(1.860 ns) + CELL(0.560 ns) = 3.440 ns; Loc. = LC_X48_Y19_N7; Fanout = 1; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 45.93 % ) " "Info: Total cell delay = 1.580 ns ( 45.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 54.07 % ) " "Info: Total interconnect delay = 1.860 ns ( 54.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] {} } { 0.000ns 0.000ns 1.860ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { clk pll:the_pll|control_reg_out[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { clk {} clk~out0 {} pll:the_pll|control_reg_out[13] {} } { 0.000ns 0.000ns 1.860ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] {} } { 0.000ns 0.000ns 1.860ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 760 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 64 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { clk pll:the_pll|control_reg_out[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { clk {} clk~out0 {} pll:the_pll|control_reg_out[13] {} } { 0.000ns 0.000ns 1.860ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] {} } { 0.000ns 0.000ns 1.860ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] pll:the_pll|control_reg_out[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.529 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] {} pll:the_pll|control_reg_out[13] {} } { 0.000ns 0.439ns } { 0.000ns 0.090ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { clk pll:the_pll|control_reg_out[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { clk {} clk~out0 {} pll:the_pll|control_reg_out[13] {} } { 0.000ns 0.000ns 1.860ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.440 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.440 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[13] {} } { 0.000ns 0.000ns 1.860ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[10\] register jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[6\] 604 ps " "Info: Minimum slack time is 604 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[10\]\" and destination register \"jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.528 ns + Shortest register register " "Info: + Shortest register to register delay is 0.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[10\] 1 REG LC_X48_Y27_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y27_N3; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.090 ns) 0.528 ns jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[6\] 2 REG LC_X48_Y27_N1 1 " "Info: 2: + IC(0.438 ns) + CELL(0.090 ns) = 0.528 ns; Loc. = LC_X48_Y27_N1; Fanout = 1; REG Node = 'jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 17.05 % ) " "Info: Total cell delay = 0.090 ns ( 17.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.438 ns ( 82.95 % ) " "Info: Total interconnect delay = 0.438 ns ( 82.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.528 ns" { jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] {} jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] {} } { 0.000ns 0.438ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 6.237 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 6.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.213 ns) 2.437 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.224 ns) + CELL(0.213 ns) = 2.437 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.240 ns) + CELL(0.560 ns) 6.237 ns jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[6\] 3 REG LC_X48_Y27_N1 1 " "Info: 3: + IC(3.240 ns) + CELL(0.560 ns) = 6.237 ns; Loc. = LC_X48_Y27_N1; Fanout = 1; REG Node = 'jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.39 % ) " "Info: Total cell delay = 0.773 ns ( 12.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.464 ns ( 87.61 % ) " "Info: Total interconnect delay = 5.464 ns ( 87.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.237 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.237 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] {} } { 0.000ns 2.224ns 3.240ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 6.237 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 6.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.213 ns) 2.437 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.224 ns) + CELL(0.213 ns) = 2.437 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.240 ns) + CELL(0.560 ns) 6.237 ns jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[10\] 3 REG LC_X48_Y27_N3 4 " "Info: 3: + IC(3.240 ns) + CELL(0.560 ns) = 6.237 ns; Loc. = LC_X48_Y27_N3; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.39 % ) " "Info: Total cell delay = 0.773 ns ( 12.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.464 ns ( 87.61 % ) " "Info: Total interconnect delay = 5.464 ns ( 87.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.237 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.237 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] {} } { 0.000ns 2.224ns 3.240ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.237 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.237 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] {} } { 0.000ns 2.224ns 3.240ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.237 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.237 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] {} } { 0.000ns 2.224ns 3.240ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.237 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.237 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] {} } { 0.000ns 2.224ns 3.240ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.237 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.237 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] {} } { 0.000ns 2.224ns 3.240ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.528 ns" { jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] {} jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] {} } { 0.000ns 0.438ns } { 0.000ns 0.090ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.237 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.237 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6] {} } { 0.000ns 2.224ns 3.240ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.237 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.237 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] {} } { 0.000ns 2.224ns 3.240ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpu:the_cpu\|d_readdata_d1\[7\] LCD_data_to_and_from_the_lcd_display\[7\] clk 9.331 ns register " "Info: tsu for register \"cpu:the_cpu\|d_readdata_d1\[7\]\" (data pin = \"LCD_data_to_and_from_the_lcd_display\[7\]\", clock pin = \"clk\") is 9.331 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.716 ns + Longest pin register " "Info: + Longest pin to register delay is 9.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_data_to_and_from_the_lcd_display\[7\] 1 PIN PIN_J4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J4; Fanout = 1; PIN Node = 'LCD_data_to_and_from_the_lcd_display\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_data_to_and_from_the_lcd_display[7] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.295 ns) 1.295 ns LCD_data_to_and_from_the_lcd_display\[7\]~0 2 COMB IOC_X53_Y27_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(1.295 ns) = 1.295 ns; Loc. = IOC_X53_Y27_N2; Fanout = 1; COMB Node = 'LCD_data_to_and_from_the_lcd_display\[7\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { LCD_data_to_and_from_the_lcd_display[7] LCD_data_to_and_from_the_lcd_display[7]~0 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.455 ns) + CELL(0.459 ns) 6.209 ns cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[7\]~932 3 COMB LC_X46_Y22_N5 1 " "Info: 3: + IC(4.455 ns) + CELL(0.459 ns) = 6.209 ns; Loc. = LC_X46_Y22_N5; Fanout = 1; COMB Node = 'cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[7\]~932'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { LCD_data_to_and_from_the_lcd_display[7]~0 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~932 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.087 ns) 7.666 ns cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[7\]~939 4 COMB LC_X44_Y20_N2 1 " "Info: 4: + IC(1.370 ns) + CELL(0.087 ns) = 7.666 ns; Loc. = LC_X44_Y20_N2; Fanout = 1; COMB Node = 'cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[7\]~939'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~932 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~939 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.235 ns) 9.716 ns cpu:the_cpu\|d_readdata_d1\[7\] 5 REG LC_X34_Y18_N5 2 " "Info: 5: + IC(1.815 ns) + CELL(0.235 ns) = 9.716 ns; Loc. = LC_X34_Y18_N5; Fanout = 2; REG Node = 'cpu:the_cpu\|d_readdata_d1\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~939 cpu:the_cpu|d_readdata_d1[7] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5538 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 21.37 % ) " "Info: Total cell delay = 2.076 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.640 ns ( 78.63 % ) " "Info: Total interconnect delay = 7.640 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.716 ns" { LCD_data_to_and_from_the_lcd_display[7] LCD_data_to_and_from_the_lcd_display[7]~0 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~932 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~939 cpu:the_cpu|d_readdata_d1[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.716 ns" { LCD_data_to_and_from_the_lcd_display[7] {} LCD_data_to_and_from_the_lcd_display[7]~0 {} cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~932 {} cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~939 {} cpu:the_cpu|d_readdata_d1[7] {} } { 0.000ns 0.000ns 4.455ns 1.370ns 1.815ns } { 0.000ns 1.295ns 0.459ns 0.087ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5538 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 -1.561 ns - " "Info: - Offset between input clock \"clk\" and output clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is -1.561 ns" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 1.956 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 1.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.560 ns) 1.956 ns cpu:the_cpu\|d_readdata_d1\[7\] 2 REG LC_X34_Y18_N5 2 " "Info: 2: + IC(1.396 ns) + CELL(0.560 ns) = 1.956 ns; Loc. = LC_X34_Y18_N5; Fanout = 2; REG Node = 'cpu:the_cpu\|d_readdata_d1\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|d_readdata_d1[7] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5538 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 28.63 % ) " "Info: Total cell delay = 0.560 ns ( 28.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.396 ns ( 71.37 % ) " "Info: Total interconnect delay = 1.396 ns ( 71.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|d_readdata_d1[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|d_readdata_d1[7] {} } { 0.000ns 1.396ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.716 ns" { LCD_data_to_and_from_the_lcd_display[7] LCD_data_to_and_from_the_lcd_display[7]~0 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~932 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~939 cpu:the_cpu|d_readdata_d1[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.716 ns" { LCD_data_to_and_from_the_lcd_display[7] {} LCD_data_to_and_from_the_lcd_display[7]~0 {} cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~932 {} cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~939 {} cpu:the_cpu|d_readdata_d1[7] {} } { 0.000ns 0.000ns 4.455ns 1.370ns 1.815ns } { 0.000ns 1.295ns 0.459ns 0.087ns 0.235ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|d_readdata_d1[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|d_readdata_d1[7] {} } { 0.000ns 1.396ns } { 0.000ns 0.560ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LCD_E_from_the_lcd_display cpu:the_cpu\|M_alu_result\[21\] 12.607 ns register " "Info: tco from clock \"clk\" to destination pin \"LCD_E_from_the_lcd_display\" through register \"cpu:the_cpu\|M_alu_result\[21\]\" is 12.607 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 -1.561 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is -1.561 ns" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 1.904 ns + Longest register " "Info: + Longest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 1.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.560 ns) 1.904 ns cpu:the_cpu\|M_alu_result\[21\] 2 REG LC_X14_Y24_N6 6 " "Info: 2: + IC(1.344 ns) + CELL(0.560 ns) = 1.904 ns; Loc. = LC_X14_Y24_N6; Fanout = 6; REG Node = 'cpu:the_cpu\|M_alu_result\[21\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[21] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 29.41 % ) " "Info: Total cell delay = 0.560 ns ( 29.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.344 ns ( 70.59 % ) " "Info: Total interconnect delay = 1.344 ns ( 70.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[21] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|M_alu_result[21] {} } { 0.000ns 1.344ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6997 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.088 ns + Longest register pin " "Info: + Longest register to pin delay is 12.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:the_cpu\|M_alu_result\[21\] 1 REG LC_X14_Y24_N6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y24_N6; Fanout = 6; REG Node = 'cpu:the_cpu\|M_alu_result\[21\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:the_cpu|M_alu_result[21] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.045 ns) + CELL(0.213 ns) 2.258 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_requests_ext_ram_s1~4 2 COMB LC_X30_Y25_N8 8 " "Info: 2: + IC(2.045 ns) + CELL(0.213 ns) = 2.258 ns; Loc. = LC_X30_Y25_N8; Fanout = 8; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_requests_ext_ram_s1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { cpu:the_cpu|M_alu_result[21] ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~4 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1828 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.087 ns) 2.704 ns NiosII_stratix_1s10_standard_clock_0_in_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_in\|cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in~0 3 COMB LC_X30_Y25_N0 6 " "Info: 3: + IC(0.359 ns) + CELL(0.087 ns) = 2.704 ns; Loc. = LC_X30_Y25_N0; Fanout = 6; COMB Node = 'NiosII_stratix_1s10_standard_clock_0_in_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_in\|cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.446 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~4 NiosII_stratix_1s10_standard_clock_0_in_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_in|cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in~0 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.459 ns) 4.824 ns sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~1 4 COMB LC_X33_Y22_N0 7 " "Info: 4: + IC(1.661 ns) + CELL(0.459 ns) = 4.824 ns; Loc. = LC_X33_Y22_N0; Fanout = 7; COMB Node = 'sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { NiosII_stratix_1s10_standard_clock_0_in_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_in|cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in~0 sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6495 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.087 ns) 5.260 ns reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1\|cpu_data_master_requests_reconfig_request_pio_s1~0 5 COMB LC_X33_Y22_N9 7 " "Info: 5: + IC(0.349 ns) + CELL(0.087 ns) = 5.260 ns; Loc. = LC_X33_Y22_N9; Fanout = 7; COMB Node = 'reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1\|cpu_data_master_requests_reconfig_request_pio_s1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4551 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.087 ns) 6.746 ns lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|cpu_data_master_granted_lcd_display_control_slave~0 6 COMB LC_X44_Y22_N3 11 " "Info: 6: + IC(1.399 ns) + CELL(0.087 ns) = 6.746 ns; Loc. = LC_X44_Y22_N3; Fanout = 11; COMB Node = 'lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|cpu_data_master_granted_lcd_display_control_slave~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3390 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.213 ns) 8.000 ns lcd_display:the_lcd_display\|LCD_E~3 7 COMB LC_X46_Y22_N2 1 " "Info: 7: + IC(1.041 ns) + CELL(0.213 ns) = 8.000 ns; Loc. = LC_X46_Y22_N2; Fanout = 1; COMB Node = 'lcd_display:the_lcd_display\|LCD_E~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 lcd_display:the_lcd_display|LCD_E~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "C:/work/standard/lcd_display.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(2.495 ns) 12.088 ns LCD_E_from_the_lcd_display 8 PIN PIN_K3 0 " "Info: 8: + IC(1.593 ns) + CELL(2.495 ns) = 12.088 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'LCD_E_from_the_lcd_display'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.088 ns" { lcd_display:the_lcd_display|LCD_E~3 LCD_E_from_the_lcd_display } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.641 ns ( 30.12 % ) " "Info: Total cell delay = 3.641 ns ( 30.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.447 ns ( 69.88 % ) " "Info: Total interconnect delay = 8.447 ns ( 69.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.088 ns" { cpu:the_cpu|M_alu_result[21] ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~4 NiosII_stratix_1s10_standard_clock_0_in_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_in|cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in~0 sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 lcd_display:the_lcd_display|LCD_E~3 LCD_E_from_the_lcd_display } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.088 ns" { cpu:the_cpu|M_alu_result[21] {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~4 {} NiosII_stratix_1s10_standard_clock_0_in_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_in|cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in~0 {} sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 {} reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 {} lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 {} lcd_display:the_lcd_display|LCD_E~3 {} LCD_E_from_the_lcd_display {} } { 0.000ns 2.045ns 0.359ns 1.661ns 0.349ns 1.399ns 1.041ns 1.593ns } { 0.000ns 0.213ns 0.087ns 0.459ns 0.087ns 0.087ns 0.213ns 2.495ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[21] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.904 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|M_alu_result[21] {} } { 0.000ns 1.344ns } { 0.000ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.088 ns" { cpu:the_cpu|M_alu_result[21] ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~4 NiosII_stratix_1s10_standard_clock_0_in_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_in|cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in~0 sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 lcd_display:the_lcd_display|LCD_E~3 LCD_E_from_the_lcd_display } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.088 ns" { cpu:the_cpu|M_alu_result[21] {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_requests_ext_ram_s1~4 {} NiosII_stratix_1s10_standard_clock_0_in_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_in|cpu_data_master_requests_NiosII_stratix_1s10_standard_clock_0_in~0 {} sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 {} reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 {} lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 {} lcd_display:the_lcd_display|LCD_E~3 {} LCD_E_from_the_lcd_display {} } { 0.000ns 2.045ns 0.359ns 1.661ns 0.349ns 1.399ns 1.041ns 1.593ns } { 0.000ns 0.213ns 0.087ns 0.459ns 0.087ns 0.087ns 0.213ns 2.495ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.504 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.504 ns) 2.504 ns altera_reserved_tdo 2 PIN PIN_H13 0 " "Info: 2: + IC(0.000 ns) + CELL(2.504 ns) = 2.504 ns; Loc. = PIN_H13; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.504 ns ( 100.00 % ) " "Info: Total cell delay = 2.504 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.504 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.504ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 3.707 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.707 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 6.259 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 6.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.213 ns) 2.437 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.224 ns) + CELL(0.213 ns) = 2.437 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.262 ns) + CELL(0.560 ns) 6.259 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] 3 REG LC_X35_Y28_N2 14 " "Info: 3: + IC(3.262 ns) + CELL(0.560 ns) = 6.259 ns; Loc. = LC_X35_Y28_N2; Fanout = 14; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.822 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1023 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.35 % ) " "Info: Total cell delay = 0.773 ns ( 12.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.486 ns ( 87.65 % ) " "Info: Total interconnect delay = 5.486 ns ( 87.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.259 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.259 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] {} } { 0.000ns 2.224ns 3.262ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1023 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.652 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.191 ns) + CELL(0.087 ns) 2.278 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms 2 COMB LC_X35_Y28_N1 24 " "Info: 2: + IC(2.191 ns) + CELL(0.087 ns) = 2.278 ns; Loc. = LC_X35_Y28_N1; Fanout = 24; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.235 ns) 2.652 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] 3 REG LC_X35_Y28_N2 14 " "Info: 3: + IC(0.139 ns) + CELL(0.235 ns) = 2.652 ns; Loc. = LC_X35_Y28_N2; Fanout = 14; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.374 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1023 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.322 ns ( 12.14 % ) " "Info: Total cell delay = 0.322 ns ( 12.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.330 ns ( 87.86 % ) " "Info: Total interconnect delay = 2.330 ns ( 87.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] {} } { 0.000ns 2.191ns 0.139ns } { 0.000ns 0.087ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.259 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.259 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] {} } { 0.000ns 2.224ns 3.262ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] {} } { 0.000ns 2.191ns 0.139ns } { 0.000ns 0.087ns 0.235ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 15:01:58 2009 " "Info: Processing ended: Sun Oct 18 15:01:58 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
