$date
	Tue Oct 09 09:51:04 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100fs
$end
$scope module tb_mitll_ndrot $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ set $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ set $end
$var reg 1 % errorsignal_clk $end
$var reg 1 & errorsignal_reset $end
$var reg 1 ' errorsignal_set $end
$var reg 1 ! out $end
$var integer 32 ( cell_state [31:0] $end
$var real 1 ) ct_state0_reset_set $end
$var real 1 * ct_state1_clk_clk $end
$var real 1 + delay_state1_clk_out $end
$var integer 32 , outfile [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
r10 +
r9.6 *
r4.4 )
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#200
b1 (
1$
#300
1%
1"
#396
0%
#400
1!
#500
1%
0"
#596
0%
#600
0!
0$
#700
b0 (
1#
#800
1'
0#
#844
0'
#900
1"
#1500
