INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/ATS_main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ATS_main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/fifo_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_linear
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/parallel_DAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/parallel_DAC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/signal_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_delay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/spi_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/true_dual_port.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module true_dual_port
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sources_1/new/AS2_ATS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AS2_ATS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sim_1/new/tb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/projects/Vivado_Projects/AD9777_with_mult-main/AD9777_with_mult-main/DAC_par.srcs/sim_1/new/AS2_ATS_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AS2_ATS_tb
