Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar  9 19:22:19 2023
| Host         : DESKTOP-849AITH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   999 |
|    Minimum number of control sets                        |   999 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1045 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   999 |
| >= 0 to < 4        |    38 |
| >= 4 to < 6        |    68 |
| >= 6 to < 8        |    26 |
| >= 8 to < 10       |    48 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    39 |
| >= 14 to < 16      |     4 |
| >= 16              |   767 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             458 |          179 |
| No           | No                    | Yes                    |             183 |           36 |
| No           | Yes                   | No                     |             393 |          195 |
| Yes          | No                    | No                     |           23814 |        10554 |
| Yes          | No                    | Yes                    |             441 |          112 |
| Yes          | Yes                   | No                     |            1826 |          600 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                                Enable Signal                                                                                                |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                   | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                     |                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                          |                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                     |                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG |                                                                                                                                                                                                             | design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/rst_n_0                                                                                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                    |                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[3]_i_1_n_0                                                                                          | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[3]_i_1_n_0                                                                                        | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                 |                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      |                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                               |                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                        |                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                   |                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                |                                                                                                                                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                               |                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                        |                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                |                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                   |                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[2].r_unshelve_reg[2][0]                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                             |                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                             |                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                             | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                   |                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                          | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                   |                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              5 |
|  clk_IBUF_BUFG                                            |                                                                                                                                                                                                             | design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/rst_n_0                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/ws_cnt_reg[7]                                                                                                                                               |                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                          |                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                     | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push144_out                                                                                  |                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                  | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG                                                                                                                                                    |                                                                                                                                                                                          |                2 |              8 |
| ~design_1_i/clk_wiz_0/inst/clk_out1                       |                                                                                                                                                                                                             | design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/rst_n_0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                           |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                          | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_thread_loop[1].r_packing_boundary_reg[1][0]                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_thread_loop[2].r_packing_boundary_reg[2][0]                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].r_unshelve_reg[3][0]                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                       | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                         |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                             |                                                                                                                                                                                          |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                             |                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                             |                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                          |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].r_cmd_active_reg[1][0]                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[0].r_cmd_active_reg[0][0]                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                 |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].r_cmd_active_reg[2][0]                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                      |                                                                                                                                                                                          |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                                                                          |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_lite_ctrl_0/inst/axi_lite_ctrl_v1_0_S00_AXI_inst/p_0_in                                                                                                                   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                   |                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                |                                                                                                                                                                                          |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                |                                                                                                                                                                                          |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                   |                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_id                                                                    |                                                                                                                                                                                          |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_id                                                                    |                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                   |                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                |                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                |                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                |                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                |                                                                                                                                                                                          |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                   |                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                 |                                                                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                    |                                                                                                                                                                                          |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                                          |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                          |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                    |                                                                                                                                                                                          |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                6 |             23 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[356][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[381][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[380][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[362][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               17 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[344][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[871][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[346][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               17 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[883][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[360][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[376][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[35][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[357][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[377][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[84][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[372][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[430][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[396][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[861][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[878][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[867][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[39][31]_i_2_n_0                                                                                                                                                         | design_1_i/mic2bram_0/inst/ram_temp[39][31]_i_1_n_0                                                                                                                                      |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[403][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[413][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[402][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[414][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               17 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[876][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[408][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[401][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[874][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[870][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[865][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[410][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[41][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[426][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[389][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[411][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[390][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[424][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[393][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[864][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[859][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[427][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[429][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[399][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[465][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[446][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[443][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[849][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[450][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[454][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[44][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[85][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[449][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[452][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[436][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[438][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[458][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[445][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[434][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[875][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[451][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[437][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[444][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[453][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[447][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[851][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[457][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[448][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[45][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[460][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[462][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[435][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[464][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[473][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[888][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[805][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[483][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[49][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[834][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[504][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[505][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[833][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[81][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[826][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[510][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[488][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               17 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[511][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[823][31]_i_2_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[823][31]_i_1_n_0                                                                                                                                     |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[512][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               17 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[821][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[795][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[807][31]_i_2_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[807][31]_i_1_n_0                                                                                                                                     |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[474][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[822][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[48][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[4][31]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[798][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[469][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[475][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[806][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[803][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[501][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[810][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[544][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[800][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[529][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[541][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[79][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[545][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[80][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[521][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               17 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[525][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[516][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               18 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[51][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[520][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[522][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               18 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[825][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[530][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[534][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[808][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[53][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[526][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[835][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[82][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[538][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[542][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[517][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[580][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[548][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[554][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[577][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[558][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[575][31]_i_2_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[575][31]_i_1_n_0                                                                                                                                     |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[824][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[565][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[550][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[179][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[574][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[584][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[586][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[819][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[54][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[802][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[813][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[568][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[579][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[582][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[553][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[562][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[563][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[552][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[55][31]_i_2_n_0                                                                                                                                                         | design_1_i/mic2bram_0/inst/ram_temp[55][31]_i_1_n_0                                                                                                                                      |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[547][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[83][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               16 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[56][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[585][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[814][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[557][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[57][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[593][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[58][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[601][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[59][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[598][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[588][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[590][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[839][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[602][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[77][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[596][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[612][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[615][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[75][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[610][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[587][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[594][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[600][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[608][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[592][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[614][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[589][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[785][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[618][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[755][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[782][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[61][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[761][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[613][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[622][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[604][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[624][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[628][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[630][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[625][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[626][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[773][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[635][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[792][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[787][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[706][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[699][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[707][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[684][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[695][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[687][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[688][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[679][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[67][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[692][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[786][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[774][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[696][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[682][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[701][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[693][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[752][31]_i_1_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[759][31]_i_1_n_0                                                                                                                                     |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[704][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[705][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[700][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[752][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[772][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[677][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[691][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[698][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[703][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[777][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[74][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[718][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[714][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[784][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[719][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[722][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[750][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[733][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[730][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[739][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[713][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[743][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                7 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[745][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[747][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[723][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[70][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[771][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[758][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[728][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[776][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[711][31]_i_2_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[711][31]_i_1_n_0                                                                                                                                     |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[735][31]_i_2_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[735][31]_i_1_n_0                                                                                                                                     |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[738][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[712][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[757][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[751][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[737][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[709][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[780][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[778][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[746][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[748][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  clk_IBUF_BUFG                                            | design_1_i/mic2bram_0/inst/dout[31]_i_1_n_0                                                                                                                                                                 | design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/rst_n_0                                                                                                                                  |                6 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[666][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[644][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[642][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[656][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[656][31]_i_1_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[663][31]_i_1_n_0                                                                                                                                     |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[665][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[662][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[639][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                7 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[674][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[641][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[675][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[99][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |                7 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[645][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[649][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[990][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[648][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[64][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[652][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[650][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[654][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[643][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[658][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[988][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[992][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[636][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[989][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1019][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[982][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1014][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1017][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[984][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1010][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1003][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[986][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1006][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[0][31]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1007][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |                6 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[101][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[997][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1009][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[97][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[108][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[979][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1015][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1012][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[978][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1005][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[112][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[113][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[954][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[114][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[116][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1008][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[976][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[152][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[153][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[122][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[125][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[934][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[132][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[136][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[145][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[123][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[118][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[121][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[11][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[150][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[968][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[139][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[119][31]_i_2_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[119][31]_i_1_n_0                                                                                                                                     |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[138][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[970][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[130][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[133][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[128][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[134][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[947][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[126][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[956][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[141][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[142][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[147][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[931][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[148][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[178][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                7 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[162][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[181][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[185][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[161][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[168][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[171][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[164][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[189][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[180][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[186][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[950][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[190][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[192][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[163][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[942][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[959][31]_i_2_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[959][31]_i_1_n_0                                                                                                                                     |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[176][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[174][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                6 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[184][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[169][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[92][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[177][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[193][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[188][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[170][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[182][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[158][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[18][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[194][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[187][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[195][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[197][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[94][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[205][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[199][31]_i_2_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[199][31]_i_1_n_0                                                                                                                                     |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[227][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[967][31]_i_2_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[967][31]_i_1_n_0                                                                                                                                     |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[939][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[944][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[940][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[229][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                6 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[226][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[202][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[941][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[211][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[201][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[937][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[972][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[22][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[230][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[21][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[926][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[212][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[928][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[234][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[952][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[981][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[206][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[581][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[19][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[204][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[228][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[237][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[238][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[913][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[282][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[275][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[257][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[267][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[259][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[268][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[264][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[26][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[91][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[274][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[276][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[278][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[253][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[27][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[919][31]_i_2_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[919][31]_i_1_n_0                                                                                                                                     |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[894][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[266][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[271][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[272][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[255][31]_i_2_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[255][31]_i_1_n_0                                                                                                                                     |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[24][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[25][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[252][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[249][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[901][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[909][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[247][31]_i_2_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[247][31]_i_1_n_0                                                                                                                                     |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[916][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[915][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[281][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[320][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[914][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[336][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[912][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[910][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[291][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[900][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[302][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[314][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               17 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[315][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[891][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[31][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[321][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[907][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[322][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[904][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[292][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[307][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[284][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[289][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[288][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[903][31]_i_2_n_0                                                                                                                                                        | design_1_i/mic2bram_0/inst/ram_temp[903][31]_i_1_n_0                                                                                                                                     |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[297][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[89][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[318][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[323][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[298][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[899][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[897][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[32][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[293][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[892][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[893][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[305][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[324][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[333][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[898][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[90][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[384][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[386][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[368][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                7 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[922][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[379][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                9 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[884][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[37][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[857][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[345][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[34][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               15 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[866][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[841][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[388][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[355][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[373][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                      |                                                                                                                                                                                          |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                         |                                                                                                                                                                                          |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                          |                                                                                                                                                                                          |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                         |                                                                                                                                                                                          |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                          |                                                                                                                                                                                          |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |               14 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               16 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                        |                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                     |                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                              |                                                                                                                                                                                          |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                                       |                                                                                                                                                                                          |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                              |                                                                                                                                                                                          |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                              |                                                                                                                                                                                          |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf[1][40]_i_1_n_0                                                                       |                                                                                                                                                                                          |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf[2][40]_i_1_n_0                                                                       |                                                                                                                                                                                          |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf[3][40]_i_1_n_0                                                                       |                                                                                                                                                                                          |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                         |                                                                                                                                                                                          |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[40].srl_nx1/push                                                       |                                                                                                                                                                                          |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                              |                                                                                                                                                                                          |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                       |                                                                                                                                                                                          |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                                       |                                                                                                                                                                                          |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                         |                                                                                                                                                                                          |               12 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                         |                                                                                                                                                                                          |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___4_n_0                                                                    |                                                                                                                                                                                          |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                   |                                                                                                                                                                                          |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                          |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                                          |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                   |                                                                                                                                                                                          |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                           |                                                                                                                                                                                          |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                                          |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                              |                                                                                                                                                                                          |                5 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                                          |                5 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___4_n_0                                                                    |                                                                                                                                                                                          |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                     |                                                                                                                                                                                          |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                                     |                                                                                                                                                                                          |               12 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                          |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                         |                                                                                                                                                                                          |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                                                                          |               12 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                          |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                8 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                                          |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                          |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             47 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[489][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               27 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                6 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[828][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[837][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               17 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[476][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               24 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[801][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[467][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               23 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[88][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               18 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[846][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               21 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[52][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               25 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[43][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               14 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[862][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               25 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[890][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               18 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[432][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               28 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[843][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               19 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[533][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               25 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[425][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               26 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[409][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               28 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[398][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               26 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[797][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[420][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               26 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[853][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               25 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[478][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               24 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[869][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[87][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               18 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[46][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               24 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[405][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               22 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[507][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               25 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[404][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               21 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[885][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[382][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               27 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                          |                6 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[494][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               25 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[354][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               25 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[856][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               24 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[468][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               23 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[365][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               28 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[845][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               22 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[352][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               32 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[347][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               31 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[387][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               20 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[492][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               27 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[350][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               30 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[923][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[486][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[334][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               33 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[330][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               30 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[316][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               24 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[325][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[902][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               14 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[508][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               25 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[312][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               22 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[820][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               22 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[329][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               29 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[309][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               18 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[294][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               19 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[300][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               24 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[296][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               23 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[273][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               18 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[918][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               19 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[250][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               25 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[261][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               23 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[254][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               24 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[280][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               21 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[235][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               20 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[216][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               27 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[232][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               25 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[224][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               28 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[217][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[930][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[210][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               34 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[961][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[200][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               26 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[198][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               18 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[172][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               29 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[157][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               27 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[929][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[938][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               18 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[156][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               26 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[131][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[749][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               21 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[969][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               20 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[283][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               20 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[124][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               20 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[96][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               26 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[140][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               17 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[117][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               26 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[13][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               22 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[974][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               20 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[977][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               24 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1018][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               16 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1002][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               16 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[102][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               29 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[104][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               28 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1013][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               10 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[987][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               22 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1000][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               17 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[653][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               23 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[993][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               19 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[661][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               24 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[638][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               27 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[640][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               18 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[66][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               16 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[657][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               20 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[669][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               23 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[742][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[731][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               23 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[729][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               24 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[721][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               24 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[740][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[710][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               17 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[6][31]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                          |               19 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[686][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               20 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[702][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[68][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               17 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[629][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               27 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[794][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               15 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[619][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               22 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[60][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               23 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[611][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               25 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[781][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               24 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[817][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[829][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               21 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[595][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               21 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[578][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               17 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[838][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               12 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[555][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               23 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[566][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               22 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[569][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               21 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[564][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               27 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[540][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               29 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[532][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               17 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[536][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               22 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[523][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               17 |             48 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[546][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                |                                                                                                                                                                                          |                8 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                |                                                                                                                                                                                          |                7 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                          |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                          |                7 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |               24 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                          |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                          |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                          |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                          |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                          |                7 |             56 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[502][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               36 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[886][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               25 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[456][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               32 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[440][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               34 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[394][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               31 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[854][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               32 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[38][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               27 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[877][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               29 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[366][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               37 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[920][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               20 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[683][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               28 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[28][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               26 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[905][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               24 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[605][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               25 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[5][31]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                          |               23 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[667][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               33 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[633][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               28 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[617][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               26 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[208][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               23 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[790][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               23 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[219][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               32 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[160][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               22 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[753][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               31 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[809][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               13 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[573][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               19 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[715][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               16 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[768][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               32 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[724][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               26 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[270][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               23 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[262][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               22 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[241][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               33 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[149][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               42 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[690][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               22 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[1020][31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                          |               19 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[998][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               21 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[306][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               24 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[20][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               29 |             72 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[500][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               31 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/ws_cnt_reg[7]                                                                                                                                               | design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/rst_n_0                                                                                                                                  |               10 |             79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |               20 |             81 |
|  clk_IBUF_BUFG                                            | design_1_i/mic2bram_0/inst/ram_addr[31]_i_1_n_0                                                                                                                                                             | design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/rst_n_0                                                                                                                                  |               28 |             84 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[374][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               42 |             96 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[515][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               28 |             96 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[72][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               38 |             96 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[945][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               29 |             96 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[247][31]_i_2_n_0                                                                                                                                                        |                                                                                                                                                                                          |               33 |             96 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[480][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               39 |             96 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[109][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               37 |             96 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[953][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               32 |             96 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[12][31]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                          |               41 |             96 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[678][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               40 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1                       | design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG                                                                                                                                                    | design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/rst_n_0                                                                                                                                  |               20 |            103 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[417][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               35 |            120 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[966][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               37 |            120 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[760][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               51 |            144 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/ram_temp[337][31]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                          |               75 |            144 |
|  design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG | design_1_i/mic2bram_0/inst/m_cnt[6]_i_1_n_0                                                                                                                                                                 | design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/rst_n_0                                                                                                                                  |               48 |            151 |
| ~design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/CLK_BUFG |                                                                                                                                                                                                             | design_1_i/mic2bram_0/inst/I2S_Decoder[0].i2s_u/rst_n_0                                                                                                                                  |               31 |            168 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                             |                                                                                                                                                                                          |              181 |            460 |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


