#!/usr/bin/env python3
"""
GitHubä¸Šä¼ å‰çš„é¡¹ç›®æ¸…ç†è„šæœ¬
æ¸…ç†Vivadoã€Vitisç”Ÿæˆæ–‡ä»¶å’Œå¤šä½™æ–‡æ¡£ï¼Œä¿æŒé¡¹ç›®æ ¸å¿ƒä»£ç 
"""

import os
import shutil
import glob
from pathlib import Path

def remove_path(path):
    """å®‰å…¨åˆ é™¤æ–‡ä»¶æˆ–ç›®å½•"""
    try:
        if os.path.isfile(path):
            os.remove(path)
            print(f"âœ… åˆ é™¤æ–‡ä»¶: {path}")
        elif os.path.isdir(path):
            shutil.rmtree(path)
            print(f"âœ… åˆ é™¤ç›®å½•: {path}")
        else:
            print(f"âš ï¸ è·¯å¾„ä¸å­˜åœ¨: {path}")
    except Exception as e:
        print(f"âŒ åˆ é™¤å¤±è´¥ {path}: {e}")

def cleanup_vivado_vitis():
    """æ¸…ç†Vivadoã€Vitisè‡ªåŠ¨ç”Ÿæˆçš„æ–‡ä»¶"""
    print("ğŸ§¹ å¼€å§‹æ¸…ç†Vivado/Vitisç”Ÿæˆæ–‡ä»¶...")
    
    # Vivado/Vitisç”Ÿæˆæ–‡ä»¶æ¨¡å¼
    patterns_to_remove = [
        # HLSç”Ÿæˆæ–‡ä»¶
        "FPGA/hls_project/solution1/",
        "FPGA/hls_project/hls.app",
        
        # Vivadoå·¥ç¨‹æ–‡ä»¶
        "**/*.xpr",
        "**/*.cache/",
        "**/*.runs/",
        "**/*.sim/",
        "**/*.srcs/",
        "**/*.gen/",
        "**/*.hw/",
        "**/*.ip_user_files/",
        
        # æ—¥å¿—å’ŒæŠ¥å‘Šæ–‡ä»¶
        "**/*.log",
        "**/*.jou",
        "**/*.rpt",
        "**/*.dcp",
        "**/*.bit",
        
        # ä¸´æ—¶æ–‡ä»¶
        "**/.Xil/",
        "**/vivado*.backup.*",
        "**/vitis_*.backup.*",
        "**/*.str",
        "**/*.wcfg",
    ]
    
    project_root = Path(".")
    for pattern in patterns_to_remove:
        for path in project_root.glob(pattern):
            remove_path(str(path))

def cleanup_documents():
    """æ¸…ç†å¤šä½™çš„æ–‡æ¡£æ–‡ä»¶ï¼Œåªä¿ç•™ä¸€ä¸ªä¸»è¦çš„README"""
    print("ğŸ“š å¼€å§‹æ¸…ç†æ–‡æ¡£æ–‡ä»¶...")
    
    # è¦åˆ é™¤çš„æ–‡æ¡£æ–‡ä»¶
    docs_to_remove = [
        "DEVELOPMENT_WORKFLOW.md",
        "GIT_CONCEPT_EXPLAINED.md", 
        "PROJECT_SAFETY_STATUS.md",
        "FPGA/EMERGENCY_SOLUTION.md",
        "FPGA/ROOT_CAUSE_ANALYSIS.md",
        "PROJECT_REPORT.md",
        "safety_report_*.json",
        "project_config.json"
    ]
    
    for doc_pattern in docs_to_remove:
        for path in glob.glob(doc_pattern):
            remove_path(path)

def cleanup_scripts():
    """æ¸…ç†å¤šä½™çš„è„šæœ¬æ–‡ä»¶"""
    print("ğŸ”§ å¼€å§‹æ¸…ç†å¤šä½™è„šæœ¬...")
    
    scripts_to_remove = [
        "cleanup_large_files.ps1",
        "cleanup.bat", 
        "cleanup.sh",
        "dev_launcher.py",
        "project_safety_check.py"
    ]
    
    for script in scripts_to_remove:
        if os.path.exists(script):
            remove_path(script)

def create_main_readme():
    """åˆ›å»ºä¸»è¦çš„READMEæ–‡æ¡£"""
    print("ï¿½ åˆ›å»ºREADME.md...")
    
    readme_content = """# ECGå¿ƒç”µä¿¡å·åˆ†ç±»å™¨ - FPGAç¡¬ä»¶åŠ é€Ÿé¡¹ç›®

## ğŸ¯ é¡¹ç›®æ¦‚è¿°

æœ¬é¡¹ç›®å®ç°äº†åŸºäºMIT-BIHæ•°æ®åº“çš„å¿ƒç”µä¿¡å·åˆ†ç±»ç³»ç»Ÿï¼Œè¾¾åˆ°99.08%çš„åˆ†ç±»å‡†ç¡®ç‡ï¼Œå¹¶æˆåŠŸéƒ¨ç½²åˆ°Xilinx Zynq-7020 FPGAå¹³å°ã€‚

## ğŸ—ï¸ é¡¹ç›®æ¶æ„

```
Project/
â”œâ”€â”€ main.py                # ä¸»è®­ç»ƒè„šæœ¬ (Python)
â”œâ”€â”€ export_weights.py      # æƒé‡å¯¼å‡ºå·¥å…·
â”œâ”€â”€ data/                  # MIT-BIHå¿ƒç”µæ•°æ®é›†
â”œâ”€â”€ outputs/              # è®­ç»ƒç»“æœè¾“å‡º
â””â”€â”€ FPGA/                 # FPGAå®ç°
    â”œâ”€â”€ build.tcl         # ä¸»æ„å»ºè„šæœ¬
    â”œâ”€â”€ hls_source/       # HLS C++æºä»£ç 
    â”‚   â”œâ”€â”€ classifier.cpp # ä¸»åˆ†ç±»å™¨
    â”‚   â”œâ”€â”€ classifier.h   # å¤´æ–‡ä»¶
    â”‚   â”œâ”€â”€ weights.h      # ç¥ç»ç½‘ç»œæƒé‡
    â”‚   â””â”€â”€ params.vh      # å‚æ•°å®šä¹‰
    â””â”€â”€ testbench/        # æµ‹è¯•å¹³å°
        â””â”€â”€ testbench.cpp # æµ‹è¯•å°
```

## ğŸ¨ æŠ€æœ¯ç‰¹ç‚¹

### ç®—æ³•æ€§èƒ½
- **åˆ†ç±»å‡†ç¡®ç‡**: 99.08% (MIT-BIHæ•°æ®åº“)
- **ç‰¹å¾ç»´åº¦**: 46ç»´ (36ç»´db4å°æ³¢ + 10ç»´æ—¶åŸŸç‰¹å¾)  
- **åˆ†ç±»ç±»åˆ«**: 6ç±»å¿ƒç”µä¿¡å· (N,L,R,A,V,F)
- **ç½‘ç»œæ¶æ„**: å…¨è¿æ¥ç¥ç»ç½‘ç»œ (46â†’256â†’128â†’64â†’6)

### FPGAå®ç°
- **ç›®æ ‡å¹³å°**: Xilinx Zynq-7020
- **å¼€å‘å·¥å…·**: Vivado 2024.1.2 + Vitis HLS
- **æ•°æ®ç±»å‹**: 16ä½å®šç‚¹æ•°è®¾è®¡ï¼Œé›¶æµ®ç‚¹ä¾èµ–
- **æ¥å£åè®®**: AXI3å…¼å®¹ (é’ˆå¯¹Zynq-7000 HPç«¯å£)

## ğŸš€ å¿«é€Ÿå¼€å§‹

### ç¯å¢ƒè¦æ±‚
```bash
Python 3.8+
pandas, numpy, scikit-learn
Xilinx Vivado 2024.1.2
Vitis HLS 2024.1.2
```

### è®­ç»ƒæ¨¡å‹
```bash
python main.py
python export_weights.py
```

### FPGAæ„å»º
```bash
cd FPGA
vivado -mode batch -source build.tcl
```

## ğŸ“Š æ€§èƒ½æŒ‡æ ‡

- **FPGAèµ„æºä½¿ç”¨**: DSPä¼˜åŒ–ï¼Œæµæ°´çº¿è®¾è®¡
- **å¤„ç†å»¶è¿Ÿ**: ä½å»¶è¿Ÿå®æ—¶åˆ†ç±»
- **åŠŸè€—**: ä½åŠŸè€—ç¡¬ä»¶åŠ é€Ÿ
- **å…¼å®¹æ€§**: Zynq-7000ç³»åˆ—å…¨å…¼å®¹

## ğŸ† æŠ€æœ¯åˆ›æ–°

1. **AXIåè®®é€‚é…**: è§£å†³HLSé»˜è®¤AXI4ä¸Zynq-7000 AXI3å…¼å®¹æ€§é—®é¢˜
2. **å®šç‚¹åŒ–ä¼˜åŒ–**: æ‰‹åŠ¨å®šç‚¹åŒ–è®¾è®¡ï¼Œæå‡ç¡¬ä»¶æ•ˆç‡  
3. **ç‰¹å¾å·¥ç¨‹**: db4å°æ³¢+æ—¶åŸŸç‰¹å¾çš„æ··åˆç‰¹å¾æ–¹æ¡ˆ
4. **å®æ—¶å¤„ç†**: ç¡¬ä»¶åŠ é€Ÿçš„å®æ—¶å¿ƒç”µåˆ†ç±»ç³»ç»Ÿ

## ğŸ“ˆ æœªæ¥è®¡åˆ’

- [ ] æ”¯æŒæ›´å¤šå¿ƒç”µæ•°æ®åº“
- [ ] ä¼˜åŒ–FPGAèµ„æºä½¿ç”¨
- [ ] æ·»åŠ å¯è§†åŒ–ç•Œé¢
- [ ] æ‰©å±•åˆ°å…¶ä»–FPGAå¹³å°

## ğŸ“œ è®¸å¯è¯

æœ¬é¡¹ç›®é‡‡ç”¨ MIT è®¸å¯è¯

## ğŸ¤ è´¡çŒ®

æ¬¢è¿æäº¤ Issue å’Œ Pull Requestï¼

---
*åŸºäºæ·±åº¦å­¦ä¹ çš„å¿ƒç”µä¿¡å·åˆ†ç±»ä¸FPGAç¡¬ä»¶åŠ é€Ÿå®ç°*
"""
    
    with open("README.md", "w", encoding="utf-8") as f:
        f.write(readme_content)
    
    print("âœ… README.md åˆ›å»ºå®Œæˆ")

def update_gitignore():
    """æ›´æ–°.gitignoreæ–‡ä»¶"""
    print("ğŸ“„ æ›´æ–°.gitignore...")
    
    gitignore_content = """# Python
__pycache__/
*.py[cod]
*$py.class
*.so
.Python
build/
develop-eggs/
dist/
downloads/
eggs/
.eggs/
lib/
lib64/
parts/
sdist/
var/
wheels/
*.egg-info/
.installed.cfg
*.egg

# Jupyter Notebook
.ipynb_checkpoints

# pyenv
.python-version

# Environments
.env
.venv
env/
venv/
ENV/
env.bak/
venv.bak/

# Vivado/Vitisç”Ÿæˆæ–‡ä»¶
*.xpr
*.cache/
*.runs/
*.sim/
*.srcs/
*.gen/
*.hw/
*.ip_user_files/
*.log
*.jou
*.rpt
*.dcp
*.bit
*.str
*.wcfg
.Xil/
vivado*.backup.*
vitis*.backup.*

# HLSç”Ÿæˆæ–‡ä»¶  
solution*/
csim/
*.aps
*.directive
*_data.json
hls.app

# å¤§æ•°æ®æ–‡ä»¶
*.dat
*.atr
*.hea
*.xws
*.at_
*.at-

# ç³»ç»Ÿæ–‡ä»¶
.DS_Store
Thumbs.db
*.swp
*.swo
*~

# ä¸´æ—¶æ–‡ä»¶
*.tmp
*.temp
*.bak

# VS Code
.vscode/settings.json
.vscode/tasks.json
.vscode/launch.json
"""
    
    with open(".gitignore", "w", encoding="utf-8") as f:
        f.write(gitignore_content)
    
    print("âœ… .gitignore æ›´æ–°å®Œæˆ")

def main():
    """ä¸»æ¸…ç†å‡½æ•°"""
    print("ğŸš€ å¼€å§‹GitHubä¸Šä¼ å‰çš„é¡¹ç›®æ¸…ç†...")
    print("=" * 50)
    
    # æ‰§è¡Œæ¸…ç†æ­¥éª¤
    cleanup_vivado_vitis()
    print()
    cleanup_documents() 
    print()
    cleanup_scripts()
    print()
    create_main_readme()
    print()
    update_gitignore()
    
    print("=" * 50)
    print("ğŸ‰ é¡¹ç›®æ¸…ç†å®Œæˆï¼ç°åœ¨å¯ä»¥å®‰å…¨ä¸Šä¼ åˆ°GitHubäº†")
    print("\nğŸ“‹ ä¿ç•™çš„æ ¸å¿ƒæ–‡ä»¶:")
    print("   âœ… main.py - ä¸»è®­ç»ƒè„šæœ¬")
    print("   âœ… export_weights.py - æƒé‡å¯¼å‡º")
    print("   âœ… FPGA/hls_source/ - æ ¸å¿ƒHLSæºä»£ç ") 
    print("   âœ… FPGA/testbench/ - æµ‹è¯•ä»£ç ")
    print("   âœ… FPGA/build.tcl - æ„å»ºè„šæœ¬")
    print("   âœ… data/ - æ•°æ®é›†")
    print("   âœ… outputs/ - è¾“å‡ºç»“æœ")
    print("   âœ… README.md - é¡¹ç›®æ–‡æ¡£")
    print("   âœ… .gitignore - Gitå¿½ç•¥è§„åˆ™")

if __name__ == "__main__":
    main()
