{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697630757177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697630757194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 21:05:57 2023 " "Processing started: Wed Oct 18 21:05:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697630757194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697630757194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tl_cntr_w_left_struct -c tl_cntr_w_left_struct " "Command: quartus_map --read_settings_files=on --write_settings_files=off tl_cntr_w_left_struct -c tl_cntr_w_left_struct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697630757195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697630758228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697630758228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697630774462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_async.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_async " "Found entity 1: _dff_r_async" {  } { { "_dff_r_async.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/_dff_r_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697630774483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tl_cntr_w_left_struct.v 1 1 " "Found 1 design units, including 1 entities, in source file tl_cntr_w_left_struct.v" { { "Info" "ISGN_ENTITY_NAME" "1 tl_cntr_w_left_struct " "Found entity 1: tl_cntr_w_left_struct" {  } { { "tl_cntr_w_left_struct.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tl_cntr_w_left_struct.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697630774492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_register3_r.v 1 1 " "Found 1 design units, including 1 entities, in source file _register3_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 _register3_r " "Found entity 1: _register3_r" {  } { { "_register3_r.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/_register3_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697630774510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file o_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 o_logic " "Found entity 1: o_logic" {  } { { "o_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/o_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697630774521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ns_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file ns_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ns_logic " "Found entity 1: ns_logic" {  } { { "ns_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/ns_logic.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697630774531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_tl_cntr_w_left_struct.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_tl_cntr_w_left_struct.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_tl_cntr_w_left_struct " "Found entity 1: tb_tl_cntr_w_left_struct" {  } { { "tb_tl_cntr_w_left_struct.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tb_tl_cntr_w_left_struct.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697630774543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_register3_r.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_register3_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_register3_r " "Found entity 1: tb_register3_r" {  } { { "tb_register3_r.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tb_register3_r.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697630774560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_o_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_o_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_o_logic " "Found entity 1: tb_o_logic" {  } { { "tb_o_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tb_o_logic.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697630774567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ns_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_ns_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ns_logic " "Found entity 1: tb_ns_logic" {  } { { "tb_ns_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tb_ns_logic.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697630774574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697630774574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 tl_cntr_w_left_struct.v(9) " "Verilog HDL Implicit Net warning at tl_cntr_w_left_struct.v(9): created implicit net for \"D2\"" {  } { { "tl_cntr_w_left_struct.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tl_cntr_w_left_struct.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 tl_cntr_w_left_struct.v(9) " "Verilog HDL Implicit Net warning at tl_cntr_w_left_struct.v(9): created implicit net for \"D1\"" {  } { { "tl_cntr_w_left_struct.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tl_cntr_w_left_struct.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D0 tl_cntr_w_left_struct.v(9) " "Verilog HDL Implicit Net warning at tl_cntr_w_left_struct.v(9): created implicit net for \"D0\"" {  } { { "tl_cntr_w_left_struct.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tl_cntr_w_left_struct.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2 tl_cntr_w_left_struct.v(9) " "Verilog HDL Implicit Net warning at tl_cntr_w_left_struct.v(9): created implicit net for \"Q2\"" {  } { { "tl_cntr_w_left_struct.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tl_cntr_w_left_struct.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 tl_cntr_w_left_struct.v(9) " "Verilog HDL Implicit Net warning at tl_cntr_w_left_struct.v(9): created implicit net for \"Q1\"" {  } { { "tl_cntr_w_left_struct.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tl_cntr_w_left_struct.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0 tl_cntr_w_left_struct.v(9) " "Verilog HDL Implicit Net warning at tl_cntr_w_left_struct.v(9): created implicit net for \"Q0\"" {  } { { "tl_cntr_w_left_struct.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tl_cntr_w_left_struct.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tl_cntr_w_left_struct " "Elaborating entity \"tl_cntr_w_left_struct\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697630774650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_register3_r _register3_r:register3_reset " "Elaborating entity \"_register3_r\" for hierarchy \"_register3_r:register3_reset\"" {  } { { "tl_cntr_w_left_struct.v" "register3_reset" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tl_cntr_w_left_struct.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_async _register3_r:register3_reset\|_dff_r_async:u0 " "Elaborating entity \"_dff_r_async\" for hierarchy \"_register3_r:register3_reset\|_dff_r_async:u0\"" {  } { { "_register3_r.v" "u0" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/_register3_r.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ns_logic ns_logic:next_state_logic " "Elaborating entity \"ns_logic\" for hierarchy \"ns_logic:next_state_logic\"" {  } { { "tl_cntr_w_left_struct.v" "next_state_logic" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tl_cntr_w_left_struct.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv ns_logic:next_state_logic\|_inv:Q2_bar " "Elaborating entity \"_inv\" for hierarchy \"ns_logic:next_state_logic\|_inv:Q2_bar\"" {  } { { "ns_logic.v" "Q2_bar" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/ns_logic.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 ns_logic:next_state_logic\|_and3:d2_u0 " "Elaborating entity \"_and3\" for hierarchy \"ns_logic:next_state_logic\|_and3:d2_u0\"" {  } { { "ns_logic.v" "d2_u0" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/ns_logic.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 ns_logic:next_state_logic\|_and2:d2_u1 " "Elaborating entity \"_and2\" for hierarchy \"ns_logic:next_state_logic\|_and2:d2_u1\"" {  } { { "ns_logic.v" "d2_u1" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/ns_logic.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 ns_logic:next_state_logic\|_or3:d2_u3 " "Elaborating entity \"_or3\" for hierarchy \"ns_logic:next_state_logic\|_or3:d2_u3\"" {  } { { "ns_logic.v" "d2_u3" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/ns_logic.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 ns_logic:next_state_logic\|_xor2:d1_u0 " "Elaborating entity \"_xor2\" for hierarchy \"ns_logic:next_state_logic\|_xor2:d1_u0\"" {  } { { "ns_logic.v" "d1_u0" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/ns_logic.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 ns_logic:next_state_logic\|_xor2:d1_u0\|_or2:_or " "Elaborating entity \"_or2\" for hierarchy \"ns_logic:next_state_logic\|_xor2:d1_u0\|_or2:_or\"" {  } { { "gates.v" "_or" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/gates.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 ns_logic:next_state_logic\|_and4:d0_u0 " "Elaborating entity \"_and4\" for hierarchy \"ns_logic:next_state_logic\|_and4:d0_u0\"" {  } { { "ns_logic.v" "d0_u0" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/ns_logic.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 ns_logic:next_state_logic\|_or4:d0_u4 " "Elaborating entity \"_or4\" for hierarchy \"ns_logic:next_state_logic\|_or4:d0_u4\"" {  } { { "ns_logic.v" "d0_u4" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/ns_logic.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "o_logic o_logic:output_logic " "Elaborating entity \"o_logic\" for hierarchy \"o_logic:output_logic\"" {  } { { "tl_cntr_w_left_struct.v" "output_logic" { Text "C:/intelFPGA_lite/18.1/Assignment6-3/tl_cntr_w_left_struct.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630774705 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697630775922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697630776505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697630776505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697630776557 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697630776557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697630776557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697630776557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697630776598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 21:06:16 2023 " "Processing ended: Wed Oct 18 21:06:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697630776598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697630776598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697630776598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697630776598 ""}
