Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 745340536f2541aa9a392f8ad33a7ca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot carry_lookahead_adder_tb_behav xil_defaultlib.carry_lookahead_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'A' [C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/SOURCE_FILES/brent_kung_adder_TB.v:15]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'B' [C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/SOURCE_FILES/brent_kung_adder_TB.v:16]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 17 for port 'S' [C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/SOURCE_FILES/brent_kung_adder_TB.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FA_CLA_prefix
Compiling module xil_defaultlib.group_q_generation_default
Compiling module xil_defaultlib.prefix_logic
Compiling module xil_defaultlib.parallel_prefix_tree_first_half(...
Compiling module xil_defaultlib.parallel_prefix_tree_first_half_...
Compiling module xil_defaultlib.parallel_prefix_tree_second_half...
Compiling module xil_defaultlib.cin_generation_logic
Compiling module xil_defaultlib.Brent_Kung_Adder_default
Compiling module xil_defaultlib.carry_lookahead_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot carry_lookahead_adder_tb_behav
