

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Wed Oct  2 01:39:45 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.918 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4627|     4639| 46.270 us | 46.390 us |  4627|  4639|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1       |       80|       80|         8|          -|          -|    10|    no    |
        | + Loop 1.1    |        6|        6|         2|          -|          -|     3|    no    |
        |- LOOP_I_1800  |     1802|     1802|         4|          1|          1|  1800|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 9 6 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%knn_set_0_0_V_0 = alloca i6"   --->   Operation 11 'alloca' 'knn_set_0_0_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%knn_set_0_1_V_0 = alloca i6"   --->   Operation 12 'alloca' 'knn_set_0_1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%knn_set_0_2_V_0 = alloca i6"   --->   Operation 13 'alloca' 'knn_set_0_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%knn_set_1_0_V_0 = alloca i6"   --->   Operation 14 'alloca' 'knn_set_1_0_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%knn_set_1_1_V_0 = alloca i6"   --->   Operation 15 'alloca' 'knn_set_1_1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%knn_set_1_2_V_0 = alloca i6"   --->   Operation 16 'alloca' 'knn_set_1_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%knn_set_2_0_V_0 = alloca i6"   --->   Operation 17 'alloca' 'knn_set_2_0_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%knn_set_2_1_V_0 = alloca i6"   --->   Operation 18 'alloca' 'knn_set_2_1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%knn_set_2_2_V_0 = alloca i6"   --->   Operation 19 'alloca' 'knn_set_2_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%knn_set_3_0_V_0 = alloca i6"   --->   Operation 20 'alloca' 'knn_set_3_0_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%knn_set_3_1_V_0 = alloca i6"   --->   Operation 21 'alloca' 'knn_set_3_1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%knn_set_3_2_V_0 = alloca i6"   --->   Operation 22 'alloca' 'knn_set_3_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%knn_set_4_0_V_0 = alloca i6"   --->   Operation 23 'alloca' 'knn_set_4_0_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%knn_set_4_1_V_0 = alloca i6"   --->   Operation 24 'alloca' 'knn_set_4_1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%knn_set_4_2_V_0 = alloca i6"   --->   Operation 25 'alloca' 'knn_set_4_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%knn_set_5_0_V_0 = alloca i6"   --->   Operation 26 'alloca' 'knn_set_5_0_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%knn_set_5_1_V_0 = alloca i6"   --->   Operation 27 'alloca' 'knn_set_5_1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%knn_set_5_2_V_0 = alloca i6"   --->   Operation 28 'alloca' 'knn_set_5_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%knn_set_6_0_V_0 = alloca i6"   --->   Operation 29 'alloca' 'knn_set_6_0_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%knn_set_6_1_V_0 = alloca i6"   --->   Operation 30 'alloca' 'knn_set_6_1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%knn_set_6_2_V_0 = alloca i6"   --->   Operation 31 'alloca' 'knn_set_6_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%knn_set_7_0_V_0 = alloca i6"   --->   Operation 32 'alloca' 'knn_set_7_0_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%knn_set_7_1_V_0 = alloca i6"   --->   Operation 33 'alloca' 'knn_set_7_1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%knn_set_7_2_V_0 = alloca i6"   --->   Operation 34 'alloca' 'knn_set_7_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%knn_set_8_0_V_0 = alloca i6"   --->   Operation 35 'alloca' 'knn_set_8_0_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%knn_set_8_1_V_0 = alloca i6"   --->   Operation 36 'alloca' 'knn_set_8_1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%knn_set_8_2_V_0 = alloca i6"   --->   Operation 37 'alloca' 'knn_set_8_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%knn_set_9_0_V_0 = alloca i6"   --->   Operation 38 'alloca' 'knn_set_9_0_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%knn_set_9_1_V_0 = alloca i6"   --->   Operation 39 'alloca' 'knn_set_9_1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%knn_set_9_2_V_0 = alloca i6"   --->   Operation 40 'alloca' 'knn_set_9_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)" [digitrec.cpp:51]   --->   Operation 41 'read' 'input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "br label %.loopexit" [digitrec.cpp:51]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 43 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%knn_set_0_0_V_0_lo = load i6* %knn_set_0_0_V_0"   --->   Operation 44 'load' 'knn_set_0_0_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%knn_set_0_1_V_0_lo = load i6* %knn_set_0_1_V_0"   --->   Operation 45 'load' 'knn_set_0_1_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%knn_set_0_2_V_0_lo = load i6* %knn_set_0_2_V_0"   --->   Operation 46 'load' 'knn_set_0_2_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%knn_set_1_0_V_0_lo = load i6* %knn_set_1_0_V_0"   --->   Operation 47 'load' 'knn_set_1_0_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%knn_set_1_1_V_0_lo = load i6* %knn_set_1_1_V_0"   --->   Operation 48 'load' 'knn_set_1_1_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%knn_set_1_2_V_0_lo = load i6* %knn_set_1_2_V_0"   --->   Operation 49 'load' 'knn_set_1_2_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%knn_set_2_0_V_0_lo = load i6* %knn_set_2_0_V_0"   --->   Operation 50 'load' 'knn_set_2_0_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%knn_set_2_1_V_0_lo = load i6* %knn_set_2_1_V_0"   --->   Operation 51 'load' 'knn_set_2_1_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%knn_set_2_2_V_0_lo = load i6* %knn_set_2_2_V_0"   --->   Operation 52 'load' 'knn_set_2_2_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%knn_set_3_0_V_0_lo = load i6* %knn_set_3_0_V_0"   --->   Operation 53 'load' 'knn_set_3_0_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%knn_set_3_1_V_0_lo = load i6* %knn_set_3_1_V_0"   --->   Operation 54 'load' 'knn_set_3_1_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%knn_set_3_2_V_0_lo = load i6* %knn_set_3_2_V_0"   --->   Operation 55 'load' 'knn_set_3_2_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%knn_set_4_0_V_0_lo = load i6* %knn_set_4_0_V_0"   --->   Operation 56 'load' 'knn_set_4_0_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%knn_set_4_1_V_0_lo = load i6* %knn_set_4_1_V_0"   --->   Operation 57 'load' 'knn_set_4_1_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%knn_set_4_2_V_0_lo = load i6* %knn_set_4_2_V_0"   --->   Operation 58 'load' 'knn_set_4_2_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%knn_set_5_0_V_0_lo = load i6* %knn_set_5_0_V_0"   --->   Operation 59 'load' 'knn_set_5_0_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%knn_set_5_1_V_0_lo = load i6* %knn_set_5_1_V_0"   --->   Operation 60 'load' 'knn_set_5_1_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%knn_set_5_2_V_0_lo = load i6* %knn_set_5_2_V_0"   --->   Operation 61 'load' 'knn_set_5_2_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%knn_set_6_0_V_0_lo = load i6* %knn_set_6_0_V_0"   --->   Operation 62 'load' 'knn_set_6_0_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%knn_set_6_1_V_0_lo = load i6* %knn_set_6_1_V_0"   --->   Operation 63 'load' 'knn_set_6_1_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%knn_set_6_2_V_0_lo = load i6* %knn_set_6_2_V_0"   --->   Operation 64 'load' 'knn_set_6_2_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%knn_set_7_0_V_0_lo = load i6* %knn_set_7_0_V_0"   --->   Operation 65 'load' 'knn_set_7_0_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%knn_set_7_1_V_0_lo = load i6* %knn_set_7_1_V_0"   --->   Operation 66 'load' 'knn_set_7_1_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%knn_set_7_2_V_0_lo = load i6* %knn_set_7_2_V_0"   --->   Operation 67 'load' 'knn_set_7_2_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%knn_set_8_0_V_0_lo = load i6* %knn_set_8_0_V_0"   --->   Operation 68 'load' 'knn_set_8_0_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%knn_set_8_1_V_0_lo = load i6* %knn_set_8_1_V_0"   --->   Operation 69 'load' 'knn_set_8_1_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%knn_set_8_2_V_0_lo = load i6* %knn_set_8_2_V_0"   --->   Operation 70 'load' 'knn_set_8_2_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%knn_set_9_0_V_0_lo = load i6* %knn_set_9_0_V_0"   --->   Operation 71 'load' 'knn_set_9_0_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%knn_set_9_1_V_0_lo = load i6* %knn_set_9_1_V_0"   --->   Operation 72 'load' 'knn_set_9_1_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%knn_set_9_2_V_0_lo = load i6* %knn_set_9_2_V_0"   --->   Operation 73 'load' 'knn_set_9_2_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.30ns)   --->   "%icmp_ln51 = icmp eq i4 %i_0, -6" [digitrec.cpp:51]   --->   Operation 74 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 75 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [digitrec.cpp:51]   --->   Operation 76 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %.preheader.preheader, label %.preheader14.preheader" [digitrec.cpp:51]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader14" [digitrec.cpp:52]   --->   Operation 78 'br' <Predicate = (!icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%knn_set_0_2_V = alloca i6"   --->   Operation 79 'alloca' 'knn_set_0_2_V' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%knn_set_0_2_V_1 = alloca i6"   --->   Operation 80 'alloca' 'knn_set_0_2_V_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%knn_set_0_2_V_2 = alloca i6"   --->   Operation 81 'alloca' 'knn_set_0_2_V_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%knn_set_1_2_V = alloca i6"   --->   Operation 82 'alloca' 'knn_set_1_2_V' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%knn_set_1_2_V_1 = alloca i6"   --->   Operation 83 'alloca' 'knn_set_1_2_V_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%knn_set_1_2_V_2 = alloca i6"   --->   Operation 84 'alloca' 'knn_set_1_2_V_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%knn_set_2_2_V = alloca i6"   --->   Operation 85 'alloca' 'knn_set_2_2_V' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%knn_set_2_2_V_1 = alloca i6"   --->   Operation 86 'alloca' 'knn_set_2_2_V_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%knn_set_2_2_V_2 = alloca i6"   --->   Operation 87 'alloca' 'knn_set_2_2_V_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%knn_set_3_2_V = alloca i6"   --->   Operation 88 'alloca' 'knn_set_3_2_V' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%knn_set_3_2_V_1 = alloca i6"   --->   Operation 89 'alloca' 'knn_set_3_2_V_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%knn_set_3_2_V_2 = alloca i6"   --->   Operation 90 'alloca' 'knn_set_3_2_V_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%knn_set_4_2_V = alloca i6"   --->   Operation 91 'alloca' 'knn_set_4_2_V' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%knn_set_4_2_V_1 = alloca i6"   --->   Operation 92 'alloca' 'knn_set_4_2_V_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%knn_set_4_2_V_2 = alloca i6"   --->   Operation 93 'alloca' 'knn_set_4_2_V_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%knn_set_5_2_V = alloca i6"   --->   Operation 94 'alloca' 'knn_set_5_2_V' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%knn_set_5_2_V_1 = alloca i6"   --->   Operation 95 'alloca' 'knn_set_5_2_V_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%knn_set_5_2_V_2 = alloca i6"   --->   Operation 96 'alloca' 'knn_set_5_2_V_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%knn_set_6_2_V = alloca i6"   --->   Operation 97 'alloca' 'knn_set_6_2_V' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%knn_set_6_2_V_1 = alloca i6"   --->   Operation 98 'alloca' 'knn_set_6_2_V_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%knn_set_6_2_V_2 = alloca i6"   --->   Operation 99 'alloca' 'knn_set_6_2_V_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%knn_set_7_2_V = alloca i6"   --->   Operation 100 'alloca' 'knn_set_7_2_V' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%knn_set_7_2_V_1 = alloca i6"   --->   Operation 101 'alloca' 'knn_set_7_2_V_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%knn_set_7_2_V_2 = alloca i6"   --->   Operation 102 'alloca' 'knn_set_7_2_V_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%knn_set_8_2_V = alloca i6"   --->   Operation 103 'alloca' 'knn_set_8_2_V' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%knn_set_8_2_V_1 = alloca i6"   --->   Operation 104 'alloca' 'knn_set_8_2_V_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%knn_set_8_2_V_2 = alloca i6"   --->   Operation 105 'alloca' 'knn_set_8_2_V_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%knn_set_9_2_V = alloca i6"   --->   Operation 106 'alloca' 'knn_set_9_2_V' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%knn_set_9_2_V_1 = alloca i6"   --->   Operation 107 'alloca' 'knn_set_9_2_V_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%knn_set_9_2_V_2 = alloca i6"   --->   Operation 108 'alloca' 'knn_set_9_2_V_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.76ns)   --->   "store i6 %knn_set_9_2_V_0_lo, i6* %knn_set_9_2_V_2" [digitrec.cpp:57]   --->   Operation 109 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 110 [1/1] (1.76ns)   --->   "store i6 %knn_set_9_1_V_0_lo, i6* %knn_set_9_2_V_1" [digitrec.cpp:57]   --->   Operation 110 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 111 [1/1] (1.76ns)   --->   "store i6 %knn_set_9_0_V_0_lo, i6* %knn_set_9_2_V" [digitrec.cpp:57]   --->   Operation 111 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 112 [1/1] (1.76ns)   --->   "store i6 %knn_set_8_2_V_0_lo, i6* %knn_set_8_2_V_2" [digitrec.cpp:57]   --->   Operation 112 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 113 [1/1] (1.76ns)   --->   "store i6 %knn_set_8_1_V_0_lo, i6* %knn_set_8_2_V_1" [digitrec.cpp:57]   --->   Operation 113 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 114 [1/1] (1.76ns)   --->   "store i6 %knn_set_8_0_V_0_lo, i6* %knn_set_8_2_V" [digitrec.cpp:57]   --->   Operation 114 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 115 [1/1] (1.76ns)   --->   "store i6 %knn_set_7_2_V_0_lo, i6* %knn_set_7_2_V_2" [digitrec.cpp:57]   --->   Operation 115 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 116 [1/1] (1.76ns)   --->   "store i6 %knn_set_7_1_V_0_lo, i6* %knn_set_7_2_V_1" [digitrec.cpp:57]   --->   Operation 116 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 117 [1/1] (1.76ns)   --->   "store i6 %knn_set_7_0_V_0_lo, i6* %knn_set_7_2_V" [digitrec.cpp:57]   --->   Operation 117 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 118 [1/1] (1.76ns)   --->   "store i6 %knn_set_6_2_V_0_lo, i6* %knn_set_6_2_V_2" [digitrec.cpp:57]   --->   Operation 118 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 119 [1/1] (1.76ns)   --->   "store i6 %knn_set_6_1_V_0_lo, i6* %knn_set_6_2_V_1" [digitrec.cpp:57]   --->   Operation 119 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 120 [1/1] (1.76ns)   --->   "store i6 %knn_set_6_0_V_0_lo, i6* %knn_set_6_2_V" [digitrec.cpp:57]   --->   Operation 120 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 121 [1/1] (1.76ns)   --->   "store i6 %knn_set_5_2_V_0_lo, i6* %knn_set_5_2_V_2" [digitrec.cpp:57]   --->   Operation 121 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 122 [1/1] (1.76ns)   --->   "store i6 %knn_set_5_1_V_0_lo, i6* %knn_set_5_2_V_1" [digitrec.cpp:57]   --->   Operation 122 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 123 [1/1] (1.76ns)   --->   "store i6 %knn_set_5_0_V_0_lo, i6* %knn_set_5_2_V" [digitrec.cpp:57]   --->   Operation 123 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 124 [1/1] (1.76ns)   --->   "store i6 %knn_set_4_2_V_0_lo, i6* %knn_set_4_2_V_2" [digitrec.cpp:57]   --->   Operation 124 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 125 [1/1] (1.76ns)   --->   "store i6 %knn_set_4_1_V_0_lo, i6* %knn_set_4_2_V_1" [digitrec.cpp:57]   --->   Operation 125 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 126 [1/1] (1.76ns)   --->   "store i6 %knn_set_4_0_V_0_lo, i6* %knn_set_4_2_V" [digitrec.cpp:57]   --->   Operation 126 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 127 [1/1] (1.76ns)   --->   "store i6 %knn_set_3_2_V_0_lo, i6* %knn_set_3_2_V_2" [digitrec.cpp:57]   --->   Operation 127 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 128 [1/1] (1.76ns)   --->   "store i6 %knn_set_3_1_V_0_lo, i6* %knn_set_3_2_V_1" [digitrec.cpp:57]   --->   Operation 128 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 129 [1/1] (1.76ns)   --->   "store i6 %knn_set_3_0_V_0_lo, i6* %knn_set_3_2_V" [digitrec.cpp:57]   --->   Operation 129 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 130 [1/1] (1.76ns)   --->   "store i6 %knn_set_2_2_V_0_lo, i6* %knn_set_2_2_V_2" [digitrec.cpp:57]   --->   Operation 130 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 131 [1/1] (1.76ns)   --->   "store i6 %knn_set_2_1_V_0_lo, i6* %knn_set_2_2_V_1" [digitrec.cpp:57]   --->   Operation 131 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 132 [1/1] (1.76ns)   --->   "store i6 %knn_set_2_0_V_0_lo, i6* %knn_set_2_2_V" [digitrec.cpp:57]   --->   Operation 132 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 133 [1/1] (1.76ns)   --->   "store i6 %knn_set_1_2_V_0_lo, i6* %knn_set_1_2_V_2" [digitrec.cpp:57]   --->   Operation 133 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 134 [1/1] (1.76ns)   --->   "store i6 %knn_set_1_1_V_0_lo, i6* %knn_set_1_2_V_1" [digitrec.cpp:57]   --->   Operation 134 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 135 [1/1] (1.76ns)   --->   "store i6 %knn_set_1_0_V_0_lo, i6* %knn_set_1_2_V" [digitrec.cpp:57]   --->   Operation 135 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 136 [1/1] (1.76ns)   --->   "store i6 %knn_set_0_2_V_0_lo, i6* %knn_set_0_2_V_2" [digitrec.cpp:57]   --->   Operation 136 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 137 [1/1] (1.76ns)   --->   "store i6 %knn_set_0_1_V_0_lo, i6* %knn_set_0_2_V_1" [digitrec.cpp:57]   --->   Operation 137 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 138 [1/1] (1.76ns)   --->   "store i6 %knn_set_0_0_V_0_lo, i6* %knn_set_0_2_V" [digitrec.cpp:57]   --->   Operation 138 'store' <Predicate = (icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 139 [1/1] (1.76ns)   --->   "br label %.preheader" [digitrec.cpp:57]   --->   Operation 139 'br' <Predicate = (icmp_ln51)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.95>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ %k, %.preheader14.backedge ], [ 0, %.preheader14.preheader ]"   --->   Operation 140 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.95ns)   --->   "%icmp_ln52 = icmp eq i2 %k_0, -1" [digitrec.cpp:52]   --->   Operation 141 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 142 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.56ns)   --->   "%k = add i2 %k_0, 1" [digitrec.cpp:52]   --->   Operation 143 'add' 'k' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %.loopexit.loopexit, label %1" [digitrec.cpp:52]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.36ns)   --->   "switch i4 %i_0, label %branch9 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
  ]" [digitrec.cpp:54]   --->   Operation 145 'switch' <Predicate = (!icmp_ln52)> <Delay = 1.36>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%knn_set_8_0_V_0_lo_1 = load i6* %knn_set_8_0_V_0"   --->   Operation 146 'load' 'knn_set_8_0_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%knn_set_8_1_V_0_lo_1 = load i6* %knn_set_8_1_V_0"   --->   Operation 147 'load' 'knn_set_8_1_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%knn_set_8_2_V_0_lo_1 = load i6* %knn_set_8_2_V_0"   --->   Operation 148 'load' 'knn_set_8_2_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.95ns)   --->   "%knn_set_8_0_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_8_0_V_0_lo_1, i6 %knn_set_8_0_V_0_lo_1, i6 %knn_set_8_0_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 149 'mux' 'knn_set_8_0_V_6' <Predicate = (!icmp_ln52 & i_0 == 8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (1.95ns)   --->   "%knn_set_8_1_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_8_1_V_0_lo_1, i6 -14, i6 %knn_set_8_1_V_0_lo_1, i6 %knn_set_8_1_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 150 'mux' 'knn_set_8_1_V_6' <Predicate = (!icmp_ln52 & i_0 == 8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (1.95ns)   --->   "%knn_set_8_2_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_8_2_V_0_lo_1, i6 %knn_set_8_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 151 'mux' 'knn_set_8_2_V_6' <Predicate = (!icmp_ln52 & i_0 == 8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "store i6 %knn_set_8_2_V_6, i6* %knn_set_8_2_V_0" [digitrec.cpp:54]   --->   Operation 152 'store' <Predicate = (!icmp_ln52 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "store i6 %knn_set_8_1_V_6, i6* %knn_set_8_1_V_0" [digitrec.cpp:54]   --->   Operation 153 'store' <Predicate = (!icmp_ln52 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "store i6 %knn_set_8_0_V_6, i6* %knn_set_8_0_V_0" [digitrec.cpp:54]   --->   Operation 154 'store' <Predicate = (!icmp_ln52 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader14.backedge" [digitrec.cpp:54]   --->   Operation 155 'br' <Predicate = (!icmp_ln52 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%knn_set_7_0_V_0_lo_1 = load i6* %knn_set_7_0_V_0"   --->   Operation 156 'load' 'knn_set_7_0_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%knn_set_7_1_V_0_lo_1 = load i6* %knn_set_7_1_V_0"   --->   Operation 157 'load' 'knn_set_7_1_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%knn_set_7_2_V_0_lo_1 = load i6* %knn_set_7_2_V_0"   --->   Operation 158 'load' 'knn_set_7_2_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.95ns)   --->   "%knn_set_7_0_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_7_0_V_0_lo_1, i6 %knn_set_7_0_V_0_lo_1, i6 %knn_set_7_0_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 159 'mux' 'knn_set_7_0_V_6' <Predicate = (!icmp_ln52 & i_0 == 7)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (1.95ns)   --->   "%knn_set_7_1_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_7_1_V_0_lo_1, i6 -14, i6 %knn_set_7_1_V_0_lo_1, i6 %knn_set_7_1_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 160 'mux' 'knn_set_7_1_V_6' <Predicate = (!icmp_ln52 & i_0 == 7)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (1.95ns)   --->   "%knn_set_7_2_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_7_2_V_0_lo_1, i6 %knn_set_7_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 161 'mux' 'knn_set_7_2_V_6' <Predicate = (!icmp_ln52 & i_0 == 7)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "store i6 %knn_set_7_2_V_6, i6* %knn_set_7_2_V_0" [digitrec.cpp:54]   --->   Operation 162 'store' <Predicate = (!icmp_ln52 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "store i6 %knn_set_7_1_V_6, i6* %knn_set_7_1_V_0" [digitrec.cpp:54]   --->   Operation 163 'store' <Predicate = (!icmp_ln52 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "store i6 %knn_set_7_0_V_6, i6* %knn_set_7_0_V_0" [digitrec.cpp:54]   --->   Operation 164 'store' <Predicate = (!icmp_ln52 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "br label %.preheader14.backedge" [digitrec.cpp:54]   --->   Operation 165 'br' <Predicate = (!icmp_ln52 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%knn_set_6_0_V_0_lo_1 = load i6* %knn_set_6_0_V_0"   --->   Operation 166 'load' 'knn_set_6_0_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%knn_set_6_1_V_0_lo_1 = load i6* %knn_set_6_1_V_0"   --->   Operation 167 'load' 'knn_set_6_1_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%knn_set_6_2_V_0_lo_1 = load i6* %knn_set_6_2_V_0"   --->   Operation 168 'load' 'knn_set_6_2_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.95ns)   --->   "%knn_set_6_0_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_6_0_V_0_lo_1, i6 %knn_set_6_0_V_0_lo_1, i6 %knn_set_6_0_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 169 'mux' 'knn_set_6_0_V_6' <Predicate = (!icmp_ln52 & i_0 == 6)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (1.95ns)   --->   "%knn_set_6_1_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_6_1_V_0_lo_1, i6 -14, i6 %knn_set_6_1_V_0_lo_1, i6 %knn_set_6_1_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 170 'mux' 'knn_set_6_1_V_6' <Predicate = (!icmp_ln52 & i_0 == 6)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (1.95ns)   --->   "%knn_set_6_2_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_6_2_V_0_lo_1, i6 %knn_set_6_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 171 'mux' 'knn_set_6_2_V_6' <Predicate = (!icmp_ln52 & i_0 == 6)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "store i6 %knn_set_6_2_V_6, i6* %knn_set_6_2_V_0" [digitrec.cpp:54]   --->   Operation 172 'store' <Predicate = (!icmp_ln52 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "store i6 %knn_set_6_1_V_6, i6* %knn_set_6_1_V_0" [digitrec.cpp:54]   --->   Operation 173 'store' <Predicate = (!icmp_ln52 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "store i6 %knn_set_6_0_V_6, i6* %knn_set_6_0_V_0" [digitrec.cpp:54]   --->   Operation 174 'store' <Predicate = (!icmp_ln52 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "br label %.preheader14.backedge" [digitrec.cpp:54]   --->   Operation 175 'br' <Predicate = (!icmp_ln52 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%knn_set_5_0_V_0_lo_1 = load i6* %knn_set_5_0_V_0"   --->   Operation 176 'load' 'knn_set_5_0_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%knn_set_5_1_V_0_lo_1 = load i6* %knn_set_5_1_V_0"   --->   Operation 177 'load' 'knn_set_5_1_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%knn_set_5_2_V_0_lo_1 = load i6* %knn_set_5_2_V_0"   --->   Operation 178 'load' 'knn_set_5_2_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.95ns)   --->   "%knn_set_5_0_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_5_0_V_0_lo_1, i6 %knn_set_5_0_V_0_lo_1, i6 %knn_set_5_0_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 179 'mux' 'knn_set_5_0_V_6' <Predicate = (!icmp_ln52 & i_0 == 5)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (1.95ns)   --->   "%knn_set_5_1_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_5_1_V_0_lo_1, i6 -14, i6 %knn_set_5_1_V_0_lo_1, i6 %knn_set_5_1_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 180 'mux' 'knn_set_5_1_V_6' <Predicate = (!icmp_ln52 & i_0 == 5)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (1.95ns)   --->   "%knn_set_5_2_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_5_2_V_0_lo_1, i6 %knn_set_5_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 181 'mux' 'knn_set_5_2_V_6' <Predicate = (!icmp_ln52 & i_0 == 5)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "store i6 %knn_set_5_2_V_6, i6* %knn_set_5_2_V_0" [digitrec.cpp:54]   --->   Operation 182 'store' <Predicate = (!icmp_ln52 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "store i6 %knn_set_5_1_V_6, i6* %knn_set_5_1_V_0" [digitrec.cpp:54]   --->   Operation 183 'store' <Predicate = (!icmp_ln52 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "store i6 %knn_set_5_0_V_6, i6* %knn_set_5_0_V_0" [digitrec.cpp:54]   --->   Operation 184 'store' <Predicate = (!icmp_ln52 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "br label %.preheader14.backedge" [digitrec.cpp:54]   --->   Operation 185 'br' <Predicate = (!icmp_ln52 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%knn_set_4_0_V_0_lo_1 = load i6* %knn_set_4_0_V_0"   --->   Operation 186 'load' 'knn_set_4_0_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%knn_set_4_1_V_0_lo_1 = load i6* %knn_set_4_1_V_0"   --->   Operation 187 'load' 'knn_set_4_1_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%knn_set_4_2_V_0_lo_1 = load i6* %knn_set_4_2_V_0"   --->   Operation 188 'load' 'knn_set_4_2_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (1.95ns)   --->   "%knn_set_4_0_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_4_0_V_0_lo_1, i6 %knn_set_4_0_V_0_lo_1, i6 %knn_set_4_0_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 189 'mux' 'knn_set_4_0_V_6' <Predicate = (!icmp_ln52 & i_0 == 4)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (1.95ns)   --->   "%knn_set_4_1_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_4_1_V_0_lo_1, i6 -14, i6 %knn_set_4_1_V_0_lo_1, i6 %knn_set_4_1_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 190 'mux' 'knn_set_4_1_V_6' <Predicate = (!icmp_ln52 & i_0 == 4)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (1.95ns)   --->   "%knn_set_4_2_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_4_2_V_0_lo_1, i6 %knn_set_4_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 191 'mux' 'knn_set_4_2_V_6' <Predicate = (!icmp_ln52 & i_0 == 4)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "store i6 %knn_set_4_2_V_6, i6* %knn_set_4_2_V_0" [digitrec.cpp:54]   --->   Operation 192 'store' <Predicate = (!icmp_ln52 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "store i6 %knn_set_4_1_V_6, i6* %knn_set_4_1_V_0" [digitrec.cpp:54]   --->   Operation 193 'store' <Predicate = (!icmp_ln52 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "store i6 %knn_set_4_0_V_6, i6* %knn_set_4_0_V_0" [digitrec.cpp:54]   --->   Operation 194 'store' <Predicate = (!icmp_ln52 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "br label %.preheader14.backedge" [digitrec.cpp:54]   --->   Operation 195 'br' <Predicate = (!icmp_ln52 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%knn_set_3_0_V_0_lo_1 = load i6* %knn_set_3_0_V_0"   --->   Operation 196 'load' 'knn_set_3_0_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%knn_set_3_1_V_0_lo_1 = load i6* %knn_set_3_1_V_0"   --->   Operation 197 'load' 'knn_set_3_1_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%knn_set_3_2_V_0_lo_1 = load i6* %knn_set_3_2_V_0"   --->   Operation 198 'load' 'knn_set_3_2_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.95ns)   --->   "%knn_set_3_0_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_3_0_V_0_lo_1, i6 %knn_set_3_0_V_0_lo_1, i6 %knn_set_3_0_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 199 'mux' 'knn_set_3_0_V_6' <Predicate = (!icmp_ln52 & i_0 == 3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (1.95ns)   --->   "%knn_set_3_1_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_3_1_V_0_lo_1, i6 -14, i6 %knn_set_3_1_V_0_lo_1, i6 %knn_set_3_1_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 200 'mux' 'knn_set_3_1_V_6' <Predicate = (!icmp_ln52 & i_0 == 3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (1.95ns)   --->   "%knn_set_3_2_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_3_2_V_0_lo_1, i6 %knn_set_3_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 201 'mux' 'knn_set_3_2_V_6' <Predicate = (!icmp_ln52 & i_0 == 3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "store i6 %knn_set_3_2_V_6, i6* %knn_set_3_2_V_0" [digitrec.cpp:54]   --->   Operation 202 'store' <Predicate = (!icmp_ln52 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "store i6 %knn_set_3_1_V_6, i6* %knn_set_3_1_V_0" [digitrec.cpp:54]   --->   Operation 203 'store' <Predicate = (!icmp_ln52 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "store i6 %knn_set_3_0_V_6, i6* %knn_set_3_0_V_0" [digitrec.cpp:54]   --->   Operation 204 'store' <Predicate = (!icmp_ln52 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader14.backedge" [digitrec.cpp:54]   --->   Operation 205 'br' <Predicate = (!icmp_ln52 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%knn_set_2_0_V_0_lo_1 = load i6* %knn_set_2_0_V_0"   --->   Operation 206 'load' 'knn_set_2_0_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%knn_set_2_1_V_0_lo_1 = load i6* %knn_set_2_1_V_0"   --->   Operation 207 'load' 'knn_set_2_1_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%knn_set_2_2_V_0_lo_1 = load i6* %knn_set_2_2_V_0"   --->   Operation 208 'load' 'knn_set_2_2_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.95ns)   --->   "%knn_set_2_0_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_2_0_V_0_lo_1, i6 %knn_set_2_0_V_0_lo_1, i6 %knn_set_2_0_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 209 'mux' 'knn_set_2_0_V_6' <Predicate = (!icmp_ln52 & i_0 == 2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (1.95ns)   --->   "%knn_set_2_1_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_2_1_V_0_lo_1, i6 -14, i6 %knn_set_2_1_V_0_lo_1, i6 %knn_set_2_1_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 210 'mux' 'knn_set_2_1_V_6' <Predicate = (!icmp_ln52 & i_0 == 2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (1.95ns)   --->   "%knn_set_2_2_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_2_2_V_0_lo_1, i6 %knn_set_2_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 211 'mux' 'knn_set_2_2_V_6' <Predicate = (!icmp_ln52 & i_0 == 2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "store i6 %knn_set_2_2_V_6, i6* %knn_set_2_2_V_0" [digitrec.cpp:54]   --->   Operation 212 'store' <Predicate = (!icmp_ln52 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "store i6 %knn_set_2_1_V_6, i6* %knn_set_2_1_V_0" [digitrec.cpp:54]   --->   Operation 213 'store' <Predicate = (!icmp_ln52 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "store i6 %knn_set_2_0_V_6, i6* %knn_set_2_0_V_0" [digitrec.cpp:54]   --->   Operation 214 'store' <Predicate = (!icmp_ln52 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "br label %.preheader14.backedge" [digitrec.cpp:54]   --->   Operation 215 'br' <Predicate = (!icmp_ln52 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%knn_set_1_0_V_0_lo_1 = load i6* %knn_set_1_0_V_0"   --->   Operation 216 'load' 'knn_set_1_0_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%knn_set_1_1_V_0_lo_1 = load i6* %knn_set_1_1_V_0"   --->   Operation 217 'load' 'knn_set_1_1_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%knn_set_1_2_V_0_lo_1 = load i6* %knn_set_1_2_V_0"   --->   Operation 218 'load' 'knn_set_1_2_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (1.95ns)   --->   "%knn_set_1_0_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_1_0_V_0_lo_1, i6 %knn_set_1_0_V_0_lo_1, i6 %knn_set_1_0_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 219 'mux' 'knn_set_1_0_V_6' <Predicate = (!icmp_ln52 & i_0 == 1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (1.95ns)   --->   "%knn_set_1_1_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_1_1_V_0_lo_1, i6 -14, i6 %knn_set_1_1_V_0_lo_1, i6 %knn_set_1_1_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 220 'mux' 'knn_set_1_1_V_6' <Predicate = (!icmp_ln52 & i_0 == 1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (1.95ns)   --->   "%knn_set_1_2_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_1_2_V_0_lo_1, i6 %knn_set_1_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 221 'mux' 'knn_set_1_2_V_6' <Predicate = (!icmp_ln52 & i_0 == 1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "store i6 %knn_set_1_2_V_6, i6* %knn_set_1_2_V_0" [digitrec.cpp:54]   --->   Operation 222 'store' <Predicate = (!icmp_ln52 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "store i6 %knn_set_1_1_V_6, i6* %knn_set_1_1_V_0" [digitrec.cpp:54]   --->   Operation 223 'store' <Predicate = (!icmp_ln52 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "store i6 %knn_set_1_0_V_6, i6* %knn_set_1_0_V_0" [digitrec.cpp:54]   --->   Operation 224 'store' <Predicate = (!icmp_ln52 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader14.backedge" [digitrec.cpp:54]   --->   Operation 225 'br' <Predicate = (!icmp_ln52 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%knn_set_0_0_V_0_lo_1 = load i6* %knn_set_0_0_V_0"   --->   Operation 226 'load' 'knn_set_0_0_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%knn_set_0_1_V_0_lo_1 = load i6* %knn_set_0_1_V_0"   --->   Operation 227 'load' 'knn_set_0_1_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%knn_set_0_2_V_0_lo_1 = load i6* %knn_set_0_2_V_0"   --->   Operation 228 'load' 'knn_set_0_2_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (1.95ns)   --->   "%knn_set_0_0_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_0_0_V_0_lo_1, i6 %knn_set_0_0_V_0_lo_1, i6 %knn_set_0_0_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 229 'mux' 'knn_set_0_0_V_6' <Predicate = (!icmp_ln52 & i_0 == 0)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (1.95ns)   --->   "%knn_set_0_1_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_0_1_V_0_lo_1, i6 -14, i6 %knn_set_0_1_V_0_lo_1, i6 %knn_set_0_1_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 230 'mux' 'knn_set_0_1_V_6' <Predicate = (!icmp_ln52 & i_0 == 0)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (1.95ns)   --->   "%knn_set_0_2_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_0_2_V_0_lo_1, i6 %knn_set_0_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 231 'mux' 'knn_set_0_2_V_6' <Predicate = (!icmp_ln52 & i_0 == 0)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "store i6 %knn_set_0_2_V_6, i6* %knn_set_0_2_V_0" [digitrec.cpp:54]   --->   Operation 232 'store' <Predicate = (!icmp_ln52 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "store i6 %knn_set_0_1_V_6, i6* %knn_set_0_1_V_0" [digitrec.cpp:54]   --->   Operation 233 'store' <Predicate = (!icmp_ln52 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "store i6 %knn_set_0_0_V_6, i6* %knn_set_0_0_V_0" [digitrec.cpp:54]   --->   Operation 234 'store' <Predicate = (!icmp_ln52 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "br label %.preheader14.backedge" [digitrec.cpp:54]   --->   Operation 235 'br' <Predicate = (!icmp_ln52 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%knn_set_9_0_V_0_lo_1 = load i6* %knn_set_9_0_V_0"   --->   Operation 236 'load' 'knn_set_9_0_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%knn_set_9_1_V_0_lo_1 = load i6* %knn_set_9_1_V_0"   --->   Operation 237 'load' 'knn_set_9_1_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%knn_set_9_2_V_0_lo_1 = load i6* %knn_set_9_2_V_0"   --->   Operation 238 'load' 'knn_set_9_2_V_0_lo_1' <Predicate = (!icmp_ln52 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (1.95ns)   --->   "%knn_set_9_0_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 -14, i6 %knn_set_9_0_V_0_lo_1, i6 %knn_set_9_0_V_0_lo_1, i6 %knn_set_9_0_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 239 'mux' 'knn_set_9_0_V_6' <Predicate = (!icmp_ln52 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (1.95ns)   --->   "%knn_set_9_1_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_9_1_V_0_lo_1, i6 -14, i6 %knn_set_9_1_V_0_lo_1, i6 %knn_set_9_1_V_0_lo_1, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 240 'mux' 'knn_set_9_1_V_6' <Predicate = (!icmp_ln52 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (1.95ns)   --->   "%knn_set_9_2_V_6 = call i6 @_ssdm_op_Mux.ap_auto.4i6.i2(i6 %knn_set_9_2_V_0_lo_1, i6 %knn_set_9_2_V_0_lo_1, i6 -14, i6 -14, i2 %k_0)" [digitrec.cpp:52]   --->   Operation 241 'mux' 'knn_set_9_2_V_6' <Predicate = (!icmp_ln52 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "store i6 %knn_set_9_2_V_6, i6* %knn_set_9_2_V_0" [digitrec.cpp:54]   --->   Operation 242 'store' <Predicate = (!icmp_ln52 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "store i6 %knn_set_9_1_V_6, i6* %knn_set_9_1_V_0" [digitrec.cpp:54]   --->   Operation 243 'store' <Predicate = (!icmp_ln52 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "store i6 %knn_set_9_0_V_6, i6* %knn_set_9_0_V_0" [digitrec.cpp:54]   --->   Operation 244 'store' <Predicate = (!icmp_ln52 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "br label %.preheader14.backedge" [digitrec.cpp:54]   --->   Operation 245 'br' <Predicate = (!icmp_ln52 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 246 'br' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "br label %.preheader14"   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.25>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%i4_0 = phi i11 [ %i_3, %LOOP_I_1800_end ], [ 0, %.preheader.preheader ]"   --->   Operation 248 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (1.88ns)   --->   "%icmp_ln57 = icmp eq i11 %i4_0, -248" [digitrec.cpp:57]   --->   Operation 249 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)"   --->   Operation 250 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (1.63ns)   --->   "%i_3 = add i11 %i4_0, 1" [digitrec.cpp:57]   --->   Operation 251 'add' 'i_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %12, label %LOOP_I_1800_begin" [digitrec.cpp:57]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [digitrec.cpp:57]   --->   Operation 253 'specregionbegin' 'tmp' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i11 %i4_0 to i64" [digitrec.cpp:61]   --->   Operation 254 'zext' 'zext_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%training_data_V_0_ad = getelementptr [1800 x i46]* @training_data_V_0, i64 0, i64 %zext_ln61" [digitrec.cpp:61]   --->   Operation 255 'getelementptr' 'training_data_V_0_ad' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 256 [2/2] (3.25ns)   --->   "%training_data_V_0_lo = load i46* %training_data_V_0_ad, align 8" [digitrec.cpp:61]   --->   Operation 256 'load' 'training_data_V_0_lo' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%training_data_V_1_ad = getelementptr [1800 x i46]* @training_data_V_1, i64 0, i64 %zext_ln61" [digitrec.cpp:61]   --->   Operation 257 'getelementptr' 'training_data_V_1_ad' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 258 [2/2] (3.25ns)   --->   "%training_data_V_1_lo = load i46* %training_data_V_1_ad, align 8" [digitrec.cpp:61]   --->   Operation 258 'load' 'training_data_V_1_lo' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%training_data_V_2_ad = getelementptr [1800 x i47]* @training_data_V_2, i64 0, i64 %zext_ln61" [digitrec.cpp:61]   --->   Operation 259 'getelementptr' 'training_data_V_2_ad' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 260 [2/2] (3.25ns)   --->   "%training_data_V_2_lo = load i47* %training_data_V_2_ad, align 8" [digitrec.cpp:61]   --->   Operation 260 'load' 'training_data_V_2_lo' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%training_data_V_3_ad = getelementptr [1800 x i47]* @training_data_V_3, i64 0, i64 %zext_ln61" [digitrec.cpp:61]   --->   Operation 261 'getelementptr' 'training_data_V_3_ad' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 262 [2/2] (3.25ns)   --->   "%training_data_V_3_lo = load i47* %training_data_V_3_ad, align 8" [digitrec.cpp:61]   --->   Operation 262 'load' 'training_data_V_3_lo' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%training_data_V_4_ad = getelementptr [1800 x i46]* @training_data_V_4, i64 0, i64 %zext_ln61" [digitrec.cpp:61]   --->   Operation 263 'getelementptr' 'training_data_V_4_ad' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 264 [2/2] (3.25ns)   --->   "%training_data_V_4_lo = load i46* %training_data_V_4_ad, align 8" [digitrec.cpp:61]   --->   Operation 264 'load' 'training_data_V_4_lo' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%training_data_V_5_ad = getelementptr [1800 x i45]* @training_data_V_5, i64 0, i64 %zext_ln61" [digitrec.cpp:61]   --->   Operation 265 'getelementptr' 'training_data_V_5_ad' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 266 [2/2] (3.25ns)   --->   "%training_data_V_5_lo = load i45* %training_data_V_5_ad, align 8" [digitrec.cpp:61]   --->   Operation 266 'load' 'training_data_V_5_lo' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%training_data_V_6_ad = getelementptr [1800 x i48]* @training_data_V_6, i64 0, i64 %zext_ln61" [digitrec.cpp:61]   --->   Operation 267 'getelementptr' 'training_data_V_6_ad' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 268 [2/2] (3.25ns)   --->   "%training_data_V_6_lo = load i48* %training_data_V_6_ad, align 8" [digitrec.cpp:61]   --->   Operation 268 'load' 'training_data_V_6_lo' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%training_data_V_7_ad = getelementptr [1800 x i42]* @training_data_V_7, i64 0, i64 %zext_ln61" [digitrec.cpp:61]   --->   Operation 269 'getelementptr' 'training_data_V_7_ad' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 270 [2/2] (3.25ns)   --->   "%training_data_V_7_lo = load i42* %training_data_V_7_ad, align 8" [digitrec.cpp:61]   --->   Operation 270 'load' 'training_data_V_7_lo' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%training_data_V_8_ad = getelementptr [1800 x i45]* @training_data_V_8, i64 0, i64 %zext_ln61" [digitrec.cpp:61]   --->   Operation 271 'getelementptr' 'training_data_V_8_ad' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 272 [2/2] (3.25ns)   --->   "%training_data_V_8_lo = load i45* %training_data_V_8_ad, align 8" [digitrec.cpp:61]   --->   Operation 272 'load' 'training_data_V_8_lo' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%training_data_V_9_ad = getelementptr [1800 x i41]* @training_data_V_9, i64 0, i64 %zext_ln61" [digitrec.cpp:61]   --->   Operation 273 'getelementptr' 'training_data_V_9_ad' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 274 [2/2] (3.25ns)   --->   "%training_data_V_9_lo = load i41* %training_data_V_9_ad, align 8" [digitrec.cpp:61]   --->   Operation 274 'load' 'training_data_V_9_lo' <Predicate = (!icmp_ln57)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [digitrec.cpp:65]   --->   Operation 275 'specregionend' 'empty_16' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "br label %.preheader" [digitrec.cpp:57]   --->   Operation 276 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.91>
ST_6 : Operation 277 [1/2] (3.25ns)   --->   "%training_data_V_0_lo = load i46* %training_data_V_0_ad, align 8" [digitrec.cpp:61]   --->   Operation 277 'load' 'training_data_V_0_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i46 %training_data_V_0_lo to i49" [digitrec.cpp:61]   --->   Operation 278 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (1.02ns)   --->   "%xor_ln1357 = xor i49 %zext_ln61_1, %input_V_read" [digitrec.cpp:86->digitrec.cpp:63]   --->   Operation 279 'xor' 'xor_ln1357' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 0) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 280 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln791 = zext i1 %p_Result_s to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 281 'zext' 'zext_ln791' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%p_Result_0_1 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 1) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 282 'bitselect' 'p_Result_0_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln791_1 = zext i1 %p_Result_0_1 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 283 'zext' 'zext_ln791_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%p_Result_0_2 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 2) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 284 'bitselect' 'p_Result_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln791_2 = zext i1 %p_Result_0_2 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 285 'zext' 'zext_ln791_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%p_Result_0_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 3) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 286 'bitselect' 'p_Result_0_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln791_3 = zext i1 %p_Result_0_3 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 287 'zext' 'zext_ln791_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%p_Result_0_4 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 4) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 288 'bitselect' 'p_Result_0_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln791_4 = zext i1 %p_Result_0_4 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 289 'zext' 'zext_ln791_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_0_5 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 5) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 290 'bitselect' 'p_Result_0_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln791_5 = zext i1 %p_Result_0_5 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 291 'zext' 'zext_ln791_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%p_Result_0_6 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 6) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 292 'bitselect' 'p_Result_0_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln791_6 = zext i1 %p_Result_0_6 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 293 'zext' 'zext_ln791_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%p_Result_0_7 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 7) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 294 'bitselect' 'p_Result_0_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln791_7 = zext i1 %p_Result_0_7 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 295 'zext' 'zext_ln791_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_0_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 8) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 296 'bitselect' 'p_Result_0_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln791_8 = zext i1 %p_Result_0_8 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 297 'zext' 'zext_ln791_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%p_Result_0_9 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 9) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 298 'bitselect' 'p_Result_0_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln791_9 = zext i1 %p_Result_0_9 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 299 'zext' 'zext_ln791_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%p_Result_0_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 10) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 300 'bitselect' 'p_Result_0_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln791_10 = zext i1 %p_Result_0_s to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 301 'zext' 'zext_ln791_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%p_Result_0_10 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 11) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 302 'bitselect' 'p_Result_0_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln791_11 = zext i1 %p_Result_0_10 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 303 'zext' 'zext_ln791_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%p_Result_0_11 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 12) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 304 'bitselect' 'p_Result_0_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln791_12 = zext i1 %p_Result_0_11 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 305 'zext' 'zext_ln791_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%p_Result_0_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 13) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 306 'bitselect' 'p_Result_0_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln791_13 = zext i1 %p_Result_0_12 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 307 'zext' 'zext_ln791_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_0_13 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 14) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 308 'bitselect' 'p_Result_0_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln791_14 = zext i1 %p_Result_0_13 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 309 'zext' 'zext_ln791_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%p_Result_0_14 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 15) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 310 'bitselect' 'p_Result_0_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln791_15 = zext i1 %p_Result_0_14 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 311 'zext' 'zext_ln791_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%p_Result_0_15 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 16) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 312 'bitselect' 'p_Result_0_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln791_16 = zext i1 %p_Result_0_15 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 313 'zext' 'zext_ln791_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%p_Result_0_16 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 17) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 314 'bitselect' 'p_Result_0_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln791_17 = zext i1 %p_Result_0_16 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 315 'zext' 'zext_ln791_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%p_Result_0_17 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 18) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 316 'bitselect' 'p_Result_0_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln791_18 = zext i1 %p_Result_0_17 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 317 'zext' 'zext_ln791_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%p_Result_0_18 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 19) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 318 'bitselect' 'p_Result_0_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln791_19 = zext i1 %p_Result_0_18 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 319 'zext' 'zext_ln791_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%p_Result_0_19 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 20) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 320 'bitselect' 'p_Result_0_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln791_20 = zext i1 %p_Result_0_19 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 321 'zext' 'zext_ln791_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%p_Result_0_20 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 21) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 322 'bitselect' 'p_Result_0_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln791_21 = zext i1 %p_Result_0_20 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 323 'zext' 'zext_ln791_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%p_Result_0_21 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 22) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 324 'bitselect' 'p_Result_0_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln791_22 = zext i1 %p_Result_0_21 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 325 'zext' 'zext_ln791_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%p_Result_0_22 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 23) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 326 'bitselect' 'p_Result_0_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln791_23 = zext i1 %p_Result_0_22 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 327 'zext' 'zext_ln791_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%p_Result_0_23 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 24) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 328 'bitselect' 'p_Result_0_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln791_24 = zext i1 %p_Result_0_23 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 329 'zext' 'zext_ln791_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%p_Result_0_24 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 25) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 330 'bitselect' 'p_Result_0_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln791_25 = zext i1 %p_Result_0_24 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 331 'zext' 'zext_ln791_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%p_Result_0_25 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 26) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 332 'bitselect' 'p_Result_0_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln791_26 = zext i1 %p_Result_0_25 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 333 'zext' 'zext_ln791_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%p_Result_0_26 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 27) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 334 'bitselect' 'p_Result_0_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln791_27 = zext i1 %p_Result_0_26 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 335 'zext' 'zext_ln791_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%p_Result_0_27 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 28) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 336 'bitselect' 'p_Result_0_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln791_28 = zext i1 %p_Result_0_27 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 337 'zext' 'zext_ln791_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%p_Result_0_28 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 29) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 338 'bitselect' 'p_Result_0_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln791_29 = zext i1 %p_Result_0_28 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 339 'zext' 'zext_ln791_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%p_Result_0_29 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 30) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 340 'bitselect' 'p_Result_0_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln791_30 = zext i1 %p_Result_0_29 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 341 'zext' 'zext_ln791_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%p_Result_0_30 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 31) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 342 'bitselect' 'p_Result_0_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln791_31 = zext i1 %p_Result_0_30 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 343 'zext' 'zext_ln791_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%p_Result_0_31 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 32) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 344 'bitselect' 'p_Result_0_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln791_32 = zext i1 %p_Result_0_31 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 345 'zext' 'zext_ln791_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%p_Result_0_32 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 33) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 346 'bitselect' 'p_Result_0_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln791_33 = zext i1 %p_Result_0_32 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 347 'zext' 'zext_ln791_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%p_Result_0_33 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 34) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 348 'bitselect' 'p_Result_0_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln791_34 = zext i1 %p_Result_0_33 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 349 'zext' 'zext_ln791_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%p_Result_0_34 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 35) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 350 'bitselect' 'p_Result_0_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln791_35 = zext i1 %p_Result_0_34 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 351 'zext' 'zext_ln791_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%p_Result_0_35 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 36) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 352 'bitselect' 'p_Result_0_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln791_36 = zext i1 %p_Result_0_35 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 353 'zext' 'zext_ln791_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%p_Result_0_36 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 37) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 354 'bitselect' 'p_Result_0_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln791_37 = zext i1 %p_Result_0_36 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 355 'zext' 'zext_ln791_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%p_Result_0_37 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 38) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 356 'bitselect' 'p_Result_0_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln791_38 = zext i1 %p_Result_0_37 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 357 'zext' 'zext_ln791_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%p_Result_0_38 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 39) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 358 'bitselect' 'p_Result_0_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln791_39 = zext i1 %p_Result_0_38 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 359 'zext' 'zext_ln791_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%p_Result_0_39 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 40) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 360 'bitselect' 'p_Result_0_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln791_40 = zext i1 %p_Result_0_39 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 361 'zext' 'zext_ln791_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%p_Result_0_40 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 41) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 362 'bitselect' 'p_Result_0_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln791_41 = zext i1 %p_Result_0_40 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 363 'zext' 'zext_ln791_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%p_Result_0_41 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 42) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 364 'bitselect' 'p_Result_0_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln791_42 = zext i1 %p_Result_0_41 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 365 'zext' 'zext_ln791_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%p_Result_0_42 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 43) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 366 'bitselect' 'p_Result_0_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln791_43 = zext i1 %p_Result_0_42 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 367 'zext' 'zext_ln791_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%p_Result_0_43 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 44) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 368 'bitselect' 'p_Result_0_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln791_44 = zext i1 %p_Result_0_43 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 369 'zext' 'zext_ln791_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%p_Result_0_44 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 45) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 370 'bitselect' 'p_Result_0_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln791_45 = zext i1 %p_Result_0_44 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 371 'zext' 'zext_ln791_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%p_Result_0_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 46) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 372 'bitselect' 'p_Result_0_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln791_46 = zext i1 %p_Result_0_45 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 373 'zext' 'zext_ln791_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%p_Result_0_46 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 47) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 374 'bitselect' 'p_Result_0_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln791_47 = zext i1 %p_Result_0_46 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 375 'zext' 'zext_ln791_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%p_Result_0_47 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357, i32 48) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 376 'bitselect' 'p_Result_0_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i1 %p_Result_0_47 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 377 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i2 %zext_ln791_47, %zext_ln791_45" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 378 'add' 'add_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 379 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_1 = add i2 %add_ln700, %zext_ln791_46" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 379 'add' 'add_ln700_1' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i2 %add_ln700_1 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 380 'zext' 'zext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_2 = add i2 %zext_ln791_44, %zext_ln791_43" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 381 'add' 'add_ln700_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 382 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_3 = add i2 %add_ln700_2, %zext_ln791_42" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 382 'add' 'add_ln700_3' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i2 %add_ln700_3 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 383 'zext' 'zext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (1.56ns)   --->   "%add_ln700_4 = add i3 %zext_ln700_2, %zext_ln700_1" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 384 'add' 'add_ln700_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_5 = add i2 %zext_ln791_38, %zext_ln791_37" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 385 'add' 'add_ln700_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 386 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_6 = add i2 %add_ln700_5, %zext_ln791_36" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 386 'add' 'add_ln700_6' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln700_4 = zext i2 %add_ln700_6 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 387 'zext' 'zext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_7 = add i2 %zext_ln791_41, %zext_ln791_40" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 388 'add' 'add_ln700_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 389 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_8 = add i2 %add_ln700_7, %zext_ln791_39" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 389 'add' 'add_ln700_8' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln700_5 = zext i2 %add_ln700_8 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 390 'zext' 'zext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (1.56ns)   --->   "%add_ln700_9 = add i3 %zext_ln700_5, %zext_ln700_4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 391 'add' 'add_ln700_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_11 = add i2 %zext_ln791_26, %zext_ln791_25" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 392 'add' 'add_ln700_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 393 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_12 = add i2 %add_ln700_11, %zext_ln791_24" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 393 'add' 'add_ln700_12' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln700_8 = zext i2 %add_ln700_12 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 394 'zext' 'zext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_13 = add i2 %zext_ln791_29, %zext_ln791_28" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 395 'add' 'add_ln700_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 396 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_14 = add i2 %add_ln700_13, %zext_ln791_27" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 396 'add' 'add_ln700_14' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln700_9 = zext i2 %add_ln700_14 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 397 'zext' 'zext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (1.56ns)   --->   "%add_ln700_15 = add i3 %zext_ln700_9, %zext_ln700_8" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 398 'add' 'add_ln700_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_16 = add i2 %zext_ln791_32, %zext_ln791_31" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 399 'add' 'add_ln700_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 400 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_17 = add i2 %add_ln700_16, %zext_ln791_30" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 400 'add' 'add_ln700_17' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln700_11 = zext i2 %add_ln700_17 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 401 'zext' 'zext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_18 = add i2 %zext_ln791_35, %zext_ln791_34" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 402 'add' 'add_ln700_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 403 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_19 = add i2 %add_ln700_18, %zext_ln791_33" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 403 'add' 'add_ln700_19' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln700_12 = zext i2 %add_ln700_19 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 404 'zext' 'zext_ln700_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (1.56ns)   --->   "%add_ln700_20 = add i3 %zext_ln700_12, %zext_ln700_11" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 405 'add' 'add_ln700_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_23 = add i2 %zext_ln791_2, %zext_ln791" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 406 'add' 'add_ln700_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 407 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_24 = add i2 %add_ln700_23, %zext_ln791_1" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 407 'add' 'add_ln700_24' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln700_16 = zext i2 %add_ln700_24 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 408 'zext' 'zext_ln700_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_25 = add i2 %zext_ln791_5, %zext_ln791_4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 409 'add' 'add_ln700_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 410 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_26 = add i2 %add_ln700_25, %zext_ln791_3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 410 'add' 'add_ln700_26' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln700_17 = zext i2 %add_ln700_26 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 411 'zext' 'zext_ln700_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (1.56ns)   --->   "%add_ln700_27 = add i3 %zext_ln700_17, %zext_ln700_16" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 412 'add' 'add_ln700_27' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_28 = add i2 %zext_ln791_8, %zext_ln791_7" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 413 'add' 'add_ln700_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 414 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_29 = add i2 %add_ln700_28, %zext_ln791_6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 414 'add' 'add_ln700_29' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln700_19 = zext i2 %add_ln700_29 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 415 'zext' 'zext_ln700_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_30 = add i2 %zext_ln791_11, %zext_ln791_10" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 416 'add' 'add_ln700_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 417 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_31 = add i2 %add_ln700_30, %zext_ln791_9" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 417 'add' 'add_ln700_31' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln700_20 = zext i2 %add_ln700_31 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 418 'zext' 'zext_ln700_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (1.56ns)   --->   "%add_ln700_32 = add i3 %zext_ln700_20, %zext_ln700_19" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 419 'add' 'add_ln700_32' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_34 = add i2 %zext_ln791_14, %zext_ln791_13" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 420 'add' 'add_ln700_34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 421 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_35 = add i2 %add_ln700_34, %zext_ln791_12" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 421 'add' 'add_ln700_35' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln700_23 = zext i2 %add_ln700_35 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 422 'zext' 'zext_ln700_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_36 = add i2 %zext_ln791_17, %zext_ln791_16" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 423 'add' 'add_ln700_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 424 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_37 = add i2 %add_ln700_36, %zext_ln791_15" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 424 'add' 'add_ln700_37' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln700_24 = zext i2 %add_ln700_37 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 425 'zext' 'zext_ln700_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (1.56ns)   --->   "%add_ln700_38 = add i3 %zext_ln700_24, %zext_ln700_23" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 426 'add' 'add_ln700_38' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_39 = add i2 %zext_ln791_20, %zext_ln791_19" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 427 'add' 'add_ln700_39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 428 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_40 = add i2 %add_ln700_39, %zext_ln791_18" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 428 'add' 'add_ln700_40' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 429 [1/1] (1.56ns)   --->   "%add_ln700_41 = add i2 %zext_ln791_21, %zext_ln791_23" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 429 'add' 'add_ln700_41' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 430 [1/1] (1.56ns)   --->   "%add_ln700_42 = add i2 %zext_ln791_22, %zext_ln700" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 430 'add' 'add_ln700_42' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 431 [1/2] (3.25ns)   --->   "%training_data_V_1_lo = load i46* %training_data_V_1_ad, align 8" [digitrec.cpp:61]   --->   Operation 431 'load' 'training_data_V_1_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i46 %training_data_V_1_lo to i49" [digitrec.cpp:61]   --->   Operation 432 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (1.02ns)   --->   "%xor_ln1357_1 = xor i49 %zext_ln61_2, %input_V_read" [digitrec.cpp:86->digitrec.cpp:63]   --->   Operation 433 'xor' 'xor_ln1357_1' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 0) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 434 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln791_48 = zext i1 %p_Result_1 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 435 'zext' 'zext_ln791_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%p_Result_1_1 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 1) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 436 'bitselect' 'p_Result_1_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln791_49 = zext i1 %p_Result_1_1 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 437 'zext' 'zext_ln791_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%p_Result_1_2 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 2) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 438 'bitselect' 'p_Result_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln791_50 = zext i1 %p_Result_1_2 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 439 'zext' 'zext_ln791_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%p_Result_1_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 3) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 440 'bitselect' 'p_Result_1_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln791_51 = zext i1 %p_Result_1_3 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 441 'zext' 'zext_ln791_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%p_Result_1_4 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 4) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 442 'bitselect' 'p_Result_1_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln791_52 = zext i1 %p_Result_1_4 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 443 'zext' 'zext_ln791_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%p_Result_1_5 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 5) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 444 'bitselect' 'p_Result_1_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln791_53 = zext i1 %p_Result_1_5 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 445 'zext' 'zext_ln791_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%p_Result_1_6 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 6) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 446 'bitselect' 'p_Result_1_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln791_54 = zext i1 %p_Result_1_6 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 447 'zext' 'zext_ln791_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%p_Result_1_7 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 7) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 448 'bitselect' 'p_Result_1_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln791_55 = zext i1 %p_Result_1_7 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 449 'zext' 'zext_ln791_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%p_Result_1_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 8) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 450 'bitselect' 'p_Result_1_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln791_56 = zext i1 %p_Result_1_8 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 451 'zext' 'zext_ln791_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "%p_Result_1_9 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 9) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 452 'bitselect' 'p_Result_1_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln791_57 = zext i1 %p_Result_1_9 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 453 'zext' 'zext_ln791_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (0.00ns)   --->   "%p_Result_1_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 10) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 454 'bitselect' 'p_Result_1_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln791_58 = zext i1 %p_Result_1_s to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 455 'zext' 'zext_ln791_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%p_Result_1_10 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 11) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 456 'bitselect' 'p_Result_1_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln791_59 = zext i1 %p_Result_1_10 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 457 'zext' 'zext_ln791_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 458 [1/1] (0.00ns)   --->   "%p_Result_1_11 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 12) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 458 'bitselect' 'p_Result_1_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln791_60 = zext i1 %p_Result_1_11 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 459 'zext' 'zext_ln791_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 460 [1/1] (0.00ns)   --->   "%p_Result_1_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 13) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 460 'bitselect' 'p_Result_1_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln791_61 = zext i1 %p_Result_1_12 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 461 'zext' 'zext_ln791_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 462 [1/1] (0.00ns)   --->   "%p_Result_1_13 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 14) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 462 'bitselect' 'p_Result_1_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln791_62 = zext i1 %p_Result_1_13 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 463 'zext' 'zext_ln791_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 464 [1/1] (0.00ns)   --->   "%p_Result_1_14 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 15) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 464 'bitselect' 'p_Result_1_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln791_63 = zext i1 %p_Result_1_14 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 465 'zext' 'zext_ln791_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 466 [1/1] (0.00ns)   --->   "%p_Result_1_15 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 16) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 466 'bitselect' 'p_Result_1_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln791_64 = zext i1 %p_Result_1_15 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 467 'zext' 'zext_ln791_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%p_Result_1_16 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 17) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 468 'bitselect' 'p_Result_1_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln791_65 = zext i1 %p_Result_1_16 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 469 'zext' 'zext_ln791_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%p_Result_1_17 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 18) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 470 'bitselect' 'p_Result_1_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln791_66 = zext i1 %p_Result_1_17 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 471 'zext' 'zext_ln791_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%p_Result_1_18 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 19) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 472 'bitselect' 'p_Result_1_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln791_67 = zext i1 %p_Result_1_18 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 473 'zext' 'zext_ln791_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%p_Result_1_19 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 20) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 474 'bitselect' 'p_Result_1_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln791_68 = zext i1 %p_Result_1_19 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 475 'zext' 'zext_ln791_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%p_Result_1_20 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 21) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 476 'bitselect' 'p_Result_1_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln791_69 = zext i1 %p_Result_1_20 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 477 'zext' 'zext_ln791_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%p_Result_1_21 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 22) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 478 'bitselect' 'p_Result_1_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln791_70 = zext i1 %p_Result_1_21 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 479 'zext' 'zext_ln791_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%p_Result_1_22 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 23) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 480 'bitselect' 'p_Result_1_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln791_71 = zext i1 %p_Result_1_22 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 481 'zext' 'zext_ln791_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%p_Result_1_23 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 24) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 482 'bitselect' 'p_Result_1_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln791_72 = zext i1 %p_Result_1_23 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 483 'zext' 'zext_ln791_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 484 [1/1] (0.00ns)   --->   "%p_Result_1_24 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 25) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 484 'bitselect' 'p_Result_1_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln791_73 = zext i1 %p_Result_1_24 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 485 'zext' 'zext_ln791_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%p_Result_1_25 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 26) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 486 'bitselect' 'p_Result_1_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln791_74 = zext i1 %p_Result_1_25 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 487 'zext' 'zext_ln791_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 488 [1/1] (0.00ns)   --->   "%p_Result_1_26 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 27) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 488 'bitselect' 'p_Result_1_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln791_75 = zext i1 %p_Result_1_26 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 489 'zext' 'zext_ln791_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 490 [1/1] (0.00ns)   --->   "%p_Result_1_27 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 28) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 490 'bitselect' 'p_Result_1_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln791_76 = zext i1 %p_Result_1_27 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 491 'zext' 'zext_ln791_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 492 [1/1] (0.00ns)   --->   "%p_Result_1_28 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 29) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 492 'bitselect' 'p_Result_1_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln791_77 = zext i1 %p_Result_1_28 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 493 'zext' 'zext_ln791_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 494 [1/1] (0.00ns)   --->   "%p_Result_1_29 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 30) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 494 'bitselect' 'p_Result_1_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln791_78 = zext i1 %p_Result_1_29 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 495 'zext' 'zext_ln791_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%p_Result_1_30 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 31) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 496 'bitselect' 'p_Result_1_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln791_79 = zext i1 %p_Result_1_30 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 497 'zext' 'zext_ln791_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%p_Result_1_31 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 32) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 498 'bitselect' 'p_Result_1_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln791_80 = zext i1 %p_Result_1_31 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 499 'zext' 'zext_ln791_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%p_Result_1_32 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 33) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 500 'bitselect' 'p_Result_1_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln791_81 = zext i1 %p_Result_1_32 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 501 'zext' 'zext_ln791_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%p_Result_1_33 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 34) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 502 'bitselect' 'p_Result_1_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln791_82 = zext i1 %p_Result_1_33 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 503 'zext' 'zext_ln791_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 504 [1/1] (0.00ns)   --->   "%p_Result_1_34 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 35) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 504 'bitselect' 'p_Result_1_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln791_83 = zext i1 %p_Result_1_34 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 505 'zext' 'zext_ln791_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 506 [1/1] (0.00ns)   --->   "%p_Result_1_35 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 36) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 506 'bitselect' 'p_Result_1_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln791_84 = zext i1 %p_Result_1_35 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 507 'zext' 'zext_ln791_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 508 [1/1] (0.00ns)   --->   "%p_Result_1_36 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 37) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 508 'bitselect' 'p_Result_1_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln791_85 = zext i1 %p_Result_1_36 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 509 'zext' 'zext_ln791_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 510 [1/1] (0.00ns)   --->   "%p_Result_1_37 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 38) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 510 'bitselect' 'p_Result_1_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln791_86 = zext i1 %p_Result_1_37 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 511 'zext' 'zext_ln791_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 512 [1/1] (0.00ns)   --->   "%p_Result_1_38 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 39) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 512 'bitselect' 'p_Result_1_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln791_87 = zext i1 %p_Result_1_38 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 513 'zext' 'zext_ln791_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 514 [1/1] (0.00ns)   --->   "%p_Result_1_39 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 40) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 514 'bitselect' 'p_Result_1_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln791_88 = zext i1 %p_Result_1_39 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 515 'zext' 'zext_ln791_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 516 [1/1] (0.00ns)   --->   "%p_Result_1_40 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 41) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 516 'bitselect' 'p_Result_1_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln791_89 = zext i1 %p_Result_1_40 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 517 'zext' 'zext_ln791_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 518 [1/1] (0.00ns)   --->   "%p_Result_1_41 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 42) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 518 'bitselect' 'p_Result_1_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln791_90 = zext i1 %p_Result_1_41 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 519 'zext' 'zext_ln791_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 520 [1/1] (0.00ns)   --->   "%p_Result_1_42 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 43) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 520 'bitselect' 'p_Result_1_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln791_91 = zext i1 %p_Result_1_42 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 521 'zext' 'zext_ln791_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 522 [1/1] (0.00ns)   --->   "%p_Result_1_43 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 44) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 522 'bitselect' 'p_Result_1_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln791_92 = zext i1 %p_Result_1_43 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 523 'zext' 'zext_ln791_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 524 [1/1] (0.00ns)   --->   "%p_Result_1_44 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 45) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 524 'bitselect' 'p_Result_1_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln791_93 = zext i1 %p_Result_1_44 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 525 'zext' 'zext_ln791_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 526 [1/1] (0.00ns)   --->   "%p_Result_1_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 46) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 526 'bitselect' 'p_Result_1_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln791_94 = zext i1 %p_Result_1_45 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 527 'zext' 'zext_ln791_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 528 [1/1] (0.00ns)   --->   "%p_Result_1_46 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 47) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 528 'bitselect' 'p_Result_1_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln791_95 = zext i1 %p_Result_1_46 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 529 'zext' 'zext_ln791_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 530 [1/1] (0.00ns)   --->   "%p_Result_1_47 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_1, i32 48) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 530 'bitselect' 'p_Result_1_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln700_32 = zext i1 %p_Result_1_47 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 531 'zext' 'zext_ln700_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_48 = add i2 %zext_ln791_95, %zext_ln791_93" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 532 'add' 'add_ln700_48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 533 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_49 = add i2 %add_ln700_48, %zext_ln791_94" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 533 'add' 'add_ln700_49' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln700_33 = zext i2 %add_ln700_49 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 534 'zext' 'zext_ln700_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_50 = add i2 %zext_ln791_92, %zext_ln791_91" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 535 'add' 'add_ln700_50' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 536 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_51 = add i2 %add_ln700_50, %zext_ln791_90" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 536 'add' 'add_ln700_51' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln700_34 = zext i2 %add_ln700_51 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 537 'zext' 'zext_ln700_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 538 [1/1] (1.56ns)   --->   "%add_ln700_52 = add i3 %zext_ln700_34, %zext_ln700_33" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 538 'add' 'add_ln700_52' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_53 = add i2 %zext_ln791_86, %zext_ln791_85" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 539 'add' 'add_ln700_53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 540 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_54 = add i2 %add_ln700_53, %zext_ln791_84" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 540 'add' 'add_ln700_54' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln700_36 = zext i2 %add_ln700_54 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 541 'zext' 'zext_ln700_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_55 = add i2 %zext_ln791_89, %zext_ln791_88" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 542 'add' 'add_ln700_55' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 543 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_56 = add i2 %add_ln700_55, %zext_ln791_87" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 543 'add' 'add_ln700_56' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln700_37 = zext i2 %add_ln700_56 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 544 'zext' 'zext_ln700_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 545 [1/1] (1.56ns)   --->   "%add_ln700_57 = add i3 %zext_ln700_37, %zext_ln700_36" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 545 'add' 'add_ln700_57' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_59 = add i2 %zext_ln791_74, %zext_ln791_73" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 546 'add' 'add_ln700_59' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 547 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_60 = add i2 %add_ln700_59, %zext_ln791_72" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 547 'add' 'add_ln700_60' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln700_40 = zext i2 %add_ln700_60 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 548 'zext' 'zext_ln700_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_61 = add i2 %zext_ln791_77, %zext_ln791_76" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 549 'add' 'add_ln700_61' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 550 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_62 = add i2 %add_ln700_61, %zext_ln791_75" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 550 'add' 'add_ln700_62' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln700_41 = zext i2 %add_ln700_62 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 551 'zext' 'zext_ln700_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 552 [1/1] (1.56ns)   --->   "%add_ln700_63 = add i3 %zext_ln700_41, %zext_ln700_40" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 552 'add' 'add_ln700_63' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_64 = add i2 %zext_ln791_80, %zext_ln791_79" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 553 'add' 'add_ln700_64' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 554 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_65 = add i2 %add_ln700_64, %zext_ln791_78" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 554 'add' 'add_ln700_65' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln700_43 = zext i2 %add_ln700_65 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 555 'zext' 'zext_ln700_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_66 = add i2 %zext_ln791_83, %zext_ln791_82" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 556 'add' 'add_ln700_66' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 557 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_67 = add i2 %add_ln700_66, %zext_ln791_81" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 557 'add' 'add_ln700_67' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln700_44 = zext i2 %add_ln700_67 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 558 'zext' 'zext_ln700_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 559 [1/1] (1.56ns)   --->   "%add_ln700_68 = add i3 %zext_ln700_44, %zext_ln700_43" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 559 'add' 'add_ln700_68' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_71 = add i2 %zext_ln791_50, %zext_ln791_48" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 560 'add' 'add_ln700_71' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 561 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_72 = add i2 %add_ln700_71, %zext_ln791_49" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 561 'add' 'add_ln700_72' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln700_48 = zext i2 %add_ln700_72 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 562 'zext' 'zext_ln700_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_73 = add i2 %zext_ln791_53, %zext_ln791_52" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 563 'add' 'add_ln700_73' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 564 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_74 = add i2 %add_ln700_73, %zext_ln791_51" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 564 'add' 'add_ln700_74' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln700_49 = zext i2 %add_ln700_74 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 565 'zext' 'zext_ln700_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 566 [1/1] (1.56ns)   --->   "%add_ln700_75 = add i3 %zext_ln700_49, %zext_ln700_48" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 566 'add' 'add_ln700_75' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_76 = add i2 %zext_ln791_56, %zext_ln791_55" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 567 'add' 'add_ln700_76' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 568 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_77 = add i2 %add_ln700_76, %zext_ln791_54" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 568 'add' 'add_ln700_77' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln700_51 = zext i2 %add_ln700_77 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 569 'zext' 'zext_ln700_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_78 = add i2 %zext_ln791_59, %zext_ln791_58" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 570 'add' 'add_ln700_78' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 571 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_79 = add i2 %add_ln700_78, %zext_ln791_57" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 571 'add' 'add_ln700_79' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln700_52 = zext i2 %add_ln700_79 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 572 'zext' 'zext_ln700_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 573 [1/1] (1.56ns)   --->   "%add_ln700_80 = add i3 %zext_ln700_52, %zext_ln700_51" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 573 'add' 'add_ln700_80' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_82 = add i2 %zext_ln791_62, %zext_ln791_61" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 574 'add' 'add_ln700_82' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 575 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_83 = add i2 %add_ln700_82, %zext_ln791_60" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 575 'add' 'add_ln700_83' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln700_55 = zext i2 %add_ln700_83 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 576 'zext' 'zext_ln700_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_84 = add i2 %zext_ln791_65, %zext_ln791_64" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 577 'add' 'add_ln700_84' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 578 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_85 = add i2 %add_ln700_84, %zext_ln791_63" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 578 'add' 'add_ln700_85' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln700_56 = zext i2 %add_ln700_85 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 579 'zext' 'zext_ln700_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 580 [1/1] (1.56ns)   --->   "%add_ln700_86 = add i3 %zext_ln700_56, %zext_ln700_55" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 580 'add' 'add_ln700_86' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_87 = add i2 %zext_ln791_68, %zext_ln791_67" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 581 'add' 'add_ln700_87' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 582 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_88 = add i2 %add_ln700_87, %zext_ln791_66" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 582 'add' 'add_ln700_88' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 583 [1/1] (1.56ns)   --->   "%add_ln700_89 = add i2 %zext_ln791_69, %zext_ln791_71" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 583 'add' 'add_ln700_89' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 584 [1/1] (1.56ns)   --->   "%add_ln700_90 = add i2 %zext_ln791_70, %zext_ln700_32" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 584 'add' 'add_ln700_90' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 585 [1/2] (3.25ns)   --->   "%training_data_V_2_lo = load i47* %training_data_V_2_ad, align 8" [digitrec.cpp:61]   --->   Operation 585 'load' 'training_data_V_2_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_6 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i47 %training_data_V_2_lo to i49" [digitrec.cpp:61]   --->   Operation 586 'zext' 'zext_ln61_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 587 [1/1] (1.02ns)   --->   "%xor_ln1357_2 = xor i49 %zext_ln61_3, %input_V_read" [digitrec.cpp:86->digitrec.cpp:63]   --->   Operation 587 'xor' 'xor_ln1357_2' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 588 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 0) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 588 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln791_96 = zext i1 %p_Result_2 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 589 'zext' 'zext_ln791_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 590 [1/1] (0.00ns)   --->   "%p_Result_2_1 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 1) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 590 'bitselect' 'p_Result_2_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln791_97 = zext i1 %p_Result_2_1 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 591 'zext' 'zext_ln791_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 592 [1/1] (0.00ns)   --->   "%p_Result_2_2 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 2) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 592 'bitselect' 'p_Result_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln791_98 = zext i1 %p_Result_2_2 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 593 'zext' 'zext_ln791_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 594 [1/1] (0.00ns)   --->   "%p_Result_2_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 3) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 594 'bitselect' 'p_Result_2_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln791_99 = zext i1 %p_Result_2_3 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 595 'zext' 'zext_ln791_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 596 [1/1] (0.00ns)   --->   "%p_Result_2_4 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 4) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 596 'bitselect' 'p_Result_2_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln791_100 = zext i1 %p_Result_2_4 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 597 'zext' 'zext_ln791_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 598 [1/1] (0.00ns)   --->   "%p_Result_2_5 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 5) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 598 'bitselect' 'p_Result_2_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln791_101 = zext i1 %p_Result_2_5 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 599 'zext' 'zext_ln791_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 600 [1/1] (0.00ns)   --->   "%p_Result_2_6 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 6) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 600 'bitselect' 'p_Result_2_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln791_102 = zext i1 %p_Result_2_6 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 601 'zext' 'zext_ln791_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 602 [1/1] (0.00ns)   --->   "%p_Result_2_7 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 7) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 602 'bitselect' 'p_Result_2_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln791_103 = zext i1 %p_Result_2_7 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 603 'zext' 'zext_ln791_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 604 [1/1] (0.00ns)   --->   "%p_Result_2_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 8) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 604 'bitselect' 'p_Result_2_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln791_104 = zext i1 %p_Result_2_8 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 605 'zext' 'zext_ln791_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 606 [1/1] (0.00ns)   --->   "%p_Result_2_9 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 9) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 606 'bitselect' 'p_Result_2_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln791_105 = zext i1 %p_Result_2_9 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 607 'zext' 'zext_ln791_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 608 [1/1] (0.00ns)   --->   "%p_Result_2_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 10) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 608 'bitselect' 'p_Result_2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln791_106 = zext i1 %p_Result_2_s to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 609 'zext' 'zext_ln791_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 610 [1/1] (0.00ns)   --->   "%p_Result_2_10 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 11) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 610 'bitselect' 'p_Result_2_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln791_107 = zext i1 %p_Result_2_10 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 611 'zext' 'zext_ln791_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 612 [1/1] (0.00ns)   --->   "%p_Result_2_11 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 12) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 612 'bitselect' 'p_Result_2_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln791_108 = zext i1 %p_Result_2_11 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 613 'zext' 'zext_ln791_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 614 [1/1] (0.00ns)   --->   "%p_Result_2_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 13) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 614 'bitselect' 'p_Result_2_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln791_109 = zext i1 %p_Result_2_12 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 615 'zext' 'zext_ln791_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 616 [1/1] (0.00ns)   --->   "%p_Result_2_13 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 14) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 616 'bitselect' 'p_Result_2_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln791_110 = zext i1 %p_Result_2_13 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 617 'zext' 'zext_ln791_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 618 [1/1] (0.00ns)   --->   "%p_Result_2_14 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 15) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 618 'bitselect' 'p_Result_2_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln791_111 = zext i1 %p_Result_2_14 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 619 'zext' 'zext_ln791_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 620 [1/1] (0.00ns)   --->   "%p_Result_2_15 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 16) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 620 'bitselect' 'p_Result_2_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln791_112 = zext i1 %p_Result_2_15 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 621 'zext' 'zext_ln791_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 622 [1/1] (0.00ns)   --->   "%p_Result_2_16 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 17) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 622 'bitselect' 'p_Result_2_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln791_113 = zext i1 %p_Result_2_16 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 623 'zext' 'zext_ln791_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 624 [1/1] (0.00ns)   --->   "%p_Result_2_17 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 18) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 624 'bitselect' 'p_Result_2_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln791_114 = zext i1 %p_Result_2_17 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 625 'zext' 'zext_ln791_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 626 [1/1] (0.00ns)   --->   "%p_Result_2_18 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 19) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 626 'bitselect' 'p_Result_2_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln791_115 = zext i1 %p_Result_2_18 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 627 'zext' 'zext_ln791_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 628 [1/1] (0.00ns)   --->   "%p_Result_2_19 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 20) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 628 'bitselect' 'p_Result_2_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln791_116 = zext i1 %p_Result_2_19 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 629 'zext' 'zext_ln791_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 630 [1/1] (0.00ns)   --->   "%p_Result_2_20 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 21) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 630 'bitselect' 'p_Result_2_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln791_117 = zext i1 %p_Result_2_20 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 631 'zext' 'zext_ln791_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 632 [1/1] (0.00ns)   --->   "%p_Result_2_21 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 22) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 632 'bitselect' 'p_Result_2_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln791_118 = zext i1 %p_Result_2_21 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 633 'zext' 'zext_ln791_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 634 [1/1] (0.00ns)   --->   "%p_Result_2_22 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 23) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 634 'bitselect' 'p_Result_2_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln791_119 = zext i1 %p_Result_2_22 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 635 'zext' 'zext_ln791_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 636 [1/1] (0.00ns)   --->   "%p_Result_2_23 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 24) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 636 'bitselect' 'p_Result_2_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln791_120 = zext i1 %p_Result_2_23 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 637 'zext' 'zext_ln791_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 638 [1/1] (0.00ns)   --->   "%p_Result_2_24 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 25) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 638 'bitselect' 'p_Result_2_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln791_121 = zext i1 %p_Result_2_24 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 639 'zext' 'zext_ln791_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 640 [1/1] (0.00ns)   --->   "%p_Result_2_25 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 26) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 640 'bitselect' 'p_Result_2_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln791_122 = zext i1 %p_Result_2_25 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 641 'zext' 'zext_ln791_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 642 [1/1] (0.00ns)   --->   "%p_Result_2_26 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 27) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 642 'bitselect' 'p_Result_2_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln791_123 = zext i1 %p_Result_2_26 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 643 'zext' 'zext_ln791_123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 644 [1/1] (0.00ns)   --->   "%p_Result_2_27 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 28) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 644 'bitselect' 'p_Result_2_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln791_124 = zext i1 %p_Result_2_27 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 645 'zext' 'zext_ln791_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 646 [1/1] (0.00ns)   --->   "%p_Result_2_28 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 29) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 646 'bitselect' 'p_Result_2_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln791_125 = zext i1 %p_Result_2_28 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 647 'zext' 'zext_ln791_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 648 [1/1] (0.00ns)   --->   "%p_Result_2_29 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 30) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 648 'bitselect' 'p_Result_2_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln791_126 = zext i1 %p_Result_2_29 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 649 'zext' 'zext_ln791_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 650 [1/1] (0.00ns)   --->   "%p_Result_2_30 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 31) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 650 'bitselect' 'p_Result_2_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln791_127 = zext i1 %p_Result_2_30 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 651 'zext' 'zext_ln791_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 652 [1/1] (0.00ns)   --->   "%p_Result_2_31 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 32) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 652 'bitselect' 'p_Result_2_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln791_128 = zext i1 %p_Result_2_31 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 653 'zext' 'zext_ln791_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 654 [1/1] (0.00ns)   --->   "%p_Result_2_32 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 33) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 654 'bitselect' 'p_Result_2_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln791_129 = zext i1 %p_Result_2_32 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 655 'zext' 'zext_ln791_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 656 [1/1] (0.00ns)   --->   "%p_Result_2_33 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 34) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 656 'bitselect' 'p_Result_2_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln791_130 = zext i1 %p_Result_2_33 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 657 'zext' 'zext_ln791_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 658 [1/1] (0.00ns)   --->   "%p_Result_2_34 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 35) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 658 'bitselect' 'p_Result_2_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln791_131 = zext i1 %p_Result_2_34 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 659 'zext' 'zext_ln791_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 660 [1/1] (0.00ns)   --->   "%p_Result_2_35 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 36) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 660 'bitselect' 'p_Result_2_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln791_132 = zext i1 %p_Result_2_35 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 661 'zext' 'zext_ln791_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 662 [1/1] (0.00ns)   --->   "%p_Result_2_36 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 37) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 662 'bitselect' 'p_Result_2_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln791_133 = zext i1 %p_Result_2_36 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 663 'zext' 'zext_ln791_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 664 [1/1] (0.00ns)   --->   "%p_Result_2_37 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 38) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 664 'bitselect' 'p_Result_2_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln791_134 = zext i1 %p_Result_2_37 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 665 'zext' 'zext_ln791_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 666 [1/1] (0.00ns)   --->   "%p_Result_2_38 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 39) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 666 'bitselect' 'p_Result_2_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln791_135 = zext i1 %p_Result_2_38 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 667 'zext' 'zext_ln791_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 668 [1/1] (0.00ns)   --->   "%p_Result_2_39 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 40) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 668 'bitselect' 'p_Result_2_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln791_136 = zext i1 %p_Result_2_39 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 669 'zext' 'zext_ln791_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 670 [1/1] (0.00ns)   --->   "%p_Result_2_40 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 41) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 670 'bitselect' 'p_Result_2_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln791_137 = zext i1 %p_Result_2_40 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 671 'zext' 'zext_ln791_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 672 [1/1] (0.00ns)   --->   "%p_Result_2_41 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 42) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 672 'bitselect' 'p_Result_2_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln791_138 = zext i1 %p_Result_2_41 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 673 'zext' 'zext_ln791_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 674 [1/1] (0.00ns)   --->   "%p_Result_2_42 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 43) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 674 'bitselect' 'p_Result_2_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln791_139 = zext i1 %p_Result_2_42 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 675 'zext' 'zext_ln791_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 676 [1/1] (0.00ns)   --->   "%p_Result_2_43 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 44) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 676 'bitselect' 'p_Result_2_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln791_140 = zext i1 %p_Result_2_43 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 677 'zext' 'zext_ln791_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 678 [1/1] (0.00ns)   --->   "%p_Result_2_44 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 45) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 678 'bitselect' 'p_Result_2_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln791_141 = zext i1 %p_Result_2_44 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 679 'zext' 'zext_ln791_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 680 [1/1] (0.00ns)   --->   "%p_Result_2_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 46) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 680 'bitselect' 'p_Result_2_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln791_142 = zext i1 %p_Result_2_45 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 681 'zext' 'zext_ln791_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 682 [1/1] (0.00ns)   --->   "%p_Result_2_46 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 47) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 682 'bitselect' 'p_Result_2_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln791_143 = zext i1 %p_Result_2_46 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 683 'zext' 'zext_ln791_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 684 [1/1] (0.00ns)   --->   "%p_Result_2_47 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_2, i32 48) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 684 'bitselect' 'p_Result_2_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln700_64 = zext i1 %p_Result_2_47 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 685 'zext' 'zext_ln700_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_96 = add i2 %zext_ln791_143, %zext_ln791_141" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 686 'add' 'add_ln700_96' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 687 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_97 = add i2 %add_ln700_96, %zext_ln791_142" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 687 'add' 'add_ln700_97' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln700_65 = zext i2 %add_ln700_97 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 688 'zext' 'zext_ln700_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_98 = add i2 %zext_ln791_140, %zext_ln791_139" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 689 'add' 'add_ln700_98' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 690 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_99 = add i2 %add_ln700_98, %zext_ln791_138" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 690 'add' 'add_ln700_99' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln700_66 = zext i2 %add_ln700_99 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 691 'zext' 'zext_ln700_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 692 [1/1] (1.56ns)   --->   "%add_ln700_100 = add i3 %zext_ln700_66, %zext_ln700_65" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 692 'add' 'add_ln700_100' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_101 = add i2 %zext_ln791_134, %zext_ln791_133" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 693 'add' 'add_ln700_101' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 694 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_102 = add i2 %add_ln700_101, %zext_ln791_132" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 694 'add' 'add_ln700_102' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln700_68 = zext i2 %add_ln700_102 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 695 'zext' 'zext_ln700_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_103 = add i2 %zext_ln791_137, %zext_ln791_136" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 696 'add' 'add_ln700_103' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 697 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_104 = add i2 %add_ln700_103, %zext_ln791_135" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 697 'add' 'add_ln700_104' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln700_69 = zext i2 %add_ln700_104 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 698 'zext' 'zext_ln700_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 699 [1/1] (1.56ns)   --->   "%add_ln700_105 = add i3 %zext_ln700_69, %zext_ln700_68" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 699 'add' 'add_ln700_105' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_107 = add i2 %zext_ln791_122, %zext_ln791_121" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 700 'add' 'add_ln700_107' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 701 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_108 = add i2 %add_ln700_107, %zext_ln791_120" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 701 'add' 'add_ln700_108' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln700_72 = zext i2 %add_ln700_108 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 702 'zext' 'zext_ln700_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_109 = add i2 %zext_ln791_125, %zext_ln791_124" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 703 'add' 'add_ln700_109' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 704 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_110 = add i2 %add_ln700_109, %zext_ln791_123" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 704 'add' 'add_ln700_110' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln700_73 = zext i2 %add_ln700_110 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 705 'zext' 'zext_ln700_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 706 [1/1] (1.56ns)   --->   "%add_ln700_111 = add i3 %zext_ln700_73, %zext_ln700_72" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 706 'add' 'add_ln700_111' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_112 = add i2 %zext_ln791_128, %zext_ln791_127" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 707 'add' 'add_ln700_112' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 708 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_113 = add i2 %add_ln700_112, %zext_ln791_126" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 708 'add' 'add_ln700_113' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln700_75 = zext i2 %add_ln700_113 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 709 'zext' 'zext_ln700_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_114 = add i2 %zext_ln791_131, %zext_ln791_130" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 710 'add' 'add_ln700_114' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 711 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_115 = add i2 %add_ln700_114, %zext_ln791_129" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 711 'add' 'add_ln700_115' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln700_76 = zext i2 %add_ln700_115 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 712 'zext' 'zext_ln700_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 713 [1/1] (1.56ns)   --->   "%add_ln700_116 = add i3 %zext_ln700_76, %zext_ln700_75" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 713 'add' 'add_ln700_116' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_119 = add i2 %zext_ln791_98, %zext_ln791_96" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 714 'add' 'add_ln700_119' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 715 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_120 = add i2 %add_ln700_119, %zext_ln791_97" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 715 'add' 'add_ln700_120' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln700_80 = zext i2 %add_ln700_120 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 716 'zext' 'zext_ln700_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_121 = add i2 %zext_ln791_101, %zext_ln791_100" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 717 'add' 'add_ln700_121' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 718 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_122 = add i2 %add_ln700_121, %zext_ln791_99" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 718 'add' 'add_ln700_122' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln700_81 = zext i2 %add_ln700_122 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 719 'zext' 'zext_ln700_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 720 [1/1] (1.56ns)   --->   "%add_ln700_123 = add i3 %zext_ln700_81, %zext_ln700_80" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 720 'add' 'add_ln700_123' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_124 = add i2 %zext_ln791_104, %zext_ln791_103" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 721 'add' 'add_ln700_124' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 722 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_125 = add i2 %add_ln700_124, %zext_ln791_102" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 722 'add' 'add_ln700_125' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln700_83 = zext i2 %add_ln700_125 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 723 'zext' 'zext_ln700_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_126 = add i2 %zext_ln791_107, %zext_ln791_106" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 724 'add' 'add_ln700_126' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 725 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_127 = add i2 %add_ln700_126, %zext_ln791_105" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 725 'add' 'add_ln700_127' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln700_84 = zext i2 %add_ln700_127 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 726 'zext' 'zext_ln700_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 727 [1/1] (1.56ns)   --->   "%add_ln700_128 = add i3 %zext_ln700_84, %zext_ln700_83" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 727 'add' 'add_ln700_128' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_130 = add i2 %zext_ln791_110, %zext_ln791_109" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 728 'add' 'add_ln700_130' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 729 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_131 = add i2 %add_ln700_130, %zext_ln791_108" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 729 'add' 'add_ln700_131' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln700_87 = zext i2 %add_ln700_131 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 730 'zext' 'zext_ln700_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_132 = add i2 %zext_ln791_113, %zext_ln791_112" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 731 'add' 'add_ln700_132' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 732 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_133 = add i2 %add_ln700_132, %zext_ln791_111" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 732 'add' 'add_ln700_133' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln700_88 = zext i2 %add_ln700_133 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 733 'zext' 'zext_ln700_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 734 [1/1] (1.56ns)   --->   "%add_ln700_134 = add i3 %zext_ln700_88, %zext_ln700_87" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 734 'add' 'add_ln700_134' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_135 = add i2 %zext_ln791_116, %zext_ln791_115" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 735 'add' 'add_ln700_135' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 736 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_136 = add i2 %add_ln700_135, %zext_ln791_114" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 736 'add' 'add_ln700_136' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 737 [1/1] (1.56ns)   --->   "%add_ln700_137 = add i2 %zext_ln791_117, %zext_ln791_119" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 737 'add' 'add_ln700_137' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 738 [1/1] (1.56ns)   --->   "%add_ln700_138 = add i2 %zext_ln791_118, %zext_ln700_64" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 738 'add' 'add_ln700_138' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 739 [1/2] (3.25ns)   --->   "%training_data_V_3_lo = load i47* %training_data_V_3_ad, align 8" [digitrec.cpp:61]   --->   Operation 739 'load' 'training_data_V_3_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_6 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i47 %training_data_V_3_lo to i49" [digitrec.cpp:61]   --->   Operation 740 'zext' 'zext_ln61_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 741 [1/1] (1.02ns)   --->   "%xor_ln1357_3 = xor i49 %zext_ln61_4, %input_V_read" [digitrec.cpp:86->digitrec.cpp:63]   --->   Operation 741 'xor' 'xor_ln1357_3' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 742 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 0) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 742 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln791_144 = zext i1 %p_Result_3 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 743 'zext' 'zext_ln791_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 744 [1/1] (0.00ns)   --->   "%p_Result_3_1 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 1) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 744 'bitselect' 'p_Result_3_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln791_145 = zext i1 %p_Result_3_1 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 745 'zext' 'zext_ln791_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 746 [1/1] (0.00ns)   --->   "%p_Result_3_2 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 2) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 746 'bitselect' 'p_Result_3_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln791_146 = zext i1 %p_Result_3_2 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 747 'zext' 'zext_ln791_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 748 [1/1] (0.00ns)   --->   "%p_Result_3_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 3) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 748 'bitselect' 'p_Result_3_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln791_147 = zext i1 %p_Result_3_3 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 749 'zext' 'zext_ln791_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 750 [1/1] (0.00ns)   --->   "%p_Result_3_4 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 4) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 750 'bitselect' 'p_Result_3_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln791_148 = zext i1 %p_Result_3_4 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 751 'zext' 'zext_ln791_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 752 [1/1] (0.00ns)   --->   "%p_Result_3_5 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 5) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 752 'bitselect' 'p_Result_3_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln791_149 = zext i1 %p_Result_3_5 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 753 'zext' 'zext_ln791_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 754 [1/1] (0.00ns)   --->   "%p_Result_3_6 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 6) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 754 'bitselect' 'p_Result_3_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln791_150 = zext i1 %p_Result_3_6 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 755 'zext' 'zext_ln791_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 756 [1/1] (0.00ns)   --->   "%p_Result_3_7 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 7) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 756 'bitselect' 'p_Result_3_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln791_151 = zext i1 %p_Result_3_7 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 757 'zext' 'zext_ln791_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 758 [1/1] (0.00ns)   --->   "%p_Result_3_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 8) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 758 'bitselect' 'p_Result_3_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln791_152 = zext i1 %p_Result_3_8 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 759 'zext' 'zext_ln791_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 760 [1/1] (0.00ns)   --->   "%p_Result_3_9 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 9) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 760 'bitselect' 'p_Result_3_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln791_153 = zext i1 %p_Result_3_9 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 761 'zext' 'zext_ln791_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 762 [1/1] (0.00ns)   --->   "%p_Result_3_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 10) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 762 'bitselect' 'p_Result_3_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln791_154 = zext i1 %p_Result_3_s to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 763 'zext' 'zext_ln791_154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 764 [1/1] (0.00ns)   --->   "%p_Result_3_10 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 11) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 764 'bitselect' 'p_Result_3_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln791_155 = zext i1 %p_Result_3_10 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 765 'zext' 'zext_ln791_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 766 [1/1] (0.00ns)   --->   "%p_Result_3_11 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 12) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 766 'bitselect' 'p_Result_3_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln791_156 = zext i1 %p_Result_3_11 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 767 'zext' 'zext_ln791_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 768 [1/1] (0.00ns)   --->   "%p_Result_3_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 13) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 768 'bitselect' 'p_Result_3_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln791_157 = zext i1 %p_Result_3_12 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 769 'zext' 'zext_ln791_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 770 [1/1] (0.00ns)   --->   "%p_Result_3_13 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 14) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 770 'bitselect' 'p_Result_3_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln791_158 = zext i1 %p_Result_3_13 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 771 'zext' 'zext_ln791_158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 772 [1/1] (0.00ns)   --->   "%p_Result_3_14 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 15) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 772 'bitselect' 'p_Result_3_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln791_159 = zext i1 %p_Result_3_14 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 773 'zext' 'zext_ln791_159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 774 [1/1] (0.00ns)   --->   "%p_Result_3_15 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 16) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 774 'bitselect' 'p_Result_3_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln791_160 = zext i1 %p_Result_3_15 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 775 'zext' 'zext_ln791_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 776 [1/1] (0.00ns)   --->   "%p_Result_3_16 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 17) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 776 'bitselect' 'p_Result_3_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln791_161 = zext i1 %p_Result_3_16 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 777 'zext' 'zext_ln791_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 778 [1/1] (0.00ns)   --->   "%p_Result_3_17 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 18) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 778 'bitselect' 'p_Result_3_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln791_162 = zext i1 %p_Result_3_17 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 779 'zext' 'zext_ln791_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 780 [1/1] (0.00ns)   --->   "%p_Result_3_18 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 19) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 780 'bitselect' 'p_Result_3_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln791_163 = zext i1 %p_Result_3_18 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 781 'zext' 'zext_ln791_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 782 [1/1] (0.00ns)   --->   "%p_Result_3_19 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 20) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 782 'bitselect' 'p_Result_3_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln791_164 = zext i1 %p_Result_3_19 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 783 'zext' 'zext_ln791_164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 784 [1/1] (0.00ns)   --->   "%p_Result_3_20 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 21) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 784 'bitselect' 'p_Result_3_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln791_165 = zext i1 %p_Result_3_20 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 785 'zext' 'zext_ln791_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 786 [1/1] (0.00ns)   --->   "%p_Result_3_21 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 22) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 786 'bitselect' 'p_Result_3_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln791_166 = zext i1 %p_Result_3_21 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 787 'zext' 'zext_ln791_166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 788 [1/1] (0.00ns)   --->   "%p_Result_3_22 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 23) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 788 'bitselect' 'p_Result_3_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln791_167 = zext i1 %p_Result_3_22 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 789 'zext' 'zext_ln791_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 790 [1/1] (0.00ns)   --->   "%p_Result_3_23 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 24) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 790 'bitselect' 'p_Result_3_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln791_168 = zext i1 %p_Result_3_23 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 791 'zext' 'zext_ln791_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 792 [1/1] (0.00ns)   --->   "%p_Result_3_24 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 25) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 792 'bitselect' 'p_Result_3_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln791_169 = zext i1 %p_Result_3_24 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 793 'zext' 'zext_ln791_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 794 [1/1] (0.00ns)   --->   "%p_Result_3_25 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 26) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 794 'bitselect' 'p_Result_3_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln791_170 = zext i1 %p_Result_3_25 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 795 'zext' 'zext_ln791_170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 796 [1/1] (0.00ns)   --->   "%p_Result_3_26 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 27) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 796 'bitselect' 'p_Result_3_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln791_171 = zext i1 %p_Result_3_26 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 797 'zext' 'zext_ln791_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 798 [1/1] (0.00ns)   --->   "%p_Result_3_27 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 28) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 798 'bitselect' 'p_Result_3_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln791_172 = zext i1 %p_Result_3_27 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 799 'zext' 'zext_ln791_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 800 [1/1] (0.00ns)   --->   "%p_Result_3_28 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 29) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 800 'bitselect' 'p_Result_3_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln791_173 = zext i1 %p_Result_3_28 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 801 'zext' 'zext_ln791_173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 802 [1/1] (0.00ns)   --->   "%p_Result_3_29 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 30) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 802 'bitselect' 'p_Result_3_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln791_174 = zext i1 %p_Result_3_29 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 803 'zext' 'zext_ln791_174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 804 [1/1] (0.00ns)   --->   "%p_Result_3_30 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 31) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 804 'bitselect' 'p_Result_3_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln791_175 = zext i1 %p_Result_3_30 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 805 'zext' 'zext_ln791_175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 806 [1/1] (0.00ns)   --->   "%p_Result_3_31 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 32) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 806 'bitselect' 'p_Result_3_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln791_176 = zext i1 %p_Result_3_31 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 807 'zext' 'zext_ln791_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 808 [1/1] (0.00ns)   --->   "%p_Result_3_32 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 33) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 808 'bitselect' 'p_Result_3_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln791_177 = zext i1 %p_Result_3_32 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 809 'zext' 'zext_ln791_177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 810 [1/1] (0.00ns)   --->   "%p_Result_3_33 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 34) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 810 'bitselect' 'p_Result_3_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln791_178 = zext i1 %p_Result_3_33 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 811 'zext' 'zext_ln791_178' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 812 [1/1] (0.00ns)   --->   "%p_Result_3_34 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 35) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 812 'bitselect' 'p_Result_3_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln791_179 = zext i1 %p_Result_3_34 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 813 'zext' 'zext_ln791_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 814 [1/1] (0.00ns)   --->   "%p_Result_3_35 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 36) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 814 'bitselect' 'p_Result_3_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln791_180 = zext i1 %p_Result_3_35 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 815 'zext' 'zext_ln791_180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 816 [1/1] (0.00ns)   --->   "%p_Result_3_36 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 37) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 816 'bitselect' 'p_Result_3_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln791_181 = zext i1 %p_Result_3_36 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 817 'zext' 'zext_ln791_181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 818 [1/1] (0.00ns)   --->   "%p_Result_3_37 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 38) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 818 'bitselect' 'p_Result_3_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln791_182 = zext i1 %p_Result_3_37 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 819 'zext' 'zext_ln791_182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 820 [1/1] (0.00ns)   --->   "%p_Result_3_38 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 39) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 820 'bitselect' 'p_Result_3_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln791_183 = zext i1 %p_Result_3_38 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 821 'zext' 'zext_ln791_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 822 [1/1] (0.00ns)   --->   "%p_Result_3_39 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 40) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 822 'bitselect' 'p_Result_3_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln791_184 = zext i1 %p_Result_3_39 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 823 'zext' 'zext_ln791_184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 824 [1/1] (0.00ns)   --->   "%p_Result_3_40 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 41) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 824 'bitselect' 'p_Result_3_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln791_185 = zext i1 %p_Result_3_40 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 825 'zext' 'zext_ln791_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 826 [1/1] (0.00ns)   --->   "%p_Result_3_41 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 42) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 826 'bitselect' 'p_Result_3_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln791_186 = zext i1 %p_Result_3_41 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 827 'zext' 'zext_ln791_186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 828 [1/1] (0.00ns)   --->   "%p_Result_3_42 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 43) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 828 'bitselect' 'p_Result_3_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln791_187 = zext i1 %p_Result_3_42 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 829 'zext' 'zext_ln791_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 830 [1/1] (0.00ns)   --->   "%p_Result_3_43 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 44) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 830 'bitselect' 'p_Result_3_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln791_188 = zext i1 %p_Result_3_43 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 831 'zext' 'zext_ln791_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 832 [1/1] (0.00ns)   --->   "%p_Result_3_44 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 45) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 832 'bitselect' 'p_Result_3_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln791_189 = zext i1 %p_Result_3_44 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 833 'zext' 'zext_ln791_189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 834 [1/1] (0.00ns)   --->   "%p_Result_3_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 46) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 834 'bitselect' 'p_Result_3_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln791_190 = zext i1 %p_Result_3_45 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 835 'zext' 'zext_ln791_190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 836 [1/1] (0.00ns)   --->   "%p_Result_3_46 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 47) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 836 'bitselect' 'p_Result_3_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln791_191 = zext i1 %p_Result_3_46 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 837 'zext' 'zext_ln791_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 838 [1/1] (0.00ns)   --->   "%p_Result_3_47 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_3, i32 48) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 838 'bitselect' 'p_Result_3_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln700_96 = zext i1 %p_Result_3_47 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 839 'zext' 'zext_ln700_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_144 = add i2 %zext_ln791_191, %zext_ln791_189" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 840 'add' 'add_ln700_144' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 841 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_145 = add i2 %add_ln700_144, %zext_ln791_190" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 841 'add' 'add_ln700_145' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln700_97 = zext i2 %add_ln700_145 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 842 'zext' 'zext_ln700_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_146 = add i2 %zext_ln791_188, %zext_ln791_187" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 843 'add' 'add_ln700_146' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 844 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_147 = add i2 %add_ln700_146, %zext_ln791_186" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 844 'add' 'add_ln700_147' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln700_98 = zext i2 %add_ln700_147 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 845 'zext' 'zext_ln700_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 846 [1/1] (1.56ns)   --->   "%add_ln700_148 = add i3 %zext_ln700_98, %zext_ln700_97" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 846 'add' 'add_ln700_148' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_149 = add i2 %zext_ln791_182, %zext_ln791_181" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 847 'add' 'add_ln700_149' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 848 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_150 = add i2 %add_ln700_149, %zext_ln791_180" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 848 'add' 'add_ln700_150' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln700_100 = zext i2 %add_ln700_150 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 849 'zext' 'zext_ln700_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_151 = add i2 %zext_ln791_185, %zext_ln791_184" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 850 'add' 'add_ln700_151' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 851 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_152 = add i2 %add_ln700_151, %zext_ln791_183" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 851 'add' 'add_ln700_152' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln700_101 = zext i2 %add_ln700_152 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 852 'zext' 'zext_ln700_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 853 [1/1] (1.56ns)   --->   "%add_ln700_153 = add i3 %zext_ln700_101, %zext_ln700_100" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 853 'add' 'add_ln700_153' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_155 = add i2 %zext_ln791_170, %zext_ln791_169" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 854 'add' 'add_ln700_155' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 855 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_156 = add i2 %add_ln700_155, %zext_ln791_168" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 855 'add' 'add_ln700_156' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln700_104 = zext i2 %add_ln700_156 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 856 'zext' 'zext_ln700_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_157 = add i2 %zext_ln791_173, %zext_ln791_172" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 857 'add' 'add_ln700_157' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 858 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_158 = add i2 %add_ln700_157, %zext_ln791_171" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 858 'add' 'add_ln700_158' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln700_105 = zext i2 %add_ln700_158 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 859 'zext' 'zext_ln700_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 860 [1/1] (1.56ns)   --->   "%add_ln700_159 = add i3 %zext_ln700_105, %zext_ln700_104" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 860 'add' 'add_ln700_159' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_160 = add i2 %zext_ln791_176, %zext_ln791_175" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 861 'add' 'add_ln700_160' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 862 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_161 = add i2 %add_ln700_160, %zext_ln791_174" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 862 'add' 'add_ln700_161' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln700_107 = zext i2 %add_ln700_161 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 863 'zext' 'zext_ln700_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_162 = add i2 %zext_ln791_179, %zext_ln791_178" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 864 'add' 'add_ln700_162' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 865 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_163 = add i2 %add_ln700_162, %zext_ln791_177" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 865 'add' 'add_ln700_163' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln700_108 = zext i2 %add_ln700_163 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 866 'zext' 'zext_ln700_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 867 [1/1] (1.56ns)   --->   "%add_ln700_164 = add i3 %zext_ln700_108, %zext_ln700_107" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 867 'add' 'add_ln700_164' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_167 = add i2 %zext_ln791_146, %zext_ln791_144" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 868 'add' 'add_ln700_167' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 869 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_168 = add i2 %add_ln700_167, %zext_ln791_145" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 869 'add' 'add_ln700_168' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln700_112 = zext i2 %add_ln700_168 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 870 'zext' 'zext_ln700_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 871 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_169 = add i2 %zext_ln791_149, %zext_ln791_148" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 871 'add' 'add_ln700_169' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 872 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_170 = add i2 %add_ln700_169, %zext_ln791_147" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 872 'add' 'add_ln700_170' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln700_113 = zext i2 %add_ln700_170 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 873 'zext' 'zext_ln700_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 874 [1/1] (1.56ns)   --->   "%add_ln700_171 = add i3 %zext_ln700_113, %zext_ln700_112" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 874 'add' 'add_ln700_171' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_172 = add i2 %zext_ln791_152, %zext_ln791_151" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 875 'add' 'add_ln700_172' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 876 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_173 = add i2 %add_ln700_172, %zext_ln791_150" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 876 'add' 'add_ln700_173' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln700_115 = zext i2 %add_ln700_173 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 877 'zext' 'zext_ln700_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_174 = add i2 %zext_ln791_155, %zext_ln791_154" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 878 'add' 'add_ln700_174' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 879 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_175 = add i2 %add_ln700_174, %zext_ln791_153" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 879 'add' 'add_ln700_175' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln700_116 = zext i2 %add_ln700_175 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 880 'zext' 'zext_ln700_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 881 [1/1] (1.56ns)   --->   "%add_ln700_176 = add i3 %zext_ln700_116, %zext_ln700_115" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 881 'add' 'add_ln700_176' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_178 = add i2 %zext_ln791_158, %zext_ln791_157" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 882 'add' 'add_ln700_178' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 883 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_179 = add i2 %add_ln700_178, %zext_ln791_156" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 883 'add' 'add_ln700_179' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln700_119 = zext i2 %add_ln700_179 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 884 'zext' 'zext_ln700_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_180 = add i2 %zext_ln791_161, %zext_ln791_160" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 885 'add' 'add_ln700_180' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 886 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_181 = add i2 %add_ln700_180, %zext_ln791_159" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 886 'add' 'add_ln700_181' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln700_120 = zext i2 %add_ln700_181 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 887 'zext' 'zext_ln700_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 888 [1/1] (1.56ns)   --->   "%add_ln700_182 = add i3 %zext_ln700_120, %zext_ln700_119" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 888 'add' 'add_ln700_182' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_183 = add i2 %zext_ln791_164, %zext_ln791_163" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 889 'add' 'add_ln700_183' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 890 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_184 = add i2 %add_ln700_183, %zext_ln791_162" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 890 'add' 'add_ln700_184' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 891 [1/1] (1.56ns)   --->   "%add_ln700_185 = add i2 %zext_ln791_165, %zext_ln791_167" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 891 'add' 'add_ln700_185' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 892 [1/1] (1.56ns)   --->   "%add_ln700_186 = add i2 %zext_ln791_166, %zext_ln700_96" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 892 'add' 'add_ln700_186' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 893 [1/2] (3.25ns)   --->   "%training_data_V_4_lo = load i46* %training_data_V_4_ad, align 8" [digitrec.cpp:61]   --->   Operation 893 'load' 'training_data_V_4_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_6 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln61_5 = zext i46 %training_data_V_4_lo to i49" [digitrec.cpp:61]   --->   Operation 894 'zext' 'zext_ln61_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 895 [1/1] (1.02ns)   --->   "%xor_ln1357_4 = xor i49 %zext_ln61_5, %input_V_read" [digitrec.cpp:86->digitrec.cpp:63]   --->   Operation 895 'xor' 'xor_ln1357_4' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 896 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 0) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 896 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln791_192 = zext i1 %p_Result_4 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 897 'zext' 'zext_ln791_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 898 [1/1] (0.00ns)   --->   "%p_Result_4_1 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 1) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 898 'bitselect' 'p_Result_4_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln791_193 = zext i1 %p_Result_4_1 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 899 'zext' 'zext_ln791_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 900 [1/1] (0.00ns)   --->   "%p_Result_4_2 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 2) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 900 'bitselect' 'p_Result_4_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln791_194 = zext i1 %p_Result_4_2 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 901 'zext' 'zext_ln791_194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 902 [1/1] (0.00ns)   --->   "%p_Result_4_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 3) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 902 'bitselect' 'p_Result_4_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln791_195 = zext i1 %p_Result_4_3 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 903 'zext' 'zext_ln791_195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 904 [1/1] (0.00ns)   --->   "%p_Result_4_4 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 4) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 904 'bitselect' 'p_Result_4_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln791_196 = zext i1 %p_Result_4_4 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 905 'zext' 'zext_ln791_196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 906 [1/1] (0.00ns)   --->   "%p_Result_4_5 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 5) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 906 'bitselect' 'p_Result_4_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln791_197 = zext i1 %p_Result_4_5 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 907 'zext' 'zext_ln791_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 908 [1/1] (0.00ns)   --->   "%p_Result_4_6 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 6) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 908 'bitselect' 'p_Result_4_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln791_198 = zext i1 %p_Result_4_6 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 909 'zext' 'zext_ln791_198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 910 [1/1] (0.00ns)   --->   "%p_Result_4_7 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 7) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 910 'bitselect' 'p_Result_4_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln791_199 = zext i1 %p_Result_4_7 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 911 'zext' 'zext_ln791_199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 912 [1/1] (0.00ns)   --->   "%p_Result_4_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 8) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 912 'bitselect' 'p_Result_4_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln791_200 = zext i1 %p_Result_4_8 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 913 'zext' 'zext_ln791_200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 914 [1/1] (0.00ns)   --->   "%p_Result_4_9 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 9) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 914 'bitselect' 'p_Result_4_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln791_201 = zext i1 %p_Result_4_9 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 915 'zext' 'zext_ln791_201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 916 [1/1] (0.00ns)   --->   "%p_Result_4_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 10) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 916 'bitselect' 'p_Result_4_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln791_202 = zext i1 %p_Result_4_s to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 917 'zext' 'zext_ln791_202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 918 [1/1] (0.00ns)   --->   "%p_Result_4_10 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 11) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 918 'bitselect' 'p_Result_4_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln791_203 = zext i1 %p_Result_4_10 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 919 'zext' 'zext_ln791_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 920 [1/1] (0.00ns)   --->   "%p_Result_4_11 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 12) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 920 'bitselect' 'p_Result_4_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln791_204 = zext i1 %p_Result_4_11 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 921 'zext' 'zext_ln791_204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 922 [1/1] (0.00ns)   --->   "%p_Result_4_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 13) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 922 'bitselect' 'p_Result_4_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln791_205 = zext i1 %p_Result_4_12 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 923 'zext' 'zext_ln791_205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 924 [1/1] (0.00ns)   --->   "%p_Result_4_13 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 14) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 924 'bitselect' 'p_Result_4_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln791_206 = zext i1 %p_Result_4_13 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 925 'zext' 'zext_ln791_206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 926 [1/1] (0.00ns)   --->   "%p_Result_4_14 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 15) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 926 'bitselect' 'p_Result_4_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln791_207 = zext i1 %p_Result_4_14 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 927 'zext' 'zext_ln791_207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 928 [1/1] (0.00ns)   --->   "%p_Result_4_15 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 16) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 928 'bitselect' 'p_Result_4_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln791_208 = zext i1 %p_Result_4_15 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 929 'zext' 'zext_ln791_208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 930 [1/1] (0.00ns)   --->   "%p_Result_4_16 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 17) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 930 'bitselect' 'p_Result_4_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln791_209 = zext i1 %p_Result_4_16 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 931 'zext' 'zext_ln791_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 932 [1/1] (0.00ns)   --->   "%p_Result_4_17 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 18) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 932 'bitselect' 'p_Result_4_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln791_210 = zext i1 %p_Result_4_17 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 933 'zext' 'zext_ln791_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 934 [1/1] (0.00ns)   --->   "%p_Result_4_18 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 19) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 934 'bitselect' 'p_Result_4_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln791_211 = zext i1 %p_Result_4_18 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 935 'zext' 'zext_ln791_211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 936 [1/1] (0.00ns)   --->   "%p_Result_4_19 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 20) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 936 'bitselect' 'p_Result_4_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln791_212 = zext i1 %p_Result_4_19 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 937 'zext' 'zext_ln791_212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 938 [1/1] (0.00ns)   --->   "%p_Result_4_20 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 21) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 938 'bitselect' 'p_Result_4_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln791_213 = zext i1 %p_Result_4_20 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 939 'zext' 'zext_ln791_213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 940 [1/1] (0.00ns)   --->   "%p_Result_4_21 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 22) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 940 'bitselect' 'p_Result_4_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln791_214 = zext i1 %p_Result_4_21 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 941 'zext' 'zext_ln791_214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 942 [1/1] (0.00ns)   --->   "%p_Result_4_22 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 23) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 942 'bitselect' 'p_Result_4_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln791_215 = zext i1 %p_Result_4_22 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 943 'zext' 'zext_ln791_215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 944 [1/1] (0.00ns)   --->   "%p_Result_4_23 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 24) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 944 'bitselect' 'p_Result_4_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln791_216 = zext i1 %p_Result_4_23 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 945 'zext' 'zext_ln791_216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 946 [1/1] (0.00ns)   --->   "%p_Result_4_24 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 25) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 946 'bitselect' 'p_Result_4_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln791_217 = zext i1 %p_Result_4_24 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 947 'zext' 'zext_ln791_217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 948 [1/1] (0.00ns)   --->   "%p_Result_4_25 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 26) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 948 'bitselect' 'p_Result_4_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln791_218 = zext i1 %p_Result_4_25 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 949 'zext' 'zext_ln791_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 950 [1/1] (0.00ns)   --->   "%p_Result_4_26 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 27) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 950 'bitselect' 'p_Result_4_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln791_219 = zext i1 %p_Result_4_26 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 951 'zext' 'zext_ln791_219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 952 [1/1] (0.00ns)   --->   "%p_Result_4_27 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 28) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 952 'bitselect' 'p_Result_4_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln791_220 = zext i1 %p_Result_4_27 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 953 'zext' 'zext_ln791_220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 954 [1/1] (0.00ns)   --->   "%p_Result_4_28 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 29) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 954 'bitselect' 'p_Result_4_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln791_221 = zext i1 %p_Result_4_28 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 955 'zext' 'zext_ln791_221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 956 [1/1] (0.00ns)   --->   "%p_Result_4_29 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 30) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 956 'bitselect' 'p_Result_4_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln791_222 = zext i1 %p_Result_4_29 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 957 'zext' 'zext_ln791_222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 958 [1/1] (0.00ns)   --->   "%p_Result_4_30 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 31) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 958 'bitselect' 'p_Result_4_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln791_223 = zext i1 %p_Result_4_30 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 959 'zext' 'zext_ln791_223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 960 [1/1] (0.00ns)   --->   "%p_Result_4_31 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 32) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 960 'bitselect' 'p_Result_4_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln791_224 = zext i1 %p_Result_4_31 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 961 'zext' 'zext_ln791_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 962 [1/1] (0.00ns)   --->   "%p_Result_4_32 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 33) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 962 'bitselect' 'p_Result_4_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln791_225 = zext i1 %p_Result_4_32 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 963 'zext' 'zext_ln791_225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 964 [1/1] (0.00ns)   --->   "%p_Result_4_33 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 34) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 964 'bitselect' 'p_Result_4_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln791_226 = zext i1 %p_Result_4_33 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 965 'zext' 'zext_ln791_226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 966 [1/1] (0.00ns)   --->   "%p_Result_4_34 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 35) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 966 'bitselect' 'p_Result_4_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln791_227 = zext i1 %p_Result_4_34 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 967 'zext' 'zext_ln791_227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 968 [1/1] (0.00ns)   --->   "%p_Result_4_35 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 36) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 968 'bitselect' 'p_Result_4_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln791_228 = zext i1 %p_Result_4_35 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 969 'zext' 'zext_ln791_228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 970 [1/1] (0.00ns)   --->   "%p_Result_4_36 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 37) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 970 'bitselect' 'p_Result_4_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln791_229 = zext i1 %p_Result_4_36 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 971 'zext' 'zext_ln791_229' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 972 [1/1] (0.00ns)   --->   "%p_Result_4_37 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 38) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 972 'bitselect' 'p_Result_4_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln791_230 = zext i1 %p_Result_4_37 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 973 'zext' 'zext_ln791_230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 974 [1/1] (0.00ns)   --->   "%p_Result_4_38 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 39) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 974 'bitselect' 'p_Result_4_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln791_231 = zext i1 %p_Result_4_38 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 975 'zext' 'zext_ln791_231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 976 [1/1] (0.00ns)   --->   "%p_Result_4_39 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 40) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 976 'bitselect' 'p_Result_4_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln791_232 = zext i1 %p_Result_4_39 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 977 'zext' 'zext_ln791_232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 978 [1/1] (0.00ns)   --->   "%p_Result_4_40 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 41) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 978 'bitselect' 'p_Result_4_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln791_233 = zext i1 %p_Result_4_40 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 979 'zext' 'zext_ln791_233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 980 [1/1] (0.00ns)   --->   "%p_Result_4_41 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 42) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 980 'bitselect' 'p_Result_4_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln791_234 = zext i1 %p_Result_4_41 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 981 'zext' 'zext_ln791_234' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 982 [1/1] (0.00ns)   --->   "%p_Result_4_42 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 43) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 982 'bitselect' 'p_Result_4_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln791_235 = zext i1 %p_Result_4_42 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 983 'zext' 'zext_ln791_235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 984 [1/1] (0.00ns)   --->   "%p_Result_4_43 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 44) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 984 'bitselect' 'p_Result_4_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln791_236 = zext i1 %p_Result_4_43 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 985 'zext' 'zext_ln791_236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 986 [1/1] (0.00ns)   --->   "%p_Result_4_44 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 45) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 986 'bitselect' 'p_Result_4_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln791_237 = zext i1 %p_Result_4_44 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 987 'zext' 'zext_ln791_237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 988 [1/1] (0.00ns)   --->   "%p_Result_4_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 46) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 988 'bitselect' 'p_Result_4_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln791_238 = zext i1 %p_Result_4_45 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 989 'zext' 'zext_ln791_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 990 [1/1] (0.00ns)   --->   "%p_Result_4_46 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 47) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 990 'bitselect' 'p_Result_4_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln791_239 = zext i1 %p_Result_4_46 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 991 'zext' 'zext_ln791_239' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 992 [1/1] (0.00ns)   --->   "%p_Result_4_47 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_4, i32 48) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 992 'bitselect' 'p_Result_4_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln700_128 = zext i1 %p_Result_4_47 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 993 'zext' 'zext_ln700_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_192 = add i2 %zext_ln791_239, %zext_ln791_237" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 994 'add' 'add_ln700_192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 995 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_193 = add i2 %add_ln700_192, %zext_ln791_238" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 995 'add' 'add_ln700_193' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln700_129 = zext i2 %add_ln700_193 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 996 'zext' 'zext_ln700_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_194 = add i2 %zext_ln791_236, %zext_ln791_235" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 997 'add' 'add_ln700_194' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 998 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_195 = add i2 %add_ln700_194, %zext_ln791_234" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 998 'add' 'add_ln700_195' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln700_130 = zext i2 %add_ln700_195 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 999 'zext' 'zext_ln700_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1000 [1/1] (1.56ns)   --->   "%add_ln700_196 = add i3 %zext_ln700_130, %zext_ln700_129" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1000 'add' 'add_ln700_196' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_197 = add i2 %zext_ln791_230, %zext_ln791_229" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1001 'add' 'add_ln700_197' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1002 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_198 = add i2 %add_ln700_197, %zext_ln791_228" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1002 'add' 'add_ln700_198' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln700_132 = zext i2 %add_ln700_198 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1003 'zext' 'zext_ln700_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_199 = add i2 %zext_ln791_233, %zext_ln791_232" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1004 'add' 'add_ln700_199' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1005 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_200 = add i2 %add_ln700_199, %zext_ln791_231" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1005 'add' 'add_ln700_200' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln700_133 = zext i2 %add_ln700_200 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1006 'zext' 'zext_ln700_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1007 [1/1] (1.56ns)   --->   "%add_ln700_201 = add i3 %zext_ln700_133, %zext_ln700_132" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1007 'add' 'add_ln700_201' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_203 = add i2 %zext_ln791_218, %zext_ln791_217" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1008 'add' 'add_ln700_203' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1009 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_204 = add i2 %add_ln700_203, %zext_ln791_216" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1009 'add' 'add_ln700_204' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln700_136 = zext i2 %add_ln700_204 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1010 'zext' 'zext_ln700_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_205 = add i2 %zext_ln791_221, %zext_ln791_220" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1011 'add' 'add_ln700_205' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1012 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_206 = add i2 %add_ln700_205, %zext_ln791_219" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1012 'add' 'add_ln700_206' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln700_137 = zext i2 %add_ln700_206 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1013 'zext' 'zext_ln700_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1014 [1/1] (1.56ns)   --->   "%add_ln700_207 = add i3 %zext_ln700_137, %zext_ln700_136" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1014 'add' 'add_ln700_207' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_208 = add i2 %zext_ln791_224, %zext_ln791_223" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1015 'add' 'add_ln700_208' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1016 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_209 = add i2 %add_ln700_208, %zext_ln791_222" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1016 'add' 'add_ln700_209' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln700_139 = zext i2 %add_ln700_209 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1017 'zext' 'zext_ln700_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_210 = add i2 %zext_ln791_227, %zext_ln791_226" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1018 'add' 'add_ln700_210' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1019 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_211 = add i2 %add_ln700_210, %zext_ln791_225" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1019 'add' 'add_ln700_211' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln700_140 = zext i2 %add_ln700_211 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1020 'zext' 'zext_ln700_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1021 [1/1] (1.56ns)   --->   "%add_ln700_212 = add i3 %zext_ln700_140, %zext_ln700_139" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1021 'add' 'add_ln700_212' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_215 = add i2 %zext_ln791_194, %zext_ln791_192" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1022 'add' 'add_ln700_215' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1023 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_216 = add i2 %add_ln700_215, %zext_ln791_193" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1023 'add' 'add_ln700_216' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln700_144 = zext i2 %add_ln700_216 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1024 'zext' 'zext_ln700_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_217 = add i2 %zext_ln791_197, %zext_ln791_196" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1025 'add' 'add_ln700_217' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1026 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_218 = add i2 %add_ln700_217, %zext_ln791_195" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1026 'add' 'add_ln700_218' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln700_145 = zext i2 %add_ln700_218 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1027 'zext' 'zext_ln700_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1028 [1/1] (1.56ns)   --->   "%add_ln700_219 = add i3 %zext_ln700_145, %zext_ln700_144" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1028 'add' 'add_ln700_219' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_220 = add i2 %zext_ln791_200, %zext_ln791_199" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1029 'add' 'add_ln700_220' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1030 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_221 = add i2 %add_ln700_220, %zext_ln791_198" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1030 'add' 'add_ln700_221' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln700_147 = zext i2 %add_ln700_221 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1031 'zext' 'zext_ln700_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_222 = add i2 %zext_ln791_203, %zext_ln791_202" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1032 'add' 'add_ln700_222' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1033 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_223 = add i2 %add_ln700_222, %zext_ln791_201" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1033 'add' 'add_ln700_223' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln700_148 = zext i2 %add_ln700_223 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1034 'zext' 'zext_ln700_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1035 [1/1] (1.56ns)   --->   "%add_ln700_224 = add i3 %zext_ln700_148, %zext_ln700_147" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1035 'add' 'add_ln700_224' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_226 = add i2 %zext_ln791_206, %zext_ln791_205" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1036 'add' 'add_ln700_226' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1037 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_227 = add i2 %add_ln700_226, %zext_ln791_204" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1037 'add' 'add_ln700_227' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln700_151 = zext i2 %add_ln700_227 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1038 'zext' 'zext_ln700_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_228 = add i2 %zext_ln791_209, %zext_ln791_208" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1039 'add' 'add_ln700_228' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1040 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_229 = add i2 %add_ln700_228, %zext_ln791_207" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1040 'add' 'add_ln700_229' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln700_152 = zext i2 %add_ln700_229 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1041 'zext' 'zext_ln700_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1042 [1/1] (1.56ns)   --->   "%add_ln700_230 = add i3 %zext_ln700_152, %zext_ln700_151" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1042 'add' 'add_ln700_230' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_231 = add i2 %zext_ln791_212, %zext_ln791_211" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1043 'add' 'add_ln700_231' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1044 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_232 = add i2 %add_ln700_231, %zext_ln791_210" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1044 'add' 'add_ln700_232' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1045 [1/1] (1.56ns)   --->   "%add_ln700_233 = add i2 %zext_ln791_213, %zext_ln791_215" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1045 'add' 'add_ln700_233' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1046 [1/1] (1.56ns)   --->   "%add_ln700_234 = add i2 %zext_ln791_214, %zext_ln700_128" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1046 'add' 'add_ln700_234' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1047 [1/2] (3.25ns)   --->   "%training_data_V_5_lo = load i45* %training_data_V_5_ad, align 8" [digitrec.cpp:61]   --->   Operation 1047 'load' 'training_data_V_5_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_6 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln61_6 = zext i45 %training_data_V_5_lo to i49" [digitrec.cpp:61]   --->   Operation 1048 'zext' 'zext_ln61_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1049 [1/1] (1.02ns)   --->   "%xor_ln1357_5 = xor i49 %zext_ln61_6, %input_V_read" [digitrec.cpp:86->digitrec.cpp:63]   --->   Operation 1049 'xor' 'xor_ln1357_5' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1050 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 0) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1050 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln791_240 = zext i1 %p_Result_5 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1051 'zext' 'zext_ln791_240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1052 [1/1] (0.00ns)   --->   "%p_Result_5_1 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 1) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1052 'bitselect' 'p_Result_5_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln791_241 = zext i1 %p_Result_5_1 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1053 'zext' 'zext_ln791_241' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1054 [1/1] (0.00ns)   --->   "%p_Result_5_2 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 2) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1054 'bitselect' 'p_Result_5_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln791_242 = zext i1 %p_Result_5_2 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1055 'zext' 'zext_ln791_242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1056 [1/1] (0.00ns)   --->   "%p_Result_5_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 3) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1056 'bitselect' 'p_Result_5_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln791_243 = zext i1 %p_Result_5_3 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1057 'zext' 'zext_ln791_243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1058 [1/1] (0.00ns)   --->   "%p_Result_5_4 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 4) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1058 'bitselect' 'p_Result_5_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln791_244 = zext i1 %p_Result_5_4 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1059 'zext' 'zext_ln791_244' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1060 [1/1] (0.00ns)   --->   "%p_Result_5_5 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 5) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1060 'bitselect' 'p_Result_5_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln791_245 = zext i1 %p_Result_5_5 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1061 'zext' 'zext_ln791_245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1062 [1/1] (0.00ns)   --->   "%p_Result_5_6 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 6) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1062 'bitselect' 'p_Result_5_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln791_246 = zext i1 %p_Result_5_6 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1063 'zext' 'zext_ln791_246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1064 [1/1] (0.00ns)   --->   "%p_Result_5_7 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 7) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1064 'bitselect' 'p_Result_5_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln791_247 = zext i1 %p_Result_5_7 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1065 'zext' 'zext_ln791_247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1066 [1/1] (0.00ns)   --->   "%p_Result_5_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 8) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1066 'bitselect' 'p_Result_5_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln791_248 = zext i1 %p_Result_5_8 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1067 'zext' 'zext_ln791_248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1068 [1/1] (0.00ns)   --->   "%p_Result_5_9 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 9) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1068 'bitselect' 'p_Result_5_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln791_249 = zext i1 %p_Result_5_9 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1069 'zext' 'zext_ln791_249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1070 [1/1] (0.00ns)   --->   "%p_Result_5_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 10) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1070 'bitselect' 'p_Result_5_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln791_250 = zext i1 %p_Result_5_s to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1071 'zext' 'zext_ln791_250' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1072 [1/1] (0.00ns)   --->   "%p_Result_5_10 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 11) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1072 'bitselect' 'p_Result_5_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln791_251 = zext i1 %p_Result_5_10 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1073 'zext' 'zext_ln791_251' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1074 [1/1] (0.00ns)   --->   "%p_Result_5_11 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 12) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1074 'bitselect' 'p_Result_5_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln791_252 = zext i1 %p_Result_5_11 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1075 'zext' 'zext_ln791_252' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1076 [1/1] (0.00ns)   --->   "%p_Result_5_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 13) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1076 'bitselect' 'p_Result_5_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln791_253 = zext i1 %p_Result_5_12 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1077 'zext' 'zext_ln791_253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1078 [1/1] (0.00ns)   --->   "%p_Result_5_13 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 14) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1078 'bitselect' 'p_Result_5_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln791_254 = zext i1 %p_Result_5_13 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1079 'zext' 'zext_ln791_254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1080 [1/1] (0.00ns)   --->   "%p_Result_5_14 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 15) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1080 'bitselect' 'p_Result_5_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln791_255 = zext i1 %p_Result_5_14 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1081 'zext' 'zext_ln791_255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1082 [1/1] (0.00ns)   --->   "%p_Result_5_15 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 16) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1082 'bitselect' 'p_Result_5_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln791_256 = zext i1 %p_Result_5_15 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1083 'zext' 'zext_ln791_256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1084 [1/1] (0.00ns)   --->   "%p_Result_5_16 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 17) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1084 'bitselect' 'p_Result_5_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln791_257 = zext i1 %p_Result_5_16 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1085 'zext' 'zext_ln791_257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1086 [1/1] (0.00ns)   --->   "%p_Result_5_17 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 18) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1086 'bitselect' 'p_Result_5_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln791_258 = zext i1 %p_Result_5_17 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1087 'zext' 'zext_ln791_258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1088 [1/1] (0.00ns)   --->   "%p_Result_5_18 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 19) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1088 'bitselect' 'p_Result_5_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln791_259 = zext i1 %p_Result_5_18 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1089 'zext' 'zext_ln791_259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1090 [1/1] (0.00ns)   --->   "%p_Result_5_19 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 20) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1090 'bitselect' 'p_Result_5_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln791_260 = zext i1 %p_Result_5_19 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1091 'zext' 'zext_ln791_260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1092 [1/1] (0.00ns)   --->   "%p_Result_5_20 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 21) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1092 'bitselect' 'p_Result_5_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln791_261 = zext i1 %p_Result_5_20 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1093 'zext' 'zext_ln791_261' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1094 [1/1] (0.00ns)   --->   "%p_Result_5_21 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 22) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1094 'bitselect' 'p_Result_5_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln791_262 = zext i1 %p_Result_5_21 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1095 'zext' 'zext_ln791_262' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1096 [1/1] (0.00ns)   --->   "%p_Result_5_22 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 23) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1096 'bitselect' 'p_Result_5_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln791_263 = zext i1 %p_Result_5_22 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1097 'zext' 'zext_ln791_263' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1098 [1/1] (0.00ns)   --->   "%p_Result_5_23 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 24) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1098 'bitselect' 'p_Result_5_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln791_264 = zext i1 %p_Result_5_23 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1099 'zext' 'zext_ln791_264' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1100 [1/1] (0.00ns)   --->   "%p_Result_5_24 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 25) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1100 'bitselect' 'p_Result_5_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln791_265 = zext i1 %p_Result_5_24 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1101 'zext' 'zext_ln791_265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1102 [1/1] (0.00ns)   --->   "%p_Result_5_25 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 26) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1102 'bitselect' 'p_Result_5_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln791_266 = zext i1 %p_Result_5_25 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1103 'zext' 'zext_ln791_266' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1104 [1/1] (0.00ns)   --->   "%p_Result_5_26 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 27) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1104 'bitselect' 'p_Result_5_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln791_267 = zext i1 %p_Result_5_26 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1105 'zext' 'zext_ln791_267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1106 [1/1] (0.00ns)   --->   "%p_Result_5_27 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 28) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1106 'bitselect' 'p_Result_5_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln791_268 = zext i1 %p_Result_5_27 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1107 'zext' 'zext_ln791_268' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1108 [1/1] (0.00ns)   --->   "%p_Result_5_28 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 29) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1108 'bitselect' 'p_Result_5_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln791_269 = zext i1 %p_Result_5_28 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1109 'zext' 'zext_ln791_269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1110 [1/1] (0.00ns)   --->   "%p_Result_5_29 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 30) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1110 'bitselect' 'p_Result_5_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln791_270 = zext i1 %p_Result_5_29 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1111 'zext' 'zext_ln791_270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1112 [1/1] (0.00ns)   --->   "%p_Result_5_30 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 31) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1112 'bitselect' 'p_Result_5_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln791_271 = zext i1 %p_Result_5_30 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1113 'zext' 'zext_ln791_271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1114 [1/1] (0.00ns)   --->   "%p_Result_5_31 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 32) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1114 'bitselect' 'p_Result_5_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln791_272 = zext i1 %p_Result_5_31 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1115 'zext' 'zext_ln791_272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1116 [1/1] (0.00ns)   --->   "%p_Result_5_32 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 33) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1116 'bitselect' 'p_Result_5_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln791_273 = zext i1 %p_Result_5_32 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1117 'zext' 'zext_ln791_273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1118 [1/1] (0.00ns)   --->   "%p_Result_5_33 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 34) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1118 'bitselect' 'p_Result_5_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln791_274 = zext i1 %p_Result_5_33 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1119 'zext' 'zext_ln791_274' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1120 [1/1] (0.00ns)   --->   "%p_Result_5_34 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 35) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1120 'bitselect' 'p_Result_5_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln791_275 = zext i1 %p_Result_5_34 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1121 'zext' 'zext_ln791_275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1122 [1/1] (0.00ns)   --->   "%p_Result_5_35 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 36) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1122 'bitselect' 'p_Result_5_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln791_276 = zext i1 %p_Result_5_35 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1123 'zext' 'zext_ln791_276' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1124 [1/1] (0.00ns)   --->   "%p_Result_5_36 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 37) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1124 'bitselect' 'p_Result_5_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln791_277 = zext i1 %p_Result_5_36 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1125 'zext' 'zext_ln791_277' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1126 [1/1] (0.00ns)   --->   "%p_Result_5_37 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 38) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1126 'bitselect' 'p_Result_5_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln791_278 = zext i1 %p_Result_5_37 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1127 'zext' 'zext_ln791_278' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1128 [1/1] (0.00ns)   --->   "%p_Result_5_38 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 39) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1128 'bitselect' 'p_Result_5_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln791_279 = zext i1 %p_Result_5_38 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1129 'zext' 'zext_ln791_279' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1130 [1/1] (0.00ns)   --->   "%p_Result_5_39 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 40) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1130 'bitselect' 'p_Result_5_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln791_280 = zext i1 %p_Result_5_39 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1131 'zext' 'zext_ln791_280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1132 [1/1] (0.00ns)   --->   "%p_Result_5_40 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 41) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1132 'bitselect' 'p_Result_5_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln791_281 = zext i1 %p_Result_5_40 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1133 'zext' 'zext_ln791_281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1134 [1/1] (0.00ns)   --->   "%p_Result_5_41 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 42) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1134 'bitselect' 'p_Result_5_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln791_282 = zext i1 %p_Result_5_41 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1135 'zext' 'zext_ln791_282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1136 [1/1] (0.00ns)   --->   "%p_Result_5_42 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 43) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1136 'bitselect' 'p_Result_5_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln791_283 = zext i1 %p_Result_5_42 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1137 'zext' 'zext_ln791_283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1138 [1/1] (0.00ns)   --->   "%p_Result_5_43 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 44) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1138 'bitselect' 'p_Result_5_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln791_284 = zext i1 %p_Result_5_43 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1139 'zext' 'zext_ln791_284' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1140 [1/1] (0.00ns)   --->   "%p_Result_5_44 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 45) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1140 'bitselect' 'p_Result_5_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln791_285 = zext i1 %p_Result_5_44 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1141 'zext' 'zext_ln791_285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1142 [1/1] (0.00ns)   --->   "%p_Result_5_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 46) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1142 'bitselect' 'p_Result_5_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln791_286 = zext i1 %p_Result_5_45 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1143 'zext' 'zext_ln791_286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1144 [1/1] (0.00ns)   --->   "%p_Result_5_46 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 47) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1144 'bitselect' 'p_Result_5_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln791_287 = zext i1 %p_Result_5_46 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1145 'zext' 'zext_ln791_287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1146 [1/1] (0.00ns)   --->   "%p_Result_5_47 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_5, i32 48) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1146 'bitselect' 'p_Result_5_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln700_160 = zext i1 %p_Result_5_47 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1147 'zext' 'zext_ln700_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_240 = add i2 %zext_ln791_287, %zext_ln791_285" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1148 'add' 'add_ln700_240' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1149 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_241 = add i2 %add_ln700_240, %zext_ln791_286" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1149 'add' 'add_ln700_241' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln700_161 = zext i2 %add_ln700_241 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1150 'zext' 'zext_ln700_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_242 = add i2 %zext_ln791_284, %zext_ln791_283" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1151 'add' 'add_ln700_242' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1152 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_243 = add i2 %add_ln700_242, %zext_ln791_282" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1152 'add' 'add_ln700_243' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln700_162 = zext i2 %add_ln700_243 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1153 'zext' 'zext_ln700_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1154 [1/1] (1.56ns)   --->   "%add_ln700_244 = add i3 %zext_ln700_162, %zext_ln700_161" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1154 'add' 'add_ln700_244' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_245 = add i2 %zext_ln791_278, %zext_ln791_277" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1155 'add' 'add_ln700_245' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1156 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_246 = add i2 %add_ln700_245, %zext_ln791_276" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1156 'add' 'add_ln700_246' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln700_164 = zext i2 %add_ln700_246 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1157 'zext' 'zext_ln700_164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_247 = add i2 %zext_ln791_281, %zext_ln791_280" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1158 'add' 'add_ln700_247' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1159 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_248 = add i2 %add_ln700_247, %zext_ln791_279" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1159 'add' 'add_ln700_248' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln700_165 = zext i2 %add_ln700_248 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1160 'zext' 'zext_ln700_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1161 [1/1] (1.56ns)   --->   "%add_ln700_249 = add i3 %zext_ln700_165, %zext_ln700_164" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1161 'add' 'add_ln700_249' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_251 = add i2 %zext_ln791_266, %zext_ln791_265" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1162 'add' 'add_ln700_251' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1163 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_252 = add i2 %add_ln700_251, %zext_ln791_264" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1163 'add' 'add_ln700_252' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln700_168 = zext i2 %add_ln700_252 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1164 'zext' 'zext_ln700_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_253 = add i2 %zext_ln791_269, %zext_ln791_268" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1165 'add' 'add_ln700_253' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1166 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_254 = add i2 %add_ln700_253, %zext_ln791_267" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1166 'add' 'add_ln700_254' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln700_169 = zext i2 %add_ln700_254 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1167 'zext' 'zext_ln700_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1168 [1/1] (1.56ns)   --->   "%add_ln700_255 = add i3 %zext_ln700_169, %zext_ln700_168" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1168 'add' 'add_ln700_255' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_256 = add i2 %zext_ln791_272, %zext_ln791_271" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1169 'add' 'add_ln700_256' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1170 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_257 = add i2 %add_ln700_256, %zext_ln791_270" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1170 'add' 'add_ln700_257' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln700_171 = zext i2 %add_ln700_257 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1171 'zext' 'zext_ln700_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_258 = add i2 %zext_ln791_275, %zext_ln791_274" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1172 'add' 'add_ln700_258' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1173 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_259 = add i2 %add_ln700_258, %zext_ln791_273" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1173 'add' 'add_ln700_259' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln700_172 = zext i2 %add_ln700_259 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1174 'zext' 'zext_ln700_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1175 [1/1] (1.56ns)   --->   "%add_ln700_260 = add i3 %zext_ln700_172, %zext_ln700_171" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1175 'add' 'add_ln700_260' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_263 = add i2 %zext_ln791_242, %zext_ln791_240" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1176 'add' 'add_ln700_263' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1177 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_264 = add i2 %add_ln700_263, %zext_ln791_241" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1177 'add' 'add_ln700_264' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln700_176 = zext i2 %add_ln700_264 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1178 'zext' 'zext_ln700_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_265 = add i2 %zext_ln791_245, %zext_ln791_244" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1179 'add' 'add_ln700_265' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1180 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_266 = add i2 %add_ln700_265, %zext_ln791_243" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1180 'add' 'add_ln700_266' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1181 [1/1] (0.00ns)   --->   "%zext_ln700_177 = zext i2 %add_ln700_266 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1181 'zext' 'zext_ln700_177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1182 [1/1] (1.56ns)   --->   "%add_ln700_267 = add i3 %zext_ln700_177, %zext_ln700_176" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1182 'add' 'add_ln700_267' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_268 = add i2 %zext_ln791_248, %zext_ln791_247" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1183 'add' 'add_ln700_268' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1184 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_269 = add i2 %add_ln700_268, %zext_ln791_246" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1184 'add' 'add_ln700_269' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln700_179 = zext i2 %add_ln700_269 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1185 'zext' 'zext_ln700_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_270 = add i2 %zext_ln791_251, %zext_ln791_250" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1186 'add' 'add_ln700_270' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1187 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_271 = add i2 %add_ln700_270, %zext_ln791_249" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1187 'add' 'add_ln700_271' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln700_180 = zext i2 %add_ln700_271 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1188 'zext' 'zext_ln700_180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1189 [1/1] (1.56ns)   --->   "%add_ln700_272 = add i3 %zext_ln700_180, %zext_ln700_179" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1189 'add' 'add_ln700_272' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_274 = add i2 %zext_ln791_254, %zext_ln791_253" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1190 'add' 'add_ln700_274' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1191 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_275 = add i2 %add_ln700_274, %zext_ln791_252" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1191 'add' 'add_ln700_275' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln700_183 = zext i2 %add_ln700_275 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1192 'zext' 'zext_ln700_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_276 = add i2 %zext_ln791_257, %zext_ln791_256" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1193 'add' 'add_ln700_276' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1194 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_277 = add i2 %add_ln700_276, %zext_ln791_255" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1194 'add' 'add_ln700_277' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln700_184 = zext i2 %add_ln700_277 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1195 'zext' 'zext_ln700_184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1196 [1/1] (1.56ns)   --->   "%add_ln700_278 = add i3 %zext_ln700_184, %zext_ln700_183" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1196 'add' 'add_ln700_278' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_279 = add i2 %zext_ln791_260, %zext_ln791_259" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1197 'add' 'add_ln700_279' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1198 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_280 = add i2 %add_ln700_279, %zext_ln791_258" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1198 'add' 'add_ln700_280' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1199 [1/1] (1.56ns)   --->   "%add_ln700_281 = add i2 %zext_ln791_261, %zext_ln791_263" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1199 'add' 'add_ln700_281' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1200 [1/1] (1.56ns)   --->   "%add_ln700_282 = add i2 %zext_ln791_262, %zext_ln700_160" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1200 'add' 'add_ln700_282' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1201 [1/2] (3.25ns)   --->   "%training_data_V_6_lo = load i48* %training_data_V_6_ad, align 8" [digitrec.cpp:61]   --->   Operation 1201 'load' 'training_data_V_6_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_6 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln61_7 = zext i48 %training_data_V_6_lo to i49" [digitrec.cpp:61]   --->   Operation 1202 'zext' 'zext_ln61_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1203 [1/1] (1.02ns)   --->   "%xor_ln1357_6 = xor i49 %zext_ln61_7, %input_V_read" [digitrec.cpp:86->digitrec.cpp:63]   --->   Operation 1203 'xor' 'xor_ln1357_6' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1204 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 0) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1204 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln791_288 = zext i1 %p_Result_6 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1205 'zext' 'zext_ln791_288' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1206 [1/1] (0.00ns)   --->   "%p_Result_6_1 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 1) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1206 'bitselect' 'p_Result_6_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln791_289 = zext i1 %p_Result_6_1 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1207 'zext' 'zext_ln791_289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1208 [1/1] (0.00ns)   --->   "%p_Result_6_2 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 2) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1208 'bitselect' 'p_Result_6_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln791_290 = zext i1 %p_Result_6_2 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1209 'zext' 'zext_ln791_290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1210 [1/1] (0.00ns)   --->   "%p_Result_6_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 3) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1210 'bitselect' 'p_Result_6_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln791_291 = zext i1 %p_Result_6_3 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1211 'zext' 'zext_ln791_291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1212 [1/1] (0.00ns)   --->   "%p_Result_6_4 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 4) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1212 'bitselect' 'p_Result_6_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln791_292 = zext i1 %p_Result_6_4 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1213 'zext' 'zext_ln791_292' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1214 [1/1] (0.00ns)   --->   "%p_Result_6_5 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 5) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1214 'bitselect' 'p_Result_6_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln791_293 = zext i1 %p_Result_6_5 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1215 'zext' 'zext_ln791_293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1216 [1/1] (0.00ns)   --->   "%p_Result_6_6 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 6) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1216 'bitselect' 'p_Result_6_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln791_294 = zext i1 %p_Result_6_6 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1217 'zext' 'zext_ln791_294' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1218 [1/1] (0.00ns)   --->   "%p_Result_6_7 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 7) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1218 'bitselect' 'p_Result_6_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln791_295 = zext i1 %p_Result_6_7 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1219 'zext' 'zext_ln791_295' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1220 [1/1] (0.00ns)   --->   "%p_Result_6_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 8) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1220 'bitselect' 'p_Result_6_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln791_296 = zext i1 %p_Result_6_8 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1221 'zext' 'zext_ln791_296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1222 [1/1] (0.00ns)   --->   "%p_Result_6_9 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 9) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1222 'bitselect' 'p_Result_6_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln791_297 = zext i1 %p_Result_6_9 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1223 'zext' 'zext_ln791_297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1224 [1/1] (0.00ns)   --->   "%p_Result_6_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 10) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1224 'bitselect' 'p_Result_6_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln791_298 = zext i1 %p_Result_6_s to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1225 'zext' 'zext_ln791_298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1226 [1/1] (0.00ns)   --->   "%p_Result_6_10 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 11) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1226 'bitselect' 'p_Result_6_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln791_299 = zext i1 %p_Result_6_10 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1227 'zext' 'zext_ln791_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1228 [1/1] (0.00ns)   --->   "%p_Result_6_11 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 12) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1228 'bitselect' 'p_Result_6_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln791_300 = zext i1 %p_Result_6_11 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1229 'zext' 'zext_ln791_300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1230 [1/1] (0.00ns)   --->   "%p_Result_6_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 13) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1230 'bitselect' 'p_Result_6_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln791_301 = zext i1 %p_Result_6_12 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1231 'zext' 'zext_ln791_301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1232 [1/1] (0.00ns)   --->   "%p_Result_6_13 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 14) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1232 'bitselect' 'p_Result_6_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln791_302 = zext i1 %p_Result_6_13 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1233 'zext' 'zext_ln791_302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1234 [1/1] (0.00ns)   --->   "%p_Result_6_14 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 15) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1234 'bitselect' 'p_Result_6_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln791_303 = zext i1 %p_Result_6_14 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1235 'zext' 'zext_ln791_303' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1236 [1/1] (0.00ns)   --->   "%p_Result_6_15 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 16) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1236 'bitselect' 'p_Result_6_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln791_304 = zext i1 %p_Result_6_15 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1237 'zext' 'zext_ln791_304' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1238 [1/1] (0.00ns)   --->   "%p_Result_6_16 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 17) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1238 'bitselect' 'p_Result_6_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln791_305 = zext i1 %p_Result_6_16 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1239 'zext' 'zext_ln791_305' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1240 [1/1] (0.00ns)   --->   "%p_Result_6_17 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 18) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1240 'bitselect' 'p_Result_6_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln791_306 = zext i1 %p_Result_6_17 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1241 'zext' 'zext_ln791_306' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1242 [1/1] (0.00ns)   --->   "%p_Result_6_18 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 19) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1242 'bitselect' 'p_Result_6_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln791_307 = zext i1 %p_Result_6_18 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1243 'zext' 'zext_ln791_307' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1244 [1/1] (0.00ns)   --->   "%p_Result_6_19 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 20) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1244 'bitselect' 'p_Result_6_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln791_308 = zext i1 %p_Result_6_19 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1245 'zext' 'zext_ln791_308' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1246 [1/1] (0.00ns)   --->   "%p_Result_6_20 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 21) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1246 'bitselect' 'p_Result_6_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln791_309 = zext i1 %p_Result_6_20 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1247 'zext' 'zext_ln791_309' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1248 [1/1] (0.00ns)   --->   "%p_Result_6_21 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 22) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1248 'bitselect' 'p_Result_6_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln791_310 = zext i1 %p_Result_6_21 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1249 'zext' 'zext_ln791_310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1250 [1/1] (0.00ns)   --->   "%p_Result_6_22 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 23) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1250 'bitselect' 'p_Result_6_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln791_311 = zext i1 %p_Result_6_22 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1251 'zext' 'zext_ln791_311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1252 [1/1] (0.00ns)   --->   "%p_Result_6_23 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 24) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1252 'bitselect' 'p_Result_6_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln791_312 = zext i1 %p_Result_6_23 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1253 'zext' 'zext_ln791_312' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1254 [1/1] (0.00ns)   --->   "%p_Result_6_24 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 25) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1254 'bitselect' 'p_Result_6_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln791_313 = zext i1 %p_Result_6_24 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1255 'zext' 'zext_ln791_313' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1256 [1/1] (0.00ns)   --->   "%p_Result_6_25 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 26) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1256 'bitselect' 'p_Result_6_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln791_314 = zext i1 %p_Result_6_25 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1257 'zext' 'zext_ln791_314' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1258 [1/1] (0.00ns)   --->   "%p_Result_6_26 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 27) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1258 'bitselect' 'p_Result_6_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1259 [1/1] (0.00ns)   --->   "%zext_ln791_315 = zext i1 %p_Result_6_26 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1259 'zext' 'zext_ln791_315' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1260 [1/1] (0.00ns)   --->   "%p_Result_6_27 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 28) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1260 'bitselect' 'p_Result_6_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln791_316 = zext i1 %p_Result_6_27 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1261 'zext' 'zext_ln791_316' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1262 [1/1] (0.00ns)   --->   "%p_Result_6_28 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 29) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1262 'bitselect' 'p_Result_6_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln791_317 = zext i1 %p_Result_6_28 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1263 'zext' 'zext_ln791_317' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1264 [1/1] (0.00ns)   --->   "%p_Result_6_29 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 30) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1264 'bitselect' 'p_Result_6_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln791_318 = zext i1 %p_Result_6_29 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1265 'zext' 'zext_ln791_318' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1266 [1/1] (0.00ns)   --->   "%p_Result_6_30 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 31) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1266 'bitselect' 'p_Result_6_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln791_319 = zext i1 %p_Result_6_30 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1267 'zext' 'zext_ln791_319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1268 [1/1] (0.00ns)   --->   "%p_Result_6_31 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 32) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1268 'bitselect' 'p_Result_6_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1269 [1/1] (0.00ns)   --->   "%zext_ln791_320 = zext i1 %p_Result_6_31 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1269 'zext' 'zext_ln791_320' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1270 [1/1] (0.00ns)   --->   "%p_Result_6_32 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 33) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1270 'bitselect' 'p_Result_6_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1271 [1/1] (0.00ns)   --->   "%zext_ln791_321 = zext i1 %p_Result_6_32 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1271 'zext' 'zext_ln791_321' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1272 [1/1] (0.00ns)   --->   "%p_Result_6_33 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 34) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1272 'bitselect' 'p_Result_6_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln791_322 = zext i1 %p_Result_6_33 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1273 'zext' 'zext_ln791_322' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1274 [1/1] (0.00ns)   --->   "%p_Result_6_34 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 35) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1274 'bitselect' 'p_Result_6_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln791_323 = zext i1 %p_Result_6_34 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1275 'zext' 'zext_ln791_323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1276 [1/1] (0.00ns)   --->   "%p_Result_6_35 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 36) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1276 'bitselect' 'p_Result_6_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln791_324 = zext i1 %p_Result_6_35 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1277 'zext' 'zext_ln791_324' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1278 [1/1] (0.00ns)   --->   "%p_Result_6_36 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 37) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1278 'bitselect' 'p_Result_6_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln791_325 = zext i1 %p_Result_6_36 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1279 'zext' 'zext_ln791_325' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1280 [1/1] (0.00ns)   --->   "%p_Result_6_37 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 38) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1280 'bitselect' 'p_Result_6_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln791_326 = zext i1 %p_Result_6_37 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1281 'zext' 'zext_ln791_326' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1282 [1/1] (0.00ns)   --->   "%p_Result_6_38 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 39) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1282 'bitselect' 'p_Result_6_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln791_327 = zext i1 %p_Result_6_38 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1283 'zext' 'zext_ln791_327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1284 [1/1] (0.00ns)   --->   "%p_Result_6_39 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 40) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1284 'bitselect' 'p_Result_6_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln791_328 = zext i1 %p_Result_6_39 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1285 'zext' 'zext_ln791_328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1286 [1/1] (0.00ns)   --->   "%p_Result_6_40 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 41) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1286 'bitselect' 'p_Result_6_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln791_329 = zext i1 %p_Result_6_40 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1287 'zext' 'zext_ln791_329' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1288 [1/1] (0.00ns)   --->   "%p_Result_6_41 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 42) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1288 'bitselect' 'p_Result_6_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln791_330 = zext i1 %p_Result_6_41 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1289 'zext' 'zext_ln791_330' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1290 [1/1] (0.00ns)   --->   "%p_Result_6_42 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 43) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1290 'bitselect' 'p_Result_6_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln791_331 = zext i1 %p_Result_6_42 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1291 'zext' 'zext_ln791_331' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1292 [1/1] (0.00ns)   --->   "%p_Result_6_43 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 44) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1292 'bitselect' 'p_Result_6_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln791_332 = zext i1 %p_Result_6_43 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1293 'zext' 'zext_ln791_332' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1294 [1/1] (0.00ns)   --->   "%p_Result_6_44 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 45) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1294 'bitselect' 'p_Result_6_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln791_333 = zext i1 %p_Result_6_44 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1295 'zext' 'zext_ln791_333' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1296 [1/1] (0.00ns)   --->   "%p_Result_6_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 46) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1296 'bitselect' 'p_Result_6_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln791_334 = zext i1 %p_Result_6_45 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1297 'zext' 'zext_ln791_334' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1298 [1/1] (0.00ns)   --->   "%p_Result_6_46 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 47) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1298 'bitselect' 'p_Result_6_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln791_335 = zext i1 %p_Result_6_46 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1299 'zext' 'zext_ln791_335' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1300 [1/1] (0.00ns)   --->   "%p_Result_6_47 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_6, i32 48) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1300 'bitselect' 'p_Result_6_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln700_192 = zext i1 %p_Result_6_47 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1301 'zext' 'zext_ln700_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_288 = add i2 %zext_ln791_335, %zext_ln791_333" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1302 'add' 'add_ln700_288' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1303 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_289 = add i2 %add_ln700_288, %zext_ln791_334" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1303 'add' 'add_ln700_289' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1304 [1/1] (0.00ns)   --->   "%zext_ln700_193 = zext i2 %add_ln700_289 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1304 'zext' 'zext_ln700_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_290 = add i2 %zext_ln791_332, %zext_ln791_331" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1305 'add' 'add_ln700_290' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1306 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_291 = add i2 %add_ln700_290, %zext_ln791_330" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1306 'add' 'add_ln700_291' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln700_194 = zext i2 %add_ln700_291 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1307 'zext' 'zext_ln700_194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1308 [1/1] (1.56ns)   --->   "%add_ln700_292 = add i3 %zext_ln700_194, %zext_ln700_193" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1308 'add' 'add_ln700_292' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_293 = add i2 %zext_ln791_326, %zext_ln791_325" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1309 'add' 'add_ln700_293' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1310 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_294 = add i2 %add_ln700_293, %zext_ln791_324" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1310 'add' 'add_ln700_294' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln700_196 = zext i2 %add_ln700_294 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1311 'zext' 'zext_ln700_196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_295 = add i2 %zext_ln791_329, %zext_ln791_328" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1312 'add' 'add_ln700_295' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1313 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_296 = add i2 %add_ln700_295, %zext_ln791_327" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1313 'add' 'add_ln700_296' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln700_197 = zext i2 %add_ln700_296 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1314 'zext' 'zext_ln700_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1315 [1/1] (1.56ns)   --->   "%add_ln700_297 = add i3 %zext_ln700_197, %zext_ln700_196" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1315 'add' 'add_ln700_297' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_299 = add i2 %zext_ln791_314, %zext_ln791_313" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1316 'add' 'add_ln700_299' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1317 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_300 = add i2 %add_ln700_299, %zext_ln791_312" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1317 'add' 'add_ln700_300' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln700_200 = zext i2 %add_ln700_300 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1318 'zext' 'zext_ln700_200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_301 = add i2 %zext_ln791_317, %zext_ln791_316" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1319 'add' 'add_ln700_301' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1320 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_302 = add i2 %add_ln700_301, %zext_ln791_315" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1320 'add' 'add_ln700_302' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln700_201 = zext i2 %add_ln700_302 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1321 'zext' 'zext_ln700_201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1322 [1/1] (1.56ns)   --->   "%add_ln700_303 = add i3 %zext_ln700_201, %zext_ln700_200" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1322 'add' 'add_ln700_303' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_304 = add i2 %zext_ln791_320, %zext_ln791_319" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1323 'add' 'add_ln700_304' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1324 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_305 = add i2 %add_ln700_304, %zext_ln791_318" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1324 'add' 'add_ln700_305' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1325 [1/1] (0.00ns)   --->   "%zext_ln700_203 = zext i2 %add_ln700_305 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1325 'zext' 'zext_ln700_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_306 = add i2 %zext_ln791_323, %zext_ln791_322" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1326 'add' 'add_ln700_306' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1327 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_307 = add i2 %add_ln700_306, %zext_ln791_321" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1327 'add' 'add_ln700_307' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1328 [1/1] (0.00ns)   --->   "%zext_ln700_204 = zext i2 %add_ln700_307 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1328 'zext' 'zext_ln700_204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1329 [1/1] (1.56ns)   --->   "%add_ln700_308 = add i3 %zext_ln700_204, %zext_ln700_203" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1329 'add' 'add_ln700_308' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_311 = add i2 %zext_ln791_290, %zext_ln791_288" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1330 'add' 'add_ln700_311' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1331 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_312 = add i2 %add_ln700_311, %zext_ln791_289" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1331 'add' 'add_ln700_312' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln700_208 = zext i2 %add_ln700_312 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1332 'zext' 'zext_ln700_208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_313 = add i2 %zext_ln791_293, %zext_ln791_292" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1333 'add' 'add_ln700_313' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1334 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_314 = add i2 %add_ln700_313, %zext_ln791_291" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1334 'add' 'add_ln700_314' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln700_209 = zext i2 %add_ln700_314 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1335 'zext' 'zext_ln700_209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1336 [1/1] (1.56ns)   --->   "%add_ln700_315 = add i3 %zext_ln700_209, %zext_ln700_208" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1336 'add' 'add_ln700_315' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_316 = add i2 %zext_ln791_296, %zext_ln791_295" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1337 'add' 'add_ln700_316' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1338 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_317 = add i2 %add_ln700_316, %zext_ln791_294" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1338 'add' 'add_ln700_317' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln700_211 = zext i2 %add_ln700_317 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1339 'zext' 'zext_ln700_211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_318 = add i2 %zext_ln791_299, %zext_ln791_298" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1340 'add' 'add_ln700_318' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1341 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_319 = add i2 %add_ln700_318, %zext_ln791_297" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1341 'add' 'add_ln700_319' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln700_212 = zext i2 %add_ln700_319 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1342 'zext' 'zext_ln700_212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1343 [1/1] (1.56ns)   --->   "%add_ln700_320 = add i3 %zext_ln700_212, %zext_ln700_211" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1343 'add' 'add_ln700_320' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_322 = add i2 %zext_ln791_302, %zext_ln791_301" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1344 'add' 'add_ln700_322' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1345 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_323 = add i2 %add_ln700_322, %zext_ln791_300" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1345 'add' 'add_ln700_323' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln700_215 = zext i2 %add_ln700_323 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1346 'zext' 'zext_ln700_215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_324 = add i2 %zext_ln791_305, %zext_ln791_304" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1347 'add' 'add_ln700_324' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1348 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_325 = add i2 %add_ln700_324, %zext_ln791_303" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1348 'add' 'add_ln700_325' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln700_216 = zext i2 %add_ln700_325 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1349 'zext' 'zext_ln700_216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1350 [1/1] (1.56ns)   --->   "%add_ln700_326 = add i3 %zext_ln700_216, %zext_ln700_215" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1350 'add' 'add_ln700_326' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_327 = add i2 %zext_ln791_308, %zext_ln791_307" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1351 'add' 'add_ln700_327' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1352 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_328 = add i2 %add_ln700_327, %zext_ln791_306" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1352 'add' 'add_ln700_328' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1353 [1/1] (1.56ns)   --->   "%add_ln700_329 = add i2 %zext_ln791_309, %zext_ln791_311" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1353 'add' 'add_ln700_329' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1354 [1/1] (1.56ns)   --->   "%add_ln700_330 = add i2 %zext_ln791_310, %zext_ln700_192" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1354 'add' 'add_ln700_330' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1355 [1/2] (3.25ns)   --->   "%training_data_V_7_lo = load i42* %training_data_V_7_ad, align 8" [digitrec.cpp:61]   --->   Operation 1355 'load' 'training_data_V_7_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_6 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln61_8 = zext i42 %training_data_V_7_lo to i49" [digitrec.cpp:61]   --->   Operation 1356 'zext' 'zext_ln61_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1357 [1/1] (1.02ns)   --->   "%xor_ln1357_7 = xor i49 %zext_ln61_8, %input_V_read" [digitrec.cpp:86->digitrec.cpp:63]   --->   Operation 1357 'xor' 'xor_ln1357_7' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1358 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 0) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1358 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1359 [1/1] (0.00ns)   --->   "%zext_ln791_336 = zext i1 %p_Result_7 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1359 'zext' 'zext_ln791_336' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1360 [1/1] (0.00ns)   --->   "%p_Result_7_1 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 1) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1360 'bitselect' 'p_Result_7_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln791_337 = zext i1 %p_Result_7_1 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1361 'zext' 'zext_ln791_337' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1362 [1/1] (0.00ns)   --->   "%p_Result_7_2 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 2) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1362 'bitselect' 'p_Result_7_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1363 [1/1] (0.00ns)   --->   "%zext_ln791_338 = zext i1 %p_Result_7_2 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1363 'zext' 'zext_ln791_338' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1364 [1/1] (0.00ns)   --->   "%p_Result_7_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 3) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1364 'bitselect' 'p_Result_7_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln791_339 = zext i1 %p_Result_7_3 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1365 'zext' 'zext_ln791_339' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1366 [1/1] (0.00ns)   --->   "%p_Result_7_4 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 4) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1366 'bitselect' 'p_Result_7_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln791_340 = zext i1 %p_Result_7_4 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1367 'zext' 'zext_ln791_340' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1368 [1/1] (0.00ns)   --->   "%p_Result_7_5 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 5) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1368 'bitselect' 'p_Result_7_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln791_341 = zext i1 %p_Result_7_5 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1369 'zext' 'zext_ln791_341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1370 [1/1] (0.00ns)   --->   "%p_Result_7_6 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 6) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1370 'bitselect' 'p_Result_7_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln791_342 = zext i1 %p_Result_7_6 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1371 'zext' 'zext_ln791_342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1372 [1/1] (0.00ns)   --->   "%p_Result_7_7 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 7) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1372 'bitselect' 'p_Result_7_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln791_343 = zext i1 %p_Result_7_7 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1373 'zext' 'zext_ln791_343' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1374 [1/1] (0.00ns)   --->   "%p_Result_7_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 8) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1374 'bitselect' 'p_Result_7_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln791_344 = zext i1 %p_Result_7_8 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1375 'zext' 'zext_ln791_344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1376 [1/1] (0.00ns)   --->   "%p_Result_7_9 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 9) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1376 'bitselect' 'p_Result_7_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln791_345 = zext i1 %p_Result_7_9 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1377 'zext' 'zext_ln791_345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1378 [1/1] (0.00ns)   --->   "%p_Result_7_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 10) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1378 'bitselect' 'p_Result_7_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln791_346 = zext i1 %p_Result_7_s to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1379 'zext' 'zext_ln791_346' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1380 [1/1] (0.00ns)   --->   "%p_Result_7_10 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 11) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1380 'bitselect' 'p_Result_7_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln791_347 = zext i1 %p_Result_7_10 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1381 'zext' 'zext_ln791_347' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1382 [1/1] (0.00ns)   --->   "%p_Result_7_11 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 12) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1382 'bitselect' 'p_Result_7_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1383 [1/1] (0.00ns)   --->   "%zext_ln791_348 = zext i1 %p_Result_7_11 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1383 'zext' 'zext_ln791_348' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1384 [1/1] (0.00ns)   --->   "%p_Result_7_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 13) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1384 'bitselect' 'p_Result_7_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln791_349 = zext i1 %p_Result_7_12 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1385 'zext' 'zext_ln791_349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1386 [1/1] (0.00ns)   --->   "%p_Result_7_13 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 14) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1386 'bitselect' 'p_Result_7_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln791_350 = zext i1 %p_Result_7_13 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1387 'zext' 'zext_ln791_350' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1388 [1/1] (0.00ns)   --->   "%p_Result_7_14 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 15) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1388 'bitselect' 'p_Result_7_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln791_351 = zext i1 %p_Result_7_14 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1389 'zext' 'zext_ln791_351' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1390 [1/1] (0.00ns)   --->   "%p_Result_7_15 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 16) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1390 'bitselect' 'p_Result_7_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln791_352 = zext i1 %p_Result_7_15 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1391 'zext' 'zext_ln791_352' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1392 [1/1] (0.00ns)   --->   "%p_Result_7_16 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 17) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1392 'bitselect' 'p_Result_7_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1393 [1/1] (0.00ns)   --->   "%zext_ln791_353 = zext i1 %p_Result_7_16 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1393 'zext' 'zext_ln791_353' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1394 [1/1] (0.00ns)   --->   "%p_Result_7_17 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 18) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1394 'bitselect' 'p_Result_7_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln791_354 = zext i1 %p_Result_7_17 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1395 'zext' 'zext_ln791_354' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1396 [1/1] (0.00ns)   --->   "%p_Result_7_18 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 19) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1396 'bitselect' 'p_Result_7_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln791_355 = zext i1 %p_Result_7_18 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1397 'zext' 'zext_ln791_355' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1398 [1/1] (0.00ns)   --->   "%p_Result_7_19 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 20) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1398 'bitselect' 'p_Result_7_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln791_356 = zext i1 %p_Result_7_19 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1399 'zext' 'zext_ln791_356' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1400 [1/1] (0.00ns)   --->   "%p_Result_7_20 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 21) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1400 'bitselect' 'p_Result_7_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln791_357 = zext i1 %p_Result_7_20 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1401 'zext' 'zext_ln791_357' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1402 [1/1] (0.00ns)   --->   "%p_Result_7_21 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 22) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1402 'bitselect' 'p_Result_7_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln791_358 = zext i1 %p_Result_7_21 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1403 'zext' 'zext_ln791_358' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1404 [1/1] (0.00ns)   --->   "%p_Result_7_22 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 23) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1404 'bitselect' 'p_Result_7_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln791_359 = zext i1 %p_Result_7_22 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1405 'zext' 'zext_ln791_359' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1406 [1/1] (0.00ns)   --->   "%p_Result_7_23 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 24) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1406 'bitselect' 'p_Result_7_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln791_360 = zext i1 %p_Result_7_23 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1407 'zext' 'zext_ln791_360' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1408 [1/1] (0.00ns)   --->   "%p_Result_7_24 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 25) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1408 'bitselect' 'p_Result_7_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln791_361 = zext i1 %p_Result_7_24 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1409 'zext' 'zext_ln791_361' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1410 [1/1] (0.00ns)   --->   "%p_Result_7_25 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 26) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1410 'bitselect' 'p_Result_7_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln791_362 = zext i1 %p_Result_7_25 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1411 'zext' 'zext_ln791_362' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1412 [1/1] (0.00ns)   --->   "%p_Result_7_26 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 27) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1412 'bitselect' 'p_Result_7_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln791_363 = zext i1 %p_Result_7_26 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1413 'zext' 'zext_ln791_363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1414 [1/1] (0.00ns)   --->   "%p_Result_7_27 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 28) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1414 'bitselect' 'p_Result_7_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln791_364 = zext i1 %p_Result_7_27 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1415 'zext' 'zext_ln791_364' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1416 [1/1] (0.00ns)   --->   "%p_Result_7_28 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 29) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1416 'bitselect' 'p_Result_7_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln791_365 = zext i1 %p_Result_7_28 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1417 'zext' 'zext_ln791_365' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1418 [1/1] (0.00ns)   --->   "%p_Result_7_29 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 30) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1418 'bitselect' 'p_Result_7_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln791_366 = zext i1 %p_Result_7_29 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1419 'zext' 'zext_ln791_366' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1420 [1/1] (0.00ns)   --->   "%p_Result_7_30 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 31) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1420 'bitselect' 'p_Result_7_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln791_367 = zext i1 %p_Result_7_30 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1421 'zext' 'zext_ln791_367' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1422 [1/1] (0.00ns)   --->   "%p_Result_7_31 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 32) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1422 'bitselect' 'p_Result_7_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln791_368 = zext i1 %p_Result_7_31 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1423 'zext' 'zext_ln791_368' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1424 [1/1] (0.00ns)   --->   "%p_Result_7_32 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 33) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1424 'bitselect' 'p_Result_7_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln791_369 = zext i1 %p_Result_7_32 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1425 'zext' 'zext_ln791_369' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1426 [1/1] (0.00ns)   --->   "%p_Result_7_33 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 34) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1426 'bitselect' 'p_Result_7_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln791_370 = zext i1 %p_Result_7_33 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1427 'zext' 'zext_ln791_370' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1428 [1/1] (0.00ns)   --->   "%p_Result_7_34 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 35) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1428 'bitselect' 'p_Result_7_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1429 [1/1] (0.00ns)   --->   "%zext_ln791_371 = zext i1 %p_Result_7_34 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1429 'zext' 'zext_ln791_371' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1430 [1/1] (0.00ns)   --->   "%p_Result_7_35 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 36) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1430 'bitselect' 'p_Result_7_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln791_372 = zext i1 %p_Result_7_35 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1431 'zext' 'zext_ln791_372' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1432 [1/1] (0.00ns)   --->   "%p_Result_7_36 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 37) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1432 'bitselect' 'p_Result_7_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln791_373 = zext i1 %p_Result_7_36 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1433 'zext' 'zext_ln791_373' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1434 [1/1] (0.00ns)   --->   "%p_Result_7_37 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 38) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1434 'bitselect' 'p_Result_7_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln791_374 = zext i1 %p_Result_7_37 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1435 'zext' 'zext_ln791_374' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1436 [1/1] (0.00ns)   --->   "%p_Result_7_38 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 39) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1436 'bitselect' 'p_Result_7_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1437 [1/1] (0.00ns)   --->   "%zext_ln791_375 = zext i1 %p_Result_7_38 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1437 'zext' 'zext_ln791_375' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1438 [1/1] (0.00ns)   --->   "%p_Result_7_39 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 40) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1438 'bitselect' 'p_Result_7_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1439 [1/1] (0.00ns)   --->   "%zext_ln791_376 = zext i1 %p_Result_7_39 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1439 'zext' 'zext_ln791_376' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1440 [1/1] (0.00ns)   --->   "%p_Result_7_40 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 41) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1440 'bitselect' 'p_Result_7_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln791_377 = zext i1 %p_Result_7_40 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1441 'zext' 'zext_ln791_377' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1442 [1/1] (0.00ns)   --->   "%p_Result_7_41 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 42) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1442 'bitselect' 'p_Result_7_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln791_378 = zext i1 %p_Result_7_41 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1443 'zext' 'zext_ln791_378' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1444 [1/1] (0.00ns)   --->   "%p_Result_7_42 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 43) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1444 'bitselect' 'p_Result_7_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln791_379 = zext i1 %p_Result_7_42 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1445 'zext' 'zext_ln791_379' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1446 [1/1] (0.00ns)   --->   "%p_Result_7_43 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 44) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1446 'bitselect' 'p_Result_7_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln791_380 = zext i1 %p_Result_7_43 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1447 'zext' 'zext_ln791_380' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1448 [1/1] (0.00ns)   --->   "%p_Result_7_44 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 45) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1448 'bitselect' 'p_Result_7_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1449 [1/1] (0.00ns)   --->   "%zext_ln791_381 = zext i1 %p_Result_7_44 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1449 'zext' 'zext_ln791_381' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1450 [1/1] (0.00ns)   --->   "%p_Result_7_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 46) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1450 'bitselect' 'p_Result_7_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln791_382 = zext i1 %p_Result_7_45 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1451 'zext' 'zext_ln791_382' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1452 [1/1] (0.00ns)   --->   "%p_Result_7_46 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 47) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1452 'bitselect' 'p_Result_7_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln791_383 = zext i1 %p_Result_7_46 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1453 'zext' 'zext_ln791_383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1454 [1/1] (0.00ns)   --->   "%p_Result_7_47 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_7, i32 48) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1454 'bitselect' 'p_Result_7_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1455 [1/1] (0.00ns)   --->   "%zext_ln700_224 = zext i1 %p_Result_7_47 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1455 'zext' 'zext_ln700_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_336 = add i2 %zext_ln791_383, %zext_ln791_381" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1456 'add' 'add_ln700_336' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1457 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_337 = add i2 %add_ln700_336, %zext_ln791_382" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1457 'add' 'add_ln700_337' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln700_225 = zext i2 %add_ln700_337 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1458 'zext' 'zext_ln700_225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_338 = add i2 %zext_ln791_380, %zext_ln791_379" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1459 'add' 'add_ln700_338' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1460 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_339 = add i2 %add_ln700_338, %zext_ln791_378" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1460 'add' 'add_ln700_339' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln700_226 = zext i2 %add_ln700_339 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1461 'zext' 'zext_ln700_226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1462 [1/1] (1.56ns)   --->   "%add_ln700_340 = add i3 %zext_ln700_226, %zext_ln700_225" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1462 'add' 'add_ln700_340' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_341 = add i2 %zext_ln791_374, %zext_ln791_373" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1463 'add' 'add_ln700_341' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1464 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_342 = add i2 %add_ln700_341, %zext_ln791_372" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1464 'add' 'add_ln700_342' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1465 [1/1] (0.00ns)   --->   "%zext_ln700_228 = zext i2 %add_ln700_342 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1465 'zext' 'zext_ln700_228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_343 = add i2 %zext_ln791_377, %zext_ln791_376" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1466 'add' 'add_ln700_343' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1467 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_344 = add i2 %add_ln700_343, %zext_ln791_375" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1467 'add' 'add_ln700_344' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln700_229 = zext i2 %add_ln700_344 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1468 'zext' 'zext_ln700_229' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1469 [1/1] (1.56ns)   --->   "%add_ln700_345 = add i3 %zext_ln700_229, %zext_ln700_228" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1469 'add' 'add_ln700_345' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_347 = add i2 %zext_ln791_362, %zext_ln791_361" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1470 'add' 'add_ln700_347' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1471 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_348 = add i2 %add_ln700_347, %zext_ln791_360" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1471 'add' 'add_ln700_348' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln700_232 = zext i2 %add_ln700_348 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1472 'zext' 'zext_ln700_232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_349 = add i2 %zext_ln791_365, %zext_ln791_364" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1473 'add' 'add_ln700_349' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1474 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_350 = add i2 %add_ln700_349, %zext_ln791_363" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1474 'add' 'add_ln700_350' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln700_233 = zext i2 %add_ln700_350 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1475 'zext' 'zext_ln700_233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1476 [1/1] (1.56ns)   --->   "%add_ln700_351 = add i3 %zext_ln700_233, %zext_ln700_232" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1476 'add' 'add_ln700_351' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1477 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_352 = add i2 %zext_ln791_368, %zext_ln791_367" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1477 'add' 'add_ln700_352' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1478 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_353 = add i2 %add_ln700_352, %zext_ln791_366" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1478 'add' 'add_ln700_353' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln700_235 = zext i2 %add_ln700_353 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1479 'zext' 'zext_ln700_235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_354 = add i2 %zext_ln791_371, %zext_ln791_370" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1480 'add' 'add_ln700_354' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1481 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_355 = add i2 %add_ln700_354, %zext_ln791_369" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1481 'add' 'add_ln700_355' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1482 [1/1] (0.00ns)   --->   "%zext_ln700_236 = zext i2 %add_ln700_355 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1482 'zext' 'zext_ln700_236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1483 [1/1] (1.56ns)   --->   "%add_ln700_356 = add i3 %zext_ln700_236, %zext_ln700_235" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1483 'add' 'add_ln700_356' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_359 = add i2 %zext_ln791_338, %zext_ln791_336" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1484 'add' 'add_ln700_359' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1485 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_360 = add i2 %add_ln700_359, %zext_ln791_337" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1485 'add' 'add_ln700_360' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln700_240 = zext i2 %add_ln700_360 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1486 'zext' 'zext_ln700_240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_361 = add i2 %zext_ln791_341, %zext_ln791_340" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1487 'add' 'add_ln700_361' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1488 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_362 = add i2 %add_ln700_361, %zext_ln791_339" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1488 'add' 'add_ln700_362' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln700_241 = zext i2 %add_ln700_362 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1489 'zext' 'zext_ln700_241' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1490 [1/1] (1.56ns)   --->   "%add_ln700_363 = add i3 %zext_ln700_241, %zext_ln700_240" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1490 'add' 'add_ln700_363' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_364 = add i2 %zext_ln791_344, %zext_ln791_343" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1491 'add' 'add_ln700_364' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1492 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_365 = add i2 %add_ln700_364, %zext_ln791_342" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1492 'add' 'add_ln700_365' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln700_243 = zext i2 %add_ln700_365 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1493 'zext' 'zext_ln700_243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_366 = add i2 %zext_ln791_347, %zext_ln791_346" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1494 'add' 'add_ln700_366' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1495 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_367 = add i2 %add_ln700_366, %zext_ln791_345" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1495 'add' 'add_ln700_367' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1496 [1/1] (0.00ns)   --->   "%zext_ln700_244 = zext i2 %add_ln700_367 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1496 'zext' 'zext_ln700_244' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1497 [1/1] (1.56ns)   --->   "%add_ln700_368 = add i3 %zext_ln700_244, %zext_ln700_243" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1497 'add' 'add_ln700_368' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_370 = add i2 %zext_ln791_350, %zext_ln791_349" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1498 'add' 'add_ln700_370' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1499 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_371 = add i2 %add_ln700_370, %zext_ln791_348" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1499 'add' 'add_ln700_371' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln700_247 = zext i2 %add_ln700_371 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1500 'zext' 'zext_ln700_247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_372 = add i2 %zext_ln791_353, %zext_ln791_352" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1501 'add' 'add_ln700_372' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1502 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_373 = add i2 %add_ln700_372, %zext_ln791_351" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1502 'add' 'add_ln700_373' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln700_248 = zext i2 %add_ln700_373 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1503 'zext' 'zext_ln700_248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1504 [1/1] (1.56ns)   --->   "%add_ln700_374 = add i3 %zext_ln700_248, %zext_ln700_247" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1504 'add' 'add_ln700_374' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_375 = add i2 %zext_ln791_356, %zext_ln791_355" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1505 'add' 'add_ln700_375' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1506 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_376 = add i2 %add_ln700_375, %zext_ln791_354" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1506 'add' 'add_ln700_376' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1507 [1/1] (1.56ns)   --->   "%add_ln700_377 = add i2 %zext_ln791_357, %zext_ln791_359" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1507 'add' 'add_ln700_377' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1508 [1/1] (1.56ns)   --->   "%add_ln700_378 = add i2 %zext_ln791_358, %zext_ln700_224" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1508 'add' 'add_ln700_378' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1509 [1/2] (3.25ns)   --->   "%training_data_V_8_lo = load i45* %training_data_V_8_ad, align 8" [digitrec.cpp:61]   --->   Operation 1509 'load' 'training_data_V_8_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_6 : Operation 1510 [1/1] (0.00ns)   --->   "%zext_ln61_9 = zext i45 %training_data_V_8_lo to i49" [digitrec.cpp:61]   --->   Operation 1510 'zext' 'zext_ln61_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1511 [1/1] (1.02ns)   --->   "%xor_ln1357_8 = xor i49 %zext_ln61_9, %input_V_read" [digitrec.cpp:86->digitrec.cpp:63]   --->   Operation 1511 'xor' 'xor_ln1357_8' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1512 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 0) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1512 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1513 [1/1] (0.00ns)   --->   "%zext_ln791_384 = zext i1 %p_Result_8 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1513 'zext' 'zext_ln791_384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1514 [1/1] (0.00ns)   --->   "%p_Result_8_1 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 1) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1514 'bitselect' 'p_Result_8_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln791_385 = zext i1 %p_Result_8_1 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1515 'zext' 'zext_ln791_385' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1516 [1/1] (0.00ns)   --->   "%p_Result_8_2 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 2) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1516 'bitselect' 'p_Result_8_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln791_386 = zext i1 %p_Result_8_2 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1517 'zext' 'zext_ln791_386' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1518 [1/1] (0.00ns)   --->   "%p_Result_8_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 3) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1518 'bitselect' 'p_Result_8_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1519 [1/1] (0.00ns)   --->   "%zext_ln791_387 = zext i1 %p_Result_8_3 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1519 'zext' 'zext_ln791_387' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1520 [1/1] (0.00ns)   --->   "%p_Result_8_4 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 4) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1520 'bitselect' 'p_Result_8_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln791_388 = zext i1 %p_Result_8_4 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1521 'zext' 'zext_ln791_388' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1522 [1/1] (0.00ns)   --->   "%p_Result_8_5 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 5) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1522 'bitselect' 'p_Result_8_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln791_389 = zext i1 %p_Result_8_5 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1523 'zext' 'zext_ln791_389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1524 [1/1] (0.00ns)   --->   "%p_Result_8_6 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 6) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1524 'bitselect' 'p_Result_8_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1525 [1/1] (0.00ns)   --->   "%zext_ln791_390 = zext i1 %p_Result_8_6 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1525 'zext' 'zext_ln791_390' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1526 [1/1] (0.00ns)   --->   "%p_Result_8_7 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 7) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1526 'bitselect' 'p_Result_8_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln791_391 = zext i1 %p_Result_8_7 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1527 'zext' 'zext_ln791_391' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1528 [1/1] (0.00ns)   --->   "%p_Result_8_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 8) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1528 'bitselect' 'p_Result_8_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1529 [1/1] (0.00ns)   --->   "%zext_ln791_392 = zext i1 %p_Result_8_8 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1529 'zext' 'zext_ln791_392' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1530 [1/1] (0.00ns)   --->   "%p_Result_8_9 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 9) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1530 'bitselect' 'p_Result_8_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln791_393 = zext i1 %p_Result_8_9 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1531 'zext' 'zext_ln791_393' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1532 [1/1] (0.00ns)   --->   "%p_Result_8_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 10) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1532 'bitselect' 'p_Result_8_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1533 [1/1] (0.00ns)   --->   "%zext_ln791_394 = zext i1 %p_Result_8_s to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1533 'zext' 'zext_ln791_394' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1534 [1/1] (0.00ns)   --->   "%p_Result_8_10 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 11) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1534 'bitselect' 'p_Result_8_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln791_395 = zext i1 %p_Result_8_10 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1535 'zext' 'zext_ln791_395' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1536 [1/1] (0.00ns)   --->   "%p_Result_8_11 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 12) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1536 'bitselect' 'p_Result_8_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1537 [1/1] (0.00ns)   --->   "%zext_ln791_396 = zext i1 %p_Result_8_11 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1537 'zext' 'zext_ln791_396' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1538 [1/1] (0.00ns)   --->   "%p_Result_8_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 13) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1538 'bitselect' 'p_Result_8_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln791_397 = zext i1 %p_Result_8_12 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1539 'zext' 'zext_ln791_397' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1540 [1/1] (0.00ns)   --->   "%p_Result_8_13 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 14) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1540 'bitselect' 'p_Result_8_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln791_398 = zext i1 %p_Result_8_13 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1541 'zext' 'zext_ln791_398' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1542 [1/1] (0.00ns)   --->   "%p_Result_8_14 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 15) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1542 'bitselect' 'p_Result_8_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln791_399 = zext i1 %p_Result_8_14 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1543 'zext' 'zext_ln791_399' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1544 [1/1] (0.00ns)   --->   "%p_Result_8_15 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 16) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1544 'bitselect' 'p_Result_8_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln791_400 = zext i1 %p_Result_8_15 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1545 'zext' 'zext_ln791_400' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1546 [1/1] (0.00ns)   --->   "%p_Result_8_16 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 17) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1546 'bitselect' 'p_Result_8_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln791_401 = zext i1 %p_Result_8_16 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1547 'zext' 'zext_ln791_401' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1548 [1/1] (0.00ns)   --->   "%p_Result_8_17 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 18) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1548 'bitselect' 'p_Result_8_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1549 [1/1] (0.00ns)   --->   "%zext_ln791_402 = zext i1 %p_Result_8_17 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1549 'zext' 'zext_ln791_402' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1550 [1/1] (0.00ns)   --->   "%p_Result_8_18 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 19) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1550 'bitselect' 'p_Result_8_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1551 [1/1] (0.00ns)   --->   "%zext_ln791_403 = zext i1 %p_Result_8_18 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1551 'zext' 'zext_ln791_403' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1552 [1/1] (0.00ns)   --->   "%p_Result_8_19 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 20) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1552 'bitselect' 'p_Result_8_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1553 [1/1] (0.00ns)   --->   "%zext_ln791_404 = zext i1 %p_Result_8_19 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1553 'zext' 'zext_ln791_404' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1554 [1/1] (0.00ns)   --->   "%p_Result_8_20 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 21) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1554 'bitselect' 'p_Result_8_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln791_405 = zext i1 %p_Result_8_20 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1555 'zext' 'zext_ln791_405' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1556 [1/1] (0.00ns)   --->   "%p_Result_8_21 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 22) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1556 'bitselect' 'p_Result_8_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln791_406 = zext i1 %p_Result_8_21 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1557 'zext' 'zext_ln791_406' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1558 [1/1] (0.00ns)   --->   "%p_Result_8_22 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 23) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1558 'bitselect' 'p_Result_8_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln791_407 = zext i1 %p_Result_8_22 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1559 'zext' 'zext_ln791_407' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1560 [1/1] (0.00ns)   --->   "%p_Result_8_23 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 24) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1560 'bitselect' 'p_Result_8_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln791_408 = zext i1 %p_Result_8_23 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1561 'zext' 'zext_ln791_408' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1562 [1/1] (0.00ns)   --->   "%p_Result_8_24 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 25) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1562 'bitselect' 'p_Result_8_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln791_409 = zext i1 %p_Result_8_24 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1563 'zext' 'zext_ln791_409' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1564 [1/1] (0.00ns)   --->   "%p_Result_8_25 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 26) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1564 'bitselect' 'p_Result_8_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1565 [1/1] (0.00ns)   --->   "%zext_ln791_410 = zext i1 %p_Result_8_25 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1565 'zext' 'zext_ln791_410' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1566 [1/1] (0.00ns)   --->   "%p_Result_8_26 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 27) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1566 'bitselect' 'p_Result_8_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1567 [1/1] (0.00ns)   --->   "%zext_ln791_411 = zext i1 %p_Result_8_26 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1567 'zext' 'zext_ln791_411' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1568 [1/1] (0.00ns)   --->   "%p_Result_8_27 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 28) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1568 'bitselect' 'p_Result_8_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1569 [1/1] (0.00ns)   --->   "%zext_ln791_412 = zext i1 %p_Result_8_27 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1569 'zext' 'zext_ln791_412' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1570 [1/1] (0.00ns)   --->   "%p_Result_8_28 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 29) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1570 'bitselect' 'p_Result_8_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1571 [1/1] (0.00ns)   --->   "%zext_ln791_413 = zext i1 %p_Result_8_28 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1571 'zext' 'zext_ln791_413' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1572 [1/1] (0.00ns)   --->   "%p_Result_8_29 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 30) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1572 'bitselect' 'p_Result_8_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1573 [1/1] (0.00ns)   --->   "%zext_ln791_414 = zext i1 %p_Result_8_29 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1573 'zext' 'zext_ln791_414' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1574 [1/1] (0.00ns)   --->   "%p_Result_8_30 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 31) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1574 'bitselect' 'p_Result_8_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1575 [1/1] (0.00ns)   --->   "%zext_ln791_415 = zext i1 %p_Result_8_30 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1575 'zext' 'zext_ln791_415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1576 [1/1] (0.00ns)   --->   "%p_Result_8_31 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 32) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1576 'bitselect' 'p_Result_8_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1577 [1/1] (0.00ns)   --->   "%zext_ln791_416 = zext i1 %p_Result_8_31 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1577 'zext' 'zext_ln791_416' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1578 [1/1] (0.00ns)   --->   "%p_Result_8_32 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 33) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1578 'bitselect' 'p_Result_8_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln791_417 = zext i1 %p_Result_8_32 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1579 'zext' 'zext_ln791_417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1580 [1/1] (0.00ns)   --->   "%p_Result_8_33 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 34) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1580 'bitselect' 'p_Result_8_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln791_418 = zext i1 %p_Result_8_33 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1581 'zext' 'zext_ln791_418' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1582 [1/1] (0.00ns)   --->   "%p_Result_8_34 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 35) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1582 'bitselect' 'p_Result_8_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln791_419 = zext i1 %p_Result_8_34 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1583 'zext' 'zext_ln791_419' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1584 [1/1] (0.00ns)   --->   "%p_Result_8_35 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 36) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1584 'bitselect' 'p_Result_8_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1585 [1/1] (0.00ns)   --->   "%zext_ln791_420 = zext i1 %p_Result_8_35 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1585 'zext' 'zext_ln791_420' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1586 [1/1] (0.00ns)   --->   "%p_Result_8_36 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 37) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1586 'bitselect' 'p_Result_8_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln791_421 = zext i1 %p_Result_8_36 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1587 'zext' 'zext_ln791_421' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1588 [1/1] (0.00ns)   --->   "%p_Result_8_37 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 38) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1588 'bitselect' 'p_Result_8_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln791_422 = zext i1 %p_Result_8_37 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1589 'zext' 'zext_ln791_422' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1590 [1/1] (0.00ns)   --->   "%p_Result_8_38 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 39) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1590 'bitselect' 'p_Result_8_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln791_423 = zext i1 %p_Result_8_38 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1591 'zext' 'zext_ln791_423' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1592 [1/1] (0.00ns)   --->   "%p_Result_8_39 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 40) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1592 'bitselect' 'p_Result_8_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln791_424 = zext i1 %p_Result_8_39 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1593 'zext' 'zext_ln791_424' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1594 [1/1] (0.00ns)   --->   "%p_Result_8_40 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 41) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1594 'bitselect' 'p_Result_8_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln791_425 = zext i1 %p_Result_8_40 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1595 'zext' 'zext_ln791_425' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1596 [1/1] (0.00ns)   --->   "%p_Result_8_41 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 42) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1596 'bitselect' 'p_Result_8_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1597 [1/1] (0.00ns)   --->   "%zext_ln791_426 = zext i1 %p_Result_8_41 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1597 'zext' 'zext_ln791_426' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1598 [1/1] (0.00ns)   --->   "%p_Result_8_42 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 43) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1598 'bitselect' 'p_Result_8_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln791_427 = zext i1 %p_Result_8_42 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1599 'zext' 'zext_ln791_427' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1600 [1/1] (0.00ns)   --->   "%p_Result_8_43 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 44) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1600 'bitselect' 'p_Result_8_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln791_428 = zext i1 %p_Result_8_43 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1601 'zext' 'zext_ln791_428' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1602 [1/1] (0.00ns)   --->   "%p_Result_8_44 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 45) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1602 'bitselect' 'p_Result_8_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1603 [1/1] (0.00ns)   --->   "%zext_ln791_429 = zext i1 %p_Result_8_44 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1603 'zext' 'zext_ln791_429' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1604 [1/1] (0.00ns)   --->   "%p_Result_8_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 46) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1604 'bitselect' 'p_Result_8_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln791_430 = zext i1 %p_Result_8_45 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1605 'zext' 'zext_ln791_430' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1606 [1/1] (0.00ns)   --->   "%p_Result_8_46 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 47) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1606 'bitselect' 'p_Result_8_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln791_431 = zext i1 %p_Result_8_46 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1607 'zext' 'zext_ln791_431' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1608 [1/1] (0.00ns)   --->   "%p_Result_8_47 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_8, i32 48) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1608 'bitselect' 'p_Result_8_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1609 [1/1] (0.00ns)   --->   "%zext_ln700_256 = zext i1 %p_Result_8_47 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1609 'zext' 'zext_ln700_256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_384 = add i2 %zext_ln791_431, %zext_ln791_429" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1610 'add' 'add_ln700_384' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1611 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_385 = add i2 %add_ln700_384, %zext_ln791_430" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1611 'add' 'add_ln700_385' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln700_257 = zext i2 %add_ln700_385 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1612 'zext' 'zext_ln700_257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_386 = add i2 %zext_ln791_428, %zext_ln791_427" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1613 'add' 'add_ln700_386' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1614 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_387 = add i2 %add_ln700_386, %zext_ln791_426" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1614 'add' 'add_ln700_387' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1615 [1/1] (0.00ns)   --->   "%zext_ln700_258 = zext i2 %add_ln700_387 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1615 'zext' 'zext_ln700_258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1616 [1/1] (1.56ns)   --->   "%add_ln700_388 = add i3 %zext_ln700_258, %zext_ln700_257" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1616 'add' 'add_ln700_388' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_389 = add i2 %zext_ln791_422, %zext_ln791_421" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1617 'add' 'add_ln700_389' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1618 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_390 = add i2 %add_ln700_389, %zext_ln791_420" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1618 'add' 'add_ln700_390' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln700_260 = zext i2 %add_ln700_390 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1619 'zext' 'zext_ln700_260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_391 = add i2 %zext_ln791_425, %zext_ln791_424" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1620 'add' 'add_ln700_391' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1621 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_392 = add i2 %add_ln700_391, %zext_ln791_423" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1621 'add' 'add_ln700_392' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln700_261 = zext i2 %add_ln700_392 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1622 'zext' 'zext_ln700_261' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1623 [1/1] (1.56ns)   --->   "%add_ln700_393 = add i3 %zext_ln700_261, %zext_ln700_260" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1623 'add' 'add_ln700_393' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_395 = add i2 %zext_ln791_410, %zext_ln791_409" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1624 'add' 'add_ln700_395' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1625 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_396 = add i2 %add_ln700_395, %zext_ln791_408" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1625 'add' 'add_ln700_396' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln700_264 = zext i2 %add_ln700_396 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1626 'zext' 'zext_ln700_264' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_397 = add i2 %zext_ln791_413, %zext_ln791_412" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1627 'add' 'add_ln700_397' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1628 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_398 = add i2 %add_ln700_397, %zext_ln791_411" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1628 'add' 'add_ln700_398' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln700_265 = zext i2 %add_ln700_398 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1629 'zext' 'zext_ln700_265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1630 [1/1] (1.56ns)   --->   "%add_ln700_399 = add i3 %zext_ln700_265, %zext_ln700_264" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1630 'add' 'add_ln700_399' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_400 = add i2 %zext_ln791_416, %zext_ln791_415" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1631 'add' 'add_ln700_400' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1632 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_401 = add i2 %add_ln700_400, %zext_ln791_414" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1632 'add' 'add_ln700_401' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1633 [1/1] (0.00ns)   --->   "%zext_ln700_267 = zext i2 %add_ln700_401 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1633 'zext' 'zext_ln700_267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_402 = add i2 %zext_ln791_419, %zext_ln791_418" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1634 'add' 'add_ln700_402' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1635 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_403 = add i2 %add_ln700_402, %zext_ln791_417" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1635 'add' 'add_ln700_403' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1636 [1/1] (0.00ns)   --->   "%zext_ln700_268 = zext i2 %add_ln700_403 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1636 'zext' 'zext_ln700_268' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1637 [1/1] (1.56ns)   --->   "%add_ln700_404 = add i3 %zext_ln700_268, %zext_ln700_267" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1637 'add' 'add_ln700_404' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_407 = add i2 %zext_ln791_386, %zext_ln791_384" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1638 'add' 'add_ln700_407' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1639 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_408 = add i2 %add_ln700_407, %zext_ln791_385" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1639 'add' 'add_ln700_408' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1640 [1/1] (0.00ns)   --->   "%zext_ln700_272 = zext i2 %add_ln700_408 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1640 'zext' 'zext_ln700_272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_409 = add i2 %zext_ln791_389, %zext_ln791_388" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1641 'add' 'add_ln700_409' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1642 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_410 = add i2 %add_ln700_409, %zext_ln791_387" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1642 'add' 'add_ln700_410' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln700_273 = zext i2 %add_ln700_410 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1643 'zext' 'zext_ln700_273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1644 [1/1] (1.56ns)   --->   "%add_ln700_411 = add i3 %zext_ln700_273, %zext_ln700_272" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1644 'add' 'add_ln700_411' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_412 = add i2 %zext_ln791_392, %zext_ln791_391" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1645 'add' 'add_ln700_412' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1646 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_413 = add i2 %add_ln700_412, %zext_ln791_390" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1646 'add' 'add_ln700_413' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln700_275 = zext i2 %add_ln700_413 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1647 'zext' 'zext_ln700_275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_414 = add i2 %zext_ln791_395, %zext_ln791_394" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1648 'add' 'add_ln700_414' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1649 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_415 = add i2 %add_ln700_414, %zext_ln791_393" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1649 'add' 'add_ln700_415' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1650 [1/1] (0.00ns)   --->   "%zext_ln700_276 = zext i2 %add_ln700_415 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1650 'zext' 'zext_ln700_276' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1651 [1/1] (1.56ns)   --->   "%add_ln700_416 = add i3 %zext_ln700_276, %zext_ln700_275" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1651 'add' 'add_ln700_416' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_418 = add i2 %zext_ln791_398, %zext_ln791_397" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1652 'add' 'add_ln700_418' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1653 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_419 = add i2 %add_ln700_418, %zext_ln791_396" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1653 'add' 'add_ln700_419' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln700_279 = zext i2 %add_ln700_419 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1654 'zext' 'zext_ln700_279' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_420 = add i2 %zext_ln791_401, %zext_ln791_400" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1655 'add' 'add_ln700_420' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1656 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_421 = add i2 %add_ln700_420, %zext_ln791_399" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1656 'add' 'add_ln700_421' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln700_280 = zext i2 %add_ln700_421 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1657 'zext' 'zext_ln700_280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1658 [1/1] (1.56ns)   --->   "%add_ln700_422 = add i3 %zext_ln700_280, %zext_ln700_279" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1658 'add' 'add_ln700_422' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_423 = add i2 %zext_ln791_404, %zext_ln791_403" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1659 'add' 'add_ln700_423' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1660 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_424 = add i2 %add_ln700_423, %zext_ln791_402" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1660 'add' 'add_ln700_424' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1661 [1/1] (1.56ns)   --->   "%add_ln700_425 = add i2 %zext_ln791_405, %zext_ln791_407" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1661 'add' 'add_ln700_425' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1662 [1/1] (1.56ns)   --->   "%add_ln700_426 = add i2 %zext_ln791_406, %zext_ln700_256" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1662 'add' 'add_ln700_426' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1663 [1/2] (3.25ns)   --->   "%training_data_V_9_lo = load i41* %training_data_V_9_ad, align 8" [digitrec.cpp:61]   --->   Operation 1663 'load' 'training_data_V_9_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 41> <Depth = 1800> <ROM>
ST_6 : Operation 1664 [1/1] (0.00ns)   --->   "%zext_ln61_10 = zext i41 %training_data_V_9_lo to i49" [digitrec.cpp:61]   --->   Operation 1664 'zext' 'zext_ln61_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1665 [1/1] (1.02ns)   --->   "%xor_ln1357_9 = xor i49 %zext_ln61_10, %input_V_read" [digitrec.cpp:86->digitrec.cpp:63]   --->   Operation 1665 'xor' 'xor_ln1357_9' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1666 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 0) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1666 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln791_432 = zext i1 %p_Result_9 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1667 'zext' 'zext_ln791_432' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1668 [1/1] (0.00ns)   --->   "%p_Result_9_1 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 1) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1668 'bitselect' 'p_Result_9_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln791_433 = zext i1 %p_Result_9_1 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1669 'zext' 'zext_ln791_433' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1670 [1/1] (0.00ns)   --->   "%p_Result_9_2 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 2) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1670 'bitselect' 'p_Result_9_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln791_434 = zext i1 %p_Result_9_2 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1671 'zext' 'zext_ln791_434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1672 [1/1] (0.00ns)   --->   "%p_Result_9_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 3) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1672 'bitselect' 'p_Result_9_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1673 [1/1] (0.00ns)   --->   "%zext_ln791_435 = zext i1 %p_Result_9_3 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1673 'zext' 'zext_ln791_435' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1674 [1/1] (0.00ns)   --->   "%p_Result_9_4 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 4) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1674 'bitselect' 'p_Result_9_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1675 [1/1] (0.00ns)   --->   "%zext_ln791_436 = zext i1 %p_Result_9_4 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1675 'zext' 'zext_ln791_436' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1676 [1/1] (0.00ns)   --->   "%p_Result_9_5 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 5) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1676 'bitselect' 'p_Result_9_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1677 [1/1] (0.00ns)   --->   "%zext_ln791_437 = zext i1 %p_Result_9_5 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1677 'zext' 'zext_ln791_437' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1678 [1/1] (0.00ns)   --->   "%p_Result_9_6 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 6) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1678 'bitselect' 'p_Result_9_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1679 [1/1] (0.00ns)   --->   "%zext_ln791_438 = zext i1 %p_Result_9_6 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1679 'zext' 'zext_ln791_438' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1680 [1/1] (0.00ns)   --->   "%p_Result_9_7 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 7) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1680 'bitselect' 'p_Result_9_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1681 [1/1] (0.00ns)   --->   "%zext_ln791_439 = zext i1 %p_Result_9_7 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1681 'zext' 'zext_ln791_439' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1682 [1/1] (0.00ns)   --->   "%p_Result_9_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 8) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1682 'bitselect' 'p_Result_9_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln791_440 = zext i1 %p_Result_9_8 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1683 'zext' 'zext_ln791_440' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1684 [1/1] (0.00ns)   --->   "%p_Result_9_9 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 9) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1684 'bitselect' 'p_Result_9_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln791_441 = zext i1 %p_Result_9_9 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1685 'zext' 'zext_ln791_441' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1686 [1/1] (0.00ns)   --->   "%p_Result_9_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 10) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1686 'bitselect' 'p_Result_9_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1687 [1/1] (0.00ns)   --->   "%zext_ln791_442 = zext i1 %p_Result_9_s to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1687 'zext' 'zext_ln791_442' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1688 [1/1] (0.00ns)   --->   "%p_Result_9_10 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 11) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1688 'bitselect' 'p_Result_9_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1689 [1/1] (0.00ns)   --->   "%zext_ln791_443 = zext i1 %p_Result_9_10 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1689 'zext' 'zext_ln791_443' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1690 [1/1] (0.00ns)   --->   "%p_Result_9_11 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 12) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1690 'bitselect' 'p_Result_9_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln791_444 = zext i1 %p_Result_9_11 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1691 'zext' 'zext_ln791_444' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1692 [1/1] (0.00ns)   --->   "%p_Result_9_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 13) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1692 'bitselect' 'p_Result_9_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1693 [1/1] (0.00ns)   --->   "%zext_ln791_445 = zext i1 %p_Result_9_12 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1693 'zext' 'zext_ln791_445' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1694 [1/1] (0.00ns)   --->   "%p_Result_9_13 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 14) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1694 'bitselect' 'p_Result_9_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln791_446 = zext i1 %p_Result_9_13 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1695 'zext' 'zext_ln791_446' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1696 [1/1] (0.00ns)   --->   "%p_Result_9_14 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 15) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1696 'bitselect' 'p_Result_9_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln791_447 = zext i1 %p_Result_9_14 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1697 'zext' 'zext_ln791_447' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1698 [1/1] (0.00ns)   --->   "%p_Result_9_15 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 16) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1698 'bitselect' 'p_Result_9_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln791_448 = zext i1 %p_Result_9_15 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1699 'zext' 'zext_ln791_448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1700 [1/1] (0.00ns)   --->   "%p_Result_9_16 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 17) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1700 'bitselect' 'p_Result_9_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1701 [1/1] (0.00ns)   --->   "%zext_ln791_449 = zext i1 %p_Result_9_16 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1701 'zext' 'zext_ln791_449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1702 [1/1] (0.00ns)   --->   "%p_Result_9_17 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 18) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1702 'bitselect' 'p_Result_9_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln791_450 = zext i1 %p_Result_9_17 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1703 'zext' 'zext_ln791_450' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1704 [1/1] (0.00ns)   --->   "%p_Result_9_18 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 19) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1704 'bitselect' 'p_Result_9_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1705 [1/1] (0.00ns)   --->   "%zext_ln791_451 = zext i1 %p_Result_9_18 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1705 'zext' 'zext_ln791_451' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1706 [1/1] (0.00ns)   --->   "%p_Result_9_19 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 20) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1706 'bitselect' 'p_Result_9_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln791_452 = zext i1 %p_Result_9_19 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1707 'zext' 'zext_ln791_452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1708 [1/1] (0.00ns)   --->   "%p_Result_9_20 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 21) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1708 'bitselect' 'p_Result_9_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1709 [1/1] (0.00ns)   --->   "%zext_ln791_453 = zext i1 %p_Result_9_20 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1709 'zext' 'zext_ln791_453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1710 [1/1] (0.00ns)   --->   "%p_Result_9_21 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 22) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1710 'bitselect' 'p_Result_9_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1711 [1/1] (0.00ns)   --->   "%zext_ln791_454 = zext i1 %p_Result_9_21 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1711 'zext' 'zext_ln791_454' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1712 [1/1] (0.00ns)   --->   "%p_Result_9_22 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 23) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1712 'bitselect' 'p_Result_9_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln791_455 = zext i1 %p_Result_9_22 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1713 'zext' 'zext_ln791_455' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1714 [1/1] (0.00ns)   --->   "%p_Result_9_23 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 24) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1714 'bitselect' 'p_Result_9_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1715 [1/1] (0.00ns)   --->   "%zext_ln791_456 = zext i1 %p_Result_9_23 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1715 'zext' 'zext_ln791_456' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1716 [1/1] (0.00ns)   --->   "%p_Result_9_24 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 25) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1716 'bitselect' 'p_Result_9_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln791_457 = zext i1 %p_Result_9_24 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1717 'zext' 'zext_ln791_457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1718 [1/1] (0.00ns)   --->   "%p_Result_9_25 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 26) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1718 'bitselect' 'p_Result_9_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1719 [1/1] (0.00ns)   --->   "%zext_ln791_458 = zext i1 %p_Result_9_25 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1719 'zext' 'zext_ln791_458' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1720 [1/1] (0.00ns)   --->   "%p_Result_9_26 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 27) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1720 'bitselect' 'p_Result_9_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1721 [1/1] (0.00ns)   --->   "%zext_ln791_459 = zext i1 %p_Result_9_26 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1721 'zext' 'zext_ln791_459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1722 [1/1] (0.00ns)   --->   "%p_Result_9_27 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 28) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1722 'bitselect' 'p_Result_9_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln791_460 = zext i1 %p_Result_9_27 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1723 'zext' 'zext_ln791_460' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1724 [1/1] (0.00ns)   --->   "%p_Result_9_28 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 29) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1724 'bitselect' 'p_Result_9_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1725 [1/1] (0.00ns)   --->   "%zext_ln791_461 = zext i1 %p_Result_9_28 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1725 'zext' 'zext_ln791_461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1726 [1/1] (0.00ns)   --->   "%p_Result_9_29 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 30) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1726 'bitselect' 'p_Result_9_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln791_462 = zext i1 %p_Result_9_29 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1727 'zext' 'zext_ln791_462' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1728 [1/1] (0.00ns)   --->   "%p_Result_9_30 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 31) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1728 'bitselect' 'p_Result_9_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln791_463 = zext i1 %p_Result_9_30 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1729 'zext' 'zext_ln791_463' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1730 [1/1] (0.00ns)   --->   "%p_Result_9_31 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 32) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1730 'bitselect' 'p_Result_9_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln791_464 = zext i1 %p_Result_9_31 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1731 'zext' 'zext_ln791_464' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1732 [1/1] (0.00ns)   --->   "%p_Result_9_32 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 33) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1732 'bitselect' 'p_Result_9_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln791_465 = zext i1 %p_Result_9_32 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1733 'zext' 'zext_ln791_465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1734 [1/1] (0.00ns)   --->   "%p_Result_9_33 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 34) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1734 'bitselect' 'p_Result_9_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln791_466 = zext i1 %p_Result_9_33 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1735 'zext' 'zext_ln791_466' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1736 [1/1] (0.00ns)   --->   "%p_Result_9_34 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 35) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1736 'bitselect' 'p_Result_9_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1737 [1/1] (0.00ns)   --->   "%zext_ln791_467 = zext i1 %p_Result_9_34 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1737 'zext' 'zext_ln791_467' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1738 [1/1] (0.00ns)   --->   "%p_Result_9_35 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 36) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1738 'bitselect' 'p_Result_9_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1739 [1/1] (0.00ns)   --->   "%zext_ln791_468 = zext i1 %p_Result_9_35 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1739 'zext' 'zext_ln791_468' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1740 [1/1] (0.00ns)   --->   "%p_Result_9_36 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 37) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1740 'bitselect' 'p_Result_9_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln791_469 = zext i1 %p_Result_9_36 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1741 'zext' 'zext_ln791_469' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1742 [1/1] (0.00ns)   --->   "%p_Result_9_37 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 38) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1742 'bitselect' 'p_Result_9_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1743 [1/1] (0.00ns)   --->   "%zext_ln791_470 = zext i1 %p_Result_9_37 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1743 'zext' 'zext_ln791_470' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1744 [1/1] (0.00ns)   --->   "%p_Result_9_38 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 39) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1744 'bitselect' 'p_Result_9_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln791_471 = zext i1 %p_Result_9_38 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1745 'zext' 'zext_ln791_471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1746 [1/1] (0.00ns)   --->   "%p_Result_9_39 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 40) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1746 'bitselect' 'p_Result_9_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln791_472 = zext i1 %p_Result_9_39 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1747 'zext' 'zext_ln791_472' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1748 [1/1] (0.00ns)   --->   "%p_Result_9_40 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 41) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1748 'bitselect' 'p_Result_9_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1749 [1/1] (0.00ns)   --->   "%zext_ln791_473 = zext i1 %p_Result_9_40 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1749 'zext' 'zext_ln791_473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1750 [1/1] (0.00ns)   --->   "%p_Result_9_41 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 42) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1750 'bitselect' 'p_Result_9_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1751 [1/1] (0.00ns)   --->   "%zext_ln791_474 = zext i1 %p_Result_9_41 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1751 'zext' 'zext_ln791_474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1752 [1/1] (0.00ns)   --->   "%p_Result_9_42 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 43) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1752 'bitselect' 'p_Result_9_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1753 [1/1] (0.00ns)   --->   "%zext_ln791_475 = zext i1 %p_Result_9_42 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1753 'zext' 'zext_ln791_475' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1754 [1/1] (0.00ns)   --->   "%p_Result_9_43 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 44) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1754 'bitselect' 'p_Result_9_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1755 [1/1] (0.00ns)   --->   "%zext_ln791_476 = zext i1 %p_Result_9_43 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1755 'zext' 'zext_ln791_476' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1756 [1/1] (0.00ns)   --->   "%p_Result_9_44 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 45) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1756 'bitselect' 'p_Result_9_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1757 [1/1] (0.00ns)   --->   "%zext_ln791_477 = zext i1 %p_Result_9_44 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1757 'zext' 'zext_ln791_477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1758 [1/1] (0.00ns)   --->   "%p_Result_9_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 46) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1758 'bitselect' 'p_Result_9_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln791_478 = zext i1 %p_Result_9_45 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1759 'zext' 'zext_ln791_478' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1760 [1/1] (0.00ns)   --->   "%p_Result_9_46 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 47) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1760 'bitselect' 'p_Result_9_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1761 [1/1] (0.00ns)   --->   "%zext_ln791_479 = zext i1 %p_Result_9_46 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1761 'zext' 'zext_ln791_479' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1762 [1/1] (0.00ns)   --->   "%p_Result_9_47 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %xor_ln1357_9, i32 48) nounwind" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1762 'bitselect' 'p_Result_9_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln700_288 = zext i1 %p_Result_9_47 to i2" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1763 'zext' 'zext_ln700_288' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_432 = add i2 %zext_ln791_479, %zext_ln791_477" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1764 'add' 'add_ln700_432' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1765 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_433 = add i2 %add_ln700_432, %zext_ln791_478" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1765 'add' 'add_ln700_433' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1766 [1/1] (0.00ns)   --->   "%zext_ln700_289 = zext i2 %add_ln700_433 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1766 'zext' 'zext_ln700_289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_434 = add i2 %zext_ln791_476, %zext_ln791_475" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1767 'add' 'add_ln700_434' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1768 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_435 = add i2 %add_ln700_434, %zext_ln791_474" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1768 'add' 'add_ln700_435' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln700_290 = zext i2 %add_ln700_435 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1769 'zext' 'zext_ln700_290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1770 [1/1] (1.56ns)   --->   "%add_ln700_436 = add i3 %zext_ln700_290, %zext_ln700_289" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1770 'add' 'add_ln700_436' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_437 = add i2 %zext_ln791_470, %zext_ln791_469" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1771 'add' 'add_ln700_437' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1772 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_438 = add i2 %add_ln700_437, %zext_ln791_468" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1772 'add' 'add_ln700_438' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1773 [1/1] (0.00ns)   --->   "%zext_ln700_292 = zext i2 %add_ln700_438 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1773 'zext' 'zext_ln700_292' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_439 = add i2 %zext_ln791_473, %zext_ln791_472" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1774 'add' 'add_ln700_439' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1775 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_440 = add i2 %add_ln700_439, %zext_ln791_471" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1775 'add' 'add_ln700_440' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln700_293 = zext i2 %add_ln700_440 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1776 'zext' 'zext_ln700_293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1777 [1/1] (1.56ns)   --->   "%add_ln700_441 = add i3 %zext_ln700_293, %zext_ln700_292" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1777 'add' 'add_ln700_441' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_443 = add i2 %zext_ln791_458, %zext_ln791_457" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1778 'add' 'add_ln700_443' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1779 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_444 = add i2 %add_ln700_443, %zext_ln791_456" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1779 'add' 'add_ln700_444' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1780 [1/1] (0.00ns)   --->   "%zext_ln700_296 = zext i2 %add_ln700_444 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1780 'zext' 'zext_ln700_296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_445 = add i2 %zext_ln791_461, %zext_ln791_460" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1781 'add' 'add_ln700_445' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1782 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_446 = add i2 %add_ln700_445, %zext_ln791_459" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1782 'add' 'add_ln700_446' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1783 [1/1] (0.00ns)   --->   "%zext_ln700_297 = zext i2 %add_ln700_446 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1783 'zext' 'zext_ln700_297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1784 [1/1] (1.56ns)   --->   "%add_ln700_447 = add i3 %zext_ln700_297, %zext_ln700_296" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1784 'add' 'add_ln700_447' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_448 = add i2 %zext_ln791_464, %zext_ln791_463" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1785 'add' 'add_ln700_448' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1786 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_449 = add i2 %add_ln700_448, %zext_ln791_462" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1786 'add' 'add_ln700_449' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1787 [1/1] (0.00ns)   --->   "%zext_ln700_299 = zext i2 %add_ln700_449 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1787 'zext' 'zext_ln700_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_450 = add i2 %zext_ln791_467, %zext_ln791_466" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1788 'add' 'add_ln700_450' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1789 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_451 = add i2 %add_ln700_450, %zext_ln791_465" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1789 'add' 'add_ln700_451' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1790 [1/1] (0.00ns)   --->   "%zext_ln700_300 = zext i2 %add_ln700_451 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1790 'zext' 'zext_ln700_300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1791 [1/1] (1.56ns)   --->   "%add_ln700_452 = add i3 %zext_ln700_300, %zext_ln700_299" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1791 'add' 'add_ln700_452' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_455 = add i2 %zext_ln791_434, %zext_ln791_432" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1792 'add' 'add_ln700_455' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1793 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_456 = add i2 %add_ln700_455, %zext_ln791_433" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1793 'add' 'add_ln700_456' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln700_304 = zext i2 %add_ln700_456 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1794 'zext' 'zext_ln700_304' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1795 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_457 = add i2 %zext_ln791_437, %zext_ln791_436" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1795 'add' 'add_ln700_457' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1796 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_458 = add i2 %add_ln700_457, %zext_ln791_435" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1796 'add' 'add_ln700_458' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1797 [1/1] (0.00ns)   --->   "%zext_ln700_305 = zext i2 %add_ln700_458 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1797 'zext' 'zext_ln700_305' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1798 [1/1] (1.56ns)   --->   "%add_ln700_459 = add i3 %zext_ln700_305, %zext_ln700_304" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1798 'add' 'add_ln700_459' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_460 = add i2 %zext_ln791_440, %zext_ln791_439" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1799 'add' 'add_ln700_460' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1800 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_461 = add i2 %add_ln700_460, %zext_ln791_438" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1800 'add' 'add_ln700_461' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln700_307 = zext i2 %add_ln700_461 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1801 'zext' 'zext_ln700_307' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_462 = add i2 %zext_ln791_443, %zext_ln791_442" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1802 'add' 'add_ln700_462' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1803 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_463 = add i2 %add_ln700_462, %zext_ln791_441" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1803 'add' 'add_ln700_463' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1804 [1/1] (0.00ns)   --->   "%zext_ln700_308 = zext i2 %add_ln700_463 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1804 'zext' 'zext_ln700_308' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1805 [1/1] (1.56ns)   --->   "%add_ln700_464 = add i3 %zext_ln700_308, %zext_ln700_307" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1805 'add' 'add_ln700_464' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_466 = add i2 %zext_ln791_446, %zext_ln791_445" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1806 'add' 'add_ln700_466' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1807 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_467 = add i2 %add_ln700_466, %zext_ln791_444" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1807 'add' 'add_ln700_467' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1808 [1/1] (0.00ns)   --->   "%zext_ln700_311 = zext i2 %add_ln700_467 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1808 'zext' 'zext_ln700_311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_468 = add i2 %zext_ln791_449, %zext_ln791_448" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1809 'add' 'add_ln700_468' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1810 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_469 = add i2 %add_ln700_468, %zext_ln791_447" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1810 'add' 'add_ln700_469' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1811 [1/1] (0.00ns)   --->   "%zext_ln700_312 = zext i2 %add_ln700_469 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1811 'zext' 'zext_ln700_312' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1812 [1/1] (1.56ns)   --->   "%add_ln700_470 = add i3 %zext_ln700_312, %zext_ln700_311" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1812 'add' 'add_ln700_470' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_471 = add i2 %zext_ln791_452, %zext_ln791_451" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1813 'add' 'add_ln700_471' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1814 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_472 = add i2 %add_ln700_471, %zext_ln791_450" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1814 'add' 'add_ln700_472' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1815 [1/1] (1.56ns)   --->   "%add_ln700_473 = add i2 %zext_ln791_453, %zext_ln791_455" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1815 'add' 'add_ln700_473' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1816 [1/1] (1.56ns)   --->   "%add_ln700_474 = add i2 %zext_ln791_454, %zext_ln700_288" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1816 'add' 'add_ln700_474' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 7.85>
ST_7 : Operation 1817 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i3 %add_ln700_4 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1817 'zext' 'zext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1818 [1/1] (0.00ns)   --->   "%zext_ln700_6 = zext i3 %add_ln700_9 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1818 'zext' 'zext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1819 [1/1] (1.65ns)   --->   "%add_ln700_10 = add i4 %zext_ln700_6, %zext_ln700_3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1819 'add' 'add_ln700_10' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1820 [1/1] (0.00ns)   --->   "%zext_ln700_7 = zext i4 %add_ln700_10 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1820 'zext' 'zext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln700_10 = zext i3 %add_ln700_15 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1821 'zext' 'zext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln700_13 = zext i3 %add_ln700_20 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1822 'zext' 'zext_ln700_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1823 [1/1] (1.65ns)   --->   "%add_ln700_21 = add i4 %zext_ln700_13, %zext_ln700_10" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1823 'add' 'add_ln700_21' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1824 [1/1] (0.00ns)   --->   "%zext_ln700_14 = zext i4 %add_ln700_21 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1824 'zext' 'zext_ln700_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1825 [1/1] (1.73ns)   --->   "%add_ln700_22 = add i5 %zext_ln700_14, %zext_ln700_7" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1825 'add' 'add_ln700_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1826 [1/1] (0.00ns)   --->   "%zext_ln700_15 = zext i5 %add_ln700_22 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1826 'zext' 'zext_ln700_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1827 [1/1] (0.00ns)   --->   "%zext_ln700_18 = zext i3 %add_ln700_27 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1827 'zext' 'zext_ln700_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1828 [1/1] (0.00ns)   --->   "%zext_ln700_21 = zext i3 %add_ln700_32 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1828 'zext' 'zext_ln700_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1829 [1/1] (1.65ns)   --->   "%add_ln700_33 = add i4 %zext_ln700_21, %zext_ln700_18" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1829 'add' 'add_ln700_33' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1830 [1/1] (0.00ns)   --->   "%zext_ln700_22 = zext i4 %add_ln700_33 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1830 'zext' 'zext_ln700_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln700_25 = zext i3 %add_ln700_38 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1831 'zext' 'zext_ln700_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1832 [1/1] (0.00ns)   --->   "%zext_ln700_26 = zext i2 %add_ln700_40 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1832 'zext' 'zext_ln700_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1833 [1/1] (0.00ns)   --->   "%zext_ln700_27 = zext i2 %add_ln700_41 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1833 'zext' 'zext_ln700_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln700_28 = zext i2 %add_ln700_42 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1834 'zext' 'zext_ln700_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_43 = add i3 %zext_ln700_28, %zext_ln700_27" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1835 'add' 'add_ln700_43' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1836 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_44 = add i3 %add_ln700_43, %zext_ln700_26" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1836 'add' 'add_ln700_44' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln700_29 = zext i3 %add_ln700_44 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1837 'zext' 'zext_ln700_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1838 [1/1] (1.65ns)   --->   "%add_ln700_45 = add i4 %zext_ln700_29, %zext_ln700_25" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1838 'add' 'add_ln700_45' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1839 [1/1] (0.00ns)   --->   "%zext_ln700_30 = zext i4 %add_ln700_45 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1839 'zext' 'zext_ln700_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1840 [1/1] (1.73ns)   --->   "%add_ln700_46 = add i5 %zext_ln700_30, %zext_ln700_22" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1840 'add' 'add_ln700_46' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1841 [1/1] (0.00ns)   --->   "%zext_ln700_31 = zext i5 %add_ln700_46 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1841 'zext' 'zext_ln700_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1842 [1/1] (1.78ns)   --->   "%knn_set_0_0_V = add i6 %zext_ln700_31, %zext_ln700_15" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1842 'add' 'knn_set_0_0_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln700_35 = zext i3 %add_ln700_52 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1843 'zext' 'zext_ln700_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1844 [1/1] (0.00ns)   --->   "%zext_ln700_38 = zext i3 %add_ln700_57 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1844 'zext' 'zext_ln700_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1845 [1/1] (1.65ns)   --->   "%add_ln700_58 = add i4 %zext_ln700_38, %zext_ln700_35" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1845 'add' 'add_ln700_58' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln700_39 = zext i4 %add_ln700_58 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1846 'zext' 'zext_ln700_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1847 [1/1] (0.00ns)   --->   "%zext_ln700_42 = zext i3 %add_ln700_63 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1847 'zext' 'zext_ln700_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1848 [1/1] (0.00ns)   --->   "%zext_ln700_45 = zext i3 %add_ln700_68 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1848 'zext' 'zext_ln700_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1849 [1/1] (1.65ns)   --->   "%add_ln700_69 = add i4 %zext_ln700_45, %zext_ln700_42" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1849 'add' 'add_ln700_69' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1850 [1/1] (0.00ns)   --->   "%zext_ln700_46 = zext i4 %add_ln700_69 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1850 'zext' 'zext_ln700_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1851 [1/1] (1.73ns)   --->   "%add_ln700_70 = add i5 %zext_ln700_46, %zext_ln700_39" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1851 'add' 'add_ln700_70' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1852 [1/1] (0.00ns)   --->   "%zext_ln700_47 = zext i5 %add_ln700_70 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1852 'zext' 'zext_ln700_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1853 [1/1] (0.00ns)   --->   "%zext_ln700_50 = zext i3 %add_ln700_75 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1853 'zext' 'zext_ln700_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1854 [1/1] (0.00ns)   --->   "%zext_ln700_53 = zext i3 %add_ln700_80 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1854 'zext' 'zext_ln700_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1855 [1/1] (1.65ns)   --->   "%add_ln700_81 = add i4 %zext_ln700_53, %zext_ln700_50" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1855 'add' 'add_ln700_81' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1856 [1/1] (0.00ns)   --->   "%zext_ln700_54 = zext i4 %add_ln700_81 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1856 'zext' 'zext_ln700_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1857 [1/1] (0.00ns)   --->   "%zext_ln700_57 = zext i3 %add_ln700_86 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1857 'zext' 'zext_ln700_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1858 [1/1] (0.00ns)   --->   "%zext_ln700_58 = zext i2 %add_ln700_88 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1858 'zext' 'zext_ln700_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1859 [1/1] (0.00ns)   --->   "%zext_ln700_59 = zext i2 %add_ln700_89 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1859 'zext' 'zext_ln700_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1860 [1/1] (0.00ns)   --->   "%zext_ln700_60 = zext i2 %add_ln700_90 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1860 'zext' 'zext_ln700_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_91 = add i3 %zext_ln700_60, %zext_ln700_59" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1861 'add' 'add_ln700_91' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1862 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_92 = add i3 %add_ln700_91, %zext_ln700_58" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1862 'add' 'add_ln700_92' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln700_61 = zext i3 %add_ln700_92 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1863 'zext' 'zext_ln700_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1864 [1/1] (1.65ns)   --->   "%add_ln700_93 = add i4 %zext_ln700_61, %zext_ln700_57" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1864 'add' 'add_ln700_93' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln700_62 = zext i4 %add_ln700_93 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1865 'zext' 'zext_ln700_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1866 [1/1] (1.73ns)   --->   "%add_ln700_94 = add i5 %zext_ln700_62, %zext_ln700_54" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1866 'add' 'add_ln700_94' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1867 [1/1] (0.00ns)   --->   "%zext_ln700_63 = zext i5 %add_ln700_94 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1867 'zext' 'zext_ln700_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1868 [1/1] (1.78ns)   --->   "%knn_set_1_0_V = add i6 %zext_ln700_63, %zext_ln700_47" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1868 'add' 'knn_set_1_0_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1869 [1/1] (0.00ns)   --->   "%zext_ln700_67 = zext i3 %add_ln700_100 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1869 'zext' 'zext_ln700_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1870 [1/1] (0.00ns)   --->   "%zext_ln700_70 = zext i3 %add_ln700_105 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1870 'zext' 'zext_ln700_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1871 [1/1] (1.65ns)   --->   "%add_ln700_106 = add i4 %zext_ln700_70, %zext_ln700_67" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1871 'add' 'add_ln700_106' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1872 [1/1] (0.00ns)   --->   "%zext_ln700_71 = zext i4 %add_ln700_106 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1872 'zext' 'zext_ln700_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1873 [1/1] (0.00ns)   --->   "%zext_ln700_74 = zext i3 %add_ln700_111 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1873 'zext' 'zext_ln700_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1874 [1/1] (0.00ns)   --->   "%zext_ln700_77 = zext i3 %add_ln700_116 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1874 'zext' 'zext_ln700_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1875 [1/1] (1.65ns)   --->   "%add_ln700_117 = add i4 %zext_ln700_77, %zext_ln700_74" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1875 'add' 'add_ln700_117' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln700_78 = zext i4 %add_ln700_117 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1876 'zext' 'zext_ln700_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1877 [1/1] (1.73ns)   --->   "%add_ln700_118 = add i5 %zext_ln700_78, %zext_ln700_71" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1877 'add' 'add_ln700_118' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1878 [1/1] (0.00ns)   --->   "%zext_ln700_79 = zext i5 %add_ln700_118 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1878 'zext' 'zext_ln700_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1879 [1/1] (0.00ns)   --->   "%zext_ln700_82 = zext i3 %add_ln700_123 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1879 'zext' 'zext_ln700_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1880 [1/1] (0.00ns)   --->   "%zext_ln700_85 = zext i3 %add_ln700_128 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1880 'zext' 'zext_ln700_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1881 [1/1] (1.65ns)   --->   "%add_ln700_129 = add i4 %zext_ln700_85, %zext_ln700_82" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1881 'add' 'add_ln700_129' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln700_86 = zext i4 %add_ln700_129 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1882 'zext' 'zext_ln700_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1883 [1/1] (0.00ns)   --->   "%zext_ln700_89 = zext i3 %add_ln700_134 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1883 'zext' 'zext_ln700_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln700_90 = zext i2 %add_ln700_136 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1884 'zext' 'zext_ln700_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln700_91 = zext i2 %add_ln700_137 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1885 'zext' 'zext_ln700_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1886 [1/1] (0.00ns)   --->   "%zext_ln700_92 = zext i2 %add_ln700_138 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1886 'zext' 'zext_ln700_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_139 = add i3 %zext_ln700_92, %zext_ln700_91" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1887 'add' 'add_ln700_139' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1888 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_140 = add i3 %add_ln700_139, %zext_ln700_90" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1888 'add' 'add_ln700_140' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln700_93 = zext i3 %add_ln700_140 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1889 'zext' 'zext_ln700_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1890 [1/1] (1.65ns)   --->   "%add_ln700_141 = add i4 %zext_ln700_93, %zext_ln700_89" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1890 'add' 'add_ln700_141' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1891 [1/1] (0.00ns)   --->   "%zext_ln700_94 = zext i4 %add_ln700_141 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1891 'zext' 'zext_ln700_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1892 [1/1] (1.73ns)   --->   "%add_ln700_142 = add i5 %zext_ln700_94, %zext_ln700_86" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1892 'add' 'add_ln700_142' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1893 [1/1] (0.00ns)   --->   "%zext_ln700_95 = zext i5 %add_ln700_142 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1893 'zext' 'zext_ln700_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1894 [1/1] (1.78ns)   --->   "%knn_set_2_0_V = add i6 %zext_ln700_95, %zext_ln700_79" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1894 'add' 'knn_set_2_0_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln700_99 = zext i3 %add_ln700_148 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1895 'zext' 'zext_ln700_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1896 [1/1] (0.00ns)   --->   "%zext_ln700_102 = zext i3 %add_ln700_153 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1896 'zext' 'zext_ln700_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1897 [1/1] (1.65ns)   --->   "%add_ln700_154 = add i4 %zext_ln700_102, %zext_ln700_99" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1897 'add' 'add_ln700_154' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1898 [1/1] (0.00ns)   --->   "%zext_ln700_103 = zext i4 %add_ln700_154 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1898 'zext' 'zext_ln700_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1899 [1/1] (0.00ns)   --->   "%zext_ln700_106 = zext i3 %add_ln700_159 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1899 'zext' 'zext_ln700_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln700_109 = zext i3 %add_ln700_164 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1900 'zext' 'zext_ln700_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1901 [1/1] (1.65ns)   --->   "%add_ln700_165 = add i4 %zext_ln700_109, %zext_ln700_106" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1901 'add' 'add_ln700_165' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1902 [1/1] (0.00ns)   --->   "%zext_ln700_110 = zext i4 %add_ln700_165 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1902 'zext' 'zext_ln700_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1903 [1/1] (1.73ns)   --->   "%add_ln700_166 = add i5 %zext_ln700_110, %zext_ln700_103" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1903 'add' 'add_ln700_166' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1904 [1/1] (0.00ns)   --->   "%zext_ln700_111 = zext i5 %add_ln700_166 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1904 'zext' 'zext_ln700_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1905 [1/1] (0.00ns)   --->   "%zext_ln700_114 = zext i3 %add_ln700_171 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1905 'zext' 'zext_ln700_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln700_117 = zext i3 %add_ln700_176 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1906 'zext' 'zext_ln700_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1907 [1/1] (1.65ns)   --->   "%add_ln700_177 = add i4 %zext_ln700_117, %zext_ln700_114" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1907 'add' 'add_ln700_177' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1908 [1/1] (0.00ns)   --->   "%zext_ln700_118 = zext i4 %add_ln700_177 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1908 'zext' 'zext_ln700_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln700_121 = zext i3 %add_ln700_182 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1909 'zext' 'zext_ln700_121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1910 [1/1] (0.00ns)   --->   "%zext_ln700_122 = zext i2 %add_ln700_184 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1910 'zext' 'zext_ln700_122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1911 [1/1] (0.00ns)   --->   "%zext_ln700_123 = zext i2 %add_ln700_185 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1911 'zext' 'zext_ln700_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1912 [1/1] (0.00ns)   --->   "%zext_ln700_124 = zext i2 %add_ln700_186 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1912 'zext' 'zext_ln700_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_187 = add i3 %zext_ln700_124, %zext_ln700_123" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1913 'add' 'add_ln700_187' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1914 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_188 = add i3 %add_ln700_187, %zext_ln700_122" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1914 'add' 'add_ln700_188' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln700_125 = zext i3 %add_ln700_188 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1915 'zext' 'zext_ln700_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1916 [1/1] (1.65ns)   --->   "%add_ln700_189 = add i4 %zext_ln700_125, %zext_ln700_121" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1916 'add' 'add_ln700_189' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln700_126 = zext i4 %add_ln700_189 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1917 'zext' 'zext_ln700_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1918 [1/1] (1.73ns)   --->   "%add_ln700_190 = add i5 %zext_ln700_126, %zext_ln700_118" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1918 'add' 'add_ln700_190' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1919 [1/1] (0.00ns)   --->   "%zext_ln700_127 = zext i5 %add_ln700_190 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1919 'zext' 'zext_ln700_127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1920 [1/1] (1.78ns)   --->   "%knn_set_3_0_V = add i6 %zext_ln700_127, %zext_ln700_111" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1920 'add' 'knn_set_3_0_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln700_131 = zext i3 %add_ln700_196 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1921 'zext' 'zext_ln700_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1922 [1/1] (0.00ns)   --->   "%zext_ln700_134 = zext i3 %add_ln700_201 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1922 'zext' 'zext_ln700_134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1923 [1/1] (1.65ns)   --->   "%add_ln700_202 = add i4 %zext_ln700_134, %zext_ln700_131" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1923 'add' 'add_ln700_202' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1924 [1/1] (0.00ns)   --->   "%zext_ln700_135 = zext i4 %add_ln700_202 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1924 'zext' 'zext_ln700_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1925 [1/1] (0.00ns)   --->   "%zext_ln700_138 = zext i3 %add_ln700_207 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1925 'zext' 'zext_ln700_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1926 [1/1] (0.00ns)   --->   "%zext_ln700_141 = zext i3 %add_ln700_212 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1926 'zext' 'zext_ln700_141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1927 [1/1] (1.65ns)   --->   "%add_ln700_213 = add i4 %zext_ln700_141, %zext_ln700_138" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1927 'add' 'add_ln700_213' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1928 [1/1] (0.00ns)   --->   "%zext_ln700_142 = zext i4 %add_ln700_213 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1928 'zext' 'zext_ln700_142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1929 [1/1] (1.73ns)   --->   "%add_ln700_214 = add i5 %zext_ln700_142, %zext_ln700_135" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1929 'add' 'add_ln700_214' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1930 [1/1] (0.00ns)   --->   "%zext_ln700_143 = zext i5 %add_ln700_214 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1930 'zext' 'zext_ln700_143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln700_146 = zext i3 %add_ln700_219 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1931 'zext' 'zext_ln700_146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1932 [1/1] (0.00ns)   --->   "%zext_ln700_149 = zext i3 %add_ln700_224 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1932 'zext' 'zext_ln700_149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1933 [1/1] (1.65ns)   --->   "%add_ln700_225 = add i4 %zext_ln700_149, %zext_ln700_146" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1933 'add' 'add_ln700_225' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1934 [1/1] (0.00ns)   --->   "%zext_ln700_150 = zext i4 %add_ln700_225 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1934 'zext' 'zext_ln700_150' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln700_153 = zext i3 %add_ln700_230 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1935 'zext' 'zext_ln700_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1936 [1/1] (0.00ns)   --->   "%zext_ln700_154 = zext i2 %add_ln700_232 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1936 'zext' 'zext_ln700_154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln700_155 = zext i2 %add_ln700_233 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1937 'zext' 'zext_ln700_155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1938 [1/1] (0.00ns)   --->   "%zext_ln700_156 = zext i2 %add_ln700_234 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1938 'zext' 'zext_ln700_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_235 = add i3 %zext_ln700_156, %zext_ln700_155" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1939 'add' 'add_ln700_235' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1940 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_236 = add i3 %add_ln700_235, %zext_ln700_154" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1940 'add' 'add_ln700_236' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1941 [1/1] (0.00ns)   --->   "%zext_ln700_157 = zext i3 %add_ln700_236 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1941 'zext' 'zext_ln700_157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1942 [1/1] (1.65ns)   --->   "%add_ln700_237 = add i4 %zext_ln700_157, %zext_ln700_153" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1942 'add' 'add_ln700_237' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1943 [1/1] (0.00ns)   --->   "%zext_ln700_158 = zext i4 %add_ln700_237 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1943 'zext' 'zext_ln700_158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1944 [1/1] (1.73ns)   --->   "%add_ln700_238 = add i5 %zext_ln700_158, %zext_ln700_150" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1944 'add' 'add_ln700_238' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1945 [1/1] (0.00ns)   --->   "%zext_ln700_159 = zext i5 %add_ln700_238 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1945 'zext' 'zext_ln700_159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1946 [1/1] (1.78ns)   --->   "%knn_set_4_0_V = add i6 %zext_ln700_159, %zext_ln700_143" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1946 'add' 'knn_set_4_0_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln700_163 = zext i3 %add_ln700_244 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1947 'zext' 'zext_ln700_163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1948 [1/1] (0.00ns)   --->   "%zext_ln700_166 = zext i3 %add_ln700_249 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1948 'zext' 'zext_ln700_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1949 [1/1] (1.65ns)   --->   "%add_ln700_250 = add i4 %zext_ln700_166, %zext_ln700_163" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1949 'add' 'add_ln700_250' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1950 [1/1] (0.00ns)   --->   "%zext_ln700_167 = zext i4 %add_ln700_250 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1950 'zext' 'zext_ln700_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1951 [1/1] (0.00ns)   --->   "%zext_ln700_170 = zext i3 %add_ln700_255 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1951 'zext' 'zext_ln700_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln700_173 = zext i3 %add_ln700_260 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1952 'zext' 'zext_ln700_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1953 [1/1] (1.65ns)   --->   "%add_ln700_261 = add i4 %zext_ln700_173, %zext_ln700_170" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1953 'add' 'add_ln700_261' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln700_174 = zext i4 %add_ln700_261 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1954 'zext' 'zext_ln700_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1955 [1/1] (1.73ns)   --->   "%add_ln700_262 = add i5 %zext_ln700_174, %zext_ln700_167" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1955 'add' 'add_ln700_262' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1956 [1/1] (0.00ns)   --->   "%zext_ln700_175 = zext i5 %add_ln700_262 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1956 'zext' 'zext_ln700_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1957 [1/1] (0.00ns)   --->   "%zext_ln700_178 = zext i3 %add_ln700_267 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1957 'zext' 'zext_ln700_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1958 [1/1] (0.00ns)   --->   "%zext_ln700_181 = zext i3 %add_ln700_272 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1958 'zext' 'zext_ln700_181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1959 [1/1] (1.65ns)   --->   "%add_ln700_273 = add i4 %zext_ln700_181, %zext_ln700_178" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1959 'add' 'add_ln700_273' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1960 [1/1] (0.00ns)   --->   "%zext_ln700_182 = zext i4 %add_ln700_273 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1960 'zext' 'zext_ln700_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1961 [1/1] (0.00ns)   --->   "%zext_ln700_185 = zext i3 %add_ln700_278 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1961 'zext' 'zext_ln700_185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1962 [1/1] (0.00ns)   --->   "%zext_ln700_186 = zext i2 %add_ln700_280 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1962 'zext' 'zext_ln700_186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln700_187 = zext i2 %add_ln700_281 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1963 'zext' 'zext_ln700_187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1964 [1/1] (0.00ns)   --->   "%zext_ln700_188 = zext i2 %add_ln700_282 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1964 'zext' 'zext_ln700_188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_283 = add i3 %zext_ln700_188, %zext_ln700_187" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1965 'add' 'add_ln700_283' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1966 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_284 = add i3 %add_ln700_283, %zext_ln700_186" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1966 'add' 'add_ln700_284' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1967 [1/1] (0.00ns)   --->   "%zext_ln700_189 = zext i3 %add_ln700_284 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1967 'zext' 'zext_ln700_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1968 [1/1] (1.65ns)   --->   "%add_ln700_285 = add i4 %zext_ln700_189, %zext_ln700_185" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1968 'add' 'add_ln700_285' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1969 [1/1] (0.00ns)   --->   "%zext_ln700_190 = zext i4 %add_ln700_285 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1969 'zext' 'zext_ln700_190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1970 [1/1] (1.73ns)   --->   "%add_ln700_286 = add i5 %zext_ln700_190, %zext_ln700_182" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1970 'add' 'add_ln700_286' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1971 [1/1] (0.00ns)   --->   "%zext_ln700_191 = zext i5 %add_ln700_286 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1971 'zext' 'zext_ln700_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1972 [1/1] (1.78ns)   --->   "%knn_set_5_0_V = add i6 %zext_ln700_191, %zext_ln700_175" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1972 'add' 'knn_set_5_0_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1973 [1/1] (0.00ns)   --->   "%zext_ln700_195 = zext i3 %add_ln700_292 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1973 'zext' 'zext_ln700_195' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1974 [1/1] (0.00ns)   --->   "%zext_ln700_198 = zext i3 %add_ln700_297 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1974 'zext' 'zext_ln700_198' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1975 [1/1] (1.65ns)   --->   "%add_ln700_298 = add i4 %zext_ln700_198, %zext_ln700_195" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1975 'add' 'add_ln700_298' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln700_199 = zext i4 %add_ln700_298 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1976 'zext' 'zext_ln700_199' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1977 [1/1] (0.00ns)   --->   "%zext_ln700_202 = zext i3 %add_ln700_303 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1977 'zext' 'zext_ln700_202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1978 [1/1] (0.00ns)   --->   "%zext_ln700_205 = zext i3 %add_ln700_308 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1978 'zext' 'zext_ln700_205' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1979 [1/1] (1.65ns)   --->   "%add_ln700_309 = add i4 %zext_ln700_205, %zext_ln700_202" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1979 'add' 'add_ln700_309' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1980 [1/1] (0.00ns)   --->   "%zext_ln700_206 = zext i4 %add_ln700_309 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1980 'zext' 'zext_ln700_206' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1981 [1/1] (1.73ns)   --->   "%add_ln700_310 = add i5 %zext_ln700_206, %zext_ln700_199" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1981 'add' 'add_ln700_310' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1982 [1/1] (0.00ns)   --->   "%zext_ln700_207 = zext i5 %add_ln700_310 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1982 'zext' 'zext_ln700_207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1983 [1/1] (0.00ns)   --->   "%zext_ln700_210 = zext i3 %add_ln700_315 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1983 'zext' 'zext_ln700_210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1984 [1/1] (0.00ns)   --->   "%zext_ln700_213 = zext i3 %add_ln700_320 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1984 'zext' 'zext_ln700_213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1985 [1/1] (1.65ns)   --->   "%add_ln700_321 = add i4 %zext_ln700_213, %zext_ln700_210" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1985 'add' 'add_ln700_321' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1986 [1/1] (0.00ns)   --->   "%zext_ln700_214 = zext i4 %add_ln700_321 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1986 'zext' 'zext_ln700_214' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln700_217 = zext i3 %add_ln700_326 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1987 'zext' 'zext_ln700_217' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln700_218 = zext i2 %add_ln700_328 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1988 'zext' 'zext_ln700_218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1989 [1/1] (0.00ns)   --->   "%zext_ln700_219 = zext i2 %add_ln700_329 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1989 'zext' 'zext_ln700_219' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1990 [1/1] (0.00ns)   --->   "%zext_ln700_220 = zext i2 %add_ln700_330 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1990 'zext' 'zext_ln700_220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_331 = add i3 %zext_ln700_220, %zext_ln700_219" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1991 'add' 'add_ln700_331' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1992 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_332 = add i3 %add_ln700_331, %zext_ln700_218" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1992 'add' 'add_ln700_332' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1993 [1/1] (0.00ns)   --->   "%zext_ln700_221 = zext i3 %add_ln700_332 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1993 'zext' 'zext_ln700_221' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1994 [1/1] (1.65ns)   --->   "%add_ln700_333 = add i4 %zext_ln700_221, %zext_ln700_217" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1994 'add' 'add_ln700_333' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1995 [1/1] (0.00ns)   --->   "%zext_ln700_222 = zext i4 %add_ln700_333 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1995 'zext' 'zext_ln700_222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1996 [1/1] (1.73ns)   --->   "%add_ln700_334 = add i5 %zext_ln700_222, %zext_ln700_214" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1996 'add' 'add_ln700_334' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln700_223 = zext i5 %add_ln700_334 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1997 'zext' 'zext_ln700_223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1998 [1/1] (1.78ns)   --->   "%knn_set_6_0_V = add i6 %zext_ln700_223, %zext_ln700_207" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1998 'add' 'knn_set_6_0_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln700_227 = zext i3 %add_ln700_340 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 1999 'zext' 'zext_ln700_227' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2000 [1/1] (0.00ns)   --->   "%zext_ln700_230 = zext i3 %add_ln700_345 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2000 'zext' 'zext_ln700_230' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2001 [1/1] (1.65ns)   --->   "%add_ln700_346 = add i4 %zext_ln700_230, %zext_ln700_227" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2001 'add' 'add_ln700_346' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2002 [1/1] (0.00ns)   --->   "%zext_ln700_231 = zext i4 %add_ln700_346 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2002 'zext' 'zext_ln700_231' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2003 [1/1] (0.00ns)   --->   "%zext_ln700_234 = zext i3 %add_ln700_351 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2003 'zext' 'zext_ln700_234' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2004 [1/1] (0.00ns)   --->   "%zext_ln700_237 = zext i3 %add_ln700_356 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2004 'zext' 'zext_ln700_237' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2005 [1/1] (1.65ns)   --->   "%add_ln700_357 = add i4 %zext_ln700_237, %zext_ln700_234" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2005 'add' 'add_ln700_357' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2006 [1/1] (0.00ns)   --->   "%zext_ln700_238 = zext i4 %add_ln700_357 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2006 'zext' 'zext_ln700_238' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2007 [1/1] (1.73ns)   --->   "%add_ln700_358 = add i5 %zext_ln700_238, %zext_ln700_231" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2007 'add' 'add_ln700_358' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2008 [1/1] (0.00ns)   --->   "%zext_ln700_239 = zext i5 %add_ln700_358 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2008 'zext' 'zext_ln700_239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2009 [1/1] (0.00ns)   --->   "%zext_ln700_242 = zext i3 %add_ln700_363 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2009 'zext' 'zext_ln700_242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2010 [1/1] (0.00ns)   --->   "%zext_ln700_245 = zext i3 %add_ln700_368 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2010 'zext' 'zext_ln700_245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2011 [1/1] (1.65ns)   --->   "%add_ln700_369 = add i4 %zext_ln700_245, %zext_ln700_242" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2011 'add' 'add_ln700_369' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2012 [1/1] (0.00ns)   --->   "%zext_ln700_246 = zext i4 %add_ln700_369 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2012 'zext' 'zext_ln700_246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2013 [1/1] (0.00ns)   --->   "%zext_ln700_249 = zext i3 %add_ln700_374 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2013 'zext' 'zext_ln700_249' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln700_250 = zext i2 %add_ln700_376 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2014 'zext' 'zext_ln700_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2015 [1/1] (0.00ns)   --->   "%zext_ln700_251 = zext i2 %add_ln700_377 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2015 'zext' 'zext_ln700_251' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2016 [1/1] (0.00ns)   --->   "%zext_ln700_252 = zext i2 %add_ln700_378 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2016 'zext' 'zext_ln700_252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_379 = add i3 %zext_ln700_252, %zext_ln700_251" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2017 'add' 'add_ln700_379' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2018 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_380 = add i3 %add_ln700_379, %zext_ln700_250" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2018 'add' 'add_ln700_380' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2019 [1/1] (0.00ns)   --->   "%zext_ln700_253 = zext i3 %add_ln700_380 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2019 'zext' 'zext_ln700_253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2020 [1/1] (1.65ns)   --->   "%add_ln700_381 = add i4 %zext_ln700_253, %zext_ln700_249" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2020 'add' 'add_ln700_381' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2021 [1/1] (0.00ns)   --->   "%zext_ln700_254 = zext i4 %add_ln700_381 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2021 'zext' 'zext_ln700_254' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2022 [1/1] (1.73ns)   --->   "%add_ln700_382 = add i5 %zext_ln700_254, %zext_ln700_246" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2022 'add' 'add_ln700_382' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2023 [1/1] (0.00ns)   --->   "%zext_ln700_255 = zext i5 %add_ln700_382 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2023 'zext' 'zext_ln700_255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2024 [1/1] (1.78ns)   --->   "%knn_set_7_0_V = add i6 %zext_ln700_255, %zext_ln700_239" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2024 'add' 'knn_set_7_0_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2025 [1/1] (0.00ns)   --->   "%zext_ln700_259 = zext i3 %add_ln700_388 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2025 'zext' 'zext_ln700_259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2026 [1/1] (0.00ns)   --->   "%zext_ln700_262 = zext i3 %add_ln700_393 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2026 'zext' 'zext_ln700_262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2027 [1/1] (1.65ns)   --->   "%add_ln700_394 = add i4 %zext_ln700_262, %zext_ln700_259" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2027 'add' 'add_ln700_394' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2028 [1/1] (0.00ns)   --->   "%zext_ln700_263 = zext i4 %add_ln700_394 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2028 'zext' 'zext_ln700_263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln700_266 = zext i3 %add_ln700_399 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2029 'zext' 'zext_ln700_266' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2030 [1/1] (0.00ns)   --->   "%zext_ln700_269 = zext i3 %add_ln700_404 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2030 'zext' 'zext_ln700_269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2031 [1/1] (1.65ns)   --->   "%add_ln700_405 = add i4 %zext_ln700_269, %zext_ln700_266" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2031 'add' 'add_ln700_405' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2032 [1/1] (0.00ns)   --->   "%zext_ln700_270 = zext i4 %add_ln700_405 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2032 'zext' 'zext_ln700_270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2033 [1/1] (1.73ns)   --->   "%add_ln700_406 = add i5 %zext_ln700_270, %zext_ln700_263" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2033 'add' 'add_ln700_406' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2034 [1/1] (0.00ns)   --->   "%zext_ln700_271 = zext i5 %add_ln700_406 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2034 'zext' 'zext_ln700_271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2035 [1/1] (0.00ns)   --->   "%zext_ln700_274 = zext i3 %add_ln700_411 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2035 'zext' 'zext_ln700_274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2036 [1/1] (0.00ns)   --->   "%zext_ln700_277 = zext i3 %add_ln700_416 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2036 'zext' 'zext_ln700_277' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2037 [1/1] (1.65ns)   --->   "%add_ln700_417 = add i4 %zext_ln700_277, %zext_ln700_274" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2037 'add' 'add_ln700_417' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln700_278 = zext i4 %add_ln700_417 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2038 'zext' 'zext_ln700_278' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2039 [1/1] (0.00ns)   --->   "%zext_ln700_281 = zext i3 %add_ln700_422 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2039 'zext' 'zext_ln700_281' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2040 [1/1] (0.00ns)   --->   "%zext_ln700_282 = zext i2 %add_ln700_424 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2040 'zext' 'zext_ln700_282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2041 [1/1] (0.00ns)   --->   "%zext_ln700_283 = zext i2 %add_ln700_425 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2041 'zext' 'zext_ln700_283' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln700_284 = zext i2 %add_ln700_426 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2042 'zext' 'zext_ln700_284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_427 = add i3 %zext_ln700_284, %zext_ln700_283" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2043 'add' 'add_ln700_427' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2044 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_428 = add i3 %add_ln700_427, %zext_ln700_282" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2044 'add' 'add_ln700_428' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln700_285 = zext i3 %add_ln700_428 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2045 'zext' 'zext_ln700_285' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2046 [1/1] (1.65ns)   --->   "%add_ln700_429 = add i4 %zext_ln700_285, %zext_ln700_281" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2046 'add' 'add_ln700_429' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2047 [1/1] (0.00ns)   --->   "%zext_ln700_286 = zext i4 %add_ln700_429 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2047 'zext' 'zext_ln700_286' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2048 [1/1] (1.73ns)   --->   "%add_ln700_430 = add i5 %zext_ln700_286, %zext_ln700_278" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2048 'add' 'add_ln700_430' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln700_287 = zext i5 %add_ln700_430 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2049 'zext' 'zext_ln700_287' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2050 [1/1] (1.78ns)   --->   "%knn_set_8_0_V = add i6 %zext_ln700_287, %zext_ln700_271" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2050 'add' 'knn_set_8_0_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2051 [1/1] (0.00ns)   --->   "%zext_ln700_291 = zext i3 %add_ln700_436 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2051 'zext' 'zext_ln700_291' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2052 [1/1] (0.00ns)   --->   "%zext_ln700_294 = zext i3 %add_ln700_441 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2052 'zext' 'zext_ln700_294' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2053 [1/1] (1.65ns)   --->   "%add_ln700_442 = add i4 %zext_ln700_294, %zext_ln700_291" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2053 'add' 'add_ln700_442' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2054 [1/1] (0.00ns)   --->   "%zext_ln700_295 = zext i4 %add_ln700_442 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2054 'zext' 'zext_ln700_295' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2055 [1/1] (0.00ns)   --->   "%zext_ln700_298 = zext i3 %add_ln700_447 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2055 'zext' 'zext_ln700_298' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2056 [1/1] (0.00ns)   --->   "%zext_ln700_301 = zext i3 %add_ln700_452 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2056 'zext' 'zext_ln700_301' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2057 [1/1] (1.65ns)   --->   "%add_ln700_453 = add i4 %zext_ln700_301, %zext_ln700_298" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2057 'add' 'add_ln700_453' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2058 [1/1] (0.00ns)   --->   "%zext_ln700_302 = zext i4 %add_ln700_453 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2058 'zext' 'zext_ln700_302' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2059 [1/1] (1.73ns)   --->   "%add_ln700_454 = add i5 %zext_ln700_302, %zext_ln700_295" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2059 'add' 'add_ln700_454' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln700_303 = zext i5 %add_ln700_454 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2060 'zext' 'zext_ln700_303' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2061 [1/1] (0.00ns)   --->   "%zext_ln700_306 = zext i3 %add_ln700_459 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2061 'zext' 'zext_ln700_306' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2062 [1/1] (0.00ns)   --->   "%zext_ln700_309 = zext i3 %add_ln700_464 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2062 'zext' 'zext_ln700_309' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2063 [1/1] (1.65ns)   --->   "%add_ln700_465 = add i4 %zext_ln700_309, %zext_ln700_306" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2063 'add' 'add_ln700_465' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2064 [1/1] (0.00ns)   --->   "%zext_ln700_310 = zext i4 %add_ln700_465 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2064 'zext' 'zext_ln700_310' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln700_313 = zext i3 %add_ln700_470 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2065 'zext' 'zext_ln700_313' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln700_314 = zext i2 %add_ln700_472 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2066 'zext' 'zext_ln700_314' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln700_315 = zext i2 %add_ln700_473 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2067 'zext' 'zext_ln700_315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln700_316 = zext i2 %add_ln700_474 to i3" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2068 'zext' 'zext_ln700_316' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_475 = add i3 %zext_ln700_316, %zext_ln700_315" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2069 'add' 'add_ln700_475' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2070 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_476 = add i3 %add_ln700_475, %zext_ln700_314" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2070 'add' 'add_ln700_476' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2071 [1/1] (0.00ns)   --->   "%zext_ln700_317 = zext i3 %add_ln700_476 to i4" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2071 'zext' 'zext_ln700_317' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2072 [1/1] (1.65ns)   --->   "%add_ln700_477 = add i4 %zext_ln700_317, %zext_ln700_313" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2072 'add' 'add_ln700_477' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2073 [1/1] (0.00ns)   --->   "%zext_ln700_318 = zext i4 %add_ln700_477 to i5" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2073 'zext' 'zext_ln700_318' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2074 [1/1] (1.73ns)   --->   "%add_ln700_478 = add i5 %zext_ln700_318, %zext_ln700_310" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2074 'add' 'add_ln700_478' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2075 [1/1] (0.00ns)   --->   "%zext_ln700_319 = zext i5 %add_ln700_478 to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2075 'zext' 'zext_ln700_319' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2076 [1/1] (1.78ns)   --->   "%knn_set_9_0_V = add i6 %zext_ln700_319, %zext_ln700_303" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 2076 'add' 'knn_set_9_0_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 7.04>
ST_8 : Operation 2077 [1/1] (0.00ns)   --->   "%knn_set_0_2_V_load_1 = load i6* %knn_set_0_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2077 'load' 'knn_set_0_2_V_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2078 [1/1] (0.00ns)   --->   "%knn_set_0_2_V_1_lo = load i6* %knn_set_0_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2078 'load' 'knn_set_0_2_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2079 [1/1] (0.00ns)   --->   "%knn_set_0_2_V_2_lo = load i6* %knn_set_0_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2079 'load' 'knn_set_0_2_V_2_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2080 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str2) nounwind" [digitrec.cpp:57]   --->   Operation 2080 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2081 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [digitrec.cpp:58]   --->   Operation 2081 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2082 [1/1] (1.42ns)   --->   "%icmp_ln895 = icmp ugt i6 %knn_set_0_2_V_1_lo, %knn_set_0_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2082 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895_10)   --->   "%select_ln895 = select i1 %icmp_ln895, i6 %knn_set_0_2_V_1_lo, i6 %knn_set_0_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2083 'select' 'select_ln895' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2084 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln895_10 = icmp ugt i6 %knn_set_0_2_V_2_lo, %select_ln895" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2084 'icmp' 'icmp_ln895_10' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln895 = zext i1 %icmp_ln895 to i2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2085 'zext' 'zext_ln895' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2086 [1/1] (0.99ns)   --->   "%select_ln895_1 = select i1 %icmp_ln895_10, i2 -2, i2 %zext_ln895" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2086 'select' 'select_ln895_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2087 [1/1] (1.77ns)   --->   "%tmp_5 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %knn_set_0_2_V_load_1, i6 %knn_set_0_2_V_1_lo, i6 %knn_set_0_2_V_2_lo, i2 %select_ln895_1)" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2087 'mux' 'tmp_5' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2088 [1/1] (1.42ns)   --->   "%icmp_ln895_11 = icmp ugt i6 %tmp_5, %knn_set_0_0_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2088 'icmp' 'icmp_ln895_11' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2089 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_11, label %2, label %update_knn.exit.0" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2089 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2090 [1/1] (1.13ns)   --->   "switch i2 %select_ln895_1, label %branch15 [
    i2 0, label %.update_knn.exit.0_crit_edge
    i2 1, label %branch14
  ]" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2090 'switch' <Predicate = (icmp_ln895_11)> <Delay = 1.13>
ST_8 : Operation 2091 [1/1] (1.76ns)   --->   "store i6 %knn_set_0_0_V, i6* %knn_set_0_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2091 'store' <Predicate = (icmp_ln895_11 & select_ln895_1 == 1)> <Delay = 1.76>
ST_8 : Operation 2092 [1/1] (0.00ns)   --->   "br label %update_knn.exit.0" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2092 'br' <Predicate = (icmp_ln895_11 & select_ln895_1 == 1)> <Delay = 0.00>
ST_8 : Operation 2093 [1/1] (1.76ns)   --->   "store i6 %knn_set_0_0_V, i6* %knn_set_0_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2093 'store' <Predicate = (icmp_ln895_11 & select_ln895_1 == 0)> <Delay = 1.76>
ST_8 : Operation 2094 [1/1] (0.00ns)   --->   "br label %update_knn.exit.0" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2094 'br' <Predicate = (icmp_ln895_11 & select_ln895_1 == 0)> <Delay = 0.00>
ST_8 : Operation 2095 [1/1] (1.76ns)   --->   "store i6 %knn_set_0_0_V, i6* %knn_set_0_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2095 'store' <Predicate = (icmp_ln895_11 & select_ln895_1 != 0 & select_ln895_1 != 1)> <Delay = 1.76>
ST_8 : Operation 2096 [1/1] (0.00ns)   --->   "br label %update_knn.exit.0" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2096 'br' <Predicate = (icmp_ln895_11 & select_ln895_1 != 0 & select_ln895_1 != 1)> <Delay = 0.00>
ST_8 : Operation 2097 [1/1] (0.00ns)   --->   "%knn_set_1_2_V_load_1 = load i6* %knn_set_1_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2097 'load' 'knn_set_1_2_V_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2098 [1/1] (0.00ns)   --->   "%knn_set_1_2_V_1_lo = load i6* %knn_set_1_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2098 'load' 'knn_set_1_2_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2099 [1/1] (0.00ns)   --->   "%knn_set_1_2_V_2_lo = load i6* %knn_set_1_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2099 'load' 'knn_set_1_2_V_2_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2100 [1/1] (1.42ns)   --->   "%icmp_ln895_12 = icmp ugt i6 %knn_set_1_2_V_1_lo, %knn_set_1_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2100 'icmp' 'icmp_ln895_12' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895_13)   --->   "%select_ln895_2 = select i1 %icmp_ln895_12, i6 %knn_set_1_2_V_1_lo, i6 %knn_set_1_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2101 'select' 'select_ln895_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2102 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln895_13 = icmp ugt i6 %knn_set_1_2_V_2_lo, %select_ln895_2" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2102 'icmp' 'icmp_ln895_13' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2103 [1/1] (0.00ns)   --->   "%zext_ln895_1 = zext i1 %icmp_ln895_12 to i2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2103 'zext' 'zext_ln895_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2104 [1/1] (0.99ns)   --->   "%select_ln895_3 = select i1 %icmp_ln895_13, i2 -2, i2 %zext_ln895_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2104 'select' 'select_ln895_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2105 [1/1] (1.77ns)   --->   "%tmp_6 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %knn_set_1_2_V_load_1, i6 %knn_set_1_2_V_1_lo, i6 %knn_set_1_2_V_2_lo, i2 %select_ln895_3)" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2105 'mux' 'tmp_6' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2106 [1/1] (1.42ns)   --->   "%icmp_ln895_14 = icmp ugt i6 %tmp_6, %knn_set_1_0_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2106 'icmp' 'icmp_ln895_14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_14, label %3, label %update_knn.exit.1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2107 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2108 [1/1] (1.13ns)   --->   "switch i2 %select_ln895_3, label %branch24 [
    i2 0, label %.update_knn.exit.1_crit_edge
    i2 1, label %branch23
  ]" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2108 'switch' <Predicate = (icmp_ln895_14)> <Delay = 1.13>
ST_8 : Operation 2109 [1/1] (1.76ns)   --->   "store i6 %knn_set_1_0_V, i6* %knn_set_1_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2109 'store' <Predicate = (icmp_ln895_14 & select_ln895_3 == 1)> <Delay = 1.76>
ST_8 : Operation 2110 [1/1] (0.00ns)   --->   "br label %update_knn.exit.1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2110 'br' <Predicate = (icmp_ln895_14 & select_ln895_3 == 1)> <Delay = 0.00>
ST_8 : Operation 2111 [1/1] (1.76ns)   --->   "store i6 %knn_set_1_0_V, i6* %knn_set_1_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2111 'store' <Predicate = (icmp_ln895_14 & select_ln895_3 == 0)> <Delay = 1.76>
ST_8 : Operation 2112 [1/1] (0.00ns)   --->   "br label %update_knn.exit.1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2112 'br' <Predicate = (icmp_ln895_14 & select_ln895_3 == 0)> <Delay = 0.00>
ST_8 : Operation 2113 [1/1] (1.76ns)   --->   "store i6 %knn_set_1_0_V, i6* %knn_set_1_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2113 'store' <Predicate = (icmp_ln895_14 & select_ln895_3 != 0 & select_ln895_3 != 1)> <Delay = 1.76>
ST_8 : Operation 2114 [1/1] (0.00ns)   --->   "br label %update_knn.exit.1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2114 'br' <Predicate = (icmp_ln895_14 & select_ln895_3 != 0 & select_ln895_3 != 1)> <Delay = 0.00>
ST_8 : Operation 2115 [1/1] (0.00ns)   --->   "%knn_set_2_2_V_load_1 = load i6* %knn_set_2_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2115 'load' 'knn_set_2_2_V_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2116 [1/1] (0.00ns)   --->   "%knn_set_2_2_V_1_lo = load i6* %knn_set_2_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2116 'load' 'knn_set_2_2_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2117 [1/1] (0.00ns)   --->   "%knn_set_2_2_V_2_lo = load i6* %knn_set_2_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2117 'load' 'knn_set_2_2_V_2_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2118 [1/1] (1.42ns)   --->   "%icmp_ln895_15 = icmp ugt i6 %knn_set_2_2_V_1_lo, %knn_set_2_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2118 'icmp' 'icmp_ln895_15' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895_16)   --->   "%select_ln895_4 = select i1 %icmp_ln895_15, i6 %knn_set_2_2_V_1_lo, i6 %knn_set_2_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2119 'select' 'select_ln895_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2120 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln895_16 = icmp ugt i6 %knn_set_2_2_V_2_lo, %select_ln895_4" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2120 'icmp' 'icmp_ln895_16' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln895_2 = zext i1 %icmp_ln895_15 to i2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2121 'zext' 'zext_ln895_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2122 [1/1] (0.99ns)   --->   "%select_ln895_5 = select i1 %icmp_ln895_16, i2 -2, i2 %zext_ln895_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2122 'select' 'select_ln895_5' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2123 [1/1] (1.77ns)   --->   "%tmp_7 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %knn_set_2_2_V_load_1, i6 %knn_set_2_2_V_1_lo, i6 %knn_set_2_2_V_2_lo, i2 %select_ln895_5)" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2123 'mux' 'tmp_7' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2124 [1/1] (1.42ns)   --->   "%icmp_ln895_2 = icmp ugt i6 %tmp_7, %knn_set_2_0_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2124 'icmp' 'icmp_ln895_2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_2, label %4, label %update_knn.exit.2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2125 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2126 [1/1] (1.13ns)   --->   "switch i2 %select_ln895_5, label %branch33 [
    i2 0, label %.update_knn.exit.2_crit_edge
    i2 1, label %branch32
  ]" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2126 'switch' <Predicate = (icmp_ln895_2)> <Delay = 1.13>
ST_8 : Operation 2127 [1/1] (1.76ns)   --->   "store i6 %knn_set_2_0_V, i6* %knn_set_2_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2127 'store' <Predicate = (icmp_ln895_2 & select_ln895_5 == 1)> <Delay = 1.76>
ST_8 : Operation 2128 [1/1] (0.00ns)   --->   "br label %update_knn.exit.2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2128 'br' <Predicate = (icmp_ln895_2 & select_ln895_5 == 1)> <Delay = 0.00>
ST_8 : Operation 2129 [1/1] (1.76ns)   --->   "store i6 %knn_set_2_0_V, i6* %knn_set_2_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2129 'store' <Predicate = (icmp_ln895_2 & select_ln895_5 == 0)> <Delay = 1.76>
ST_8 : Operation 2130 [1/1] (0.00ns)   --->   "br label %update_knn.exit.2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2130 'br' <Predicate = (icmp_ln895_2 & select_ln895_5 == 0)> <Delay = 0.00>
ST_8 : Operation 2131 [1/1] (1.76ns)   --->   "store i6 %knn_set_2_0_V, i6* %knn_set_2_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2131 'store' <Predicate = (icmp_ln895_2 & select_ln895_5 != 0 & select_ln895_5 != 1)> <Delay = 1.76>
ST_8 : Operation 2132 [1/1] (0.00ns)   --->   "br label %update_knn.exit.2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2132 'br' <Predicate = (icmp_ln895_2 & select_ln895_5 != 0 & select_ln895_5 != 1)> <Delay = 0.00>
ST_8 : Operation 2133 [1/1] (0.00ns)   --->   "%knn_set_3_2_V_load_1 = load i6* %knn_set_3_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2133 'load' 'knn_set_3_2_V_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2134 [1/1] (0.00ns)   --->   "%knn_set_3_2_V_1_lo = load i6* %knn_set_3_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2134 'load' 'knn_set_3_2_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2135 [1/1] (0.00ns)   --->   "%knn_set_3_2_V_2_lo = load i6* %knn_set_3_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2135 'load' 'knn_set_3_2_V_2_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2136 [1/1] (1.42ns)   --->   "%icmp_ln895_17 = icmp ugt i6 %knn_set_3_2_V_1_lo, %knn_set_3_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2136 'icmp' 'icmp_ln895_17' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895_18)   --->   "%select_ln895_6 = select i1 %icmp_ln895_17, i6 %knn_set_3_2_V_1_lo, i6 %knn_set_3_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2137 'select' 'select_ln895_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2138 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln895_18 = icmp ugt i6 %knn_set_3_2_V_2_lo, %select_ln895_6" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2138 'icmp' 'icmp_ln895_18' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln895_3 = zext i1 %icmp_ln895_17 to i2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2139 'zext' 'zext_ln895_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2140 [1/1] (0.99ns)   --->   "%select_ln895_7 = select i1 %icmp_ln895_18, i2 -2, i2 %zext_ln895_3" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2140 'select' 'select_ln895_7' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2141 [1/1] (1.77ns)   --->   "%tmp_8 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %knn_set_3_2_V_load_1, i6 %knn_set_3_2_V_1_lo, i6 %knn_set_3_2_V_2_lo, i2 %select_ln895_7)" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2141 'mux' 'tmp_8' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2142 [1/1] (1.42ns)   --->   "%icmp_ln895_3 = icmp ugt i6 %tmp_8, %knn_set_3_0_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2142 'icmp' 'icmp_ln895_3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_3, label %5, label %update_knn.exit.3" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2143 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2144 [1/1] (1.13ns)   --->   "switch i2 %select_ln895_7, label %branch42 [
    i2 0, label %.update_knn.exit.3_crit_edge
    i2 1, label %branch41
  ]" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2144 'switch' <Predicate = (icmp_ln895_3)> <Delay = 1.13>
ST_8 : Operation 2145 [1/1] (1.76ns)   --->   "store i6 %knn_set_3_0_V, i6* %knn_set_3_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2145 'store' <Predicate = (icmp_ln895_3 & select_ln895_7 == 1)> <Delay = 1.76>
ST_8 : Operation 2146 [1/1] (0.00ns)   --->   "br label %update_knn.exit.3" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2146 'br' <Predicate = (icmp_ln895_3 & select_ln895_7 == 1)> <Delay = 0.00>
ST_8 : Operation 2147 [1/1] (1.76ns)   --->   "store i6 %knn_set_3_0_V, i6* %knn_set_3_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2147 'store' <Predicate = (icmp_ln895_3 & select_ln895_7 == 0)> <Delay = 1.76>
ST_8 : Operation 2148 [1/1] (0.00ns)   --->   "br label %update_knn.exit.3" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2148 'br' <Predicate = (icmp_ln895_3 & select_ln895_7 == 0)> <Delay = 0.00>
ST_8 : Operation 2149 [1/1] (1.76ns)   --->   "store i6 %knn_set_3_0_V, i6* %knn_set_3_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2149 'store' <Predicate = (icmp_ln895_3 & select_ln895_7 != 0 & select_ln895_7 != 1)> <Delay = 1.76>
ST_8 : Operation 2150 [1/1] (0.00ns)   --->   "br label %update_knn.exit.3" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2150 'br' <Predicate = (icmp_ln895_3 & select_ln895_7 != 0 & select_ln895_7 != 1)> <Delay = 0.00>
ST_8 : Operation 2151 [1/1] (0.00ns)   --->   "%knn_set_4_2_V_load_1 = load i6* %knn_set_4_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2151 'load' 'knn_set_4_2_V_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2152 [1/1] (0.00ns)   --->   "%knn_set_4_2_V_1_lo = load i6* %knn_set_4_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2152 'load' 'knn_set_4_2_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2153 [1/1] (0.00ns)   --->   "%knn_set_4_2_V_2_lo = load i6* %knn_set_4_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2153 'load' 'knn_set_4_2_V_2_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2154 [1/1] (1.42ns)   --->   "%icmp_ln895_19 = icmp ugt i6 %knn_set_4_2_V_1_lo, %knn_set_4_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2154 'icmp' 'icmp_ln895_19' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895_20)   --->   "%select_ln895_8 = select i1 %icmp_ln895_19, i6 %knn_set_4_2_V_1_lo, i6 %knn_set_4_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2155 'select' 'select_ln895_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2156 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln895_20 = icmp ugt i6 %knn_set_4_2_V_2_lo, %select_ln895_8" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2156 'icmp' 'icmp_ln895_20' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2157 [1/1] (0.00ns)   --->   "%zext_ln895_4 = zext i1 %icmp_ln895_19 to i2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2157 'zext' 'zext_ln895_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2158 [1/1] (0.99ns)   --->   "%select_ln895_9 = select i1 %icmp_ln895_20, i2 -2, i2 %zext_ln895_4" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2158 'select' 'select_ln895_9' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2159 [1/1] (1.77ns)   --->   "%tmp_9 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %knn_set_4_2_V_load_1, i6 %knn_set_4_2_V_1_lo, i6 %knn_set_4_2_V_2_lo, i2 %select_ln895_9)" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2159 'mux' 'tmp_9' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2160 [1/1] (1.42ns)   --->   "%icmp_ln895_4 = icmp ugt i6 %tmp_9, %knn_set_4_0_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2160 'icmp' 'icmp_ln895_4' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_4, label %6, label %update_knn.exit.4" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2161 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2162 [1/1] (1.13ns)   --->   "switch i2 %select_ln895_9, label %branch51 [
    i2 0, label %.update_knn.exit.4_crit_edge
    i2 1, label %branch50
  ]" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2162 'switch' <Predicate = (icmp_ln895_4)> <Delay = 1.13>
ST_8 : Operation 2163 [1/1] (1.76ns)   --->   "store i6 %knn_set_4_0_V, i6* %knn_set_4_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2163 'store' <Predicate = (icmp_ln895_4 & select_ln895_9 == 1)> <Delay = 1.76>
ST_8 : Operation 2164 [1/1] (0.00ns)   --->   "br label %update_knn.exit.4" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2164 'br' <Predicate = (icmp_ln895_4 & select_ln895_9 == 1)> <Delay = 0.00>
ST_8 : Operation 2165 [1/1] (1.76ns)   --->   "store i6 %knn_set_4_0_V, i6* %knn_set_4_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2165 'store' <Predicate = (icmp_ln895_4 & select_ln895_9 == 0)> <Delay = 1.76>
ST_8 : Operation 2166 [1/1] (0.00ns)   --->   "br label %update_knn.exit.4" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2166 'br' <Predicate = (icmp_ln895_4 & select_ln895_9 == 0)> <Delay = 0.00>
ST_8 : Operation 2167 [1/1] (1.76ns)   --->   "store i6 %knn_set_4_0_V, i6* %knn_set_4_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2167 'store' <Predicate = (icmp_ln895_4 & select_ln895_9 != 0 & select_ln895_9 != 1)> <Delay = 1.76>
ST_8 : Operation 2168 [1/1] (0.00ns)   --->   "br label %update_knn.exit.4" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2168 'br' <Predicate = (icmp_ln895_4 & select_ln895_9 != 0 & select_ln895_9 != 1)> <Delay = 0.00>
ST_8 : Operation 2169 [1/1] (0.00ns)   --->   "%knn_set_5_2_V_load_1 = load i6* %knn_set_5_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2169 'load' 'knn_set_5_2_V_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2170 [1/1] (0.00ns)   --->   "%knn_set_5_2_V_1_lo = load i6* %knn_set_5_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2170 'load' 'knn_set_5_2_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2171 [1/1] (0.00ns)   --->   "%knn_set_5_2_V_2_lo = load i6* %knn_set_5_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2171 'load' 'knn_set_5_2_V_2_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2172 [1/1] (1.42ns)   --->   "%icmp_ln895_21 = icmp ugt i6 %knn_set_5_2_V_1_lo, %knn_set_5_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2172 'icmp' 'icmp_ln895_21' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895_22)   --->   "%select_ln895_10 = select i1 %icmp_ln895_21, i6 %knn_set_5_2_V_1_lo, i6 %knn_set_5_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2173 'select' 'select_ln895_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2174 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln895_22 = icmp ugt i6 %knn_set_5_2_V_2_lo, %select_ln895_10" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2174 'icmp' 'icmp_ln895_22' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2175 [1/1] (0.00ns)   --->   "%zext_ln895_5 = zext i1 %icmp_ln895_21 to i2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2175 'zext' 'zext_ln895_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2176 [1/1] (0.99ns)   --->   "%select_ln895_11 = select i1 %icmp_ln895_22, i2 -2, i2 %zext_ln895_5" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2176 'select' 'select_ln895_11' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2177 [1/1] (1.77ns)   --->   "%tmp_s = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %knn_set_5_2_V_load_1, i6 %knn_set_5_2_V_1_lo, i6 %knn_set_5_2_V_2_lo, i2 %select_ln895_11)" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2177 'mux' 'tmp_s' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2178 [1/1] (1.42ns)   --->   "%icmp_ln895_5 = icmp ugt i6 %tmp_s, %knn_set_5_0_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2178 'icmp' 'icmp_ln895_5' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2179 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_5, label %7, label %update_knn.exit.5" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2179 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2180 [1/1] (1.13ns)   --->   "switch i2 %select_ln895_11, label %branch60 [
    i2 0, label %.update_knn.exit.5_crit_edge
    i2 1, label %branch59
  ]" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2180 'switch' <Predicate = (icmp_ln895_5)> <Delay = 1.13>
ST_8 : Operation 2181 [1/1] (1.76ns)   --->   "store i6 %knn_set_5_0_V, i6* %knn_set_5_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2181 'store' <Predicate = (icmp_ln895_5 & select_ln895_11 == 1)> <Delay = 1.76>
ST_8 : Operation 2182 [1/1] (0.00ns)   --->   "br label %update_knn.exit.5" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2182 'br' <Predicate = (icmp_ln895_5 & select_ln895_11 == 1)> <Delay = 0.00>
ST_8 : Operation 2183 [1/1] (1.76ns)   --->   "store i6 %knn_set_5_0_V, i6* %knn_set_5_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2183 'store' <Predicate = (icmp_ln895_5 & select_ln895_11 == 0)> <Delay = 1.76>
ST_8 : Operation 2184 [1/1] (0.00ns)   --->   "br label %update_knn.exit.5" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2184 'br' <Predicate = (icmp_ln895_5 & select_ln895_11 == 0)> <Delay = 0.00>
ST_8 : Operation 2185 [1/1] (1.76ns)   --->   "store i6 %knn_set_5_0_V, i6* %knn_set_5_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2185 'store' <Predicate = (icmp_ln895_5 & select_ln895_11 != 0 & select_ln895_11 != 1)> <Delay = 1.76>
ST_8 : Operation 2186 [1/1] (0.00ns)   --->   "br label %update_knn.exit.5" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2186 'br' <Predicate = (icmp_ln895_5 & select_ln895_11 != 0 & select_ln895_11 != 1)> <Delay = 0.00>
ST_8 : Operation 2187 [1/1] (0.00ns)   --->   "%knn_set_6_2_V_load_1 = load i6* %knn_set_6_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2187 'load' 'knn_set_6_2_V_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2188 [1/1] (0.00ns)   --->   "%knn_set_6_2_V_1_lo = load i6* %knn_set_6_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2188 'load' 'knn_set_6_2_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2189 [1/1] (0.00ns)   --->   "%knn_set_6_2_V_2_lo = load i6* %knn_set_6_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2189 'load' 'knn_set_6_2_V_2_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2190 [1/1] (1.42ns)   --->   "%icmp_ln895_23 = icmp ugt i6 %knn_set_6_2_V_1_lo, %knn_set_6_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2190 'icmp' 'icmp_ln895_23' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895_24)   --->   "%select_ln895_12 = select i1 %icmp_ln895_23, i6 %knn_set_6_2_V_1_lo, i6 %knn_set_6_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2191 'select' 'select_ln895_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2192 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln895_24 = icmp ugt i6 %knn_set_6_2_V_2_lo, %select_ln895_12" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2192 'icmp' 'icmp_ln895_24' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2193 [1/1] (0.00ns)   --->   "%zext_ln895_6 = zext i1 %icmp_ln895_23 to i2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2193 'zext' 'zext_ln895_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2194 [1/1] (0.99ns)   --->   "%select_ln895_13 = select i1 %icmp_ln895_24, i2 -2, i2 %zext_ln895_6" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2194 'select' 'select_ln895_13' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2195 [1/1] (1.77ns)   --->   "%tmp_1 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %knn_set_6_2_V_load_1, i6 %knn_set_6_2_V_1_lo, i6 %knn_set_6_2_V_2_lo, i2 %select_ln895_13)" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2195 'mux' 'tmp_1' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2196 [1/1] (1.42ns)   --->   "%icmp_ln895_6 = icmp ugt i6 %tmp_1, %knn_set_6_0_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2196 'icmp' 'icmp_ln895_6' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2197 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_6, label %8, label %update_knn.exit.6" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2197 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2198 [1/1] (1.13ns)   --->   "switch i2 %select_ln895_13, label %branch69 [
    i2 0, label %.update_knn.exit.6_crit_edge
    i2 1, label %branch68
  ]" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2198 'switch' <Predicate = (icmp_ln895_6)> <Delay = 1.13>
ST_8 : Operation 2199 [1/1] (1.76ns)   --->   "store i6 %knn_set_6_0_V, i6* %knn_set_6_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2199 'store' <Predicate = (icmp_ln895_6 & select_ln895_13 == 1)> <Delay = 1.76>
ST_8 : Operation 2200 [1/1] (0.00ns)   --->   "br label %update_knn.exit.6" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2200 'br' <Predicate = (icmp_ln895_6 & select_ln895_13 == 1)> <Delay = 0.00>
ST_8 : Operation 2201 [1/1] (1.76ns)   --->   "store i6 %knn_set_6_0_V, i6* %knn_set_6_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2201 'store' <Predicate = (icmp_ln895_6 & select_ln895_13 == 0)> <Delay = 1.76>
ST_8 : Operation 2202 [1/1] (0.00ns)   --->   "br label %update_knn.exit.6" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2202 'br' <Predicate = (icmp_ln895_6 & select_ln895_13 == 0)> <Delay = 0.00>
ST_8 : Operation 2203 [1/1] (1.76ns)   --->   "store i6 %knn_set_6_0_V, i6* %knn_set_6_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2203 'store' <Predicate = (icmp_ln895_6 & select_ln895_13 != 0 & select_ln895_13 != 1)> <Delay = 1.76>
ST_8 : Operation 2204 [1/1] (0.00ns)   --->   "br label %update_knn.exit.6" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2204 'br' <Predicate = (icmp_ln895_6 & select_ln895_13 != 0 & select_ln895_13 != 1)> <Delay = 0.00>
ST_8 : Operation 2205 [1/1] (0.00ns)   --->   "%knn_set_7_2_V_load_1 = load i6* %knn_set_7_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2205 'load' 'knn_set_7_2_V_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2206 [1/1] (0.00ns)   --->   "%knn_set_7_2_V_1_lo = load i6* %knn_set_7_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2206 'load' 'knn_set_7_2_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2207 [1/1] (0.00ns)   --->   "%knn_set_7_2_V_2_lo = load i6* %knn_set_7_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2207 'load' 'knn_set_7_2_V_2_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2208 [1/1] (1.42ns)   --->   "%icmp_ln895_25 = icmp ugt i6 %knn_set_7_2_V_1_lo, %knn_set_7_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2208 'icmp' 'icmp_ln895_25' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895_26)   --->   "%select_ln895_14 = select i1 %icmp_ln895_25, i6 %knn_set_7_2_V_1_lo, i6 %knn_set_7_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2209 'select' 'select_ln895_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2210 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln895_26 = icmp ugt i6 %knn_set_7_2_V_2_lo, %select_ln895_14" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2210 'icmp' 'icmp_ln895_26' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2211 [1/1] (0.00ns)   --->   "%zext_ln895_7 = zext i1 %icmp_ln895_25 to i2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2211 'zext' 'zext_ln895_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2212 [1/1] (0.99ns)   --->   "%select_ln895_15 = select i1 %icmp_ln895_26, i2 -2, i2 %zext_ln895_7" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2212 'select' 'select_ln895_15' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2213 [1/1] (1.77ns)   --->   "%tmp_2 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %knn_set_7_2_V_load_1, i6 %knn_set_7_2_V_1_lo, i6 %knn_set_7_2_V_2_lo, i2 %select_ln895_15)" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2213 'mux' 'tmp_2' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2214 [1/1] (1.42ns)   --->   "%icmp_ln895_7 = icmp ugt i6 %tmp_2, %knn_set_7_0_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2214 'icmp' 'icmp_ln895_7' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2215 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_7, label %9, label %update_knn.exit.7" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2215 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2216 [1/1] (1.13ns)   --->   "switch i2 %select_ln895_15, label %branch78 [
    i2 0, label %.update_knn.exit.7_crit_edge
    i2 1, label %branch77
  ]" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2216 'switch' <Predicate = (icmp_ln895_7)> <Delay = 1.13>
ST_8 : Operation 2217 [1/1] (1.76ns)   --->   "store i6 %knn_set_7_0_V, i6* %knn_set_7_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2217 'store' <Predicate = (icmp_ln895_7 & select_ln895_15 == 1)> <Delay = 1.76>
ST_8 : Operation 2218 [1/1] (0.00ns)   --->   "br label %update_knn.exit.7" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2218 'br' <Predicate = (icmp_ln895_7 & select_ln895_15 == 1)> <Delay = 0.00>
ST_8 : Operation 2219 [1/1] (1.76ns)   --->   "store i6 %knn_set_7_0_V, i6* %knn_set_7_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2219 'store' <Predicate = (icmp_ln895_7 & select_ln895_15 == 0)> <Delay = 1.76>
ST_8 : Operation 2220 [1/1] (0.00ns)   --->   "br label %update_knn.exit.7" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2220 'br' <Predicate = (icmp_ln895_7 & select_ln895_15 == 0)> <Delay = 0.00>
ST_8 : Operation 2221 [1/1] (1.76ns)   --->   "store i6 %knn_set_7_0_V, i6* %knn_set_7_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2221 'store' <Predicate = (icmp_ln895_7 & select_ln895_15 != 0 & select_ln895_15 != 1)> <Delay = 1.76>
ST_8 : Operation 2222 [1/1] (0.00ns)   --->   "br label %update_knn.exit.7" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2222 'br' <Predicate = (icmp_ln895_7 & select_ln895_15 != 0 & select_ln895_15 != 1)> <Delay = 0.00>
ST_8 : Operation 2223 [1/1] (0.00ns)   --->   "%knn_set_8_2_V_load_1 = load i6* %knn_set_8_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2223 'load' 'knn_set_8_2_V_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2224 [1/1] (0.00ns)   --->   "%knn_set_8_2_V_1_lo = load i6* %knn_set_8_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2224 'load' 'knn_set_8_2_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2225 [1/1] (0.00ns)   --->   "%knn_set_8_2_V_2_lo = load i6* %knn_set_8_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2225 'load' 'knn_set_8_2_V_2_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2226 [1/1] (1.42ns)   --->   "%icmp_ln895_27 = icmp ugt i6 %knn_set_8_2_V_1_lo, %knn_set_8_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2226 'icmp' 'icmp_ln895_27' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895_28)   --->   "%select_ln895_16 = select i1 %icmp_ln895_27, i6 %knn_set_8_2_V_1_lo, i6 %knn_set_8_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2227 'select' 'select_ln895_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2228 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln895_28 = icmp ugt i6 %knn_set_8_2_V_2_lo, %select_ln895_16" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2228 'icmp' 'icmp_ln895_28' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2229 [1/1] (0.00ns)   --->   "%zext_ln895_8 = zext i1 %icmp_ln895_27 to i2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2229 'zext' 'zext_ln895_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2230 [1/1] (0.99ns)   --->   "%select_ln895_17 = select i1 %icmp_ln895_28, i2 -2, i2 %zext_ln895_8" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2230 'select' 'select_ln895_17' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2231 [1/1] (1.77ns)   --->   "%tmp_3 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %knn_set_8_2_V_load_1, i6 %knn_set_8_2_V_1_lo, i6 %knn_set_8_2_V_2_lo, i2 %select_ln895_17)" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2231 'mux' 'tmp_3' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2232 [1/1] (1.42ns)   --->   "%icmp_ln895_8 = icmp ugt i6 %tmp_3, %knn_set_8_0_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2232 'icmp' 'icmp_ln895_8' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2233 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_8, label %10, label %update_knn.exit.8" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2233 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2234 [1/1] (1.13ns)   --->   "switch i2 %select_ln895_17, label %branch87 [
    i2 0, label %.update_knn.exit.8_crit_edge
    i2 1, label %branch86
  ]" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2234 'switch' <Predicate = (icmp_ln895_8)> <Delay = 1.13>
ST_8 : Operation 2235 [1/1] (1.76ns)   --->   "store i6 %knn_set_8_0_V, i6* %knn_set_8_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2235 'store' <Predicate = (icmp_ln895_8 & select_ln895_17 == 1)> <Delay = 1.76>
ST_8 : Operation 2236 [1/1] (0.00ns)   --->   "br label %update_knn.exit.8" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2236 'br' <Predicate = (icmp_ln895_8 & select_ln895_17 == 1)> <Delay = 0.00>
ST_8 : Operation 2237 [1/1] (1.76ns)   --->   "store i6 %knn_set_8_0_V, i6* %knn_set_8_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2237 'store' <Predicate = (icmp_ln895_8 & select_ln895_17 == 0)> <Delay = 1.76>
ST_8 : Operation 2238 [1/1] (0.00ns)   --->   "br label %update_knn.exit.8" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2238 'br' <Predicate = (icmp_ln895_8 & select_ln895_17 == 0)> <Delay = 0.00>
ST_8 : Operation 2239 [1/1] (1.76ns)   --->   "store i6 %knn_set_8_0_V, i6* %knn_set_8_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2239 'store' <Predicate = (icmp_ln895_8 & select_ln895_17 != 0 & select_ln895_17 != 1)> <Delay = 1.76>
ST_8 : Operation 2240 [1/1] (0.00ns)   --->   "br label %update_knn.exit.8" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2240 'br' <Predicate = (icmp_ln895_8 & select_ln895_17 != 0 & select_ln895_17 != 1)> <Delay = 0.00>
ST_8 : Operation 2241 [1/1] (0.00ns)   --->   "%knn_set_9_2_V_load_1 = load i6* %knn_set_9_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2241 'load' 'knn_set_9_2_V_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2242 [1/1] (0.00ns)   --->   "%knn_set_9_2_V_1_lo = load i6* %knn_set_9_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2242 'load' 'knn_set_9_2_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2243 [1/1] (0.00ns)   --->   "%knn_set_9_2_V_2_lo = load i6* %knn_set_9_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2243 'load' 'knn_set_9_2_V_2_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2244 [1/1] (1.42ns)   --->   "%icmp_ln895_29 = icmp ugt i6 %knn_set_9_2_V_1_lo, %knn_set_9_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2244 'icmp' 'icmp_ln895_29' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895_30)   --->   "%select_ln895_18 = select i1 %icmp_ln895_29, i6 %knn_set_9_2_V_1_lo, i6 %knn_set_9_2_V_load_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2245 'select' 'select_ln895_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2246 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln895_30 = icmp ugt i6 %knn_set_9_2_V_2_lo, %select_ln895_18" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 2246 'icmp' 'icmp_ln895_30' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2247 [1/1] (0.00ns)   --->   "%zext_ln895_9 = zext i1 %icmp_ln895_29 to i2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2247 'zext' 'zext_ln895_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2248 [1/1] (0.99ns)   --->   "%select_ln895_19 = select i1 %icmp_ln895_30, i2 -2, i2 %zext_ln895_9" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2248 'select' 'select_ln895_19' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2249 [1/1] (1.77ns)   --->   "%tmp_4 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %knn_set_9_2_V_load_1, i6 %knn_set_9_2_V_1_lo, i6 %knn_set_9_2_V_2_lo, i2 %select_ln895_19)" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2249 'mux' 'tmp_4' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2250 [1/1] (1.42ns)   --->   "%icmp_ln895_9 = icmp ugt i6 %tmp_4, %knn_set_9_0_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2250 'icmp' 'icmp_ln895_9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2251 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_9, label %11, label %LOOP_I_1800_end" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2251 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2252 [1/1] (1.13ns)   --->   "switch i2 %select_ln895_19, label %branch96 [
    i2 0, label %.LOOP_I_1800_end_crit_edge
    i2 1, label %branch95
  ]" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2252 'switch' <Predicate = (icmp_ln895_9)> <Delay = 1.13>
ST_8 : Operation 2253 [1/1] (1.76ns)   --->   "store i6 %knn_set_9_0_V, i6* %knn_set_9_2_V_1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2253 'store' <Predicate = (icmp_ln895_9 & select_ln895_19 == 1)> <Delay = 1.76>
ST_8 : Operation 2254 [1/1] (0.00ns)   --->   "br label %LOOP_I_1800_end" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2254 'br' <Predicate = (icmp_ln895_9 & select_ln895_19 == 1)> <Delay = 0.00>
ST_8 : Operation 2255 [1/1] (1.76ns)   --->   "store i6 %knn_set_9_0_V, i6* %knn_set_9_2_V" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2255 'store' <Predicate = (icmp_ln895_9 & select_ln895_19 == 0)> <Delay = 1.76>
ST_8 : Operation 2256 [1/1] (0.00ns)   --->   "br label %LOOP_I_1800_end" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2256 'br' <Predicate = (icmp_ln895_9 & select_ln895_19 == 0)> <Delay = 0.00>
ST_8 : Operation 2257 [1/1] (1.76ns)   --->   "store i6 %knn_set_9_0_V, i6* %knn_set_9_2_V_2" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2257 'store' <Predicate = (icmp_ln895_9 & select_ln895_19 != 0 & select_ln895_19 != 1)> <Delay = 1.76>
ST_8 : Operation 2258 [1/1] (0.00ns)   --->   "br label %LOOP_I_1800_end" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 2258 'br' <Predicate = (icmp_ln895_9 & select_ln895_19 != 0 & select_ln895_19 != 1)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 2259 [1/1] (0.00ns)   --->   "%knn_set_0_2_V_load = load i6* %knn_set_0_2_V" [digitrec.cpp:68]   --->   Operation 2259 'load' 'knn_set_0_2_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2260 [1/1] (0.00ns)   --->   "%knn_set_0_2_V_1_lo_1 = load i6* %knn_set_0_2_V_1" [digitrec.cpp:68]   --->   Operation 2260 'load' 'knn_set_0_2_V_1_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2261 [1/1] (0.00ns)   --->   "%knn_set_0_2_V_2_lo_1 = load i6* %knn_set_0_2_V_2" [digitrec.cpp:68]   --->   Operation 2261 'load' 'knn_set_0_2_V_2_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2262 [1/1] (0.00ns)   --->   "%knn_set_1_2_V_load = load i6* %knn_set_1_2_V" [digitrec.cpp:68]   --->   Operation 2262 'load' 'knn_set_1_2_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2263 [1/1] (0.00ns)   --->   "%knn_set_1_2_V_1_lo_1 = load i6* %knn_set_1_2_V_1" [digitrec.cpp:68]   --->   Operation 2263 'load' 'knn_set_1_2_V_1_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2264 [1/1] (0.00ns)   --->   "%knn_set_1_2_V_2_lo_1 = load i6* %knn_set_1_2_V_2" [digitrec.cpp:68]   --->   Operation 2264 'load' 'knn_set_1_2_V_2_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2265 [1/1] (0.00ns)   --->   "%knn_set_2_2_V_load = load i6* %knn_set_2_2_V" [digitrec.cpp:68]   --->   Operation 2265 'load' 'knn_set_2_2_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2266 [1/1] (0.00ns)   --->   "%knn_set_2_2_V_1_lo_1 = load i6* %knn_set_2_2_V_1" [digitrec.cpp:68]   --->   Operation 2266 'load' 'knn_set_2_2_V_1_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2267 [1/1] (0.00ns)   --->   "%knn_set_2_2_V_2_lo_1 = load i6* %knn_set_2_2_V_2" [digitrec.cpp:68]   --->   Operation 2267 'load' 'knn_set_2_2_V_2_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2268 [1/1] (0.00ns)   --->   "%knn_set_3_2_V_load = load i6* %knn_set_3_2_V" [digitrec.cpp:68]   --->   Operation 2268 'load' 'knn_set_3_2_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2269 [1/1] (0.00ns)   --->   "%knn_set_3_2_V_1_lo_1 = load i6* %knn_set_3_2_V_1" [digitrec.cpp:68]   --->   Operation 2269 'load' 'knn_set_3_2_V_1_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2270 [1/1] (0.00ns)   --->   "%knn_set_3_2_V_2_lo_1 = load i6* %knn_set_3_2_V_2" [digitrec.cpp:68]   --->   Operation 2270 'load' 'knn_set_3_2_V_2_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2271 [1/1] (0.00ns)   --->   "%knn_set_4_2_V_load = load i6* %knn_set_4_2_V" [digitrec.cpp:68]   --->   Operation 2271 'load' 'knn_set_4_2_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2272 [1/1] (0.00ns)   --->   "%knn_set_4_2_V_1_lo_1 = load i6* %knn_set_4_2_V_1" [digitrec.cpp:68]   --->   Operation 2272 'load' 'knn_set_4_2_V_1_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2273 [1/1] (0.00ns)   --->   "%knn_set_4_2_V_2_lo_1 = load i6* %knn_set_4_2_V_2" [digitrec.cpp:68]   --->   Operation 2273 'load' 'knn_set_4_2_V_2_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2274 [1/1] (0.00ns)   --->   "%knn_set_5_2_V_load = load i6* %knn_set_5_2_V" [digitrec.cpp:68]   --->   Operation 2274 'load' 'knn_set_5_2_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2275 [1/1] (0.00ns)   --->   "%knn_set_5_2_V_1_lo_1 = load i6* %knn_set_5_2_V_1" [digitrec.cpp:68]   --->   Operation 2275 'load' 'knn_set_5_2_V_1_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2276 [1/1] (0.00ns)   --->   "%knn_set_5_2_V_2_lo_1 = load i6* %knn_set_5_2_V_2" [digitrec.cpp:68]   --->   Operation 2276 'load' 'knn_set_5_2_V_2_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2277 [1/1] (0.00ns)   --->   "%knn_set_6_2_V_load = load i6* %knn_set_6_2_V" [digitrec.cpp:68]   --->   Operation 2277 'load' 'knn_set_6_2_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2278 [1/1] (0.00ns)   --->   "%knn_set_6_2_V_1_lo_1 = load i6* %knn_set_6_2_V_1" [digitrec.cpp:68]   --->   Operation 2278 'load' 'knn_set_6_2_V_1_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2279 [1/1] (0.00ns)   --->   "%knn_set_6_2_V_2_lo_1 = load i6* %knn_set_6_2_V_2" [digitrec.cpp:68]   --->   Operation 2279 'load' 'knn_set_6_2_V_2_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2280 [1/1] (0.00ns)   --->   "%knn_set_7_2_V_load = load i6* %knn_set_7_2_V" [digitrec.cpp:68]   --->   Operation 2280 'load' 'knn_set_7_2_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2281 [1/1] (0.00ns)   --->   "%knn_set_7_2_V_1_lo_1 = load i6* %knn_set_7_2_V_1" [digitrec.cpp:68]   --->   Operation 2281 'load' 'knn_set_7_2_V_1_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2282 [1/1] (0.00ns)   --->   "%knn_set_7_2_V_2_lo_1 = load i6* %knn_set_7_2_V_2" [digitrec.cpp:68]   --->   Operation 2282 'load' 'knn_set_7_2_V_2_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2283 [1/1] (0.00ns)   --->   "%knn_set_8_2_V_load = load i6* %knn_set_8_2_V" [digitrec.cpp:68]   --->   Operation 2283 'load' 'knn_set_8_2_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2284 [1/1] (0.00ns)   --->   "%knn_set_8_2_V_1_lo_1 = load i6* %knn_set_8_2_V_1" [digitrec.cpp:68]   --->   Operation 2284 'load' 'knn_set_8_2_V_1_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2285 [1/1] (0.00ns)   --->   "%knn_set_8_2_V_2_lo_1 = load i6* %knn_set_8_2_V_2" [digitrec.cpp:68]   --->   Operation 2285 'load' 'knn_set_8_2_V_2_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2286 [1/1] (0.00ns)   --->   "%knn_set_9_2_V_load = load i6* %knn_set_9_2_V" [digitrec.cpp:68]   --->   Operation 2286 'load' 'knn_set_9_2_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2287 [1/1] (0.00ns)   --->   "%knn_set_9_2_V_1_lo_1 = load i6* %knn_set_9_2_V_1" [digitrec.cpp:68]   --->   Operation 2287 'load' 'knn_set_9_2_V_1_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2288 [1/1] (0.00ns)   --->   "%knn_set_9_2_V_2_lo_1 = load i6* %knn_set_9_2_V_2" [digitrec.cpp:68]   --->   Operation 2288 'load' 'knn_set_9_2_V_2_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2289 [2/2] (0.00ns)   --->   "%agg_result_V_s = call fastcc i4 @knn_vote(i6 %knn_set_0_2_V_load, i6 %knn_set_0_2_V_1_lo_1, i6 %knn_set_0_2_V_2_lo_1, i6 %knn_set_1_2_V_load, i6 %knn_set_1_2_V_1_lo_1, i6 %knn_set_1_2_V_2_lo_1, i6 %knn_set_2_2_V_load, i6 %knn_set_2_2_V_1_lo_1, i6 %knn_set_2_2_V_2_lo_1, i6 %knn_set_3_2_V_load, i6 %knn_set_3_2_V_1_lo_1, i6 %knn_set_3_2_V_2_lo_1, i6 %knn_set_4_2_V_load, i6 %knn_set_4_2_V_1_lo_1, i6 %knn_set_4_2_V_2_lo_1, i6 %knn_set_5_2_V_load, i6 %knn_set_5_2_V_1_lo_1, i6 %knn_set_5_2_V_2_lo_1, i6 %knn_set_6_2_V_load, i6 %knn_set_6_2_V_1_lo_1, i6 %knn_set_6_2_V_2_lo_1, i6 %knn_set_7_2_V_load, i6 %knn_set_7_2_V_1_lo_1, i6 %knn_set_7_2_V_2_lo_1, i6 %knn_set_8_2_V_load, i6 %knn_set_8_2_V_1_lo_1, i6 %knn_set_8_2_V_2_lo_1, i6 %knn_set_9_2_V_load, i6 %knn_set_9_2_V_1_lo_1, i6 %knn_set_9_2_V_2_lo_1)" [digitrec.cpp:68]   --->   Operation 2289 'call' 'agg_result_V_s' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 2.32>
ST_10 : Operation 2290 [1/2] (2.32ns)   --->   "%agg_result_V_s = call fastcc i4 @knn_vote(i6 %knn_set_0_2_V_load, i6 %knn_set_0_2_V_1_lo_1, i6 %knn_set_0_2_V_2_lo_1, i6 %knn_set_1_2_V_load, i6 %knn_set_1_2_V_1_lo_1, i6 %knn_set_1_2_V_2_lo_1, i6 %knn_set_2_2_V_load, i6 %knn_set_2_2_V_1_lo_1, i6 %knn_set_2_2_V_2_lo_1, i6 %knn_set_3_2_V_load, i6 %knn_set_3_2_V_1_lo_1, i6 %knn_set_3_2_V_2_lo_1, i6 %knn_set_4_2_V_load, i6 %knn_set_4_2_V_1_lo_1, i6 %knn_set_4_2_V_2_lo_1, i6 %knn_set_5_2_V_load, i6 %knn_set_5_2_V_1_lo_1, i6 %knn_set_5_2_V_2_lo_1, i6 %knn_set_6_2_V_load, i6 %knn_set_6_2_V_1_lo_1, i6 %knn_set_6_2_V_2_lo_1, i6 %knn_set_7_2_V_load, i6 %knn_set_7_2_V_1_lo_1, i6 %knn_set_7_2_V_2_lo_1, i6 %knn_set_8_2_V_load, i6 %knn_set_8_2_V_1_lo_1, i6 %knn_set_8_2_V_2_lo_1, i6 %knn_set_9_2_V_load, i6 %knn_set_9_2_V_1_lo_1, i6 %knn_set_9_2_V_2_lo_1)" [digitrec.cpp:68]   --->   Operation 2290 'call' 'agg_result_V_s' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 2291 [1/1] (0.00ns)   --->   "ret i4 %agg_result_V_s" [digitrec.cpp:68]   --->   Operation 2291 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', digitrec.cpp:51) [55]  (1.77 ns)

 <State 2>: 2.33ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln51', digitrec.cpp:51) [86]  (1.3 ns)
	blocking operation 1.03 ns on control path)

 <State 3>: 1.96ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', digitrec.cpp:52) [93]  (0 ns)
	'mux' operation ('knn_set_5_0_V_6', digitrec.cpp:52) [137]  (1.96 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:57) [277]  (0 ns)
	'getelementptr' operation ('training_data_V_1_ad', digitrec.cpp:61) [494]  (0 ns)
	'load' operation ('training_data_V_1_lo', digitrec.cpp:61) on array 'training_data_V_1' [495]  (3.25 ns)

 <State 6>: 7.92ns
The critical path consists of the following:
	'load' operation ('training_data_V_0_lo', digitrec.cpp:61) on array 'training_data_V_0' [291]  (3.25 ns)
	'xor' operation ('xor_ln1357', digitrec.cpp:86->digitrec.cpp:63) [293]  (1.03 ns)
	'add' operation ('add_ln700_3', digitrec.cpp:90->digitrec.cpp:63) [396]  (2.07 ns)
	'add' operation ('add_ln700_4', digitrec.cpp:90->digitrec.cpp:63) [398]  (1.56 ns)

 <State 7>: 7.86ns
The critical path consists of the following:
	'add' operation ('add_ln700_44', digitrec.cpp:90->digitrec.cpp:63) [464]  (2.69 ns)
	'add' operation ('add_ln700_45', digitrec.cpp:90->digitrec.cpp:63) [466]  (1.65 ns)
	'add' operation ('add_ln700_46', digitrec.cpp:90->digitrec.cpp:63) [468]  (1.74 ns)
	'add' operation ('knn_set[0][0].V', digitrec.cpp:90->digitrec.cpp:63) [470]  (1.78 ns)

 <State 8>: 7.05ns
The critical path consists of the following:
	'load' operation ('knn_set_0_2_V_load_1', digitrec.cpp:100->digitrec.cpp:63) on local variable 'knn_set[0][2].V' [283]  (0 ns)
	'icmp' operation ('icmp_ln895', digitrec.cpp:96->digitrec.cpp:63) [471]  (1.43 ns)
	'select' operation ('select_ln895', digitrec.cpp:96->digitrec.cpp:63) [472]  (0 ns)
	'icmp' operation ('icmp_ln895_10', digitrec.cpp:96->digitrec.cpp:63) [473]  (1.43 ns)
	'select' operation ('select_ln895_1', digitrec.cpp:100->digitrec.cpp:63) [475]  (0.993 ns)
	'mux' operation ('tmp_5', digitrec.cpp:100->digitrec.cpp:63) [476]  (1.77 ns)
	'icmp' operation ('icmp_ln895_11', digitrec.cpp:100->digitrec.cpp:63) [477]  (1.43 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.32ns
The critical path consists of the following:
	'call' operation ('agg_result_V_s', digitrec.cpp:68) to 'knn_vote' [2360]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
