/dts-v1/;
// magic:		0xd00dfeed
// totalsize:		0x1965b (104027)
// off_dt_struct:	0x38
// off_dt_strings:	0x16174
// off_mem_rsvmap:	0x28
// version:		17
// last_comp_version:	16
// boot_cpuid_phys:	0x0
// size_dt_strings:	0x34e7
// size_dt_struct:	0x1613c

/ {
    model = "MT6765";
    compatible = "mediatek,MT6765";
    interrupt-parent = <0x00000001>;
    #address-cells = <0x00000002>;
    #size-cells = <0x00000002>;
    chosen {
        bootargs = "console=tty0 console=ttyS0,921600n1 vmalloc=400M slub_debug=OFZPU page_owner=on swiotlb=noforce androidboot.hardware=mt6765 maxcpus=8 loop.max_part=7 firmware_class.path=/vendor/firmware";
        kaslr-seed = <0x00000000 0x00000000>;
        phandle = <0x0000002a>;
    };
    regulator_vibrator {
        compatible = "regulator-vibrator";
        min-volt = <0x00231860>;
        max-volt = <0x0030d400>;
        min-limit = <0x0000000f>;
        max-limit = <0x00003a98>;
        vib-supply = <0x00000002>;
    };
    opp_table0 {
        compatible = "operating-points-v2";
        opp-shared;
        phandle = <0x00000005>;
        opp0 {
            opp-hz = <0x00000000 0x35a4e900>;
            opp-microvolt = <0x000927c0>;
        };
        opp1 {
            opp-hz = <0x00000000 0x3a5a5ac0>;
            opp-microvolt = <0x000970fe>;
        };
        opp2 {
            opp-hz = <0x00000000 0x40abc940>;
            opp-microvolt = <0x0009d2a6>;
        };
        opp3 {
            opp-hz = <0x00000000 0x48993480>;
            opp-microvolt = <0x000a4cb8>;
        };
        opp4 {
            opp-hz = <0x00000000 0x50869fc0>;
            opp-microvolt = <0x000ac6ca>;
        };
        opp5 {
            opp-hz = <0x00000000 0x58740b00>;
            opp-microvolt = <0x000b40dc>;
        };
        opp6 {
            opp-hz = <0x00000000 0x60617640>;
            opp-microvolt = <0x000bbaee>;
        };
        opp7 {
            opp-hz = <0x00000000 0x684ee180>;
            opp-microvolt = <0x000c3500>;
        };
        opp8 {
            opp-hz = <0x00000000 0x6c1f7180>;
            opp-microvolt = <0x000cc77c>;
        };
        opp9 {
            opp-hz = <0x00000000 0x6fff43c0>;
            opp-microvolt = <0x000d59f8>;
        };
        opp10 {
            opp-hz = <0x00000000 0x73df1600>;
            opp-microvolt = <0x000dec74>;
        };
        opp11 {
            opp-hz = <0x00000000 0x77bee840>;
            opp-microvolt = <0x000e7ef0>;
        };
        opp12 {
            opp-hz = <0x00000000 0x7b9eba80>;
            opp-microvolt = <0x000f116c>;
        };
        opp13 {
            opp-hz = <0x00000000 0x7f7e8cc0>;
            opp-microvolt = <0x000fa3e8>;
        };
        opp14 {
            opp-hz = <0x00000000 0x840637c0>;
            opp-microvolt = <0x00104ece>;
        };
        opp15 {
            opp-hz = <0x00000000 0x89267940>;
            opp-microvolt = <0x0011121e>;
        };
    };
    opp_table1 {
        compatible = "operating-points-v2";
        opp-shared;
        phandle = <0x0000000d>;
        opp0 {
            opp-hz = <0x00000000 0x17d78400>;
            opp-microvolt = <0x000927c0>;
        };
        opp1 {
            opp-hz = <0x00000000 0x1ddca740>;
            opp-microvolt = <0x0009a1d2>;
        };
        opp2 {
            opp-hz = <0x00000000 0x204e4380>;
            opp-microvolt = <0x0009d2a6>;
        };
        opp3 {
            opp-hz = <0x00000000 0x265366c0>;
            opp-microvolt = <0x000a4cb8>;
        };
        opp4 {
            opp-hz = <0x00000000 0x2c67cc40>;
            opp-microvolt = <0x000ac6ca>;
        };
        opp5 {
            opp-hz = <0x00000000 0x326cef80>;
            opp-microvolt = <0x000b40dc>;
        };
        opp6 {
            opp-hz = <0x00000000 0x38815500>;
            opp-microvolt = <0x000bbaee>;
        };
        opp7 {
            opp-hz = <0x00000000 0x3e95ba80>;
            opp-microvolt = <0x000c3500>;
        };
        opp8 {
            opp-hz = <0x00000000 0x43d48080>;
            opp-microvolt = <0x000cc77c>;
        };
        opp9 {
            opp-hz = <0x00000000 0x49134680>;
            opp-microvolt = <0x000d59f8>;
        };
        opp10 {
            opp-hz = <0x00000000 0x4e520c80>;
            opp-microvolt = <0x000dec74>;
        };
        opp11 {
            opp-hz = <0x00000000 0x5390d280>;
            opp-microvolt = <0x000e7ef0>;
        };
        opp12 {
            opp-hz = <0x00000000 0x58dedac0>;
            opp-microvolt = <0x000f116c>;
        };
        opp13 {
            opp-hz = <0x00000000 0x5e1da0c0>;
            opp-microvolt = <0x000fa3e8>;
        };
        opp14 {
            opp-hz = <0x00000000 0x64414880>;
            opp-microvolt = <0x00104ec4>;
        };
        opp15 {
            opp-hz = <0x00000000 0x6b49d200>;
            opp-microvolt = <0x0011121e>;
        };
    };
    opp_table2 {
        compatible = "operating-points-v2";
        opp-shared;
        phandle = <0x00000004>;
        opp00 {
            opp-hz = <0x00000000 0x11e1a300>;
            opp-microvolt = <0x000927c0>;
        };
        opp01 {
            opp-hz = <0x00000000 0x1434bac0>;
            opp-microvolt = <0x000970fe>;
        };
        opp02 {
            opp-hz = <0x00000000 0x175d7200>;
            opp-microvolt = <0x0009d2a6>;
        };
        opp03 {
            opp-hz = <0x00000000 0x1b5bc8c0>;
            opp-microvolt = <0x000a4cb8>;
        };
        opp04 {
            opp-hz = <0x00000000 0x1f4add40>;
            opp-microvolt = <0x000ac6ca>;
        };
        opp05 {
            opp-hz = <0x00000000 0x23493400>;
            opp-microvolt = <0x000b40dc>;
        };
        opp06 {
            opp-hz = <0x00000000 0x27384880>;
            opp-microvolt = <0x000bbaee>;
        };
        opp07 {
            opp-hz = <0x00000000 0x2b275d00>;
            opp-microvolt = <0x000c3500>;
        };
        opp08 {
            opp-hz = <0x00000000 0x048c3ee0>;
            opp-microvolt = <0x000cc77c>;
        };
        opp09 {
            opp-hz = <0x00000000 0x04c63aa0>;
            opp-microvolt = <0x000d59f8>;
        };
        opp10 {
            opp-hz = <0x00000000 0x0501bd00>;
            opp-microvolt = <0x000dec74>;
        };
        opp11 {
            opp-hz = <0x00000000 0x053bb8c0>;
            opp-microvolt = <0x000e7ef0>;
        };
        opp12 {
            opp-hz = <0x00000000 0x36a84f40>;
            opp-microvolt = <0x000f116c>;
        };
        opp13 {
            opp-hz = <0x00000000 0x38ec24c0>;
            opp-microvolt = <0x000fa3e8>;
        };
        opp14 {
            opp-hz = <0x00000000 0x3b9aca00>;
            opp-microvolt = <0x00104ece>;
        };
        opp15 {
            opp-hz = <0x00000000 0x3ea4fcc0>;
            opp-microvolt = <0x0011121e>;
        };
    };
    cci {
        compatible = "mediatek,mtk-cci";
        clocks = <0x00000003 0x00000002>;
        clock-names = "dsu_clock";
        operating-points-v2 = <0x00000004>;
        phandle = <0x0000006b>;
    };
    cpus {
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        cpu@000 {
            device_type = "cpu";
            compatible = "arm,cortex-a53";
            reg = <0x00000000>;
            enable-method = "psci";
            clock-frequency = <0x89267940>;
            operating-points-v2 = <0x00000005>;
            dynamic-power-coefficient = <0x00000113>;
            capacity-dmips-mhz = <0x00000400>;
            cpu-idle-states = <0x00000006 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c>;
            phandle = <0x0000000e>;
        };
        cpu@001 {
            device_type = "cpu";
            compatible = "arm,cortex-a53";
            reg = <0x00000001>;
            enable-method = "psci";
            clock-frequency = <0x89267940>;
            operating-points-v2 = <0x00000005>;
            dynamic-power-coefficient = <0x00000113>;
            capacity-dmips-mhz = <0x00000400>;
            cpu-idle-states = <0x00000006 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c>;
            phandle = <0x0000000f>;
        };
        cpu@002 {
            device_type = "cpu";
            compatible = "arm,cortex-a53";
            reg = <0x00000002>;
            enable-method = "psci";
            clock-frequency = <0x89267940>;
            operating-points-v2 = <0x00000005>;
            dynamic-power-coefficient = <0x00000113>;
            capacity-dmips-mhz = <0x00000400>;
            cpu-idle-states = <0x00000006 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c>;
            phandle = <0x00000010>;
        };
        cpu@003 {
            device_type = "cpu";
            compatible = "arm,cortex-a53";
            reg = <0x00000003>;
            enable-method = "psci";
            clock-frequency = <0x89267940>;
            operating-points-v2 = <0x00000005>;
            dynamic-power-coefficient = <0x00000113>;
            capacity-dmips-mhz = <0x00000400>;
            cpu-idle-states = <0x00000006 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c>;
            phandle = <0x00000011>;
        };
        cpu@100 {
            device_type = "cpu";
            compatible = "arm,cortex-a53";
            reg = <0x00000100>;
            enable-method = "psci";
            clock-frequency = <0x6b49d200>;
            operating-points-v2 = <0x0000000d>;
            dynamic-power-coefficient = <0x00000055>;
            capacity-dmips-mhz = <0x00000321>;
            cpu-idle-states = <0x00000006 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c>;
            phandle = <0x00000012>;
        };
        cpu@101 {
            device_type = "cpu";
            compatible = "arm,cortex-a53";
            reg = <0x00000101>;
            enable-method = "psci";
            clock-frequency = <0x6b49d200>;
            operating-points-v2 = <0x0000000d>;
            dynamic-power-coefficient = <0x00000055>;
            capacity-dmips-mhz = <0x00000321>;
            cpu-idle-states = <0x00000006 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c>;
            phandle = <0x00000013>;
        };
        cpu@102 {
            device_type = "cpu";
            compatible = "arm,cortex-a53";
            reg = <0x00000102>;
            enable-method = "psci";
            clock-frequency = <0x6b49d200>;
            operating-points-v2 = <0x0000000d>;
            dynamic-power-coefficient = <0x00000055>;
            capacity-dmips-mhz = <0x00000321>;
            cpu-idle-states = <0x00000006 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c>;
            phandle = <0x00000014>;
        };
        cpu@103 {
            device_type = "cpu";
            compatible = "arm,cortex-a53";
            reg = <0x00000103>;
            enable-method = "psci";
            clock-frequency = <0x6b49d200>;
            operating-points-v2 = <0x0000000d>;
            dynamic-power-coefficient = <0x00000055>;
            capacity-dmips-mhz = <0x00000321>;
            cpu-idle-states = <0x00000006 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c>;
            phandle = <0x00000015>;
        };
        cpu-map {
            cluster0 {
                core0 {
                    cpu = <0x0000000e>;
                };
                core1 {
                    cpu = <0x0000000f>;
                };
                core2 {
                    cpu = <0x00000010>;
                };
                core3 {
                    cpu = <0x00000011>;
                };
            };
            cluster1 {
                core0 {
                    cpu = <0x00000012>;
                };
                core1 {
                    cpu = <0x00000013>;
                };
                core2 {
                    cpu = <0x00000014>;
                };
                core3 {
                    cpu = <0x00000015>;
                };
            };
        };
        idle-states {
            entry-method = "arm,psci";
            standby {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x00000001>;
                entry-latency-us = <0x00000258>;
                exit-latency-us = <0x00000258>;
                min-residency-us = <0x000004b0>;
                phandle = <0x00000006>;
            };
            mcdi-cpu {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x00010001>;
                entry-latency-us = <0x00000258>;
                exit-latency-us = <0x00000258>;
                min-residency-us = <0x000004b0>;
                phandle = <0x00000007>;
            };
            mcdi-cluster {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x01010001>;
                entry-latency-us = <0x00000258>;
                exit-latency-us = <0x00000258>;
                min-residency-us = <0x000004b0>;
                phandle = <0x00000008>;
            };
            sodi {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x01010002>;
                entry-latency-us = <0x00000320>;
                exit-latency-us = <0x000003e8>;
                min-residency-us = <0x000007d0>;
                phandle = <0x00000009>;
            };
            sodi3 {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x01010003>;
                entry-latency-us = <0x00000320>;
                exit-latency-us = <0x000003e8>;
                min-residency-us = <0x000007d0>;
                phandle = <0x0000000a>;
            };
            dpidle {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x01010004>;
                entry-latency-us = <0x00000320>;
                exit-latency-us = <0x000003e8>;
                min-residency-us = <0x000007d0>;
                phandle = <0x0000000b>;
            };
            suspend {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x01010005>;
                entry-latency-us = <0x00000320>;
                exit-latency-us = <0x000003e8>;
                min-residency-us = <0x000007d0>;
                phandle = <0x0000000c>;
            };
        };
    };
    psci {
        compatible = "arm,psci-1.0";
        method = "smc";
    };
    pmu {
        compatible = "arm,armv8-pmuv3";
        interrupt-parent = <0x00000016>;
        interrupts = <0x00000001 0x00000007 0x00000008>;
    };
    l2c_parity {
        compatible = "mediatek,l2c_parity-v1";
        interrupts = <0x00000000 0x00000018 0x00000004 0x00000000 0x00000019 0x00000004>;
    };
    memory {
        device_type = "memory";
        reg = <0x00000000 0x40000000 0x00000000 0x20000000>;
    };
    reserved-memory {
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        phandle = <0x0000006c>;
        reserve-memory-sspm_share {
            compatible = "mediatek,reserve-memory-sspm_share";
            no-map;
            status = "okay";
            size = <0x00000000 0x00510000>;
            alignment = <0x00000000 0x00010000>;
            alloc-ranges = <0x00000000 0x40000000 0x00000000 0x60000000>;
        };
        reserve-memory-scp_share {
            compatible = "mediatek,reserve-memory-scp_share";
            no-map;
            size = <0x00000000 0x00300000>;
            alignment = <0x00000000 0x01000000>;
            alloc-ranges = <0x00000000 0x40000000 0x00000000 0x50000000>;
        };
        consys-reserve-memory {
            compatible = "mediatek,consys-reserve-memory";
            no-map;
            size = <0x00000000 0x00400000>;
            alignment = <0x00000000 0x01000000>;
            alloc-ranges = <0x00000000 0x40000000 0x00000000 0x80000000>;
            phandle = <0x0000004c>;
        };
        wifi-reserve-memory {
            compatible = "shared-dma-pool";
            no-map;
            size = <0x00000000 0x00300000>;
            alignment = <0x00000000 0x01000000>;
            alloc-ranges = <0x00000000 0x40000000 0x00000000 0x80000000>;
            phandle = <0x0000004d>;
        };
        ssmr-reserved-cma_memory {
            compatible = "shared-dma-pool";
            reusable;
            size = <0x00000000 0x10000000>;
            alignment = <0x00000000 0x01000000>;
            alloc-range = <0x00000000 0xc0000000 0x00000000 0x10000000>;
            phandle = <0x00000069>;
        };
        ion-carveout-heap {
            compatible = "mediatek,ion-carveout-heap";
            no-map;
            size = <0x00000000 0x00005000>;
            alignment = <0x00000000 0x00001000>;
            alloc-ranges = <0x00000000 0xc0000000 0x00000000 0x10000000>;
        };
    };
    cpu_dbgapb@0d410000 {
        compatible = "mediatek,hw_dbg";
        num = <0x00000008>;
        reg = <0x00000000 0x0d410000 0x00000000 0x00001000 0x00000000 0x0d510000 0x00000000 0x00001000 0x00000000 0x0d610000 0x00000000 0x00001000 0x00000000 0x0d710000 0x00000000 0x00001000 0x00000000 0x0d810000 0x00000000 0x00001000 0x00000000 0x0d910000 0x00000000 0x00001000 0x00000000 0x0da10000 0x00000000 0x00001000 0x00000000 0x0db10000 0x00000000 0x00001000>;
        phandle = <0x0000006d>;
    };
    atf_logger {
        compatible = "mediatek,atf_logger";
        interrupts = <0x00000000 0x000000f7 0x00000001>;
    };
    amms_control {
        compatible = "mediatek,amms";
        interrupts = <0x00000000 0x00000086 0x00000001>;
    };
    utos {
        compatible = "microtrust,utos";
        interrupts = <0x00000000 0x000000f9 0x00000001 0x00000000 0x000000fa 0x00000001>;
    };
    utos_tester {
        compatible = "microtrust,tester-v1";
    };
    interrupt-controller@0c000000 {
        compatible = "arm,gic-v3";
        #interrupt-cells = <0x00000003>;
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        #redistributor-regions = <0x00000001>;
        interrupt-parent = <0x00000016>;
        interrupt-controller;
        reg = <0x00000000 0x0c000000 0x00000000 0x00040000 0x00000000 0x0c100000 0x00000000 0x00200000 0x00000000 0x10200a80 0x00000000 0x00000050>;
        interrupts = <0x00000001 0x00000009 0x00000004>;
        phandle = <0x00000016>;
    };
    dcm@10001000 {
        compatible = "mediatek,mt6765-dcm";
        reg = <0x00000000 0x10001000 0x00000000 0x00001000 0x00000000 0x10200000 0x00000000 0x00001000 0x00000000 0x10200000 0x00000000 0x00001000 0x00000000 0x10200200 0x00000000 0x00001000 0x00000000 0x10200400 0x00000000 0x00001000 0x00000000 0x1022d000 0x00000000 0x00001000 0x00000000 0x10235000 0x00000000 0x00001000 0x00000000 0x10238000 0x00000000 0x00001000 0x00000000 0x11220000 0x00000000 0x00001000 0x00000000 0x11c50000 0x00000000 0x00001000 0x00000000 0x13000000 0x00000000 0x00001000 0x00000000 0x14000000 0x00000000 0x00001000 0x00000000 0x14002000 0x00000000 0x00001000 0x00000000 0x14003000 0x00000000 0x00001000 0x00000000 0x15021000 0x00000000 0x00001000 0x00000000 0x17010000 0x00000000 0x00001000 0x00000000 0x17020000 0x00000000 0x00001000 0x00000000 0x17030000 0x00000000 0x00001000>;
        reg-names = "infracfg_ao", "mcucfg", "mp0_cpucfg", "mp1_cpucfg", "mcu_misccfg", "chn0_emi", "chn1_emi", "gce", "audio", "efusec", "mfgcfg", "mmsys_config", "smi_common", "smi_larb0", "smi_larb2", "smi_larb1", "venc", "jpgenc";
        phandle = <0x0000006e>;
    };
    intpol-controller@10200a80 {
        compatible = "mediatek,mt6577-sysirq";
        interrupt-controller;
        #interrupt-cells = <0x00000003>;
        interrupt-parent = <0x00000016>;
        reg = <0x00000000 0x10200a80 0x00000000 0x00000050>;
        phandle = <0x00000001>;
    };
    infracfg_ao@10001000 {
        compatible = "mediatek,common-infracfg_ao", "mediatek,infracfg_ao", "mediatek,mt6765-infracfg", "syscon";
        reg = <0x00000000 0x10001000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000093 0x00000001>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000025>;
    };
    mcdi@00110100 {
        compatible = "mediatek,mt6765-mcdi";
        reg = <0x00000000 0x00110100 0x00000000 0x00000800>;
    };
    scpsys@10001000 {
        compatible = "mediatek,mt6765-scpsys", "syscon";
        reg = <0x00000000 0x10001000 0x00000000 0x00001000 0x00000000 0x10006000 0x00000000 0x00001000 0x00000000 0x14002000 0x00000000 0x00001000 0x00000000 0x1020e000 0x00000000 0x00001000 0x00000000 0x18004000 0x00000000 0x00001000 0x00000000 0x18002000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000035>;
    };
    topckgen@10000000 {
        compatible = "mediatek,mt6765-topckgen", "syscon";
        reg = <0x00000000 0x10000000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000026>;
    };
    scp_infra@10001000 {
        compatible = "mediatek,scpinfra";
        reg = <0x00000000 0x10001000 0x00000000 0x00001000>;
        phandle = <0x0000006f>;
    };
    io_cfg_lt@10002000 {
        compatible = "mediatek,io_cfg_lt";
        reg = <0x00000000 0x10002000 0x00000000 0x00000200>;
        phandle = <0x00000018>;
    };
    io_cfg_lm@10002200 {
        compatible = "mediatek,io_cfg_lm";
        reg = <0x00000000 0x10002200 0x00000000 0x00000200>;
        phandle = <0x00000019>;
    };
    io_cfg_lb@10002400 {
        compatible = "mediatek,io_cfg_lb";
        reg = <0x00000000 0x10002400 0x00000000 0x00000200>;
        phandle = <0x0000001a>;
    };
    io_cfg_bl@10002600 {
        compatible = "mediatek,io_cfg_bl";
        reg = <0x00000000 0x10002600 0x00000000 0x00000200>;
        phandle = <0x0000001b>;
    };
    io_cfg_rr@10002800 {
        compatible = "mediatek,io_cfg_rr";
        reg = <0x00000000 0x10002800 0x00000000 0x00000200>;
        phandle = <0x0000001c>;
    };
    io_cfg_rb@10002a00 {
        compatible = "mediatek,io_cfg_rb";
        reg = <0x00000000 0x10002a00 0x00000000 0x00000200>;
        phandle = <0x0000001d>;
    };
    io_cfg_rt@10002c00 {
        compatible = "mediatek,io_cfg_rt";
        reg = <0x00000000 0x10002c00 0x00000000 0x00000200>;
        phandle = <0x0000001e>;
    };
    pericfg@10003000 {
        compatible = "mediatek,pericfg", "syscon";
        reg = <0x00000000 0x10003000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x0000004e>;
    };
    efuse_dbg@10004000 {
        compatible = "mediatek,efuse_dbg";
        reg = <0x00000000 0x10004000 0x00000000 0x00001000>;
    };
    gpio {
        compatible = "mediatek,gpio_usage_mapping";
        phandle = <0x00000070>;
    };
    eint@1000b000 {
        compatible = "mediatek,eint";
        reg = <0x00000000 0x1000b000 0x00000000 0x00001000>;
        phandle = <0x00000071>;
    };
    gpio@10005000 {
        compatible = "mediatek,gpio", "syscon";
        reg = <0x00000000 0x10005000 0x00000000 0x00001000>;
        phandle = <0x00000017>;
    };
    pinctrl@1000b000 {
        compatible = "mediatek,mt6765-pinctrl";
        reg_bases = <0x00000017 0x00000018 0x00000019 0x0000001a 0x0000001b 0x0000001c 0x0000001d 0x0000001e>;
        pins-are-numbered;
        gpio-controller;
        gpio-ranges = <0x0000001f 0x00000000 0x00000000 0x000000b3>;
        #gpio-cells = <0x00000002>;
        interrupt-controller;
        #interrupt-cells = <0x00000002>;
        interrupts = <0x00000000 0x000000ab 0x00000004>;
        interrupt-parent = <0x00000016>;
        phandle = <0x0000001f>;
        msdc0@default {
            phandle = <0x00000051>;
            pins_cmd {
                drive-strength = [03];
            };
            pins_dat {
                drive-strength = [03];
            };
            pins_clk {
                drive-strength = [03];
            };
            pins_rst {
                drive-strength = [03];
            };
            pins_ds {
                drive-strength = [03];
            };
        };
        msdc0@hs400 {
            phandle = <0x00000052>;
            pins_cmd {
                drive-strength = [03];
            };
            pins_dat {
                drive-strength = [04];
            };
            pins_clk {
                drive-strength = [04];
            };
            pins_rst {
                drive-strength = [03];
            };
            pins_ds {
                drive-strength = [04];
            };
        };
        msdc0@hs200 {
            phandle = <0x00000053>;
            pins_cmd {
                drive-strength = [03];
            };
            pins_dat {
                drive-strength = [04];
            };
            pins_clk {
                drive-strength = [04];
            };
            pins_rst {
                drive-strength = [03];
            };
            pins_ds {
                drive-strength = [04];
            };
        };
        msdc0@register_default {
            cmd_edge = [00];
            rdata_edge = [00];
            wdata_edge = [00];
            phandle = <0x00000054>;
        };
        msdc1@default {
            phandle = <0x00000056>;
            pins_cmd {
                drive-strength = [03];
            };
            pins_dat {
                drive-strength = [03];
            };
            pins_clk {
                drive-strength = [03];
            };
        };
        msdc1@sdr104 {
            phandle = <0x00000057>;
            pins_cmd {
                drive-strength = [03];
            };
            pins_dat {
                drive-strength = [03];
            };
            pins_clk {
                drive-strength = [03];
            };
        };
        msdc1@sdr50 {
            phandle = <0x00000058>;
            pins_cmd {
                drive-strength = [03];
            };
            pins_dat {
                drive-strength = [03];
            };
            pins_clk {
                drive-strength = [03];
            };
        };
        msdc1@ddr50 {
            phandle = <0x00000059>;
            pins_cmd {
                drive-strength = [03];
            };
            pins_dat {
                drive-strength = [03];
            };
            pins_clk {
                drive-strength = [03];
            };
        };
        msdc1@register_default {
            cmd_edge = [00];
            rdata_edge = [00];
            wdata_edge = [00];
            phandle = <0x0000005a>;
        };
        msdc3@default {
            phandle = <0x00000072>;
            pins_cmd {
                drive-strength = [04];
            };
            pins_dat {
                drive-strength = [04];
            };
            pins_clk {
                drive-strength = [04];
            };
        };
        msdc3@register_default {
            cmd_edge = [01];
            rdata_edge = [01];
            wdata_edge = [01];
            phandle = <0x00000073>;
        };
    };
    sleep@10006000 {
        compatible = "mediatek,sleep", "syscon";
        reg = <0x00000000 0x10006000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000b5 0x00000008>;
        wakeup-source = <0x00000020 0x00000000 0x00000004 0x00000021 0x00000001 0x00000020 0x00000022 0x00000003 0x02000000>;
        phandle = <0x0000006a>;
    };
    toprgu@10007000 {
        compatible = "mediatek,mt6765-wdt", "mediatek,mt6589-wdt", "mediatek,toprgu", "syscon", "simple-mfd";
        reg = <0x00000000 0x10007000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000008b 0x00000000>;
        mediatek,rg_dfd_timeout = <0x000000a0>;
        #reset-cells = <0x00000001>;
        phandle = <0x00000048>;
        reboot-mode {
            compatible = "syscon-reboot-mode";
            offset = <0x00000024>;
            mask = <0x0000000f>;
            mode-charger = <0x00000001>;
            mode-recovery = <0x00000002>;
            mode-bootloader = <0x00000003>;
            mode-dm-verity-dev-corrupt = <0x00000004>;
            mode-kpoc = <0x00000005>;
            mode-ddr-reserve = <0x00000006>;
            mode-meta = <0x00000007>;
            mode-rpmbpk = <0x00000008>;
        };
    };
    chipid@08000000 {
        compatible = "mediatek,chipid";
        reg = <0x00000000 0x08000000 0x00000000 0x00000004 0x00000000 0x08000004 0x00000000 0x00000004 0x00000000 0x08000008 0x00000000 0x00000004 0x00000000 0x0800000c 0x00000000 0x00000004>;
    };
    hwrng {
        compatible = "mediatek,mt67xx-rng";
        phandle = <0x00000074>;
    };
    mobicore {
        compatible = "trustonic,mobicore";
        interrupts = <0x00000000 0x0000010f 0x00000001>;
    };
    tee_sanity {
        compatible = "trustonic,tee_sanity";
        interrupts = <0x00000000 0x00000110 0x00000001>;
    };
    tkcore {
        compatible = "trustkernel,tkcore";
        interrupts = <0x00000000 0x000000f8 0x00000001>;
    };
    timer {
        compatible = "arm,armv8-timer";
        interrupt-parent = <0x00000016>;
        interrupts = <0x00000001 0x0000000d 0x00000008 0x00000001 0x0000000e 0x00000008 0x00000001 0x0000000b 0x00000008 0x00000001 0x0000000a 0x00000008>;
        clock-frequency = <0x00c65d40>;
    };
    clocks {
        clk26m {
            compatible = "fixed-clock";
            #clock-cells = <0x00000000>;
            clock-frequency = <0x018cba80>;
            phandle = <0x00000024>;
        };
        clk13m {
            compatible = "fixed-clock";
            #clock-cells = <0x00000000>;
            clock-frequency = <0x00c65d40>;
            phandle = <0x00000034>;
        };
        clk32k {
            compatible = "fixed-clock";
            #clock-cells = <0x00000000>;
            clock-frequency = <0x00007d00>;
            phandle = <0x00000023>;
        };
    };
    apxgpt@10008000 {
        compatible = "mediatek,apxgpt";
        reg = <0x00000000 0x10008000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000aa 0x00000008>;
        clocks = <0x00000023>;
    };
    hacc@1000a000 {
        compatible = "mediatek,hacc";
        reg = <0x00000000 0x1000a000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000bd 0x00000008>;
    };
    apmixed@1000c000 {
        compatible = "mediatek,mt6765-apmixedsys", "syscon";
        reg = <0x00000000 0x1000c000 0x00000000 0x00000e00>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000003>;
    };
    fhctl@1000ce00 {
        compatible = "mediatek,mt6765-fhctl";
        reg = <0x00000000 0x1000ce00 0x00000000 0x00000100>;
        mediatek,apmixed = <0x00000003>;
        armpll {
            mediatek,fh-id = <0x00000000>;
            mediatek,fh-pll-id = <0x00000001>;
            mediatek,fh-cpu-pll;
        };
        mainpll {
            mediatek,fh-id = <0x00000001>;
            mediatek,fh-pll-id = <0x00000003>;
        };
        msdcpll {
            mediatek,fh-id = <0x00000002>;
            mediatek,fh-pll-id = <0x00000007>;
        };
        mfgpll {
            mediatek,fh-id = <0x00000003>;
            mediatek,fh-pll-id = <0x00000004>;
        };
        mpll {
            mediatek,fh-id = <0x00000005>;
            mediatek,fh-pll-id = <0x00000009>;
        };
        mmpll {
            mediatek,fh-id = <0x00000006>;
            mediatek,fh-pll-id = <0x00000005>;
        };
        armpll_l {
            mediatek,fh-id = <0x00000007>;
            mediatek,fh-pll-id = <0x00000000>;
            mediatek,fh-cpu-pll;
        };
    };
    pwrap@1000d000 {
        compatible = "mediatek,mt6765-pwrap", "syscon";
        reg = <0x00000000 0x1000d000 0x00000000 0x00001000>;
        reg-names = "pwrap";
        interrupts = <0x00000000 0x000000b3 0x00000004>;
        clocks = <0x00000024 0x00000025 0x00000002 0x00000026 0x0000007c>;
        clock-names = "spi", "wrap", "ulposc";
        phandle = <0x0000002f>;
        main_pmic {
            compatible = "mediatek,mt6357";
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            interrupt-parent = <0x0000001f>;
            interrupts = <0x00000090 0x00000004 0x00000090 0x00000000>;
            phandle = <0x00000030>;
            mtk_battery_oc_throttling {
                compatible = "mediatek,mt6357-battery_oc_throttling";
                oc-thd-h = <0x0000123e>;
                oc-thd-l = <0x0000157c>;
            };
            pmic_accdet {
                compatible = "mediatek,mt6357-accdet";
                accdet-name = "mt63xx-accdet";
                accdet-mic-vol = <0x00000006>;
                accdet-plugout-debounce = <0x00000001>;
                accdet-mic-mode = <0x00000001>;
                headset-mode-setting = <0x00000500 0x00000500 0x00000001 0x000001f0 0x00000800 0x00000800 0x00000020 0x00000044>;
                headset-eint-level-pol = <0x00000008>;
                headset-use-ap-eint = <0x00000000>;
                headset-eint-num = <0x00000000>;
                headset-eint-trig-mode = <0x00000000>;
                headset-key-mode = <0x00000000>;
                headset-three-key-threshold = <0x00000000 0x00000050 0x000000dc 0x00000190>;
                headset-three-key-threshold-CDD = <0x00000000 0x00000079 0x000000c0 0x00000258>;
                headset-four-key-threshold = <0x00000000 0x0000003a 0x00000079 0x000000c0 0x00000190>;
                io-channels = <0x00000027 0x00000009>;
                io-channel-names = "pmic_accdet";
                nvmem = <0x00000028>;
                nvmem-names = "mt63xx-accdet-efuse";
                status = "okay";
                phandle = <0x00000075>;
            };
            mt6357keys {
                compatible = "mediatek,mt6357-keys";
                mediatek,long-press-mode = <0x00000001>;
                power-off-time-sec = <0x00000000>;
                phandle = <0x00000076>;
                power {
                    linux,keycodes = <0x00000074>;
                    wakeup-source;
                };
            };
            pmic_auxadc {
                compatible = "mediatek,pmic-auxadc", "mediatek,mt6357-auxadc";
                #io-channel-cells = <0x00000001>;
                #interconnect-cells = <0x00000001>;
                phandle = <0x00000027>;
                batadc {
                    channel = <0x00000000>;
                    resistance-ratio = <0x00000003 0x00000001>;
                    avg-num = <0x00000080>;
                };
                isense {
                    channel = <0x00000001>;
                    resistance-ratio = <0x00000003 0x00000001>;
                    avg-num = <0x00000080>;
                };
                vcdt {
                    channel = <0x00000002>;
                };
                bat_temp {
                    channel = <0x00000003>;
                    resistance-ratio = <0x00000001 0x00000001>;
                };
                chip_temp {
                    channel = <0x00000005>;
                };
                vcore_temp {
                    channel = <0x00000006>;
                };
                vproc_temp {
                    channel = <0x00000007>;
                };
                accdet {
                    channel = <0x00000009>;
                };
                tsx_temp {
                    channel = <0x0000000b>;
                    avg-num = <0x00000080>;
                };
                hpofs_cal {
                    channel = <0x0000000c>;
                    avg-num = <0x00000100>;
                };
                dcxo_temp {
                    channel = <0x0000000d>;
                    avg-num = <0x00000010>;
                };
                vbif {
                    channel = <0x0000000e>;
                    resistance-ratio = <0x00000001 0x00000001>;
                };
                imp {
                    channel = <0x0000000f>;
                    resistance-ratio = <0x00000003 0x00000001>;
                    avg-num = <0x00000080>;
                };
                imix_r {
                    channel = <0x00000010>;
                };
            };
            mtk_gauge {
                compatible = "mediatek,mt6357-gauge";
                charger = <0x00000029>;
                bootmode = <0x0000002a>;
                io-channels = <0x00000027 0x00000003 0x00000027 0x00000001 0x00000027 0x0000000e 0x00000027 0x0000000f 0x00000027 0x00000010>;
                io-channel-names = "pmic_battery_temp", "pmic_battery_voltage", "pmic_bif_voltage", "pmic_ptim_voltage", "pmic_ptim_r";
                nvmem-cells = <0x0000002b 0x0000002c>;
                nvmem-cell-names = "initialization", "state-of-charge";
                DIFFERENCE_FULLOCV_ITH = <0x000000c8>;
                SHUTDOWN_1_TIME = <0x0000001e>;
                KEEP_100_PERCENT = <0x00000003>;
                R_FG_VALUE = <0x0000000a>;
                EMBEDDED_SEL = <0x00000001>;
                PMIC_SHUTDOWN_CURRENT = <0x00000014>;
                FG_METER_RESISTANCE = <0x0000004b>;
                CAR_TUNE_VALUE = <0x00000064>;
                PMIC_MIN_VOL = <0x000082dc>;
                POWERON_SYSTEM_IBOOT = <0x000001f4>;
                SHUTDOWN_GAUGE0_VOLTAGE = <0x000084d0>;
                TEMPERATURE_T0 = <0x00000032>;
                TEMPERATURE_T1 = <0x00000019>;
                TEMPERATURE_T2 = <0x00000000>;
                TEMPERATURE_T3 = <0xfffffff6>;
                g_FG_PSEUDO100_T0 = <0x00000064>;
                g_FG_PSEUDO100_T1 = <0x00000064>;
                g_FG_PSEUDO100_T2 = <0x00000064>;
                g_FG_PSEUDO100_T3 = <0x00000064>;
                Q_MAX_SYS_VOLTAGE_BAT0 = <0x00000d16>;
                Q_MAX_SYS_VOLTAGE_BAT1 = <0x00000d16>;
                Q_MAX_SYS_VOLTAGE_BAT2 = <0x00000d16>;
                Q_MAX_SYS_VOLTAGE_BAT3 = <0x00000d16>;
                COM_FG_METER_RESISTANCE = <0x00000064>;
                COM_R_FG_VALUE = <0x00000000>;
                enable_tmp_intr_suspend = <0x00000000>;
                ACTIVE_TABLE = <0x00000004>;
                MULTI_TEMP_GAUGE0 = <0x00000001>;
                RBAT_PULL_UP_R = <0x00004204>;
                RBAT_PULL_UP_VOLT = <0x00000708>;
                battery0_profile_t0_num = <0x00000035>;
                battery0_profile_t0_col = <0x00000003>;
                battery0_profile_t0 = <0x00000000 0x0000aad9 0x00000af0 0x000000c8 0x0000a999 0x00000af0 0x00000190 0x0000a8a3 0x00000ad2 0x00000258 0x0000a7ad 0x00000aa4 0x00000321 0x0000a6cf 0x00000ac1 0x000003e9 0x0000a5ec 0x00000ac4 0x000004b1 0x0000a508 0x00000ac1 0x00000579 0x0000a42b 0x00000ac4 0x00000641 0x0000a347 0x00000ac1 0x00000709 0x0000a270 0x00000ae1 0x000007d1 0x0000a192 0x00000ad0 0x00000899 0x0000a0c7 0x00000aff 0x00000962 0x00009ff0 0x00000aff 0x00000a2a 0x00009f25 0x00000b1c 0x00000af2 0x00009e66 0x00000b3a 0x00000bba 0x00009da2 0x00000b4c 0x00000c82 0x00009ce9 0x00000b69 0x00000d4a 0x00009c37 0x00000b89 0x00000e13 0x00009b84 0x00000b98 0x00000edb 0x00009ae4 0x00000bd3 0x00000fa3 0x00009a3e 0x00000bf0 0x0000106b 0x0000999e 0x00000c01 0x00001133 0x000098ec 0x00000bf2 0x000011fb 0x00009821 0x00000b89 0x000012c3 0x00009750 0x00000af0 0x0000138c 0x000096b0 0x00000ab5 0x00001454 0x0000962f 0x00000aa6 0x0000151c 0x000095c0 0x00000aa4 0x000015e4 0x00009557 0x00000aa4 0x000016ac 0x000094fb 0x00000ac4 0x00001774 0x000094ab 0x00000ae1 0x0000183c 0x00009461 0x00000aff 0x00001904 0x00009417 0x00000b0e 0x000019cc 0x000093d4 0x00000b2e 0x00001a94 0x00009396 0x00000b4c 0x00001b5d 0x0000935f 0x00000b5a 0x00001c25 0x00009321 0x00000b69 0x00001ced 0x000092d7 0x00000b49 0x00001db5 0x00009263 0x00000ae1 0x00001e7d 0x0000920c 0x00000ad0 0x00001f45 0x000091bc 0x00000ad0 0x0000200d 0x0000916d 0x00000ad2 0x000020d5 0x00009129 0x00000ae1 0x0000219d 0x000090cd 0x00000ae1 0x00002266 0x00009058 0x00000ae1 0x0000232e 0x00008fe3 0x00000aff 0x000023f6 0x00008f5b 0x00000ab3 0x000024be 0x00008f43 0x00000af0 0x00002586 0x00008f37 0x00000b7a 0x0000264e 0x00008ee7 0x00000be4 0x000026ac 0x00008c79 0x00000bb5 0x00002710 0x000087ef 0x00000ce4 0x00002774 0x000084d0 0x000014de>;
                battery0_profile_t1_num = <0x00000035>;
                battery0_profile_t1_col = <0x00000003>;
                battery0_profile_t1 = <0x00000000 0x0000aab9 0x00000bbc 0x000000c9 0x0000aa3c 0x00000bbc 0x00000191 0x0000a965 0x00000bc9 0x0000025a 0x0000a887 0x00000b8b 0x00000322 0x0000a7a4 0x00000ba6 0x000003eb 0x0000a6bd 0x00000bb5 0x000004b4 0x0000a5d3 0x00000bae 0x0000057c 0x0000a4ed 0x00000b73 0x00000644 0x0000a40c 0x00000b3f 0x0000070d 0x0000a32f 0x00000b64 0x000007d6 0x0000a256 0x00000c3f 0x0000089e 0x0000a17e 0x00000c75 0x00000967 0x0000a0a9 0x00000cab 0x00000a30 0x00009fd6 0x00000cda 0x00000af8 0x00009f09 0x00000d06 0x00000bc0 0x00009e7d 0x00000d7a 0x00000c89 0x00009dbc 0x00000dc3 0x00000d52 0x00009c7c 0x00000d3f 0x00000e1a 0x00009b8c 0x00000d75 0x00000ee3 0x00009b22 0x00000dc3 0x00000fac 0x00009a9f 0x00000ce4 0x00001074 0x000099f9 0x00000ca6 0x0000113d 0x00009939 0x00000c41 0x00001206 0x0000985a 0x00000b89 0x000012ce 0x0000978d 0x00000b13 0x0000145f 0x00009669 0x00000aff 0x00001528 0x000095f7 0x00000add 0x000015f1 0x00009595 0x00000ada 0x000016b9 0x00009535 0x00000aff 0x00001782 0x000094e1 0x00000b29 0x0000184a 0x00009492 0x00000b15 0x00001913 0x0000944c 0x00000b3a 0x000019dc 0x00009409 0x00000b5a 0x00001aa4 0x000093ce 0x00000b87 0x00001b6d 0x00009396 0x00000b7c 0x00001c36 0x00009362 0x00000b92 0x00001cfe 0x0000932e 0x00000b9d 0x00001dc7 0x000092f3 0x00000b87 0x00001e8f 0x000092af 0x00000b4e 0x00001f58 0x00009275 0x00000b46 0x00002021 0x0000922e 0x00000ba6 0x000020e9 0x000091f2 0x00000bf0 0x000021b2 0x000091a4 0x00000c2d 0x0000227b 0x00009123 0x00000bb5 0x00002344 0x000090b6 0x00000b90 0x0000240c 0x00009028 0x00000b78 0x000024d5 0x00008fd3 0x00000b84 0x0000259d 0x00008f99 0x00000b92 0x00002602 0x00008f41 0x00000bd3 0x0000263f 0x00008eb0 0x00000c5d 0x0000268e 0x0000895f 0x00000b95 0x000026de 0x0000871e 0x00000d5f 0x00002710 0x000084d0 0x00000db2>;
                battery0_profile_t2_num = <0x00000035>;
                battery0_profile_t2_col = <0x00000003>;
                battery0_profile_t2 = <0x00000000 0x0000aaa0 0x00002129 0x000000c8 0x0000a99c 0x00002129 0x00000190 0x0000a8a2 0x000021bd 0x00000258 0x0000a7b2 0x0000218c 0x00000320 0x0000a6c2 0x00002111 0x000003e9 0x0000a5e6 0x000020f8 0x000004b1 0x0000a500 0x00002064 0x00000579 0x0000a41a 0x00002002 0x00000641 0x0000a348 0x00001fa0 0x00000709 0x0000a262 0x00001f3d 0x000007d1 0x0000a1a4 0x00001f6e 0x00000899 0x0000a0be 0x00001edb 0x00000961 0x00009fe2 0x00001ea9 0x00000a29 0x00009f38 0x00001ea9 0x00000af1 0x00009e84 0x00001f0c 0x00000bba 0x00009d9e 0x00001ea9 0x00000c82 0x00009c22 0x00001d07 0x00000d4a 0x00009aec 0x00001c74 0x00000e12 0x00009a10 0x00001c42 0x00000eda 0x0000997a 0x00001bf9 0x00000fa2 0x00009902 0x00001c11 0x0000106a 0x0000986c 0x00001bc7 0x00001132 0x000097e0 0x00001b96 0x000011fa 0x0000974a 0x00001b65 0x000012c3 0x000096d2 0x00001b65 0x0000138b 0x0000965a 0x00001b96 0x00001453 0x000095e2 0x00001b65 0x0000151b 0x00009588 0x00001bc7 0x000015e3 0x00009524 0x00001bc7 0x000016ab 0x000094ca 0x00001be0 0x00001773 0x0000947a 0x00001c2a 0x0000183b 0x00009434 0x00001c5b 0x00001903 0x000093ee 0x00001c8c 0x000019cc 0x000093a8 0x00001ca5 0x00001a94 0x00009376 0x00001cee 0x00001b5c 0x00009358 0x00001d51 0x00001c24 0x00009330 0x00001db3 0x00001cec 0x000092fe 0x00001e2f 0x00001db4 0x000092d6 0x00001ec2 0x00001e7c 0x000092d6 0x00001d9b 0x00001f44 0x00009286 0x00002002 0x0000200c 0x00009236 0x000021a5 0x000020d5 0x000091e6 0x000022e4 0x0000219d 0x00009182 0x0000243d 0x00002265 0x0000910a 0x0000254b 0x0000232d 0x00009092 0x000027b3 0x000023f5 0x00009038 0x00002b41 0x000024bd 0x00008ffc 0x00003010 0x00002585 0x00008fca 0x00003a27 0x0000264d 0x00008f20 0x00004253 0x0000264d 0x000084d0 0x00004253 0x0000264d 0x000084d0 0x00004253 0x0000264d 0x000084d0 0x00004253>;
                battery0_profile_t3_num = <0x00000035>;
                battery0_profile_t3_col = <0x00000003>;
                battery0_profile_t3 = <0x00000000 0x0000ab40 0x000044eb 0x000000c8 0x0000a9ec 0x000044eb 0x00000190 0x0000a884 0x000042e6 0x00000258 0x0000a73a 0x00004221 0x00000320 0x0000a622 0x000040e2 0x000003e8 0x0000a514 0x00003e7b 0x000004b0 0x0000a424 0x00003d22 0x00000579 0x0000a334 0x00003be2 0x00000641 0x0000a258 0x00003aa2 0x00000709 0x0000a17c 0x000039ac 0x000007d1 0x0000a0a0 0x00003809 0x00000899 0x00009fec 0x000037d9 0x00000961 0x00009f42 0x00003776 0x00000a29 0x00009e52 0x00003714 0x00000af1 0x00009d3a 0x0000358a 0x00000bb9 0x00009bf0 0x000033e8 0x00000c81 0x00009aec 0x00003323 0x00000d49 0x00009a38 0x000027fd 0x00000e12 0x00009984 0x0000333c 0x00000eda 0x00009902 0x00003277 0x00000fa2 0x00009876 0x00003b05 0x0000106a 0x000097e0 0x00003a0e 0x00001132 0x0000975e 0x00003168 0x000011fa 0x000096d2 0x0000314f 0x000012c2 0x0000965a 0x00003105 0x0000138a 0x000095e2 0x00003105 0x00001452 0x00009574 0x00003137 0x0000151a 0x00009510 0x0000314f 0x000015e2 0x000094ca 0x00003199 0x000016aa 0x00009466 0x00002f4b 0x00001773 0x00009420 0x000031fb 0x0000183b 0x000093ee 0x0000328f 0x00001903 0x000093bc 0x000032a8 0x000019cb 0x00009394 0x0000339e 0x00001a93 0x0000936c 0x0000344a 0x00001b5b 0x00009344 0x000035a3 0x00001c23 0x00009326 0x000039ac 0x00001ceb 0x000092fe 0x000037c0 0x00001db3 0x000092d6 0x0000394a 0x00001e7b 0x000092a4 0x00003b67 0x00001f43 0x00009268 0x00003d22 0x0000200b 0x0000922c 0x00003f0e 0x000020d3 0x000091f0 0x000040fa 0x0000219c 0x00009196 0x000042ff 0x00002264 0x00009132 0x00004489 0x0000232c 0x000090d8 0x00004644 0x000023f4 0x0000907e 0x00005682 0x000023f4 0x000084d0 0x00005682 0x000023f4 0x000084d0 0x00005682 0x000023f4 0x000084d0 0x00005682 0x000023f4 0x000084d0 0x00005682 0x000023f4 0x000084d0 0x00005682 0x000023f4 0x000084d0 0x00005682>;
                phandle = <0x00000066>;
            };
            mtk_charger_type {
                compatible = "mediatek,mt6357-charger-type";
                io-channels = <0x00000027 0x00000002>;
                io-channel-names = "pmic_vbus";
                bc12_active = <0x00000000>;
                phandle = <0x00000077>;
            };
            mt6357_charger {
                compatible = "mediatek,mt6357-pulse-charger";
                charger_name = "primary_chg";
                alias_name = "mt6357";
                ichg = <0x0007a120>;
                cv = <0x00426030>;
                vcdt_hv_thres = <0x006acfc0>;
                vbat_ov_thres = <0x0043e6d0>;
                phandle = <0x00000078>;
            };
            mtk_ts_pmic {
                compatible = "mediatek,mtk_ts_pmic";
                io-channels = <0x00000027 0x00000005 0x00000027 0x00000006 0x00000027 0x00000007>;
                io-channel-names = "pmic_chip_temp", "pmic_buck1_temp", "pmic_buck2_temp";
                interconnects = <0x00000027 0x00000001>;
                #interconnect-cells = <0x00000001>;
                phandle = <0x0000002d>;
            };
            mt6357_ts_buck1 {
                compatible = "mediatek,mt6357_ts_buck1";
                io-channels = <0x00000027 0x00000006>;
                io-channel-names = "pmic_buck1_temp";
                interconnects = <0x0000002d 0x00000001>;
                phandle = <0x00000079>;
            };
            mt6357_ts_buck2 {
                compatible = "mediatek,mt6357_ts_buck2";
                io-channels = <0x00000027 0x00000007>;
                io-channel-names = "pmic_buck2_temp";
                interconnects = <0x0000002d 0x00000001>;
                phandle = <0x0000007a>;
            };
            pmic_efuse {
                compatible = "mediatek,mt6357-efuse";
                #address-cells = <0x00000001>;
                #size-cells = <0x00000001>;
                phandle = <0x00000028>;
            };
            mt6357regulator {
                compatible = "mediatek,mt6357-regulator";
                phandle = <0x0000007b>;
                buck_vs1 {
                    regulator-name = "vs1";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x002191c0>;
                    regulator-ramp-delay = <0x000030d4>;
                    regulator-enable-ramp-delay = <0x000000dc>;
                    phandle = <0x0000007c>;
                };
                buck_vmodem {
                    regulator-name = "vmodem";
                    regulator-min-microvolt = <0x0007a120>;
                    regulator-max-microvolt = <0x00123716>;
                    regulator-ramp-delay = <0x0000186a>;
                    regulator-enable-ramp-delay = <0x000000dc>;
                    phandle = <0x00000036>;
                };
                buck_vcore {
                    regulator-name = "vcore";
                    regulator-min-microvolt = <0x0007ea5e>;
                    regulator-max-microvolt = <0x001406f4>;
                    regulator-ramp-delay = <0x0000186a>;
                    regulator-enable-ramp-delay = <0x000000dc>;
                    phandle = <0x00000037>;
                };
                buck_vproc {
                    regulator-name = "vproc";
                    regulator-min-microvolt = <0x0007ea5e>;
                    regulator-max-microvolt = <0x001406f4>;
                    regulator-ramp-delay = <0x0000186a>;
                    regulator-enable-ramp-delay = <0x000000dc>;
                    phandle = <0x0000007d>;
                };
                buck_vpa {
                    regulator-name = "vpa";
                    regulator-min-microvolt = <0x0007a120>;
                    regulator-max-microvolt = <0x0037b1d0>;
                    regulator-ramp-delay = <0x0000c350>;
                    regulator-enable-ramp-delay = <0x000000dc>;
                    phandle = <0x0000007e>;
                };
                ldo_vfe28 {
                    regulator-name = "vfe28";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x002ab980>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x0000007f>;
                };
                ldo_vxo22 {
                    regulator-name = "vxo22";
                    regulator-min-microvolt = <0x002191c0>;
                    regulator-max-microvolt = <0x00249f00>;
                    regulator-enable-ramp-delay = <0x0000006e>;
                    phandle = <0x00000080>;
                };
                ldo_vrf18 {
                    regulator-name = "vrf18";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x0000006e>;
                    phandle = <0x00000081>;
                };
                ldo_vrf12 {
                    regulator-name = "vrf12";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x00124f80>;
                    regulator-enable-ramp-delay = <0x0000006e>;
                    phandle = <0x00000082>;
                };
                ldo_vefuse {
                    regulator-name = "vefuse";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x00000083>;
                };
                ldo_vcn33_bt {
                    regulator-name = "vcn33_bt";
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x003567e0>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x00000084>;
                };
                ldo_vcn33_wifi {
                    regulator-name = "vcn33_wifi";
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x003567e0>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x00000085>;
                };
                ldo_vcn28 {
                    regulator-name = "vcn28";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x002ab980>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x00000086>;
                };
                ldo_vcn18 {
                    regulator-name = "vcn18";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x00000087>;
                };
                ldo_vcama {
                    regulator-name = "vcama";
                    regulator-min-microvolt = <0x002625a0>;
                    regulator-max-microvolt = <0x002ab980>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x00000088>;
                };
                ldo_vcamd {
                    regulator-name = "vcamd";
                    regulator-min-microvolt = <0x000f4240>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x00000089>;
                };
                ldo_vcamio {
                    regulator-name = "vcamio";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x0000008a>;
                };
                ldo_vldo28 {
                    regulator-name = "vldo28";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x002dc6c0>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x0000008b>;
                };
                ldo_vsram_others {
                    regulator-name = "vsram_others";
                    regulator-min-microvolt = <0x0007ea5e>;
                    regulator-max-microvolt = <0x001406f4>;
                    regulator-ramp-delay = <0x0000186a>;
                    regulator-enable-ramp-delay = <0x0000006e>;
                    phandle = <0x0000008c>;
                };
                ldo_vsram_proc {
                    regulator-name = "vsram_proc";
                    regulator-min-microvolt = <0x0007ea5e>;
                    regulator-max-microvolt = <0x001406f4>;
                    regulator-ramp-delay = <0x0000186a>;
                    regulator-enable-ramp-delay = <0x0000006e>;
                    phandle = <0x0000008d>;
                };
                ldo_vaux18 {
                    regulator-name = "vaux18";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x0000008e>;
                };
                ldo_vaud28 {
                    regulator-name = "vaud28";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x002ab980>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x0000008f>;
                };
                ldo_vio28 {
                    regulator-name = "vio28";
                    regulator-min-microvolt = <0x002ab980>;
                    regulator-max-microvolt = <0x002ab980>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x00000090>;
                };
                ldo_vio18 {
                    regulator-name = "vio18";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x00000091>;
                };
                ldo_vdram {
                    regulator-name = "vdram";
                    regulator-min-microvolt = <0x0010c8e0>;
                    regulator-max-microvolt = <0x00124f80>;
                    regulator-enable-ramp-delay = <0x00000ce4>;
                    phandle = <0x00000092>;
                };
                ldo_vmc {
                    regulator-name = "vmc";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x0000002c>;
                    phandle = <0x0000005c>;
                };
                ldo_vmch {
                    regulator-name = "vmch";
                    regulator-min-microvolt = <0x002c4020>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x0000002c>;
                    phandle = <0x0000005b>;
                };
                ldo_vemc {
                    regulator-name = "vemc";
                    regulator-min-microvolt = <0x002c4020>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x0000002c>;
                    phandle = <0x00000055>;
                };
                ldo_vsim1 {
                    regulator-name = "vsim1";
                    regulator-min-microvolt = <0x0019f0a0>;
                    regulator-max-microvolt = <0x002f4d60>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x00000093>;
                };
                ldo_vsim2 {
                    regulator-name = "vsim2";
                    regulator-min-microvolt = <0x0019f0a0>;
                    regulator-max-microvolt = <0x002f4d60>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x00000094>;
                };
                ldo_vibr {
                    regulator-name = "vibr";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x00325aa0>;
                    regulator-enable-ramp-delay = <0x0000002c>;
                    phandle = <0x00000002>;
                };
                ldo_vusb33 {
                    regulator-name = "vusb33";
                    regulator-min-microvolt = <0x002dc6c0>;
                    regulator-max-microvolt = <0x002f4d60>;
                    regulator-enable-ramp-delay = <0x00000108>;
                    phandle = <0x00000095>;
                };
            };
            mtk_dynamic_loading_throttling {
                compatible = "mediatek,mt6357-dynamic_loading_throttling";
                mediatek,charger = <0x0000002e>;
                uvlo-level = <0x00000a28>;
                isense_support;
                io-channels = <0x00000027 0x0000000f 0x00000027 0x00000010 0x00000027 0x00000001 0x00000027 0x00000000>;
                io-channel-names = "pmic_ptim", "pmic_imix_r", "pmic_isense", "pmic_batadc";
            };
            pmic_lbat_service {
                compatible = "mediatek,mt6357-lbat_service";
            };
            mt6357_debug {
                compatible = "mediatek,mt63xx-debug";
            };
            mt63xx-oc-debug {
                compatible = "mediatek,mt63xx-oc-debug";
            };
            leds-mt6357 {
                compatible = "mediatek,mt6357_leds";
                Isink1 {
                    reg = <0x00000001>;
                    label = "red";
                    linux,default-trigger = "none";
                    default-state = "off";
                };
            };
            mtk_rtc {
                compatible = "mediatek,mt6357-rtc";
                #address-cells = <0x00000001>;
                #size-cells = <0x00000001>;
                bootmode = <0x0000002a>;
                phandle = <0x00000096>;
                fg_init {
                    reg = <0x00000000 0x00000001>;
                    bits = <0x00000000 0x00000008>;
                    phandle = <0x0000002b>;
                };
                fg_soc {
                    reg = <0x00000001 0x00000001>;
                    bits = <0x00000000 0x00000008>;
                    phandle = <0x0000002c>;
                };
                ext_32k {
                    reg = <0x00000002 0x00000001>;
                    bits = <0x00000006 0x00000001>;
                    phandle = <0x00000097>;
                };
            };
            pmic_codec {
                compatible = "mediatek,mt6357-sound";
                mediatek,pwrap-regmap = <0x0000002f>;
                nvmem = <0x00000028>;
                nvmem-names = "pmic-hp-efuse";
                io-channels = <0x00000027 0x0000000c 0x00000027 0x00000009>;
                io-channel-names = "pmic_codec", "pmic_accdet";
                use_hp_depop_flow = <0x00000000>;
                use_ul_260k = <0x00000000>;
                phandle = <0x00000098>;
            };
            clock_buffer_ctrl {
                compatible = "mediatek,clock_buffer";
                n-clkbuf-pmic-dependent = <0x0000000a>;
                clkbuf-pmic-dependent = "pmic-drvcurr", "pmic-auxout-sel", "pmic-auxout-xo", "pmic-auxout-drvcurr", "pmic-auxout-bblpm-en", "pmic-cofst-fpm", "pmic-cdac-fpm", "pmic-core-idac-fpm", "pmic-aac-fpm-swen", "pmic-heater-sel";
                pmic-dcxo-cw = <0x00000788>;
                pmic-xo-mode = <0x00000788 0x00000000 0x00000788 0x00000003 0x00000788 0x00000006 0x00000788 0x00000009 0x0000ffff 0x0000ffff 0x000007a2 0x00000008 0x000007a2 0x0000000b>;
                pmic-xo-en = <0x00000788 0x00000002 0x00000788 0x00000005 0x00000788 0x00000008 0x00000788 0x0000000b 0x0000ffff 0x0000ffff 0x000007a2 0x0000000a 0x000007a2 0x0000000d>;
                pmic-bblpm-sw = <0x00000788 0x0000000c>;
                pmic-srclkeni3 = <0x0000044a 0x00000000>;
                n-pmic-drvcurr = <0x00000007>;
                pmic-drvcurr = <0x000007b0 0x00000000 0x000007b0 0x00000002 0x000007b0 0x00000004 0x000007b0 0x00000006 0x0000ffff 0x0000ffff 0x000007b0 0x0000000a 0x000007b0 0x0000000c>;
                n-pmic-auxout-sel = <0x00000006>;
                pmic-auxout-sel = <0x000007b4 0x00000000 0x000007b4 0x00000005 0x000007b4 0x00000006 0x000007b4 0x00000007 0x000007b4 0x00000006 0x000007b4 0x00000018>;
                n-pmic-auxout-xo = <0x00000007>;
                pmic-auxout-xo = <0x000007b6 0x00000000 0x000007b6 0x00000006 0x000007b6 0x00000000 0x000007b6 0x00000006 0x0000ffff 0x0000ffff 0x000007b6 0x00000006 0x000007b6 0x0000000c>;
                n-pmic-auxout-drvcurr = <0x00000007>;
                pmic-auxout-drvcurr = <0x000007b6 0x00000001 0x000007b6 0x00000007 0x000007b6 0x00000001 0x000007b6 0x00000007 0x0000ffff 0x0000ffff 0x000007b6 0x00000001 0x000007b6 0x0000000c>;
                n-pmic-auxout-bblpm-en = <0x00000001>;
                pmic-auxout-bblpm-en = <0x000007b6 0x00000000>;
                n-pmic-cofst-fpm = <0x00000001>;
                pmic-cofst-fpm = <0x00000796 0x0000000e>;
                n-pmic-cdac-fpm = <0x00000001>;
                pmic-cdac-fpm = <0x00000794 0x00000000>;
                n-pmic-core-idac-fpm = <0x00000001>;
                pmic-core-idac-fpm = <0x0000079a 0x0000000e>;
                n-pmic-aac-fpm-swen = <0x00000001>;
                pmic-aac-fpm-swen = <0x0000079e 0x0000000e>;
                n-pmic-heater-sel = <0x00000001>;
                pmic-heater-sel = <0x000007b8 0x00000001>;
                phandle = <0x00000099>;
            };
        };
    };
    scp@10500000 {
        compatible = "mediatek,scp";
        status = "okay";
        reg = <0x00000000 0x10500000 0x00000000 0x00040000 0x00000000 0x105c0000 0x00000000 0x00003000 0x00000000 0x105c4000 0x00000000 0x00001000 0x00000000 0x105d4000 0x00000000 0x00006000>;
        interrupts = <0x00000000 0x000000c0 0x00000004>;
        core_1 = "enable";
        scp_sramSize = <0x00040000>;
        scp_mpuRegionId = <0x0000001b>;
        scp_feature_tbl = <0x00000000 0x0000002f 0x00000001 0x00000164 0x00000002 0x0000003e 0x00000003 0x0000002f 0x00000004 0x0000001a 0x00000005 0x00000000 0x00000006 0x000000c8 0x00000007 0x00000000 0x00000008 0x00000064 0x00000009 0x0000000a>;
        scp_mem_key = "mediatek,reserve-memory-scp_share";
        scp_mem_tbl = <0x00000001 0x00100000 0x00000004 0x00200000>;
    };
    scp_dvfs {
        compatible = "mediatek,scp_dvfs";
        clocks = <0x00000026 0x00000063 0x00000024 0x00000026 0x0000000e 0x00000026 0x0000001a 0x00000026 0x00000002 0x00000026 0x00000017 0x00000026 0x00000006 0x00000026 0x00000019>;
        clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6";
        dvfsrc-opp-num = <0x00000003>;
        dvfs-opp = <0x000000ff 0x000000ff 0x000000ff 0x00000000 0x00000000 0x000000fa 0x00000000 0x000000ff 0x000000ff 0x000000ff 0x00000000 0x00000000 0x00000111 0x00000003 0x000000ff 0x000000ff 0x000000ff 0x00000002 0x00000008 0x0000014a 0x00000005 0x000000ff 0x000000ff 0x000000ff 0x00000003 0x0000000c 0x000001a0 0x00000006>;
        pmic = <0x00000030>;
        pmic-feature = "pmic-vow-lp", "pmic-pmrc";
        pmic-feature-cfg = <0x00000000 0x00000000>;
        gpio = <0x00000017 0x00000001>;
        gpio-feature = "gpio-mode";
        gpio-feature-cfg = <0x00000000>;
    };
    sleep_reg_md@1000f000 {
        compatible = "mediatek,sleep_reg_md";
        reg = <0x00000000 0x1000f000 0x00000000 0x00001000>;
    };
    kp@10010000 {
        compatible = "mediatek,kp";
        reg = <0x00000000 0x10010000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000b4 0x00000002>;
        clocks = <0x00000024>;
        clock-names = "kpd";
        phandle = <0x00000020>;
    };
    otg_iddig {
        compatible = "mediatek,usb_iddig_bi_eint";
        phandle = <0x0000009a>;
    };
    mrdump_ext_rst {
        compatible = "mediatek, mrdump_ext_rst-eint";
        force_mode = "EINT";
        mode = "IRQ";
        status = "okay";
        phandle = <0x0000009b>;
    };
    touch {
        compatible = "goodix,touch";
        phandle = <0x0000009c>;
    };
    accdet {
        compatible = "mediatek,pmic-accdet";
        phandle = <0x0000009d>;
    };
    fingerprint {
        compatible = "mediatek,goodix-fp";
        phandle = <0x0000009e>;
    };
    topmisc@10011000 {
        compatible = "mediatek,topmisc";
        reg = <0x00000000 0x10011000 0x00000000 0x00001000>;
    };
    dvfsrc@10012000 {
        compatible = "mediatek,mt6765-dvfsrc";
        reg = <0x00000000 0x10012000 0x00000000 0x00001000 0x00000000 0x10006000 0x00000000 0x00001000>;
        reg-names = "dvfsrc", "spm";
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        phandle = <0x0000009f>;
        opp2 {
            opp-level = <0x00000002>;
            phandle = <0x00000033>;
        };
        opp1 {
            opp-level = <0x00000001>;
            phandle = <0x00000032>;
        };
        opp0 {
            opp-level = <0x00000000>;
            phandle = <0x00000031>;
        };
        dvfsrc-up {
            compatible = "mediatek,mt6765-dvfsrc-up";
        };
        dvfsrc-debug {
            compatible = "mediatek,mt6765-dvfsrc-debug";
            required-opps = <0x00000031 0x00000032 0x00000033>;
        };
        dvfsrc-met {
            compatible = "mediatek,mt6765-dvfsrc-met";
        };
        qos@00110b80 {
            compatible = "mediatek,mt6765-qos";
            reg = <0x00000000 0x00110b80 0x00000000 0x00000080>;
        };
    };
    mbist_ao@10013000 {
        compatible = "mediatek,mbist_ao";
        reg = <0x00000000 0x10013000 0x00000000 0x00001000>;
    };
    apcldmain_ao@10014000 {
        compatible = "mediatek,apcldmain_ao";
        reg = <0x00000000 0x10014000 0x00000000 0x00000400>;
    };
    apcldmaout_ao@10014400 {
        compatible = "mediatek,apcldmaout_ao";
        reg = <0x00000000 0x10014400 0x00000000 0x00000400>;
    };
    apcldmamisc_ao@10014800 {
        compatible = "mediatek,apcldmamisc_ao";
        reg = <0x00000000 0x10014800 0x00000000 0x00000400>;
    };
    ddrphy@10015000 {
        compatible = "mediatek,ddrphy";
        reg = <0x00000000 0x10015000 0x00000000 0x00001000>;
    };
    aes_top0@10016000 {
        compatible = "mediatek,aes_top0";
        reg = <0x00000000 0x10016000 0x00000000 0x00001000>;
    };
    timer@10017000 {
        compatible = "mediatek,sys_timer", "mediatek,mt6761-timer", "mediatek,mt6765-timer";
        reg = <0x00000000 0x10017000 0x00000000 0x00001000>;
        reg-names = "sys_timer_base";
        interrupts = <0x00000000 0x000000c2 0x00000004>;
        clocks = <0x00000034>;
        phandle = <0x000000a0>;
    };
    modem_temp_share@10018000 {
        compatible = "mediatek,modem_temp_share";
        reg = <0x00000000 0x10018000 0x00000000 0x00001000>;
    };
    security_ao@1001a000 {
        compatible = "mediatek,security_ao";
        reg = <0x00000000 0x1001a000 0x00000000 0x00001000>;
    };
    topckgen_ao@1001b000 {
        compatible = "mediatek,topckgen_ao";
        reg = <0x00000000 0x1001b000 0x00000000 0x00001000>;
    };
    dramc0@1001d000 {
        compatible = "mediatek,dramc0";
        reg = <0x00000000 0x1001d000 0x00000000 0x00001000>;
    };
    ddrphy@1001e000 {
        compatible = "mediatek,ddrphy";
        reg = <0x00000000 0x1001e000 0x00000000 0x00001000>;
    };
    mdcldmain_ao@10015000 {
        compatible = "mediatek,mdcldmain_ao";
        reg = <0x00000000 0x10015000 0x00000000 0x00000400>;
    };
    mdcldmaout_ao@10015400 {
        compatible = "mediatek,mdcldmaout_ao";
        reg = <0x00000000 0x10015400 0x00000000 0x00000400>;
    };
    mdcldmamisc_ao@10015800 {
        compatible = "mediatek,mdcldmamisc_ao";
        reg = <0x00000000 0x10015800 0x00000000 0x00000400>;
    };
    sys_cirq@10204000 {
        compatible = "mediatek,sys_cirq";
        reg = <0x00000000 0x10204000 0x00000000 0x00001000>;
        mediatek,cirq_num = <0x000000d1>;
        mediatek,spi_start_offset = <0x00000048>;
        interrupts = <0x00000000 0x00000118 0x00000008>;
    };
    mcucfg@10200000 {
        compatible = "mediatek,mcucfg";
        reg = <0x00000000 0x10200000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000000 0x00000008>;
    };
    mcucfg_mp0_counter@10200000 {
        compatible = "mediatek,mcucfg_mp0_counter";
        reg = <0x00000000 0x10200000 0x00000000 0x00004000>;
    };
    m4u@10205000 {
        cell-index = <0x00000000>;
        compatible = "mediatek,m4u";
        reg = <0x00000000 0x10205000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000009e 0x00000008>;
    };
    devapc@10207000 {
        compatible = "mediatek,devapc";
        reg = <0x00000000 0x10207000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000008e 0x00000008>;
        clocks = <0x00000025 0x00000028>;
        clock-names = "devapc-infra-clock";
    };
    bus_dbg@10208000 {
        compatible = "mediatek,bus_dbg-v2";
        reg = <0x00000000 0x10208000 0x00000000 0x00001000 0x00000000 0x10001000 0x00000000 0x00001000>;
        mediatek,bus_dbg_con_offset = <0x000002fc>;
        interrupts = <0x00000000 0x0000008d 0x00000008>;
    };
    ap_ccif0@10209000 {
        compatible = "mediatek,ap_ccif0";
        reg = <0x00000000 0x10209000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000094 0x00000008>;
    };
    md_ccif0@1020a000 {
        compatible = "mediatek,md_ccif0";
        reg = <0x00000000 0x1020a000 0x00000000 0x00001000>;
    };
    ap_ccif1@1020b000 {
        compatible = "mediatek,ap_ccif1";
        reg = <0x00000000 0x1020b000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000096 0x00000008>;
    };
    md_ccif1@1020c000 {
        compatible = "mediatek,md_ccif1";
        reg = <0x00000000 0x1020c000 0x00000000 0x00001000>;
    };
    infra_mbist@1020d000 {
        compatible = "mediatek,infra_mbist";
        reg = <0x00000000 0x1020d000 0x00000000 0x00001000>;
    };
    infracfg@1020e000 {
        compatible = "mediatek,infracfg";
        reg = <0x00000000 0x1020e000 0x00000000 0x00001000>;
    };
    trng@1020f000 {
        compatible = "mediatek,trng";
        reg = <0x00000000 0x1020f000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000a1 0x00000008>;
    };
    dxcc_sec@10210000 {
        compatible = "mediatek,dxcc_sec";
        reg = <0x00000000 0x10210000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000a2 0x00000004>;
    };
    mcupm_sram2@10211000 {
        compatible = "mediatek,mcupm_sram2";
        reg = <0x00000000 0x10211000 0x00000000 0x00001000>;
    };
    cq_dma@10212000 {
        compatible = "mediatek,mt-cqdma-v1";
        reg = <0x00000000 0x10212000 0x00000000 0x00000080 0x00000000 0x10212080 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x00000071 0x00000008 0x00000000 0x00000072 0x00000008>;
        nr_channel = <0x00000002>;
        keep_clock_ao = "yes";
        clocks = <0x00000025 0x00000043>;
        clock-names = "cqdma";
    };
    mcupm_sram3@10213000 {
        compatible = "mediatek,mcupm_sram3";
        reg = <0x00000000 0x10213000 0x00000000 0x00001000>;
    };
    sramrom@10214000 {
        compatible = "mediatek,sramrom";
        reg = <0x00000000 0x10214000 0x00000000 0x00001000>;
    };
    mcupm_reg@10216000 {
        compatible = "mediatek,mcupm_reg";
        reg = <0x00000000 0x10216000 0x00000000 0x00001000>;
    };
    mcupm_sram0@10217000 {
        compatible = "mediatek,mcupm_sram0";
        reg = <0x00000000 0x10217000 0x00000000 0x00001000>;
    };
    mcupm_sram1@10218000 {
        compatible = "mediatek,mcupm_sram1";
        reg = <0x00000000 0x10218000 0x00000000 0x00001000>;
    };
    emi@10219000 {
        compatible = "mediatek,emi";
        reg = <0x00000000 0x10219000 0x00000000 0x00001000 0x00000000 0x10226000 0x00000000 0x00001000 0x00000000 0x1022d000 0x00000000 0x00001000 0x00000000 0x10235000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000090 0x00000008>;
    };
    apcldmain@1021b000 {
        compatible = "mediatek,apcldmain";
        reg = <0x00000000 0x1021b000 0x00000000 0x00000000>;
    };
    apcldmaout@1021b400 {
        compatible = "mediatek,apcldmaout";
        reg = <0x00000000 0x1021b400 0x00000000 0x00000000>;
    };
    apcldmamisc@1021b800 {
        compatible = "mediatek,apcldmamisc";
        reg = <0x00000000 0x1021b800 0x00000000 0x00000000>;
        interrupts = <0x00000000 0x000000a5 0x00000004>;
    };
    mdcldmain@1021c000 {
        compatible = "mediatek,mdcldmain";
        reg = <0x00000000 0x1021c000 0x00000000 0x00000400>;
    };
    mdcldmaout@1021c400 {
        compatible = "mediatek,mdcldmaout";
        reg = <0x00000000 0x1021c400 0x00000000 0x00000400>;
    };
    mdcldmamisc@1021c800 {
        compatible = "mediatek,mdcldmamisc";
        reg = <0x00000000 0x1021c800 0x00000000 0x00001000>;
    };
    ccifdriver@10209000 {
        compatible = "mediatek,ccci_ccif";
        reg = <0x00000000 0x10209000 0x00000000 0x00001000 0x00000000 0x1020a000 0x00000000 0x00001000>;
        mediatek,sram_size = <0x00000200>;
        interrupts = <0x00000000 0x00000094 0x00000008 0x00000000 0x00000095 0x00000008>;
        clocks = <0x00000025 0x00000029 0x00000025 0x0000002c 0x00000025 0x00000023 0x00000025 0x00000024 0x00000025 0x00000051 0x00000025 0x00000052>;
        clock-names = "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md";
        phandle = <0x000000a1>;
    };
    cldmadriver@10014000 {
        compatible = "mediatek,ccci_cldma";
        reg = <0x00000000 0x10014000 0x00000000 0x00001000 0x00000000 0x1021b000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000a5 0x00000004>;
        mediatek,cldma_capability = <0x00000006>;
        mediatek,md_generation = <0x00001895>;
        mediatek,platform = <0x00001a6d>;
        clocks = <0x00000025 0x00000032>;
        clock-names = "infra-cldma-bclk";
        cldma-infracfg = <0x00000025>;
        phandle = <0x000000a2>;
    };
    mddriver@10014000 {
        compatible = "mediatek,mddriver", "mediatek,mddriver-mt6765";
        reg = <0x00000000 0x10014000 0x00000000 0x00001000 0x00000000 0x1021b000 0x00000000 0x00001000 0x00000000 0x10209000 0x00000000 0x00001000 0x00000000 0x1020a000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000a5 0x00000004 0x00000000 0x00000094 0x00000008 0x00000000 0x00000095 0x00000008 0x00000000 0x00000105 0x00000002>;
        mediatek,mdhif_type = <0x00000003>;
        mediatek,md_id = <0x00000000>;
        mediatek,ap_plat_info = <0x00001a6d>;
        mediatek,md_generation = <0x00001895>;
        mediatek,offset_apon_md1 = <0x00001c24>;
        mediatek,cldma_capability = <0x00000006>;
        clocks = <0x00000035 0x00000000 0x00000025 0x00000032 0x00000025 0x00000029 0x00000025 0x0000002c 0x00000025 0x00000023 0x00000025 0x00000024 0x00000025 0x00000051 0x00000025 0x00000052>;
        clock-names = "scp-sys-md1-main", "infra-cldma-bclk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md";
        _vmodem-supply = <0x00000036>;
        _vcore-supply = <0x00000037>;
        ccci-infracfg = <0x00000025>;
        phandle = <0x00000022>;
    };
    md_auxadc {
        compatible = "mediatek,md_auxadc";
        io-channels = <0x00000038 0x00000002>;
        io-channel-names = "md-channel", "md-battery";
        phandle = <0x000000a3>;
    };
    dramc_nao@1021d000 {
        compatible = "mediatek,dramc_nao";
        reg = <0x00000000 0x1021d000 0x00000000 0x00001000>;
    };
    bpi_bsi_slv0@1021e000 {
        compatible = "mediatek,bpi_bsi_slv0";
        reg = <0x00000000 0x1021e000 0x00000000 0x00001000>;
    };
    bpi_bsi_slv1@1021f000 {
        compatible = "mediatek,bpi_bsi_slv1";
        reg = <0x00000000 0x1021f000 0x00000000 0x00006000>;
    };
    bpi_bsi_slv2@10225000 {
        compatible = "mediatek,bpi_bsi_slv2";
        reg = <0x00000000 0x10225000 0x00000000 0x00001000>;
    };
    dvfsp@10227000 {
        compatible = "mediatek,dvfsp";
        reg = <0x00000000 0x10227000 0x00000000 0x00001000>;
    };
    dvfsp@00110c00 {
        compatible = "mediatek,mt6765-dvfsp";
        reg = <0x00000000 0x00110c00 0x00000000 0x00001400 0x00000000 0x00110c00 0x00000000 0x00001400>;
        state = <0x00000001>;
        change_flag = <0x00000000>;
        little-rise-time = <0x000003e8>;
        little-down-time = <0x000002ee>;
        big-rise-time = <0x000003e8>;
        big-down-time = <0x000002ee>;
        nvmem-cells = <0x00000039 0x0000003a>;
        nvmem-cell-names = "efuse_segment_cell", "efuse_ly_cell";
        L-table = <0x000007d0 0x00000060 0x00000001 0x00000001 0x0000078d 0x0000005c 0x00000001 0x00000001 0x0000074a 0x00000058 0x00000001 0x00000001 0x00000708 0x00000053 0x00000001 0x00000001 0x000006c5 0x00000050 0x00000001 0x00000001 0x00000682 0x0000004b 0x00000001 0x00000001 0x0000060c 0x00000047 0x00000001 0x00000001 0x000005c3 0x00000042 0x00000002 0x00000001 0x0000055f 0x00000040 0x00000002 0x00000001 0x000004fb 0x0000003a 0x00000002 0x00000001 0x00000497 0x00000036 0x00000002 0x00000001 0x00000433 0x00000031 0x00000002 0x00000001 0x000003e7 0x0000002e 0x00000002 0x00000001 0x0000039d 0x0000002b 0x00000002 0x00000001 0x00000352 0x00000028 0x00000002 0x00000001 0x00000306 0x00000026 0x00000002 0x00000001>;
        B-table = <0x00000898 0x00000064 0x00000001 0x00000001 0x00000855 0x00000060 0x00000001 0x00000001 0x00000812 0x0000005c 0x00000001 0x00000001 0x000007d0 0x00000058 0x00000001 0x00000001 0x0000078d 0x00000054 0x00000001 0x00000001 0x0000074a 0x00000050 0x00000001 0x00000001 0x00000708 0x0000004b 0x00000001 0x00000001 0x00000673 0x00000046 0x00000001 0x00000001 0x000005df 0x00000040 0x00000001 0x00000001 0x00000586 0x0000003d 0x00000002 0x00000001 0x0000050f 0x00000039 0x00000002 0x00000001 0x00000498 0x00000035 0x00000002 0x00000001 0x0000043f 0x00000031 0x00000002 0x00000001 0x000003e6 0x0000002e 0x00000002 0x00000001 0x0000038d 0x0000002b 0x00000002 0x00000001 0x00000352 0x00000028 0x00000002 0x00000001>;
        CCI-table = <0x00000578 0x00000060 0x00000002 0x00000001 0x00000549 0x0000005c 0x00000002 0x00000001 0x0000051a 0x00000058 0x00000002 0x00000001 0x000004ec 0x00000054 0x00000002 0x00000001 0x000004a6 0x0000004e 0x00000002 0x00000001 0x00000483 0x0000004b 0x00000002 0x00000001 0x00000460 0x00000047 0x00000002 0x00000001 0x000003d8 0x00000040 0x00000002 0x00000001 0x00000395 0x0000003e 0x00000002 0x00000001 0x0000033b 0x0000003a 0x00000002 0x00000001 0x000002e1 0x00000036 0x00000002 0x00000002 0x0000029d 0x00000033 0x00000002 0x00000002 0x00000243 0x0000002f 0x00000002 0x00000002 0x00000200 0x0000002c 0x00000002 0x00000002 0x000001bd 0x00000029 0x00000002 0x00000002 0x00000190 0x00000026 0x00000002 0x00000002>;
    };
    eem_fsm@1100b000 {
        compatible = "mediatek,eem_fsm";
        reg = <0x00000000 0x1100b000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000007d 0x00000008>;
        nvmem = <0x0000003b>;
        nvmem-names = "mtk_efuse";
        nvmem-cells = <0x00000039>;
        nvmem-cell-names = "efuse_segment_cell";
    };
    dramc@1022a000 {
        compatible = "mediatek,dramc";
        reg = <0x00000000 0x1022a000 0x00000000 0x00002000 0x00000000 0x10232000 0x00000000 0x00002000 0x00000000 0x1022c000 0x00000000 0x00001000 0x00000000 0x10234000 0x00000000 0x00001000 0x00000000 0x10228000 0x00000000 0x00002000 0x00000000 0x10230000 0x00000000 0x00002000 0x00000000 0x1022e000 0x00000000 0x00001000 0x00000000 0x10236000 0x00000000 0x00001000>;
    };
    gce@10238000 {
        compatible = "mediatek,gce", "syscon";
        reg = <0x00000000 0x10238000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x0000009a 0x00000008 0x00000000 0x0000009b 0x00000008>;
        g3d_config_base = <0x13000000 0x00000000 0xffff0000>;
        mmsys_config_base = <0x14000000 0x00000001 0xffff0000>;
        disp_dither_base = <0x14010000 0x00000002 0xffff0000>;
        mm_na_base = <0x14020000 0x00000003 0xffff0000>;
        imgsys_base = <0x15020000 0x00000004 0xffff0000>;
        vdec_gcon_base = <0x18800000 0x00000005 0xffff0000>;
        venc_gcon_base = <0x18810000 0x00000006 0xffff0000>;
        conn_peri_base = <0x18820000 0x00000007 0xffff0000>;
        topckgen_base = <0x18830000 0x00000008 0xffff0000>;
        kp_base = <0x18840000 0x00000009 0xffff0000>;
        scp_sram_base = <0x10000000 0x0000000a 0xffff0000>;
        infra_na3_base = <0x10010000 0x0000000b 0xffff0000>;
        infra_na4_base = <0x10020000 0x0000000c 0xffff0000>;
        scp_base = <0x10030000 0x0000000d 0xffff0000>;
        mcucfg_base = <0x10040000 0x0000000e 0xffff0000>;
        gcpu_base = <0x10050000 0x0000000f 0xffff0000>;
        usb0_base = <0x10200000 0x00000010 0xffff0000>;
        usb_sif_base = <0x10280000 0x00000011 0xffff0000>;
        audio_base = <0x17000000 0x00000012 0xffff0000>;
        vdec_base = <0x17010000 0x00000013 0xffff0000>;
        msdc2_base = <0x17020000 0x00000014 0xffff0000>;
        vdec1_base = <0x17030000 0x00000015 0xffff0000>;
        msdc3_base = <0x18000000 0x00000016 0xffff0000>;
        ap_dma_base = <0x18010000 0x00000017 0xffff0000>;
        gce_base = <0x18020000 0x00000018 0xffff0000>;
        vdec2_base = <0x18040000 0x00000019 0xffff0000>;
        vdec3_base = <0x18050000 0x0000001a 0xffff0000>;
        camsys_base = <0x18080000 0x0000001b 0xffff0000>;
        camsys1_base = <0x180a0000 0x0000001c 0xffff0000>;
        camsys2_base = <0x180b0000 0x0000001d 0xffff0000>;
        pwm_sw_base = <0x1100e000 0x00000063 0xffff0000>;
        mipitx0_base = <0x11c80000 0x00000063 0xffff0000>;
        mdp_rdma0_sof = <0x00000000>;
        mdp_ccorr0_sof = <0x00000001>;
        mdp_rsz0_sof = <0x00000002>;
        mdp_rsz1_sof = <0x00000003>;
        mdp_wdma_sof = <0x00000004>;
        mdp_wrot0_sof = <0x00000005>;
        mdp_tdshp0_sof = <0x00000006>;
        disp_ovl0_sof = <0x00000007>;
        disp_2l_ovl0_sof = <0x00000008>;
        disp_rdma0_sof = <0x00000009>;
        disp_wdma0_sof = <0x0000000a>;
        disp_color0_sof = <0x0000000b>;
        disp_ccorr0_sof = <0x0000000c>;
        disp_aal0_sof = <0x0000000d>;
        disp_gamma0_sof = <0x0000000e>;
        disp_dither0_sof = <0x0000000f>;
        disp_dsi0_sof = <0x00000010>;
        disp_rsz0_sof = <0x00000011>;
        img_dl_relay_sof = <0x00000012>;
        disp_pwm0_sof = <0x00000013>;
        mdp_rdma0_frame_done = <0x00000014>;
        mdp_ccorr0_frame_done = <0x00000015>;
        mdp_rsz0_frame_done = <0x00000016>;
        mdp_rsz1_frame_done = <0x00000017>;
        mdp_wrot0_write_frame_done = <0x00000018>;
        mdp_wdma_frame_done = <0x00000019>;
        mdp_tdshp0_frame_done = <0x0000001a>;
        disp_ovl0_frame_done = <0x0000001b>;
        disp_2l_ovl0_frame_done = <0x0000001c>;
        disp_rsz0_frame_done = <0x0000001d>;
        disp_rdma0_frame_done = <0x0000001e>;
        disp_wdma0_frame_done = <0x0000001f>;
        disp_color0_frame_done = <0x00000020>;
        disp_ccorr0_frame_done = <0x00000021>;
        disp_aal0_frame_done = <0x00000022>;
        disp_gamma0_frame_done = <0x00000023>;
        disp_dither0_frame_done = <0x00000024>;
        disp_dsi0_frame_done = <0x00000025>;
        stream_done_0 = <0x00000082>;
        stream_done_1 = <0x00000083>;
        stream_done_2 = <0x00000084>;
        stream_done_3 = <0x00000085>;
        stream_done_4 = <0x00000086>;
        stream_done_5 = <0x00000087>;
        stream_done_6 = <0x00000088>;
        stream_done_7 = <0x00000089>;
        stream_done_8 = <0x0000008a>;
        stream_done_9 = <0x0000008b>;
        buf_underrun_event_0 = <0x0000008c>;
        dsi0_te_event = <0x0000008d>;
        dsi0_irq_event = <0x0000008e>;
        dsi0_done_event = <0x0000008f>;
        disp_wdma0_rst_done = <0x00000093>;
        mdp_wdma_rst_done = <0x00000094>;
        mdp_wrot0_rst_done = <0x00000095>;
        mdp_rdma0_rst_done = <0x00000097>;
        disp_ovl0_frame_rst_done_pusle = <0x00000098>;
        dip_cq_thread0_frame_done = <0x00000101>;
        dip_cq_thread1_frame_done = <0x00000102>;
        dip_cq_thread2_frame_done = <0x00000103>;
        dip_cq_thread3_frame_done = <0x00000104>;
        dip_cq_thread4_frame_done = <0x00000105>;
        dip_cq_thread5_frame_done = <0x00000106>;
        dip_cq_thread6_frame_done = <0x00000107>;
        dip_cq_thread7_frame_done = <0x00000108>;
        dip_cq_thread8_frame_done = <0x00000109>;
        dip_cq_thread9_frame_done = <0x0000010a>;
        dip_cq_thread10_frame_done = <0x0000010b>;
        dip_cq_thread11_frame_done = <0x0000010c>;
        dip_cq_thread12_frame_done = <0x0000010d>;
        dip_cq_thread13_frame_done = <0x0000010e>;
        dip_cq_thread14_frame_done = <0x0000010f>;
        dip_cq_thread15_frame_done = <0x00000110>;
        dip_cq_thread16_frame_done = <0x00000111>;
        dip_cq_thread17_frame_done = <0x00000112>;
        dip_cq_thread18_frame_done = <0x00000113>;
        dve_frame_done = <0x00000114>;
        wmf_frame_done = <0x00000115>;
        rsc_frame_done = <0x00000116>;
        venc_done = <0x00000121>;
        jpgenc_done = <0x00000122>;
        jpgdec_done = <0x00000123>;
        venc_mb_done = <0x00000124>;
        venc_128byte_cnt_done = <0x00000125>;
        max_prefetch_cnt = <0x00000001>;
        prefetch_size = <0x00000060>;
        sram_size_cpr_64 = <0x00000040>;
        mmsys_config = <0x0000003c>;
        mdp_rdma0 = <0x0000003d>;
        mdp_rsz0 = <0x0000003e>;
        mdp_rsz1 = <0x0000003f>;
        mdp_wdma0 = <0x00000040>;
        mdp_wrot0 = <0x00000041>;
        mdp_tdshp0 = <0x00000042>;
        mdp_color0 = <0x00000043>;
        mdp_ccorr0 = <0x00000044>;
        mm_mutex = <0x00000045>;
        sram_share_cnt = <0x00000001>;
        sram_share_engine = <0x0000000a>;
        sram_share_event = <0x000002c6>;
        clocks = <0x00000025 0x00000009 0x00000025 0x00000018>;
        clock-names = "GCE", "GCE_TIMER";
        mediatek,mailbox-gce = <0x00000046>;
        mboxes = <0x00000046 0x00000000 0x00000000 0x00000004 0x00000046 0x00000001 0x00000000 0x00000004 0x00000046 0x00000002 0x00000000 0x00000005 0x00000046 0x00000003 0x00000000 0x00000004 0x00000046 0x00000004 0x00000000 0x00000004 0x00000046 0x00000005 0x00000000 0x00000004 0x00000046 0x00000006 0x00000000 0x00000004 0x00000046 0x00000007 0xffffffff 0x00000002 0x00000047 0x00000008 0x00000000 0x00000004 0x00000047 0x00000009 0x00000000 0x00000004 0x00000047 0x0000000a 0x00000000 0x00000001 0x00000046 0x0000000b 0x00000000 0x00000001 0x00000046 0x0000000c 0x00000000 0x00000001 0x00000046 0x0000000d 0x00000000 0x00000001 0x00000046 0x0000000e 0x00000000 0x00000001 0x00000046 0x0000000f 0xffffffff 0x00000001>;
        phandle = <0x000000a4>;
    };
    gce_mbox@10238000 {
        compatible = "mediatek,mt6761-gce";
        reg = <0x00000000 0x10238000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x0000009a 0x00000008 0x00000000 0x0000009b 0x00000008>;
        #mbox-cells = <0x00000003>;
        #gce-event-cells = <0x00000001>;
        #gce-subsys-cells = <0x00000002>;
        default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
        clocks = <0x00000025 0x00000009 0x00000025 0x00000018>;
        clock-names = "gce", "gce-timer";
        phandle = <0x00000046>;
    };
    gce_mbox_svp@10238000 {
        compatible = "mediatek,mailbox-gce-svp";
        reg = <0x00000000 0x10238000 0x00000000 0x00004000>;
        interrupts = <0x00000000 0x0000009a 0x00000008 0x00000000 0x0000009b 0x00000008>;
        #mbox-cells = <0x00000003>;
        clocks = <0x00000025 0x00000009 0x00000025 0x00000018>;
        clock-names = "gce", "GCE_TIMER";
        phandle = <0x00000047>;
    };
    ap_ccif2@1023c000 {
        compatible = "mediatek,ap_ccif2";
        reg = <0x00000000 0x1023c000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000008f 0x00000008>;
    };
    md_ccif2@1023d000 {
        compatible = "mediatek,md_ccif2";
        reg = <0x00000000 0x1023d000 0x00000000 0x00001000>;
    };
    ap_ccif3@1023e000 {
        compatible = "mediatek,ap_ccif3";
        reg = <0x00000000 0x1023e000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000092 0x00000008>;
    };
    md_ccif3@1023f000 {
        compatible = "mediatek,md_ccif3";
        reg = <0x00000000 0x1023f000 0x00000000 0x00001000>;
    };
    sspm@10440000 {
        compatible = "mediatek,mt6765-sspm";
        reg = <0x00000000 0x10440000 0x00000000 0x00010000 0x00000000 0x10450000 0x00000000 0x00000100 0x00000000 0x10451000 0x00000000 0x00000008 0x00000000 0x10460000 0x00000000 0x00000100 0x00000000 0x10461000 0x00000000 0x00000008 0x00000000 0x10470000 0x00000000 0x00000100 0x00000000 0x10471000 0x00000000 0x00000008 0x00000000 0x10480000 0x00000000 0x00000100 0x00000000 0x10481000 0x00000000 0x00000008 0x00000000 0x10490000 0x00000000 0x00000100 0x00000000 0x10491000 0x00000000 0x00000008>;
        reg-names = "cfgreg", "mbox0_base", "mbox0_ctrl", "mbox1_base", "mbox1_ctrl", "mbox2_base", "mbox2_ctrl", "mbox3_base", "mbox3_ctrl", "mbox4_base", "mbox4_ctrl";
        interrupts = <0x00000000 0x000000ca 0x00000004 0x00000000 0x000000cd 0x00000004 0x00000000 0x000000ce 0x00000004 0x00000000 0x000000cf 0x00000004 0x00000000 0x000000d0 0x00000004 0x00000000 0x000000d1 0x00000004>;
        interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
    };
    gic500@0c000000 {
        compatible = "mediatek,gic500";
        reg = <0x00000000 0x0c000000 0x00000000 0x00001000>;
    };
    gic_cpu@0c400000 {
        compatible = "mediatek,gic_cpu";
        reg = <0x00000000 0x0c400000 0x00000000 0x00040000>;
    };
    dfd@10200b00 {
        compatible = "mediatek,dfd";
        reg = <0x00000000 0x10200b00 0x00000000 0x00010000>;
        mediatek,enabled = <0x00000001>;
        mediatek,chain_length = <0x0000c350>;
        mediatek,rg_dfd_timeout = <0x000000a0>;
        mediatek,check_dfd_support = <0x00000001>;
        mediatek,dfd_infra_base = <0x00000390>;
        mediatek,dfd_ap_addr_offset = <0x00000018>;
        mediatek,dfd_latch_offset = <0x00000048>;
        reg_base = <0x00000048>;
    };
    dbg_cti@0d020000 {
        compatible = "mediatek,dbg_cti";
        reg = <0x00000000 0x0d020000 0x00000000 0x00010000>;
    };
    dbg_etr@0d030000 {
        compatible = "mediatek,dbg_etr";
        reg = <0x00000000 0x0d030000 0x00000000 0x00010000>;
    };
    dbg_funnel@0d040000 {
        compatible = "mediatek,dbg_funnel";
        reg = <0x00000000 0x0d040000 0x00000000 0x00010000>;
    };
    dbg_dem@0d0a0000 {
        compatible = "mediatek,dbg_dem";
        reg = <0x00000000 0x0d0a0000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x0000008c 0x00000008>;
    };
    dbg_mdsys1@0d0c0000 {
        compatible = "mediatek,dbg_mdsys1";
        reg = <0x00000000 0x0d0c0000 0x00000000 0x00040000>;
    };
    dbg_apmcu_mp0@0d400000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d400000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d410000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d410000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d420000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d420000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d430000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d430000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d440000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d440000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d510000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d510000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d520000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d520000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d530000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d530000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d540000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d540000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d610000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d610000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d620000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d620000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d630000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d630000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d640000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d640000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d710000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d710000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d720000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d720000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d730000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d730000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp0@0d740000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x00000000 0x0d740000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0d800000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0d800000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0d810000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0d810000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0d820000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0d820000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0d830000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0d830000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0d840000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0d840000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0d910000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0d910000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0d920000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0d920000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0d930000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0d930000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0d940000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0d940000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0da10000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0da10000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0da20000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0da20000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0da30000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0da30000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0da40000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0da40000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0db10000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0db10000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0db20000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0db20000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0db30000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0db30000 0x00000000 0x00001000>;
    };
    dbg_apmcu_mp1@0db40000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x00000000 0x0db40000 0x00000000 0x00001000>;
    };
    ap_dma@11000000 {
        compatible = "mediatek,ap_dma";
        reg = <0x00000000 0x11000000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000061 0x00000008>;
    };
    auxadc@11001000 {
        compatible = "mediatek,mt6765-auxadc";
        reg = <0x00000000 0x11001000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000004c 0x00000002>;
        clocks = <0x00000025 0x00000021>;
        clock-names = "main";
        #io-channel-cells = <0x00000001>;
        mediatek,cali-en-bit = <0x00000014>;
        mediatek,cali-ge-bit = <0x0000000a>;
        mediatek,cali-oe-bit = <0x00000000>;
        mediatek,cali-efuse-reg-offset = <0x000001a8>;
        nvmem = <0x0000003b>;
        nvmem-names = "mtk_efuse";
        #interconnect-cells = <0x00000001>;
        phandle = <0x00000038>;
    };
    dma-controller@11000580 {
        compatible = "mediatek,mt6577-uart-dma";
        reg = <0x00000000 0x11000680 0x00000000 0x00000080 0x00000000 0x11000700 0x00000000 0x00000080 0x00000000 0x11000780 0x00000000 0x00000080 0x00000000 0x11000800 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x0000006d 0x00000008 0x00000000 0x0000006e 0x00000008 0x00000000 0x0000006f 0x00000008 0x00000000 0x00000074 0x00000008>;
        dma-requests = <0x00000004>;
        clocks = <0x00000025 0x00000026>;
        clock-names = "apdma";
        #dma-cells = <0x00000001>;
        phandle = <0x00000049>;
    };
    serial@11020000 {
        compatible = "mediatek,mt6758-uart", "mediatek,mt6577-uart";
        reg = <0x00000000 0x11002000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000005b 0x00000008>;
        clocks = <0x00000024 0x00000025 0x00000016>;
        clock-names = "baud", "bus";
        dmas = <0x00000049 0x00000000 0x00000049 0x00000001>;
        dma-names = "tx", "rx";
        phandle = <0x000000a5>;
    };
    serial@11030000 {
        compatible = "mediatek,mt6758-uart", "mediatek,mt6577-uart";
        reg = <0x00000000 0x11003000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000005c 0x00000008>;
        clocks = <0x00000024 0x00000025 0x00000017>;
        clock-names = "baud", "bus";
        phandle = <0x000000a6>;
    };
    i2c_common {
        compatible = "mediatek,i2c_common";
        dma_support = [02];
        idvfs = [01];
        set_dt_div = [01];
        check_max_freq = [01];
        ver = [02];
        set_ltiming = [01];
        ext_time_config = [18 01];
        cnt_constraint = [01];
        phandle = <0x000000a7>;
    };
    i2c0@11007000 {
        compatible = "mediatek,i2c";
        id = <0x00000000>;
        reg = <0x00000000 0x11007000 0x00000000 0x00001000 0x00000000 0x11000080 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x00000054 0x00000008>;
        clocks = <0x00000025 0x0000000b 0x00000025 0x00000026>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x00000053>;
        sda-gpio-id = <0x00000052>;
        gpio_start = <0x10002a00>;
        mem_len = <0x00000200>;
        eh_cfg = <0x00000020>;
        pu_cfg = <0x00000050>;
        rsel_cfg = <0x00000070>;
        aed = <0x0000001a>;
        mediatek,hs_only;
        phandle = <0x000000a8>;
    };
    i2c1@11008000 {
        compatible = "mediatek,i2c";
        id = <0x00000001>;
        reg = <0x00000000 0x11008000 0x00000000 0x00001000 0x00000000 0x11000100 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x00000055 0x00000008>;
        clocks = <0x00000025 0x0000000b 0x00000025 0x00000026>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x00000054>;
        sda-gpio-id = <0x00000051>;
        gpio_start = <0x10002a00>;
        mem_len = <0x00000200>;
        eh_cfg = <0x00000020>;
        pu_cfg = <0x00000050>;
        rsel_cfg = <0x00000070>;
        aed = <0x0000001a>;
        mediatek,hs_only;
        phandle = <0x000000a9>;
    };
    i2c2@11009000 {
        compatible = "mediatek,i2c";
        id = <0x00000002>;
        reg = <0x00000000 0x11009000 0x00000000 0x00001000 0x00000000 0x11000180 0x00000000 0x00000180>;
        interrupts = <0x00000000 0x00000056 0x00000008>;
        clocks = <0x00000025 0x0000000b 0x00000025 0x00000026>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x00000067>;
        sda-gpio-id = <0x00000068>;
        gpio_start = <0x10002800>;
        mem_len = <0x00000200>;
        eh_cfg = <0x00000020>;
        pu_cfg = <0x00000060>;
        rsel_cfg = <0x000000a0>;
        aed = <0x0000001a>;
        ch_offset_default = <0x00000100>;
        ch_offset_ccu = <0x00000200>;
        mediatek,hs_only;
        phandle = <0x000000aa>;
    };
    i2c3@1100f000 {
        compatible = "mediatek,i2c";
        id = <0x00000003>;
        reg = <0x00000000 0x1100f000 0x00000000 0x00001000 0x00000000 0x11000300 0x00000000 0x00000100>;
        interrupts = <0x00000000 0x00000057 0x00000008>;
        clocks = <0x00000025 0x0000000b 0x00000025 0x00000026>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x00000032>;
        sda-gpio-id = <0x00000033>;
        gpio_start = <0x10002600>;
        mem_len = <0x00000200>;
        eh_cfg = <0x00000020>;
        pu_cfg = <0x00000090>;
        rsel_cfg = <0x000000b0>;
        aed = <0x0000001a>;
        ch_offset_default = <0x00000100>;
        mediatek,hs_only;
        phandle = <0x000000ab>;
    };
    i2c4@11011000 {
        compatible = "mediatek,i2c";
        id = <0x00000004>;
        reg = <0x00000000 0x11011000 0x00000000 0x00001000 0x00000000 0x11000400 0x00000000 0x00000180>;
        interrupts = <0x00000000 0x00000058 0x00000008>;
        clocks = <0x00000025 0x0000000b 0x00000025 0x00000026>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x00000069>;
        sda-gpio-id = <0x0000006a>;
        gpio_start = <0x10002800>;
        mem_len = <0x00000200>;
        eh_cfg = <0x00000020>;
        pu_cfg = <0x00000060>;
        rsel_cfg = <0x000000a0>;
        aed = <0x0000001a>;
        ch_offset_default = <0x00000100>;
        ch_offset_ccu = <0x00000200>;
        mediatek,hs_only;
        phandle = <0x000000ac>;
    };
    i2c5@11016000 {
        compatible = "mediatek,i2c";
        id = <0x00000005>;
        reg = <0x00000000 0x11016000 0x00000000 0x00001000 0x00000000 0x11000580 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x00000082 0x00000008>;
        clocks = <0x00000025 0x0000000b 0x00000025 0x00000026>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x00000030>;
        sda-gpio-id = <0x00000031>;
        gpio_start = <0x10002600>;
        mem_len = <0x00000200>;
        eh_cfg = <0x00000020>;
        pu_cfg = <0x00000090>;
        rsel_cfg = <0x000000b0>;
        aed = <0x0000001a>;
        mediatek,hs_only;
        phandle = <0x000000ad>;
    };
    i2c6@1100d000 {
        compatible = "mediatek,i2c";
        id = <0x00000006>;
        reg = <0x00000000 0x1100d000 0x00000000 0x00001000 0x00000000 0x11000600 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x00000083 0x00000008>;
        clocks = <0x00000025 0x0000000b 0x00000025 0x00000026>;
        clock-names = "main", "dma";
        clock-div = <0x00000005>;
        scl-gpio-id = <0x000000a1>;
        sda-gpio-id = <0x000000a2>;
        gpio_start = <0x10002c00>;
        mem_len = <0x00000200>;
        eh_cfg = <0x00000020>;
        pu_cfg = <0x00000050>;
        rsel_cfg = <0x00000070>;
        aed = <0x0000001a>;
        ch_offset_default = <0x00000100>;
        ch_offset_ccu = <0x00000200>;
        mediatek,hs_only;
        phandle = <0x000000ae>;
    };
    pwm@11006000 {
        compatible = "mediatek,pwm";
        reg = <0x00000000 0x11006000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x0000004d 0x00000008>;
        clocks = <0x00000025 0x00000010 0x00000025 0x00000011 0x00000025 0x00000012 0x00000025 0x00000013 0x00000025 0x00000014 0x00000025 0x00000030 0x00000025 0x0000000f 0x00000025 0x00000015>;
        clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM5-main", "PWM6-main", "PWM-HCLK-main", "PWM-main";
        phandle = <0x000000af>;
    };
    spi@1100a000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000000>;
        reg = <0x00000000 0x1100a000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000076 0x00000008>;
        clocks = <0x00000026 0x0000000b 0x00000026 0x0000006b 0x00000025 0x0000001b>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000b0>;
    };
    therm_ctrl@1100b000 {
        compatible = "mediatek,therm_ctrl";
        reg = <0x00000000 0x1100b000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000004e 0x00000008>;
        clocks = <0x00000025 0x0000000a>;
        clock-names = "therm-main";
        nvmem = <0x0000003b>;
        nvmem-names = "mtk_efuse";
        nvmem-cells = <0x0000004a 0x0000004b>;
        nvmem-cell-names = "cpu_freq_segment_cell", "thermal_efuse_cell";
    };
    thermal-sensor1 {
        compatible = "mediatek,mtboard-thermistor1";
        io-channels = <0x00000038 0x00000000>;
        io-channel-names = "thermistor-ch0";
        interconnects = <0x00000038 0x00000000>;
        phandle = <0x000000b1>;
    };
    thermal-sensor2 {
        compatible = "mediatek,mtboard-thermistor2";
        io-channels = <0x00000038 0x00000001>;
        io-channel-names = "thermistor-ch1";
        interconnects = <0x00000038 0x00000001>;
        phandle = <0x000000b2>;
    };
    thermal-sensor3 {
        compatible = "mediatek,mtboard-thermistor3";
        io-channels = <0x00000038 0x00000002>;
        io-channel-names = "thermistor-ch2";
        interconnects = <0x00000038 0x00000002>;
        phandle = <0x000000b3>;
    };
    btif@1100c000 {
        compatible = "mediatek,btif";
        reg = <0x00000000 0x1100c000 0x00000000 0x00001000 0x00000000 0x11000880 0x00000000 0x00000080 0x00000000 0x11000900 0x00000000 0x00000080>;
        interrupts = <0x00000000 0x00000070 0x00000008 0x00000000 0x00000084 0x00000008 0x00000000 0x00000085 0x00000008>;
        clocks = <0x00000025 0x0000001a 0x00000025 0x00000026>;
        clock-names = "btifc", "apdmac";
    };
    consys@18002000 {
        compatible = "mediatek,mt6765-consys";
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        reg = <0x00000000 0x18002000 0x00000000 0x00001000 0x00000000 0x10007000 0x00000000 0x00000100 0x00000000 0x10001000 0x00000000 0x00001000 0x00000000 0x10006000 0x00000000 0x00001000 0x00000000 0x18007000 0x00000000 0x00001000 0x00000000 0x180b1000 0x00000000 0x00001000 0x00000000 0x180a3000 0x00000000 0x00001000 0x00000000 0x180a5000 0x00000000 0x00000800 0x00000000 0x180c1000 0x00000000 0x00001000 0x00000000 0x18004000 0x00000000 0x00001000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x1020e000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000010b 0x00000008 0x00000000 0x0000010d 0x00000008 0x00000000 0x0000010e 0x00000001>;
        clocks = <0x00000035 0x00000001>;
        clock-names = "conn";
        pmic = <0x00000030>;
        memory-region = <0x0000004c>;
        phandle = <0x00000021>;
    };
    wifi@18000000 {
        compatible = "mediatek,wifi";
        reg = <0x00000000 0x18000000 0x00000000 0x00100000>;
        interrupts = <0x00000000 0x0000010c 0x00000008>;
        memory-region = <0x0000004d>;
        phandle = <0x000000b4>;
    };
    disp_pwm@1100e000 {
        compatible = "mediatek,disp_pwm";
        reg = <0x00000000 0x1100e000 0x00000000 0x00001000>;
    };
    spi@11010000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000000>;
        reg = <0x00000000 0x11010000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000007a 0x00000008>;
        clocks = <0x00000026 0x0000000b 0x00000026 0x0000006b 0x00000025 0x00000034>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000b5>;
    };
    spi@11012000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000000>;
        reg = <0x00000000 0x11012000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000080 0x00000008>;
        clocks = <0x00000026 0x0000000b 0x00000026 0x0000006b 0x00000025 0x00000037>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000b6>;
    };
    spi@11013000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000000>;
        reg = <0x00000000 0x11013000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000081 0x00000008>;
        clocks = <0x00000026 0x0000000b 0x00000026 0x0000006b 0x00000025 0x00000038>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000b7>;
    };
    spi@11014000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000000>;
        reg = <0x00000000 0x11014000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x0000005f 0x00000008>;
        clocks = <0x00000026 0x0000000b 0x00000026 0x0000006b 0x00000025 0x00000041>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000b8>;
    };
    spi@11015000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x00000000>;
        reg = <0x00000000 0x11015000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000060 0x00000008>;
        clocks = <0x00000026 0x0000000b 0x00000026 0x0000006b 0x00000025 0x00000042>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0x000000b9>;
    };
    imp_iic@11017000 {
        compatible = "mediatek,imp_iic";
        reg = <0x00000000 0x11017000 0x00000000 0x00001000>;
    };
    nfi@11018000 {
        compatible = "mediatek,nfi";
        reg = <0x00000000 0x11018000 0x00000000 0x00001000>;
    };
    nfiecc@11019000 {
        compatible = "mediatek,nfiecc";
        reg = <0x00000000 0x11019000 0x00000000 0x00001000>;
    };
    usb0@11200000 {
        compatible = "mediatek,mt6765-usb20";
        reg = <0x00000000 0x11200000 0x00000000 0x00010000 0x00000000 0x11cc0000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000049 0x00000008>;
        mode = <0x00000002>;
        multipoint = <0x00000001>;
        num_eps = <0x00000010>;
        clocks = <0x00000025 0x00000008 0x00000026 0x00000076 0x00000026 0x00000020>;
        clock-names = "usb0", "usb0_clk_top_sel", "usb0_clk_univpll3_d4";
        pericfg = <0x0000004e>;
        interrupt-names = "mc";
        phys = <0x0000004f 0x00000003>;
        dr_mode = "otg";
        usb-role-switch;
        phandle = <0x00000068>;
    };
    usb-phy@11210000 {
        compatible = "mediatek,generic-tphy-v1";
        reg = <0x00000000 0x11cc0000 0x00000000 0x00000800>;
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        status = "okay";
        phandle = <0x000000ba>;
        usb-phy@11210000 {
            reg = <0x00000000 0x11cc0800 0x00000000 0x00000100>;
            clocks = <0x00000024>;
            clock-names = "ref";
            #phy-cells = <0x00000001>;
            nvmem-cells = <0x00000050>;
            nvmem-cell-names = "intr_cal";
            nvmem-cell-masks = <0x0000001f>;
            status = "okay";
            phandle = <0x0000004f>;
        };
    };
    msdc@11230000 {
        compatible = "mediatek,msdc";
        reg = <0x00000000 0x11230000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x0000004f 0x00000008>;
        index = [00];
        clk_src = [01];
        bus-width = <0x00000008>;
        max-frequency = <0x0bebc200>;
        cap-mmc-highspeed;
        mmc-ddr-1_8v;
        mmc-hs200-1_8v;
        mmc-hs400-1_8v;
        no-sd;
        no-sdio;
        non-removable;
        pinctl = <0x00000051>;
        pinctl_hs400 = <0x00000052>;
        pinctl_hs200 = <0x00000053>;
        register_setting = <0x00000054>;
        host_function = [00];
        bootable;
        status = "okay";
        infracfg = <0x00000025>;
        topckgen = <0x00000026>;
        vmmc-supply = <0x00000055>;
        clocks = <0x00000025 0x0000004c 0x00000025 0x0000001c 0x00000025 0x00000044>;
        clock-names = "msdc0-clock", "msdc0-hclock", "msdc0-aes-clock";
        phandle = <0x000000bb>;
    };
    msdc@11240000 {
        compatible = "mediatek,msdc";
        reg = <0x00000000 0x11240000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x00000050 0x00000008>;
        index = [01];
        clk_src = [02];
        bus-width = <0x00000004>;
        max-frequency = <0x0bebc200>;
        cap-sd-highspeed;
        sd-uhs-sdr12;
        sd-uhs-sdr25;
        sd-uhs-sdr50;
        sd-uhs-sdr104;
        sd-uhs-ddr50;
        no-mmc;
        no-sdio;
        pinctl = <0x00000056>;
        pinctl_sdr104 = <0x00000057>;
        pinctl_sdr50 = <0x00000058>;
        pinctl_ddr50 = <0x00000059>;
        register_setting = <0x0000005a>;
        host_function = [01];
        cd_level = [00];
        cd-gpios = <0x0000001f 0x00000001 0x00000000>;
        status = "okay";
        vmmc-supply = <0x0000005b>;
        vqmmc-supply = <0x0000005c>;
        mediatek,pwrap-regmap = <0x0000002f>;
        clocks = <0x00000025 0x0000004d 0x00000025 0x0000001d>;
        clock-names = "msdc1-clock", "msdc1-hclock";
        phandle = <0x000000bc>;
    };
    msdc@11250000 {
        compatible = "mediatek,msdc2";
        reg = <0x00000000 0x11250000 0x00000000 0x00010000>;
        status = "disable";
        phandle = <0x000000bd>;
    };
    msdc@11260000 {
        compatible = "mediatek,msdc3";
        reg = <0x00000000 0x11250000 0x00000000 0x00010000>;
        status = "disable";
        phandle = <0x000000be>;
    };
    msdc1_ins@0 {
        compatible = "mediatek,mt6765-sdcard-ins";
        phandle = <0x000000bf>;
    };
    msdc0_top@11cd0000 {
        compatible = "mediatek,msdc0_top";
        reg = <0x00000000 0x11cd0000 0x00000000 0x00001000>;
    };
    msdc1_top@11c90000 {
        compatible = "mediatek,msdc1_top";
        reg = <0x00000000 0x11c90000 0x00000000 0x00001000>;
    };
    usb1p_sif@11210000 {
        compatible = "mediatek,usb1p_sif";
        reg = <0x00000000 0x11210000 0x00000000 0x00010000>;
    };
    audclk@11220000 {
        compatible = "mediatek,mt6765-audsys", "syscon";
        reg = <0x00000000 0x11220000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x0000005e>;
    };
    audio@11220000 {
        compatible = "mediatek,audio", "syscon";
        reg = <0x00000000 0x11220000 0x00000000 0x00001000>;
        mediatek,btcvsd_snd = <0x0000005d>;
        phandle = <0x000000c0>;
    };
    mt_soc_dl1_pcm@11220000 {
        compatible = "mediatek,mt_soc_pcm_dl1";
        reg = <0x00000000 0x11220000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000099 0x00000008>;
        clocks = <0x0000005e 0x00000000 0x0000005e 0x00000004 0x0000005e 0x00000005 0x0000005e 0x00000003 0x0000005e 0x00000001 0x0000005e 0x00000002 0x0000005e 0x00000006 0x00000025 0x0000002b 0x00000025 0x00000033 0x00000026 0x0000006f 0x00000026 0x00000070 0x00000026 0x00000003 0x00000026 0x00000071 0x00000026 0x00000029 0x00000026 0x00000072 0x00000026 0x0000002c 0x00000003 0x00000008 0x00000024>;
        clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_apll22m_clk", "aud_apll1_tuner_clk", "aud_tml_clk", "aud_infra_clk", "mtkaif_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_sys_pll1_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_eng1", "top_apll1_d8", "apmixed_apll1", "top_clk26m_clk";
        phandle = <0x000000c1>;
    };
    audio_sram@11221000 {
        compatible = "mediatek,audio_sram";
        reg = <0x00000000 0x11221000 0x00000000 0x00009000>;
    };
    mtk-btcvsd-snd@18050000 {
        compatible = "mediatek,mtk-btcvsd-snd";
        reg = <0x00000000 0x18050000 0x00000000 0x00001000 0x00000000 0x18080000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x0000010a 0x00000008>;
        mediatek,infracfg = <0x00000025>;
        mediatek,offset = <0x00000f00 0x00000800 0x00000140 0x00000144 0x00000148>;
        disable_write_silence = <0x00000000>;
        phandle = <0x0000005d>;
    };
    mipi_rx_ana_csi0a@11c10000 {
        compatible = "mediatek,mt6765-mipi0a", "syscon";
        reg = <0x00000000 0x11c10000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000065>;
    };
    mipi_rx_ana_csi0b@11c11000 {
        compatible = "mediatek,mt6765-mipi0b", "syscon";
        reg = <0x00000000 0x11c11000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x000000c2>;
    };
    mipi_rx_ana_csi1a@11c12000 {
        compatible = "mediatek,mt6765-mipi1a", "syscon";
        reg = <0x00000000 0x11c12000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x000000c3>;
    };
    mipi_rx_ana_csi1b@11c13000 {
        compatible = "mediatek,mt6765-mipi1b", "syscon";
        reg = <0x00000000 0x11c13000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x000000c4>;
    };
    mipi_rx_ana_csi2a@11c14000 {
        compatible = "mediatek,mt6765-mipi2a", "syscon";
        reg = <0x00000000 0x11c14000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x000000c5>;
    };
    mipi_rx_ana_csi2b@11c15000 {
        compatible = "mediatek,mt6765-mipi2b", "syscon";
        reg = <0x00000000 0x11c15000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x000000c6>;
    };
    efuse@11c50000 {
        compatible = "mediatek,devinfo";
        reg = <0x00000000 0x11c50000 0x00000000 0x00010000>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        phandle = <0x0000003b>;
        segment@78 {
            reg = <0x00000078 0x00000004>;
            phandle = <0x00000039>;
        };
        segment@1c {
            reg = <0x0000001c 0x00000004>;
            phandle = <0x0000004a>;
        };
        segment@190 {
            reg = <0x00000190 0x0000000c>;
            phandle = <0x0000004b>;
        };
        ly@210 {
            reg = <0x00000210 0x00000004>;
            phandle = <0x0000003a>;
        };
        u2_phy_data@1ac {
            reg = <0x000001ac 0x00000004>;
            phandle = <0x00000050>;
        };
    };
    mipi_tx0@11c80000 {
        compatible = "mediatek,mipi_tx0";
        reg = <0x00000000 0x11c80000 0x00000000 0x00010000>;
    };
    msdc1_pad_macro@11c90000 {
        compatible = "mediatek,msdc1_pad_macro";
        reg = <0x00000000 0x11c90000 0x00000000 0x00010000>;
    };
    msdc0_pad_macro@11cd0000 {
        compatible = "mediatek,msdc0_pad_macro";
        reg = <0x00000000 0x11cd0000 0x00000000 0x00010000>;
    };
    mfg_doma@13000000 {
        compatible = "mediatek,doma";
        reg = <0x00000000 0x13000000 0x00000000 0x00080000>;
        interrupts = <0x00000000 0x00000103 0x00000008>;
        interrupt-names = "RGX";
        clock-frequency = <0x21f98280>;
        ged-supply = <0x0000005f>;
        phandle = <0x000000c7>;
    };
    mfg_cfg@13ffe000 {
        compatible = "mediatek,mfgcfg", "syscon";
        reg = <0x00000000 0x13ffe000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x000000c8>;
    };
    gpufreq {
        compatible = "mediatek,mt6765-gpufreq";
        clocks = <0x00000026 0x00000064 0x00000026 0x00000026 0x00000024 0x00000035 0x00000008 0x00000035 0x00000004 0x00000035 0x00000007>;
        clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0";
        nvmem-cells = <0x00000039>;
        nvmem-cell-names = "efuse_segment_cell";
        vcore-supply = <0x00000037>;
        phandle = <0x00000060>;
    };
    ged {
        compatible = "mediatek,ged";
        gpufreq-supply = <0x00000060>;
        phandle = <0x0000005f>;
    };
    mmsys_config@14000000 {
        compatible = "mediatek,mt6765-mmsys_config", "syscon";
        reg = <0x00000000 0x14000000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000e3 0x00000008>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000061>;
    };
    dispsys_config@14000000 {
        compatible = "mediatek,mmsys_config", "syscon";
        reg = <0x00000000 0x14000000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000ab 0x00000008>;
        clocks = <0x00000061 0x00000017 0x00000061 0x0000001a 0x00000061 0x0000001b>;
        clock-names = "CAM_MDP", "IMG_DL_RELAY", "IMG_DL_ASYNC_TOP";
        phandle = <0x0000003c>;
    };
    nfc {
        compatible = "mediatek,nfc-gpio-v2";
        gpio-rst = <0x000000ac>;
        gpio-rst-std = <0x0000001f 0x000000ac 0x00000000>;
        gpio-irq = <0x0000000a>;
        gpio-irq-std = <0x0000001f 0x0000000a 0x00000000>;
        phandle = <0x000000c9>;
    };
    irq_nfc {
        compatible = "mediatek,irq_nfc-eint";
        phandle = <0x000000ca>;
    };
    mtee_svp {
        compatible = "medaitek,svp";
        phandle = <0x000000cb>;
    };
    disp_mutex0@14001000 {
        compatible = "mediatek,disp_mutex0";
        reg = <0x00000000 0x14001000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000d2 0x00000008>;
        phandle = <0x00000045>;
    };
    smi_common@14002000 {
        compatible = "mediatek,smi_common";
        reg = <0x00000000 0x14002000 0x00000000 0x00001000>;
        mmsys_config = <0x0000003c>;
        clocks = <0x00000035 0x00000003 0x00000061 0x00000015 0x00000061 0x00000016 0x00000061 0x00000013 0x00000026 0x00000062 0x00000026 0x00000021 0x00000026 0x00000017 0x00000026 0x00000022>;
        clock-names = "mtcmos-mm", "smi-common-gals-comm0", "smi-common-gals-comm1", "smi-common", "mmdvfs_clk_mm_sel_ck", "mmdvfs_clk_mmpll_ck", "mmdvfs_clk_univpll1_d2_ck", "mmdvfs_clk_mmpll_d2_ck";
        mediatek,smi-id = <0x00000004>;
        mediatek,smi-cnt = <0x00000005>;
        phandle = <0x000000cc>;
    };
    mmdvfs_pmqos {
        compatible = "mediatek,mmdvfs_pmqos";
        mm_step0 = <0x000001c9 0x00000001 0x00000000 0x00000001>;
        mm_step1 = <0x00000138 0x00000001 0x00000000 0x00000002>;
        mm_step2 = <0x000000e4 0x00000001 0x00000000 0x00000003>;
        vopp_steps = <0x00000000 0x00000001 0x00000003>;
        disp_freq = "mm_step0", "mm_step1", "mm_step2";
        mdp_freq = "mm_step0", "mm_step1", "mm_step2";
        cam_freq = "mm_step0", "mm_step1", "mm_step2";
        img_freq = "mm_step0", "mm_step1", "mm_step2";
        vdec_freq = "mm_step0", "mm_step1", "mm_step2";
        venc_freq = "mm_step0", "mm_step1", "mm_step2";
        clocks = <0x00000026 0x00000062 0x00000026 0x00000021 0x00000026 0x00000017 0x00000026 0x00000022>;
        clock-names = "mmdvfs_clk_mm_sel_ck", "mmdvfs_clk_mmpll_ck", "mmdvfs_clk_univpll1_d2_ck", "mmdvfs_clk_mmpll_d2_ck";
    };
    imgsys_clk@15020000 {
        compatible = "mediatek,mt6765-imgsys", "syscon";
        reg = <0x00000000 0x15020000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000062>;
    };
    imgsys@15020000 {
        compatible = "mediatek,imgsys", "syscon";
        reg = <0x00000000 0x15020000 0x00000000 0x00001000>;
        clocks = <0x00000035 0x00000003 0x00000035 0x00000005 0x00000035 0x00000009 0x00000062 0x00000001 0x00000063 0x00000002 0x00000063 0x00000003 0x00000063 0x00000005 0x00000063 0x00000006 0x00000063 0x00000007>;
        clock-names = "ISP_SCP_SYS_DIS", "ISP_SCP_SYS_ISP", "ISP_SCP_SYS_CAM", "ISP_CLK_IMG_DIP", "ISP_CLK_CAM", "ISP_CLK_CAMTG", "ISP_CLK_CAMSV0", "ISP_CLK_CAMSV1", "ISP_CLK_CAMSV2";
    };
    dip1@15022000 {
        compatible = "mediatek,dip1";
        reg = <0x00000000 0x15022000 0x00000000 0x00003000>;
        interrupts = <0x00000000 0x000000ff 0x00000008>;
    };
    dpe@15028000 {
        compatible = "mediatek,dpe";
        reg = <0x00000000 0x15028000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000100 0x00000008>;
        clocks = <0x00000062 0x00000003>;
        clock-names = "DPE_CG_IMG_DPE";
    };
    smi_larb0@14003000 {
        cell-index = <0x00000000>;
        compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
        reg = <0x00000000 0x14003000 0x00000000 0x00001000>;
        mediatek,larb-id = <0x00000000>;
        clocks = <0x00000035 0x00000003 0x00000061 0x00000014>;
        clock-names = "mtcmos-mm", "mm-larb0";
        mediatek,smi-id = <0x00000000>;
        phandle = <0x000000cd>;
    };
    mdp_rdma0@14004000 {
        compatible = "mediatek,mdp_rdma0";
        reg = <0x00000000 0x14004000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000d3 0x00000008>;
        clocks = <0x00000061 0x00000000>;
        clock-names = "MDP_RDMA0";
        phandle = <0x0000003d>;
    };
    mdp_ccorr0@14005000 {
        compatible = "mediatek,mdp_ccorr0";
        reg = <0x00000000 0x14005000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000e2 0x00000008>;
        clocks = <0x00000061 0x00000001>;
        clock-names = "MDP_CCORR";
        phandle = <0x00000044>;
    };
    mdp_rsz0@14006000 {
        compatible = "mediatek,mdp_rsz0";
        reg = <0x00000000 0x14006000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000d4 0x00000008>;
        clocks = <0x00000061 0x00000002>;
        clock-names = "MDP_RSZ0";
        phandle = <0x0000003e>;
    };
    mdp_rsz1@14007000 {
        compatible = "mediatek,mdp_rsz1";
        reg = <0x00000000 0x14007000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000d5 0x00000008>;
        clocks = <0x00000061 0x00000003>;
        clock-names = "MDP_RSZ1";
        phandle = <0x0000003f>;
    };
    mdp_wdma0@14008000 {
        compatible = "mediatek,mdp_wdma0";
        reg = <0x00000000 0x14008000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000d8 0x00000008>;
        clocks = <0x00000061 0x00000006>;
        clock-names = "MDP_WDMA";
        phandle = <0x00000040>;
    };
    mdp_wrot0@14009000 {
        compatible = "mediatek,mdp_wrot0";
        reg = <0x00000000 0x14009000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000d7 0x00000008>;
        clocks = <0x00000061 0x00000005>;
        clock-names = "MDP_WROT0";
        phandle = <0x00000041>;
    };
    mdp_tdshp0@1400a000 {
        compatible = "mediatek,mdp_tdshp0";
        reg = <0x00000000 0x1400a000 0x00000000 0x00001000>;
        clocks = <0x00000061 0x00000004>;
        clock-names = "MDP_TDSHP";
        phandle = <0x00000042>;
    };
    disp_ovl0@1400b000 {
        compatible = "mediatek,disp_ovl0";
        reg = <0x00000000 0x1400b000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000d9 0x00000008>;
    };
    disp_ovl0_2l@1400c000 {
        compatible = "mediatek,disp_ovl0_2l";
        reg = <0x00000000 0x1400c000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000e5 0x00000008>;
    };
    disp_rdma0@1400d000 {
        compatible = "mediatek,disp_rdma0";
        reg = <0x00000000 0x1400d000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000da 0x00000008>;
    };
    disp_wdma0@1400e000 {
        compatible = "mediatek,disp_wdma0";
        reg = <0x00000000 0x1400e000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000db 0x00000008>;
    };
    disp_color0@1400f000 {
        compatible = "mediatek,disp_color0";
        reg = <0x00000000 0x1400f000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000dc 0x00000008>;
        clocks = <0x00000061 0x0000000c>;
        clock-names = "MDP_COLOR";
        phandle = <0x00000043>;
    };
    disp_ccorr0@14010000 {
        compatible = "mediatek,disp_ccorr0";
        reg = <0x00000000 0x14010000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000dd 0x00000008>;
    };
    disp_aal0@14011000 {
        compatible = "mediatek,disp_aal0";
        reg = <0x00000000 0x14011000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000de 0x00000008>;
    };
    disp_gamma0@14012000 {
        compatible = "mediatek,disp_gamma0";
        reg = <0x00000000 0x14012000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000df 0x00000008>;
    };
    disp_dither0@14013000 {
        compatible = "mediatek,disp_dither0";
        reg = <0x00000000 0x14013000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000e0 0x00000008>;
    };
    dsi0@14014000 {
        compatible = "mediatek,dsi0";
        reg = <0x00000000 0x14014000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000e1 0x00000008>;
    };
    disp_rsz0@14015000 {
        compatible = "mediatek,disp_rsz0";
        reg = <0x00000000 0x14015000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000114 0x00000008>;
    };
    mtkfb@0 {
        compatible = "mediatek,mtkfb";
        phandle = <0x000000ce>;
    };
    dispsys {
        compatible = "mediatek,dispsys";
        clocks = <0x00000035 0x00000003 0x00000061 0x00000013 0x00000061 0x00000014 0x00000061 0x00000015 0x00000061 0x00000016 0x00000061 0x00000007 0x00000061 0x00000008 0x00000061 0x0000000a 0x00000061 0x0000000b 0x00000061 0x0000000c 0x00000061 0x0000000d 0x00000061 0x0000000e 0x00000061 0x0000000f 0x00000061 0x00000010 0x00000061 0x00000011 0x00000061 0x0000001c 0x00000061 0x0000001d 0x00000061 0x00000009 0x00000003 0x00000015 0x00000026 0x00000073 0x00000025 0x00000031 0x00000024 0x00000026 0x0000001b 0x00000026 0x0000002e 0x00000026 0x00000030>;
        clock-names = "MMSYS_MTCMOS", "MMSYS_SMI_COMMON", "MMSYS_SMI_LARB0", "MMSYS_GALS_COMM0", "MMSYS_GALS_COMM1", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0_MM_CK", "MMSYS_DSI0_IF_CK", "MMSYS_26M", "MMSYS_DISP_RSZ0", "APMIXED_MIPI_26M", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_UNIVPLL2_D4", "TOP_ULPOSC1_D2", "TOP_ULPOSC1_D8";
    };
    dsi_te {
        compatible = "mediatek, DSI_TE-eint";
        status = "disabled";
        phandle = <0x000000cf>;
    };
    smi_larb2@15021000 {
        cell-index = <0x00000002>;
        compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
        reg = <0x00000000 0x15021000 0x00000000 0x00001000>;
        mediatek,larb-id = <0x00000002>;
        clocks = <0x00000035 0x00000005 0x00000061 0x00000018 0x00000062 0x00000000>;
        clock-names = "mtcmos-isp", "gals-img2mm", "img-larb2";
        mediatek,smi-id = <0x00000002>;
        phandle = <0x000000d0>;
    };
    fdvt@1502b000 {
        compatible = "mediatek,fdvt";
        reg = <0x00000000 0x1502b000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x00000102 0x00000008>;
        clocks = <0x00000062 0x00000002>;
        clock-names = "FD_CLK_IMG_FDVT";
    };
    vcodecsys@17000000 {
        compatible = "mediatek,mt6765-vcodecsys", "syscon";
        reg = <0x00000000 0x17000000 0x00000000 0x00010000>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000064>;
    };
    venc_gcon@17000000 {
        compatible = "mediatek,venc_gcon", "syscon";
        reg = <0x00000000 0x17000000 0x00000000 0x00010000>;
        clocks = <0x00000035 0x00000003 0x00000035 0x0000000a 0x00000061 0x00000015 0x00000061 0x00000016 0x00000061 0x00000013 0x00000064 0x00000003 0x00000064 0x00000001>;
        clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VCODEC", "MT_CG_MM_SMI_COMM0", "MT_CG_MM_SMI_COMM1", "MT_CG_MM_SMI_COMMON", "MT_CG_VDEC", "MT_CG_VENC";
        phandle = <0x000000d1>;
    };
    smi_larb1@17010000 {
        cell-index = <0x00000001>;
        compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
        reg = <0x00000000 0x17010000 0x00000000 0x00001000>;
        mediatek,larb-id = <0x00000001>;
        clocks = <0x00000035 0x0000000a 0x00000064 0x00000001>;
        clock-names = "mtcmos-vcodec", "venc-larb1";
        mediatek,smi-id = <0x00000001>;
        phandle = <0x000000d2>;
    };
    venc@17020000 {
        compatible = "mediatek,venc";
        reg = <0x00000000 0x17020000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x000000e6 0x00000008>;
    };
    venc_jpg@17030000 {
        compatible = "mediatek,venc_jpg";
        reg = <0x00000000 0x17030000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x000000e8 0x00000008>;
        clocks = <0x00000064 0x00000002>;
        clock-names = "MT_CG_VENC_JPGENC";
    };
    vdec@17040000 {
        compatible = "mediatek,vdec";
        reg = <0x00000000 0x17040000 0x00000000 0x00010000>;
        interrupts = <0x00000000 0x000000e9 0x00000008>;
    };
    mbist@17050000 {
        compatible = "mediatek,mbist";
        reg = <0x00000000 0x17050000 0x00000000 0x00010000>;
    };
    camsys@1a000000 {
        compatible = "mediatek,mt6765-camsys", "syscon";
        reg = <0x00000000 0x1a000000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x00000063>;
    };
    camsysisp@1a000000 {
        compatible = "mediatek,camsys", "syscon";
        reg = <0x00000000 0x1a000000 0x00000000 0x00001000>;
        #clock-cells = <0x00000001>;
        phandle = <0x000000d3>;
    };
    smi_larb3@1a002000 {
        cell-index = <0x00000003>;
        compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
        reg = <0x00000000 0x1a002000 0x00000000 0x00001000>;
        mediatek,larb-id = <0x00000003>;
        clocks = <0x00000035 0x00000009 0x00000061 0x00000019 0x00000063 0x00000000>;
        clock-names = "mtcmos-cam", "gals-cam2mm", "cam-larb3";
        mediatek,smi-id = <0x00000003>;
        phandle = <0x000000d4>;
    };
    cam1@1a003000 {
        compatible = "mediatek,cam1";
        reg = <0x00000000 0x1a003000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000eb 0x00000008>;
    };
    cam2@1a004000 {
        compatible = "mediatek,cam2";
        reg = <0x00000000 0x1a004000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000ec 0x00000008>;
    };
    cam3@1a005000 {
        compatible = "mediatek,cam3";
        reg = <0x00000000 0x1a005000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000ed 0x00000008>;
    };
    cam_set@1a00b000 {
        compatible = "mediatek,cam_set";
        reg = <0x00000000 0x1a00b000 0x00000000 0x00001000>;
    };
    cama_set@1a00c000 {
        compatible = "mediatek,cama_set";
        reg = <0x00000000 0x1a00c000 0x00000000 0x00001000>;
    };
    camb_set@1a00d000 {
        compatible = "mediatek,camb_set";
        reg = <0x00000000 0x1a00d000 0x00000000 0x00001000>;
    };
    cam_inner@1a013000 {
        compatible = "mediatek,cam_inner";
        reg = <0x00000000 0x1a013000 0x00000000 0x00001000>;
    };
    cama_inner@1a014000 {
        compatible = "mediatek,cama_inner";
        reg = <0x00000000 0x1a014000 0x00000000 0x00001000>;
    };
    camb_inner@1a015000 {
        compatible = "mediatek,camb_inner";
        reg = <0x00000000 0x1a015000 0x00000000 0x00001000>;
    };
    cam_clear@1a01b000 {
        compatible = "mediatek,cam_clear";
        reg = <0x00000000 0x1a01b000 0x00000000 0x00001000>;
    };
    cama_clear@1a01c000 {
        compatible = "mediatek,cama_clear";
        reg = <0x00000000 0x1a01c000 0x00000000 0x00001000>;
    };
    camb_clear@1a01d000 {
        compatible = "mediatek,camb_clear";
        reg = <0x00000000 0x1a01d000 0x00000000 0x00001000>;
    };
    cama_ext@1a024000 {
        compatible = "mediatek,cama_ext";
        reg = <0x00000000 0x1a024000 0x00000000 0x00001000>;
    };
    camb_ext@1a025000 {
        compatible = "mediatek,camb_ext";
        reg = <0x00000000 0x1a025000 0x00000000 0x00001000>;
    };
    seninf1@1a040000 {
        compatible = "mediatek,seninf1";
        reg = <0x00000000 0x1a040000 0x00000000 0x00001000>;
    };
    seninf2@1a041000 {
        compatible = "mediatek,seninf2";
        reg = <0x00000000 0x1a041000 0x00000000 0x00001000>;
    };
    seninf3@1a042000 {
        compatible = "mediatek,seninf3";
        reg = <0x00000000 0x1a042000 0x00000000 0x00001000>;
    };
    seninf4@1a043000 {
        compatible = "mediatek,seninf4";
        reg = <0x00000000 0x1a043000 0x00000000 0x00001000>;
    };
    kd_camera_hw1@1a040000 {
        compatible = "mediatek,camera_hw";
        reg = <0x00000000 0x1a040000 0x00000000 0x00001000>;
        clocks = <0x00000026 0x00000066 0x00000026 0x00000067 0x00000026 0x00000068 0x00000026 0x00000069 0x00000026 0x00000014 0x00000026 0x00000013 0x00000026 0x0000001d 0x00000026 0x00000011 0x00000026 0x0000001c 0x00000026 0x00000012 0x00000024 0x00000063 0x00000004 0x00000003 0x0000000e 0x00000003 0x00000012 0x00000065 0x00000000 0x00000026 0x0000007d 0x00000026 0x0000001a 0x00000035 0x00000009>;
        clock-names = "CLK_TOP_CAMTG_SEL", "CLK_TOP_CAMTG1_SEL", "CLK_TOP_CAMTG2_SEL", "CLK_TOP_CAMTG3_SEL", "CLK_MCLK_6M", "CLK_MCLK_12M", "CLK_MCLK_13M", "CLK_MCLK_48M", "CLK_MCLK_52M", "CLK_MCLK_24M", "CLK_MCLK_26M", "CLK_CAM_SENINF_CG", "CLK_MIPI_C0_26M_CG", "CLK_MIPI_C1_26M_CG", "CLK_MIPI_ANA_0A_CG", "CLK_TOP_CAMTM_SEL_CG", "CLK_TOP_CAMTM_208_CG", "CLK_SCP_SYS_CAM";
        phandle = <0x000000d5>;
    };
    camsv1@1a050000 {
        compatible = "mediatek,camsv1";
        reg = <0x00000000 0x1a050000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000f3 0x00000008>;
    };
    camsv2@1a051000 {
        compatible = "mediatek,camsv2";
        reg = <0x00000000 0x1a051000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000f4 0x00000008>;
    };
    camsv3@1a052000 {
        compatible = "mediatek,camsv3";
        reg = <0x00000000 0x1a052000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000f1 0x00000008>;
    };
    camsv4@1a053000 {
        compatible = "mediatek,camsv4";
        reg = <0x00000000 0x1a053000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000f2 0x00000008>;
    };
    camera_af_hw_node {
        compatible = "mediatek,camera_af_lens";
        phandle = <0x000000d6>;
    };
    flashlight_core {
        compatible = "mediatek,flashlight_core";
        phandle = <0x000000d7>;
    };
    flashlights_mt6370 {
        compatible = "mediatek,flashlights_mt6370";
        decouple = <0x00000000>;
        phandle = <0x000000d8>;
        channel@1 {
            type = <0x00000000>;
            ct = <0x00000000>;
            part = <0x00000000>;
        };
        channel@2 {
            type = <0x00000000>;
            ct = <0x00000001>;
            part = <0x00000000>;
        };
    };
    gps {
        compatible = "mediatek,gps";
    };
    ccu@1a0b1000 {
        compatible = "mediatek,ccu";
        reg = <0x00000000 0x1a0b1000 0x00000000 0x00001000>;
        interrupts = <0x00000000 0x000000f6 0x00000008>;
        clocks = <0x00000063 0x00000008 0x00000035 0x00000009>;
        clock-names = "CCU_CLK_CAM_CCU", "CAM_PWR";
    };
    lk_charger {
        compatible = "mediatek,lk_charger";
        enable_anime;
        enable_pe_plus;
        enable_pd20_reset;
        power_path_support;
        max_charger_voltage = <0x00632ea0>;
        fast_charge_voltage = <0x002dc6c0>;
        usb_charger_current = <0x0007a120>;
        ac_charger_current = <0x000f4240>;
        ac_charger_input_current = <0x000f4240>;
        non_std_ac_charger_current = <0x0007a120>;
        charging_host_charger_current = <0x000f4240>;
        ta_ac_charger_current = <0x000f4240>;
        pd_charger_current = <0x000f4240>;
        temp_t4_threshold = <0x00000037>;
        temp_t3_threshold = <0x0000002d>;
        temp_t1_threshold = <0x00000000>;
        phandle = <0x000000d9>;
    };
    pe {
        compatible = "mediatek,charger,pe";
        gauge = <0x00000066>;
        pe_ichg_level_threshold = <0x000f4240>;
        ta_start_battery_soc = <0x00000000>;
        ta_stop_battery_soc = <0x00000055>;
        min_charger_voltage = <0x00432380>;
        ta_ac_12v_input_current = <0x000f4240>;
        ta_ac_9v_input_current = <0x000f4240>;
        ta_ac_7v_input_current = <0x000f4240>;
        pe_charger_current = <0x000f4240>;
        phandle = <0x000000da>;
    };
    pe2 {
        compatible = "mediatek,charger,pe2";
        gauge = <0x00000066>;
        pe20_ichg_level_threshold = <0x000f4240>;
        ta_start_battery_soc = <0x00000000>;
        ta_stop_battery_soc = <0x00000055>;
        min_charger_voltage = <0x00432380>;
        cable_imp_threshold = <0x000002bb>;
        vbat_cable_imp_threshold = <0x003b8260>;
        sc_input_current = <0x000f4240>;
        sc_charger_current = <0x000f4240>;
        dcs_input_current = <0x000f4240>;
        dcs_chg1_charger_current = <0x0007a120>;
        dcs_chg2_charger_current = <0x0007a120>;
        dual_polling_ieoc = <0x0006ddd0>;
        slave_mivr_diff = <0x000186a0>;
        phandle = <0x000000db>;
    };
    pdc {
        compatible = "mediatek,charger,pd";
        gauge = <0x00000066>;
        min_charger_voltage = <0x00432380>;
        pd_vbus_low_bound = <0x004c4b40>;
        pd_vbus_upper_bound = <0x03938700>;
        vsys_watt = <0x004c4b40>;
        ibus_err = <0x0000000e>;
        pd_stop_battery_soc = <0x00000050>;
        sc_input_current = <0x000f4240>;
        sc_charger_current = <0x000f4240>;
        dcs_input_current = <0x000f4240>;
        dcs_chg1_charger_current = <0x0007a120>;
        dcs_chg2_charger_current = <0x0007a120>;
        dual_polling_ieoc = <0x0006ddd0>;
        slave_mivr_diff = <0x000186a0>;
        phandle = <0x000000dc>;
    };
    pe4 {
        compatible = "mediatek,charger,pe4";
        gauge = <0x00000066>;
        min_charger_voltage = <0x00432380>;
        pe40_stop_battery_soc = <0x00000050>;
        high_temp_to_leave_pe40 = <0x0000002e>;
        high_temp_to_enter_pe40 = <0x00000027>;
        low_temp_to_leave_pe40 = <0x0000000a>;
        low_temp_to_enter_pe40 = <0x00000010>;
        ibus_err = <0x0000000e>;
        pe40_r_cable_1a_lower = <0x000001f4>;
        pe40_r_cable_2a_lower = <0x0000015f>;
        pe40_r_cable_3a_lower = <0x000000f0>;
        sc_input_current = <0x000f4240>;
        sc_charger_current = <0x000f4240>;
        dcs_input_current = <0x000f4240>;
        dcs_chg1_charger_current = <0x0007a120>;
        dcs_chg2_charger_current = <0x0007a120>;
        dual_polling_ieoc = <0x0006ddd0>;
        slave_mivr_diff = <0x000186a0>;
        phandle = <0x000000dd>;
    };
    charger {
        compatible = "mediatek,charger";
        gauge = <0x00000066>;
        charger = <0x00000029>;
        bootmode = <0x0000002a>;
        pmic = <0x00000030>;
        algorithm_name = "Basic";
        charger_configuration = <0x00000000>;
        battery_cv = <0x00432380>;
        max_charger_voltage = <0x005b8d80>;
        min_charger_voltage = <0x00401640>;
        enable_sw_jeita;
        jeita_temp_above_t4_cc = <0x00000000>;
        jeita_temp_t3_to_t4_cc = <0x0007a120>;
        jeita_temp_t2_to_t3_cc = <0x000f4240>;
        jeita_temp_t1_to_t2_cc = <0x000f4240>;
        jeita_temp_t0_to_t1_cc = <0x000f4240>;
        jeita_temp_below_t0_cc = <0x00000000>;
        jeita_temp_above_t4_cv = <0x00401640>;
        jeita_temp_t3_to_t4_cv = <0x00401640>;
        jeita_temp_t2_to_t3_cv = <0x00432380>;
        jeita_temp_t1_to_t2_cv = <0x00432380>;
        jeita_temp_t0_to_t1_cv = <0x00432380>;
        jeita_temp_below_t0_cv = <0x00432380>;
        temp_t4_thres = <0x00000037>;
        temp_t4_thres_minus_x_degree = <0x00000034>;
        temp_t3_thres = <0x0000002d>;
        temp_t3_thres_minus_x_degree = <0x0000002b>;
        temp_t2_thres = <0x0000000f>;
        temp_t2_thres_plus_x_degree = <0x00000012>;
        temp_t1_thres = <0x00000005>;
        temp_t1_thres_plus_x_degree = <0x00000008>;
        temp_t0_thres = <0x00000000>;
        temp_t0_thres_plus_x_degree = <0x00000003>;
        temp_neg_10_thres = <0xfffffff6>;
        enable_min_charge_temp;
        min_charge_temp = <0x00000000>;
        min_charge_temp_plus_x_degree = <0x00000003>;
        max_charge_temp = <0x00000037>;
        max_charge_temp_minus_x_degree = <0x00000034>;
        usb_charger_current = <0x0007a120>;
        ac_charger_current = <0x000f4240>;
        ac_charger_input_current = <0x000f4240>;
        charging_host_charger_current = <0x000f4240>;
        enable_dynamic_mivr;
        min_charger_voltage_1 = <0x00432380>;
        min_charger_voltage_2 = <0x00401640>;
        max_dmivr_charger_current = <0x000f4240>;
        phandle = <0x0000002e>;
    };
    pd_adapter {
        compatible = "mediatek,pd_adapter";
        adapter_name = "pd_adapter";
        phandle = <0x000000de>;
    };
    extcon_usb {
        compatible = "mediatek,extcon-usb";
        charger = <0x00000029>;
        vbus-supply = <0x00000067>;
        vbus-voltage = <0x004c4b40>;
        vbus-current = <0x0007a120>;
        dev-conn = <0x00000068>;
        mediatek,bypss-typec-sink = <0x00000001>;
        phandle = <0x000000df>;
    };
    rt9465_slave_chr {
        compatible = "richtek,rt9465";
        status = "disabled";
        phandle = <0x000000e0>;
    };
    rt-pd-manager {
        compatible = "mediatek,rt-pd-manager";
    };
    mt6370_pmu_eint {
        phandle = <0x000000e1>;
    };
    mt6370_pd_eint {
        phandle = <0x000000e2>;
    };
    irtx_pwm {
        compatible = "mediatek,irtx-pwm";
        pwm_ch = <0x00000000>;
        pwm_data_invert = <0x00000000>;
        phandle = <0x000000e3>;
    };
    odm {
        compatible = "simple-bus";
        phandle = <0x000000e4>;
    };
    memory-ssmr-features {
        compatible = "mediatek,memory-ssmr-features";
        2d_fr-size = <0x00000000 0x08000000>;
        prot-region-based-size = <0x00000000 0x08000000>;
        phandle = <0x000000e5>;
    };
    ssmr {
        compatible = "mediatek,trusted_mem";
        memory-region = <0x00000069>;
    };
    radio_md_cfg {
        compatible = "mediatek,radio_md_cfg";
        phandle = <0x000000e6>;
    };
    dynamic_options {
        compatible = "mediatek,dynamic_options";
        phandle = <0x000000e7>;
    };
    audio_snd_card {
        compatible = "mediatek,audio_snd_card";
    };
    mt_soc_deep_buffer_dl_pcm {
        compatible = "mediatek,mt_soc_pcm_deep_buffer_dl";
    };
    mt_soc_ul1_pcm {
        compatible = "mediatek,mt_soc_pcm_capture";
    };
    mt_soc_voice_md1 {
        compatible = "mediatek,mt_soc_pcm_voice_md1";
    };
    mt_soc_uldlloopback_pcm {
        compatible = "mediatek,mt_soc_pcm_uldlloopback";
    };
    mt_soc_i2s0_pcm {
        compatible = "mediatek,mt_soc_pcm_dl1_i2s0";
    };
    mt_soc_mrgrx_pcm {
        compatible = "mediatek,mt_soc_pcm_mrgrx";
    };
    mt_soc_mrgrx_awb_pcm {
        compatible = "mediatek,mt_soc_pcm_mrgrx_awb";
    };
    mt_soc_fm_i2s_pcm {
        compatible = "mediatek,mt_soc_pcm_fm_i2s";
    };
    mt_soc_fm_i2s_awb_pcm {
        compatible = "mediatek,mt_soc_pcm_fm_i2s_awb";
    };
    mt_soc_i2s0dl1_pcm {
        compatible = "mediatek,mt_soc_pcm_dl1_i2s0dl1";
    };
    mt_soc_dl1_awb_pcm {
        compatible = "mediatek,mt_soc_pcm_dl1_awb";
    };
    mt_soc_voice_md1_bt {
        compatible = "mediatek,mt_soc_pcm_voice_md1_bt";
    };
    mt_soc_voip_bt_out {
        compatible = "mediatek,mt_soc_pcm_dl1_bt";
    };
    mt_soc_voip_bt_in {
        compatible = "mediatek,mt_soc_pcm_bt_dai";
    };
    mt_soc_tdmrx_pcm {
        compatible = "mediatek,mt_soc_tdm_capture";
    };
    mt_soc_fm_mrgtx_pcm {
        compatible = "mediatek,mt_soc_pcm_fmtx";
    };
    mt_soc_ul2_pcm {
        compatible = "mediatek,mt_soc_pcm_capture2";
    };
    mt_soc_i2s0_awb_pcm {
        compatible = "mediatek,mt_soc_pcm_i2s0_awb";
    };
    mt_soc_voice_md2 {
        compatible = "mediatek,mt_soc_pcm_voice_md2";
    };
    mt_soc_pcm_dl1_scp_spk {
        compatible = "mediatek,mt_soc_pcm_dl1_scp_spk";
    };
    mt_soc_pcm_voice_scp {
        compatible = "mediatek,mt_soc_pcm_voice_scp";
    };
    mt_soc_routing_pcm {
        compatible = "mediatek,mt_soc_pcm_routing";
    };
    mt_soc_voice_md2_bt {
        compatible = "mediatek,mt_soc_pcm_voice_md2_bt";
    };
    mt_soc_hp_impedance_pcm {
        compatible = "mediatek,mt_soc_pcm_hp_impedance";
    };
    mt_soc_codec_name {
        compatible = "mediatek,mt_soc_codec_63xx";
        use_hp_depop_flow = <0x00000000>;
        use_ul_260k = <0x00000000>;
    };
    mt_soc_dummy_pcm {
        compatible = "mediatek,mt_soc_pcm_dummy";
    };
    mt_soc_codec_dummy_name {
        compatible = "mediatek,mt_soc_codec_dummy";
    };
    mt_soc_routing_dai_name {
        compatible = "mediatek,mt_soc_dai_routing";
    };
    mt_soc_dai_name {
        compatible = "mediatek,mt_soc_dai_stub";
    };
    mt_soc_dl2_pcm {
        compatible = "mediatek,mt_soc_pcm_dl2";
    };
    mt_soc_anc_pcm {
        compatible = "mediatek,mt_soc_pcm_anc";
    };
    mt_soc_pcm_voice_ultra {
        compatible = "mediatek,mt_soc_pcm_voice_ultra";
    };
    mt_soc_pcm_voice_usb {
        compatible = "mediatek,mt_soc_pcm_voice_usb";
    };
    mt_soc_pcm_voice_usb_echoref {
        compatible = "mediatek,mt_soc_pcm_voice_usb_echoref";
    };
    pmic_clock_buffer_ctrl {
        compatible = "mediatek,pmic_clock_buffer";
        mediatek,clkbuf-quantity = <0x00000007>;
        mediatek,clkbuf-config = <0x00000002 0x00000001 0x00000001 0x00000002 0x00000000 0x00000000 0x00000000>;
        mediatek,clkbuf-driving-current = <0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001 0x00000001>;
        mediatek,bblpm-support = "enable";
        pwrap-dcxo-en = <0x00000188 0x00000000 0x00000188 0x00000001 0x00000188 0x00000000>;
        pwrap-dcxo-cfg = <0x0000018c 0x0000019c>;
        spm-pwr-status = <0x00000180 0x00000000 0x00000180 0x00000001>;
        pwrap = <0x0000002f>;
        sleep = <0x0000006a>;
        phandle = <0x000000e8>;
    };
    eas {
        eff_turn_point = <0x000001d3>;
        tiny = <0x00000032>;
    };
    i2c7 {
        phandle = <0x000000e9>;
    };
    i2c8 {
        phandle = <0x000000ea>;
    };
    i2c9 {
        phandle = <0x000000eb>;
    };
    smart_pa {
        phandle = <0x000000ec>;
    };
    md1_sim1_hot_plug_eint {
        phandle = <0x000000ed>;
    };
    md1_sim2_hot_plug_eint {
        phandle = <0x000000ee>;
    };
    cm_mgr@10200000 {
        compatible = "mediatek,mt6765-cm_mgr";
        reg = <0x00000000 0x10200000 0x00000000 0x00004000>;
        reg-names = "cm_mgr_base";
        required-opps = <0x00000031 0x00000032 0x00000033>;
        cm_mgr,cp_down = <0x00000064 0x00000064>;
        cm_mgr,cp_up = <0x00000064 0x00000064>;
        cm_mgr,dt_down = <0x00000000 0x00000003>;
        cm_mgr,dt_up = <0x00000000 0x00000003>;
        cm_mgr,vp_down = <0x00000064 0x00000064>;
        cm_mgr,vp_up = <0x00000064 0x00000064>;
        phandle = <0x000000ef>;
    };
    dram_ctrl {
        compatible = "mediatek,dram-qosctrl";
        required-opps = <0x00000031 0x00000032>;
    };
    step_motor_ms35774 {
        compatible = "relmon,ms35774";
        status = "disabled";
        phandle = <0x000000f0>;
    };
    mt6370_pmu_dts {
        interrupt-controller;
        #interrupt-cells = <0x00000001>;
        mt6370,intr_gpio_num = <0x00000003>;
        mt6370,intr_gpio = <0x0000001f 0x00000003 0x00000000>;
        phandle = <0x000000f1>;
        core {
            compatible = "mediatek,mt6370_pmu_core";
            interrupt-names = "otp", "vdda_ovp", "vdda_uv";
            i2cstmr_rst_tmr = <0x00000000>;
            mrstb_en;
            mrstb_tmr = <0x00000003>;
            int_wdt = <0x00000000>;
            int_deg = <0x00000000>;
        };
        charger {
            compatible = "mediatek,mt6370_pmu_charger";
            interrupt-names = "chg_mivr", "chg_aiclmeasi", "attachi", "ovpctrl_uvp_d_evt", "chg_wdtmri", "chg_vbusov", "chg_tmri", "chg_treg", "dcdti";
            bootmode = <0x0000002a>;
            charger_name = "primary_chg";
            load_switch_name = "primary_load_switch";
            ichg = <0x000f4240>;
            aicr = <0x000f4240>;
            mivr = <0x00432380>;
            cv = <0x00426030>;
            ieoc = <0x000186a0>;
            safety_timer = <0x0000000c>;
            dc_wdt = <0x003d0900>;
            ircmp_resistor = <0x000061a8>;
            ircmp_vclamp = <0x00007d00>;
            enable_te;
            enable_wdt;
            enable_otg_wdt;
            lbp_hys_sel = <0x00000001>;
            lbp_dt = <0x00000001>;
            charger = <0x00000029>;
            bc12_sel = <0x00000000>;
            phandle = <0x00000029>;
            usb-otg-vbus {
                regulator-compatible = "usb-otg-vbus";
                regulator-name = "usb-otg-vbus";
                regulator-min-microvolt = <0x00426030>;
                regulator-max-microvolt = <0x00588040>;
                regulator-min-microamp = <0x0007a120>;
                regulator-max-microamp = <0x002dc6c0>;
                phandle = <0x00000067>;
            };
        };
        mt6370_pmu_fled1 {
            compatible = "mediatek,mt6370_pmu_fled1";
            interrupt-names = "fled_lvf", "fled2_short", "fled1_short";
            fled_enable = <0x00000001>;
            torch_cur = <0x000493e0>;
            strobe_cur = <0x00124f80>;
            strobe_timeout = <0x00000960>;
        };
        mt6370_pmu_fled2 {
            compatible = "mediatek,mt6370_pmu_fled2";
            fled_enable = <0x00000001>;
            torch_cur = <0x00030d40>;
            strobe_cur = <0x000f4240>;
            strobe_timeout = <0x000004b0>;
        };
        ldo {
            compatible = "mediatek,mt6370_pmu_ldo";
            interrupt-names = "ldo_oc";
            ldo_oms = <0x00000001>;
            ldo_vrc_lt = <0x00000001>;
            mt6370_ldo {
                regulator-name = "irtx_ldo";
                regulator-min-microvolt = <0x00186a00>;
                regulator-max-microvolt = <0x003d0900>;
            };
        };
        rgbled {
            compatible = "mediatek,mt6370_pmu_rgbled";
            interrupt-names = "isink4_short", "isink3_short", "isink2_short", "isink1_short", "isink4_open", "isink3_open", "isink2_open", "isink1_open";
            mt,led_name = "mt6370_pmu_led1", "mt6370_pmu_led2", "mt6370_pmu_led3", "mt6370_pmu_led4";
            mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
        };
        bled {
            compatible = "mediatek,mt6370_pmu_bled";
            interrupt-names = "bled_ocp";
            mt,bled_name = "mt6370_pmu_bled";
            mt,chan_en = <0x0000000f>;
            mt,map_linear;
            mt,bl_ovp_level = <0x00000003>;
            mt,bl_ocp_level = <0x00000002>;
            mt,use_pwm;
            mt,pwm_fsample = <0x00000002>;
            mt,pwm_deglitch = <0x00000001>;
            mt,pwm_hys_en = <0x00000001>;
            mt,pwm_hys = <0x00000000>;
            mt,pwm_avg_cycle = <0x00000000>;
            mt,bled_ramptime = <0x00000003>;
            mt,bled_flash_ramp = <0x00000001>;
            mt,max_bled_brightness = <0x00000200>;
            mt,bled_curr_scale = <0x00000000>;
            mt,pwm_lpf_coef = <0x00000000>;
        };
        dsv {
            compatible = "mediatek,mt6370_pmu_dsv";
            interrupt-names = "dsv_vneg_ocp", "dsv_vpos_ocp", "dsv_bst_ocp", "dsv_vneg_scp", "dsv_vpos_scp";
            db_ext_en = <0x00000000>;
            db_periodic_fix = <0x00000000>;
            db_single_pin = <0x00000000>;
            db_freq_pm = <0x00000000>;
            db_periodic_mode = <0x00000000>;
            db_startup = <0x00000000>;
            db_vneg_20ms = <0x00000001>;
            db_vneg_disc = <0x00000000>;
            db_vpos_20ms = <0x00000001>;
            db_vpos_disc = <0x00000001>;
            db_delay = <0x00000003>;
            db_vbst = <0x00001644>;
            db_vpos_slew = <0x00000001>;
            db_vneg_slew = <0x00000001>;
            mt6370_dsvp {
                regulator-name = "dsv_pos";
                regulator-min-microvolt = <0x003d0900>;
                regulator-max-microvolt = <0x005b8d80>;
            };
            mt6370_dsvn {
                regulator-name = "dsv_neg";
                regulator-min-microvolt = <0x003d0900>;
                regulator-max-microvolt = <0x005b8d80>;
            };
        };
    };
    type_c_port0 {
        mt-tcpc,name = "type_c_port0";
        mt-tcpc,role_def = <0x00000005>;
        mt-tcpc,rp_level = <0x00000000>;
        mt-tcpc,vconn_supply = <0x00000001>;
        mt-tcpc,notifier_supply_num = <0x00000002>;
        mt6370pd,intr_gpio = <0x0000001f 0x00000018 0x00000000>;
        mt6370pd,intr_gpio_num = <0x00000018>;
        charger = <0x00000029>;
        phandle = <0x000000f2>;
        pd-data {
            pd,vid = <0x000029cf>;
            pd,pid = <0x00005081>;
            pd,source-cap-ext = <0x508129cf 0x00000000 0x00000000 0x00000000 0x00000000 0x07000000>;
            pd,mfrs = "RichtekTCPC";
            pd,charging_policy = <0x00000031>;
            pd,source-pdo-size = <0x00000001>;
            pd,source-pdo-data = <0x00019032>;
            pd,sink-pdo-size = <0x00000001>;
            pd,sink-pdo-data = <0x00019064>;
            pd,id-vdo-size = <0x00000006>;
            pd,id-vdo-data = <0xd14029cf 0x00000000 0x50810000 0x41800000 0x00000000 0x21800000>;
            bat,nr = <0x00000001>;
            pd,country_nr = <0x00000000>;
            bat-info0 {
                bat,vid = <0x000029cf>;
                bat,pid = <0x00005081>;
                bat,mfrs = "bat1";
                bat,design_cap = <0x00000bb8>;
            };
        };
        dpm_caps {
            local_dr_power;
            local_dr_data;
            local_usb_comm;
            local_no_suspend;
            local_vconn_supply;
            attemp_enter_dp_mode;
            attemp_discover_cable;
            attemp_discover_id;
            pr_check = <0x00000001>;
            pr_reject_as_source;
            dr_check = <0x00000001>;
            dr_reject_as_dfp;
        };
        displayport {
            1st_connection = "dfp_d";
            2nd_connection = "dfp_d";
            signal,dp_v13;
            typec,receptacle;
            ufp_d {
            };
            dfp_d {
                pin_assignment,mode_c;
                pin_assignment,mode_d;
                pin_assignment,mode_e;
            };
        };
    };
    trusty {
        compatible = "android,trusty-smc-v1";
        ranges;
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        tee-id = <0x00000000>;
        tee-name = "trusty";
        mtee {
            compatible = "mediatek,trusty-mtee-v1";
        };
        gz-main {
            compatible = "mediatek,trusty-gz";
        };
        trusty-irq {
            compatible = "android,trusty-irq-v1";
            ppi-interrupt-parent = <0x00000016>;
        };
        trusty-virtio {
            compatible = "android,trusty-virtio-v1";
        };
        trusty-gz-log {
            compatible = "android,trusty-gz-log-v1";
        };
    };
    nebula {
        compatible = "android,nebula-smc-v1";
        ranges;
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        tee-id = <0x00000001>;
        tee-name = "nebula";
        nebula-virtio {
            compatible = "android,nebula-virtio-v1";
        };
        nebula-irq {
            compatible = "android,nebula-irq-v1";
            ppi-interrupt-parent = <0x00000016>;
        };
        nebula-gz-log {
            compatible = "android,nebula-gz-log-v1";
        };
    };
    __symbols__ {
        chosen = "/chosen";
        cluster0_opp = "/opp_table0";
        cluster1_opp = "/opp_table1";
        cci_opp = "/opp_table2";
        cci = "/cci";
        cpu0 = "/cpus/cpu@000";
        cpu1 = "/cpus/cpu@001";
        cpu2 = "/cpus/cpu@002";
        cpu3 = "/cpus/cpu@003";
        cpu4 = "/cpus/cpu@100";
        cpu5 = "/cpus/cpu@101";
        cpu6 = "/cpus/cpu@102";
        cpu7 = "/cpus/cpu@103";
        STANDBY = "/cpus/idle-states/standby";
        MCDI_CPU = "/cpus/idle-states/mcdi-cpu";
        MCDI_CLUSTER = "/cpus/idle-states/mcdi-cluster";
        SODI = "/cpus/idle-states/sodi";
        SODI3 = "/cpus/idle-states/sodi3";
        DPIDLE = "/cpus/idle-states/dpidle";
        SUSPEND = "/cpus/idle-states/suspend";
        reserved_memory = "/reserved-memory";
        consys_mem = "/reserved-memory/consys-reserve-memory";
        wifi_mem = "/reserved-memory/wifi-reserve-memory";
        ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
        cpu_dbgapb = "/cpu_dbgapb@0d410000";
        gic = "/interrupt-controller@0c000000";
        dcm = "/dcm@10001000";
        sysirq = "/intpol-controller@10200a80";
        infracfg_ao = "/infracfg_ao@10001000";
        scpsys = "/scpsys@10001000";
        topckgen = "/topckgen@10000000";
        scp_infra = "/scp_infra@10001000";
        io_cfg_lt = "/io_cfg_lt@10002000";
        io_cfg_lm = "/io_cfg_lm@10002200";
        io_cfg_lb = "/io_cfg_lb@10002400";
        io_cfg_bl = "/io_cfg_bl@10002600";
        io_cfg_rr = "/io_cfg_rr@10002800";
        io_cfg_rb = "/io_cfg_rb@10002a00";
        io_cfg_rt = "/io_cfg_rt@10002c00";
        pericfg = "/pericfg@10003000";
        gpio_usage_mapping = "/gpio";
        eint = "/eint@1000b000";
        gpio = "/gpio@10005000";
        pio = "/pinctrl@1000b000";
        msdc0_pins_default = "/pinctrl@1000b000/msdc0@default";
        msdc0_pins_hs400 = "/pinctrl@1000b000/msdc0@hs400";
        msdc0_pins_hs200 = "/pinctrl@1000b000/msdc0@hs200";
        msdc0_register_setting_default = "/pinctrl@1000b000/msdc0@register_default";
        msdc1_pins_default = "/pinctrl@1000b000/msdc1@default";
        msdc1_pins_sdr104 = "/pinctrl@1000b000/msdc1@sdr104";
        msdc1_pins_sdr50 = "/pinctrl@1000b000/msdc1@sdr50";
        msdc1_pins_ddr50 = "/pinctrl@1000b000/msdc1@ddr50";
        msdc1_register_setting_default = "/pinctrl@1000b000/msdc1@register_default";
        msdc3_pins_default = "/pinctrl@1000b000/msdc3@default";
        msdc3_register_setting_default = "/pinctrl@1000b000/msdc3@register_default";
        sleep = "/sleep@10006000";
        toprgu = "/toprgu@10007000";
        hwrng = "/hwrng";
        clk26m = "/clocks/clk26m";
        clk13m = "/clocks/clk13m";
        clk32k = "/clocks/clk32k";
        apmixed = "/apmixed@1000c000";
        pwrap = "/pwrap@1000d000";
        main_pmic = "/pwrap@1000d000/main_pmic";
        pmic_accdet = "/pwrap@1000d000/main_pmic/pmic_accdet";
        mt6357keys = "/pwrap@1000d000/main_pmic/mt6357keys";
        pmic_auxadc = "/pwrap@1000d000/main_pmic/pmic_auxadc";
        mtk_gauge = "/pwrap@1000d000/main_pmic/mtk_gauge";
        mtk_charger_type = "/pwrap@1000d000/main_pmic/mtk_charger_type";
        mt6357_charger = "/pwrap@1000d000/main_pmic/mt6357_charger";
        mtk_ts_pmic = "/pwrap@1000d000/main_pmic/mtk_ts_pmic";
        mt6357_ts_buck1 = "/pwrap@1000d000/main_pmic/mt6357_ts_buck1";
        mt6357_ts_buck2 = "/pwrap@1000d000/main_pmic/mt6357_ts_buck2";
        pmic_efuse = "/pwrap@1000d000/main_pmic/pmic_efuse";
        mt6357regulator = "/pwrap@1000d000/main_pmic/mt6357regulator";
        mt_pmic_vs1_buck_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/buck_vs1";
        mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/buck_vmodem";
        mt_pmic_vcore_buck_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/buck_vcore";
        mt_pmic_vproc_buck_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/buck_vproc";
        mt_pmic_vpa_buck_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/buck_vpa";
        mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vfe28";
        mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vxo22";
        mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vrf18";
        mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vrf12";
        mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vefuse";
        mt_pmic_vcn33_bt_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vcn33_bt";
        mt_pmic_vcn33_wifi_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vcn33_wifi";
        mt_pmic_vcn28_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vcn28";
        mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vcn18";
        mt_pmic_vcama_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vcama";
        mt_pmic_vcamd_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vcamd";
        mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vcamio";
        mt_pmic_vldo28_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vldo28";
        mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vsram_others";
        mt_pmic_vsram_proc_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vsram_proc";
        mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vaux18";
        mt_pmic_vaud28_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vaud28";
        mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vio28";
        mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vio18";
        mt_pmic_vdram_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vdram";
        mt_pmic_vmc_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vmc";
        mt_pmic_vmch_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vmch";
        mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vemc";
        mt_pmic_vsim1_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vsim1";
        mt_pmic_vsim2_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vsim2";
        mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vibr";
        mt_pmic_vusb33_ldo_reg = "/pwrap@1000d000/main_pmic/mt6357regulator/ldo_vusb33";
        mtk_rtc = "/pwrap@1000d000/main_pmic/mtk_rtc";
        fg_init = "/pwrap@1000d000/main_pmic/mtk_rtc/fg_init";
        fg_soc = "/pwrap@1000d000/main_pmic/mtk_rtc/fg_soc";
        ext_32k = "/pwrap@1000d000/main_pmic/mtk_rtc/ext_32k";
        pmic_codec = "/pwrap@1000d000/main_pmic/pmic_codec";
        clock_buffer_ctrl = "/pwrap@1000d000/main_pmic/clock_buffer_ctrl";
        keypad = "/kp@10010000";
        otg_iddig = "/otg_iddig";
        mrdump_ext_rst = "/mrdump_ext_rst";
        touch = "/touch";
        accdet = "/accdet";
        goodix_fp = "/fingerprint";
        dvfsrc = "/dvfsrc@10012000";
        dvfsrc_freq_opp2 = "/dvfsrc@10012000/opp2";
        dvfsrc_freq_opp1 = "/dvfsrc@10012000/opp1";
        dvfsrc_freq_opp0 = "/dvfsrc@10012000/opp0";
        timer = "/timer@10017000";
        ccifdriver = "/ccifdriver@10209000";
        cldmadriver = "/cldmadriver@10014000";
        mddriver = "/mddriver@10014000";
        md_auxadc = "/md_auxadc";
        gce = "/gce@10238000";
        gce_mbox = "/gce_mbox@10238000";
        gce_mbox_svp = "/gce_mbox_svp@10238000";
        auxadc = "/auxadc@11001000";
        apdma = "/dma-controller@11000580";
        uart0 = "/serial@11020000";
        uart1 = "/serial@11030000";
        i2c_common = "/i2c_common";
        i2c0 = "/i2c0@11007000";
        i2c1 = "/i2c1@11008000";
        i2c2 = "/i2c2@11009000";
        i2c3 = "/i2c3@1100f000";
        i2c4 = "/i2c4@11011000";
        i2c5 = "/i2c5@11016000";
        i2c6 = "/i2c6@1100d000";
        pwm = "/pwm@11006000";
        spi0 = "/spi@1100a000";
        tboard_thermistor1 = "/thermal-sensor1";
        tboard_thermistor2 = "/thermal-sensor2";
        tboard_thermistor3 = "/thermal-sensor3";
        consys = "/consys@18002000";
        wifi = "/wifi@18000000";
        spi1 = "/spi@11010000";
        spi2 = "/spi@11012000";
        spi3 = "/spi@11013000";
        spi4 = "/spi@11014000";
        spi5 = "/spi@11015000";
        usb = "/usb0@11200000";
        u2phy0 = "/usb-phy@11210000";
        u2port0 = "/usb-phy@11210000/usb-phy@11210000";
        msdc0 = "/msdc@11230000";
        msdc1 = "/msdc@11240000";
        msdc2 = "/msdc@11250000";
        msdc3 = "/msdc@11260000";
        msdc1_ins = "/msdc1_ins@0";
        audclk = "/audclk@11220000";
        audio = "/audio@11220000";
        audgpio = "/mt_soc_dl1_pcm@11220000";
        btcvsd_snd = "/mtk-btcvsd-snd@18050000";
        mipi_rx_ana_csi0a = "/mipi_rx_ana_csi0a@11c10000";
        mipi_rx_ana_csi0b = "/mipi_rx_ana_csi0b@11c11000";
        mipi_rx_ana_csi1a = "/mipi_rx_ana_csi1a@11c12000";
        mipi_rx_ana_csi1b = "/mipi_rx_ana_csi1b@11c13000";
        mipi_rx_ana_csi2a = "/mipi_rx_ana_csi2a@11c14000";
        mipi_rx_ana_csi2b = "/mipi_rx_ana_csi2b@11c15000";
        efuse = "/efuse@11c50000";
        efuse_segment = "/efuse@11c50000/segment@78";
        cpu_freq_segment = "/efuse@11c50000/segment@1c";
        thermal_efuse = "/efuse@11c50000/segment@190";
        efuse_ly = "/efuse@11c50000/ly@210";
        u2_phy_data = "/efuse@11c50000/u2_phy_data@1ac";
        mfg_doma = "/mfg_doma@13000000";
        mfg_cfg = "/mfg_cfg@13ffe000";
        gpufreq = "/gpufreq";
        ged = "/ged";
        mmsys_config = "/mmsys_config@14000000";
        dispsys_config = "/dispsys_config@14000000";
        nfc = "/nfc";
        irq_nfc = "/irq_nfc";
        mtee_svp = "/mtee_svp";
        disp_mutex0 = "/disp_mutex0@14001000";
        smi_common = "/smi_common@14002000";
        imgsys = "/imgsys_clk@15020000";
        smi_larb0 = "/smi_larb0@14003000";
        mdp_rdma0 = "/mdp_rdma0@14004000";
        mdp_ccorr = "/mdp_ccorr0@14005000";
        mdp_rsz0 = "/mdp_rsz0@14006000";
        mdp_rsz1 = "/mdp_rsz1@14007000";
        mdp_wdma0 = "/mdp_wdma0@14008000";
        mdp_wrot0 = "/mdp_wrot0@14009000";
        mdp_tdshp0 = "/mdp_tdshp0@1400a000";
        disp_color0 = "/disp_color0@1400f000";
        mtkfb = "/mtkfb@0";
        dsi_te = "/dsi_te";
        smi_larb2 = "/smi_larb2@15021000";
        vcodecsys = "/vcodecsys@17000000";
        venc_gcon = "/venc_gcon@17000000";
        smi_larb1 = "/smi_larb1@17010000";
        camsys = "/camsys@1a000000";
        camsys1 = "/camsysisp@1a000000";
        smi_larb3 = "/smi_larb3@1a002000";
        kd_camera_hw1 = "/kd_camera_hw1@1a040000";
        camera_af_hw_node = "/camera_af_hw_node";
        flashlight_core = "/flashlight_core";
        flashlights_mt6370 = "/flashlights_mt6370";
        lk_charger = "/lk_charger";
        pe = "/pe";
        pe2 = "/pe2";
        pdc = "/pdc";
        pe4 = "/pe4";
        charger = "/charger";
        pd_adapter = "/pd_adapter";
        extcon_usb = "/extcon_usb";
        rt9465_slave_chr = "/rt9465_slave_chr";
        subpmic_pmu_eint = "/mt6370_pmu_eint";
        tcpc_pd = "/mt6370_pd_eint";
        irtx_pwm = "/irtx_pwm";
        odm = "/odm";
        memory_ssmr_features = "/memory-ssmr-features";
        radio_md_cfg = "/radio_md_cfg";
        dynamic_options = "/dynamic_options";
        pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
        i2c7 = "/i2c7";
        i2c8 = "/i2c8";
        i2c9 = "/i2c9";
        smart_pa = "/smart_pa";
        md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
        md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
        cm_mgr = "/cm_mgr@10200000";
        step_motor_ms35774 = "/step_motor_ms35774";
        mt6370_pmu = "/mt6370_pmu_dts";
        mt6370_chg = "/mt6370_pmu_dts/charger";
        otg_vbus = "/mt6370_pmu_dts/charger/usb-otg-vbus";
        mt6370_typec = "/type_c_port0";
    };
};
