.include "macros.inc"

.section .sdata2

.global _esc__2_642
_esc__2_642:
	.incbin "baserom.dol", 0x32F820, 0x4
.global _esc__2_644
_esc__2_644:
	.incbin "baserom.dol", 0x32F824, 0x4
.global _esc__2_645
_esc__2_645:
	.incbin "baserom.dol", 0x32F828, 0x4
.global _esc__2_647
_esc__2_647:
	.incbin "baserom.dol", 0x32F82C, 0x4
.global _esc__2_694
_esc__2_694:
	.incbin "baserom.dol", 0x32F830, 0x4
.global _esc__2_695
_esc__2_695:
	.incbin "baserom.dol", 0x32F834, 0x4
.global _esc__2_1091_0
_esc__2_1091_0:
	.incbin "baserom.dol", 0x32F838, 0x4
.global _esc__2_1092_0
_esc__2_1092_0:
	.incbin "baserom.dol", 0x32F83C, 0x4
.global _esc__2_1093_0
_esc__2_1093_0:
	.incbin "baserom.dol", 0x32F840, 0x8

.if 0

.section .text, "ax"

.global iMath3Init__Fv
iMath3Init__Fv:
/* 800768B4 000736B4  4E 80 00 20 */	blr 

.global iSphereIsectVec__FPC7xSpherePC5xVec3P6xIsect
iSphereIsectVec__FPC7xSpherePC5xVec3P6xIsect:
/* 800768B8 000736B8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800768BC 000736BC  7C 08 02 A6 */	mflr r0
/* 800768C0 000736C0  90 01 00 14 */	stw r0, 0x14(r1)
/* 800768C4 000736C4  BF C1 00 08 */	stmw r30, 8(r1)
/* 800768C8 000736C8  7C 7E 1B 78 */	mr r30, r3
/* 800768CC 000736CC  7C BF 2B 78 */	mr r31, r5
/* 800768D0 000736D0  7F C5 F3 78 */	mr r5, r30
/* 800768D4 000736D4  38 7F 00 1C */	addi r3, r31, 0x1c
/* 800768D8 000736D8  4B F9 0F D5 */	bl xVec3Sub__FP5xVec3PC5xVec3PC5xVec3
/* 800768DC 000736DC  38 7F 00 1C */	addi r3, r31, 0x1c
/* 800768E0 000736E0  4B F9 9D 2D */	bl xVec3Length__FPC5xVec3
/* 800768E4 000736E4  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 800768E8 000736E8  C0 1E 00 0C */	lfs f0, 0xc(r30)
/* 800768EC 000736EC  C0 3F 00 28 */	lfs f1, 0x28(r31)
/* 800768F0 000736F0  EC 01 00 28 */	fsubs f0, f1, f0
/* 800768F4 000736F4  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800768F8 000736F8  BB C1 00 08 */	lmw r30, 8(r1)
/* 800768FC 000736FC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80076900 00073700  7C 08 03 A6 */	mtlr r0
/* 80076904 00073704  38 21 00 10 */	addi r1, r1, 0x10
/* 80076908 00073708  4E 80 00 20 */	blr 

.global iSphereIsectRay__FPC7xSpherePC5xRay3P6xIsect
iSphereIsectRay__FPC7xSpherePC5xRay3P6xIsect:
/* 8007690C 0007370C  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 80076910 00073710  7C 08 02 A6 */	mflr r0
/* 80076914 00073714  90 01 00 44 */	stw r0, 0x44(r1)
/* 80076918 00073718  DB E1 00 30 */	stfd f31, 0x30(r1)
/* 8007691C 0007371C  F3 E1 00 38 */	psq_st f31, 56(r1), 0, qr0
/* 80076920 00073720  DB C1 00 20 */	stfd f30, 0x20(r1)
/* 80076924 00073724  F3 C1 00 28 */	psq_st f30, 40(r1), 0, qr0
/* 80076928 00073728  BF A1 00 14 */	stmw r29, 0x14(r1)
/* 8007692C 0007372C  80 04 00 20 */	lwz r0, 0x20(r4)
/* 80076930 00073730  7C 9E 23 78 */	mr r30, r4
/* 80076934 00073734  7C 7D 1B 78 */	mr r29, r3
/* 80076938 00073738  7C BF 2B 78 */	mr r31, r5
/* 8007693C 0007373C  54 00 05 6B */	rlwinm. r0, r0, 0, 0x15, 0x15
/* 80076940 00073740  40 82 00 0C */	bne lbl_8007694C
/* 80076944 00073744  C0 02 91 44 */	lfs f0, _esc__2_644@sda21(r2)
/* 80076948 00073748  D0 1E 00 18 */	stfs f0, 0x18(r30)
lbl_8007694C:
/* 8007694C 0007374C  80 1E 00 20 */	lwz r0, 0x20(r30)
/* 80076950 00073750  54 00 05 29 */	rlwinm. r0, r0, 0, 0x14, 0x14
/* 80076954 00073754  40 82 00 0C */	bne lbl_80076960
/* 80076958 00073758  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 8007695C 0007375C  D0 1E 00 1C */	stfs f0, 0x1c(r30)
lbl_80076960:
/* 80076960 00073760  7F C4 F3 78 */	mr r4, r30
/* 80076964 00073764  7F A5 EB 78 */	mr r5, r29
/* 80076968 00073768  38 7F 00 1C */	addi r3, r31, 0x1c
/* 8007696C 0007376C  4B F9 0F 41 */	bl xVec3Sub__FP5xVec3PC5xVec3PC5xVec3
/* 80076970 00073770  38 7F 00 1C */	addi r3, r31, 0x1c
/* 80076974 00073774  7C 64 1B 78 */	mr r4, r3
/* 80076978 00073778  4B FF AD CD */	bl xVec3Dot__FPC5xVec3PC5xVec3
/* 8007697C 0007377C  C0 1D 00 0C */	lfs f0, 0xc(r29)
/* 80076980 00073780  38 7F 00 1C */	addi r3, r31, 0x1c
/* 80076984 00073784  38 9E 00 0C */	addi r4, r30, 0xc
/* 80076988 00073788  EC 00 00 32 */	fmuls f0, f0, f0
/* 8007698C 0007378C  EF C1 00 28 */	fsubs f30, f1, f0
/* 80076990 00073790  4B FF AD B5 */	bl xVec3Dot__FPC5xVec3PC5xVec3
/* 80076994 00073794  C0 02 91 50 */	lfs f0, _esc__2_694@sda21(r2)
/* 80076998 00073798  38 7E 00 0C */	addi r3, r30, 0xc
/* 8007699C 0007379C  7C 64 1B 78 */	mr r4, r3
/* 800769A0 000737A0  EF E0 00 72 */	fmuls f31, f0, f1
/* 800769A4 000737A4  4B FF AD A1 */	bl xVec3Dot__FPC5xVec3PC5xVec3
/* 800769A8 000737A8  FC 40 F8 90 */	fmr f2, f31
/* 800769AC 000737AC  38 61 00 0C */	addi r3, r1, 0xc
/* 800769B0 000737B0  FC 60 F0 90 */	fmr f3, f30
/* 800769B4 000737B4  38 81 00 08 */	addi r4, r1, 8
/* 800769B8 000737B8  4B FC CB D1 */	bl xMathSolveQuadratic__FfffPfPf
/* 800769BC 000737BC  28 03 00 00 */	cmplwi r3, 0
/* 800769C0 000737C0  40 82 00 14 */	bne lbl_800769D4
/* 800769C4 000737C4  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 800769C8 000737C8  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800769CC 000737CC  D0 1F 00 08 */	stfs f0, 8(r31)
/* 800769D0 000737D0  48 00 00 D0 */	b lbl_80076AA0
lbl_800769D4:
/* 800769D4 000737D4  28 03 00 01 */	cmplwi r3, 1
/* 800769D8 000737D8  40 82 00 4C */	bne lbl_80076A24
/* 800769DC 000737DC  C0 21 00 0C */	lfs f1, 0xc(r1)
/* 800769E0 000737E0  C0 1E 00 18 */	lfs f0, 0x18(r30)
/* 800769E4 000737E4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800769E8 000737E8  41 80 00 10 */	blt lbl_800769F8
/* 800769EC 000737EC  C0 1E 00 1C */	lfs f0, 0x1c(r30)
/* 800769F0 000737F0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800769F4 000737F4  40 81 00 18 */	ble lbl_80076A0C
lbl_800769F8:
/* 800769F8 000737F8  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 800769FC 000737FC  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80076A00 00073800  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80076A04 00073804  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80076A08 00073808  48 00 00 98 */	b lbl_80076AA0
lbl_80076A0C:
/* 80076A0C 0007380C  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 80076A10 00073810  C0 22 91 54 */	lfs f1, _esc__2_695@sda21(r2)
/* 80076A14 00073814  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80076A18 00073818  D0 3F 00 04 */	stfs f1, 4(r31)
/* 80076A1C 0007381C  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80076A20 00073820  48 00 00 80 */	b lbl_80076AA0
lbl_80076A24:
/* 80076A24 00073824  C0 21 00 0C */	lfs f1, 0xc(r1)
/* 80076A28 00073828  C0 1E 00 18 */	lfs f0, 0x18(r30)
/* 80076A2C 0007382C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076A30 00073830  40 80 00 38 */	bge lbl_80076A68
/* 80076A34 00073834  C0 21 00 08 */	lfs f1, 8(r1)
/* 80076A38 00073838  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076A3C 0007383C  40 80 00 18 */	bge lbl_80076A54
/* 80076A40 00073840  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 80076A44 00073844  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80076A48 00073848  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80076A4C 0007384C  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80076A50 00073850  48 00 00 50 */	b lbl_80076AA0
lbl_80076A54:
/* 80076A54 00073854  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 80076A58 00073858  C0 02 91 54 */	lfs f0, _esc__2_695@sda21(r2)
/* 80076A5C 0007385C  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80076A60 00073860  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80076A64 00073864  48 00 00 3C */	b lbl_80076AA0
lbl_80076A68:
/* 80076A68 00073868  C0 1E 00 1C */	lfs f0, 0x1c(r30)
/* 80076A6C 0007386C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076A70 00073870  4C 40 13 82 */	cror 2, 0, 2
/* 80076A74 00073874  40 82 00 1C */	bne lbl_80076A90
/* 80076A78 00073878  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 80076A7C 0007387C  C0 22 91 54 */	lfs f1, _esc__2_695@sda21(r2)
/* 80076A80 00073880  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80076A84 00073884  D0 3F 00 04 */	stfs f1, 4(r31)
/* 80076A88 00073888  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80076A8C 0007388C  48 00 00 14 */	b lbl_80076AA0
lbl_80076A90:
/* 80076A90 00073890  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 80076A94 00073894  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80076A98 00073898  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80076A9C 0007389C  D0 1F 00 08 */	stfs f0, 8(r31)
lbl_80076AA0:
/* 80076AA0 000738A0  E3 E1 00 38 */	psq_l f31, 56(r1), 0, qr0
/* 80076AA4 000738A4  CB E1 00 30 */	lfd f31, 0x30(r1)
/* 80076AA8 000738A8  E3 C1 00 28 */	psq_l f30, 40(r1), 0, qr0
/* 80076AAC 000738AC  CB C1 00 20 */	lfd f30, 0x20(r1)
/* 80076AB0 000738B0  BB A1 00 14 */	lmw r29, 0x14(r1)
/* 80076AB4 000738B4  80 01 00 44 */	lwz r0, 0x44(r1)
/* 80076AB8 000738B8  7C 08 03 A6 */	mtlr r0
/* 80076ABC 000738BC  38 21 00 40 */	addi r1, r1, 0x40
/* 80076AC0 000738C0  4E 80 00 20 */	blr 

.global iSphereIsectSphere__FPC7xSpherePC7xSphereP6xIsect
iSphereIsectSphere__FPC7xSpherePC7xSphereP6xIsect:
/* 80076AC4 000738C4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80076AC8 000738C8  7C 08 02 A6 */	mflr r0
/* 80076ACC 000738CC  90 01 00 24 */	stw r0, 0x24(r1)
/* 80076AD0 000738D0  BF A1 00 14 */	stmw r29, 0x14(r1)
/* 80076AD4 000738D4  7C 7D 1B 78 */	mr r29, r3
/* 80076AD8 000738D8  7C BF 2B 78 */	mr r31, r5
/* 80076ADC 000738DC  7C 9E 23 78 */	mr r30, r4
/* 80076AE0 000738E0  7F A5 EB 78 */	mr r5, r29
/* 80076AE4 000738E4  38 7F 00 1C */	addi r3, r31, 0x1c
/* 80076AE8 000738E8  4B F9 0D C5 */	bl xVec3Sub__FP5xVec3PC5xVec3PC5xVec3
/* 80076AEC 000738EC  38 7F 00 1C */	addi r3, r31, 0x1c
/* 80076AF0 000738F0  4B F9 9B 1D */	bl xVec3Length__FPC5xVec3
/* 80076AF4 000738F4  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 80076AF8 000738F8  C0 1E 00 0C */	lfs f0, 0xc(r30)
/* 80076AFC 000738FC  C0 5F 00 28 */	lfs f2, 0x28(r31)
/* 80076B00 00073900  C0 3D 00 0C */	lfs f1, 0xc(r29)
/* 80076B04 00073904  EC 02 00 28 */	fsubs f0, f2, f0
/* 80076B08 00073908  EC 00 08 28 */	fsubs f0, f0, f1
/* 80076B0C 0007390C  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80076B10 00073910  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 80076B14 00073914  EC 00 08 28 */	fsubs f0, f0, f1
/* 80076B18 00073918  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80076B1C 0007391C  BB A1 00 14 */	lmw r29, 0x14(r1)
/* 80076B20 00073920  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80076B24 00073924  7C 08 03 A6 */	mtlr r0
/* 80076B28 00073928  38 21 00 20 */	addi r1, r1, 0x20
/* 80076B2C 0007392C  4E 80 00 20 */	blr 

.global iSphereInitBoundVec__FP7xSpherePC5xVec3
iSphereInitBoundVec__FP7xSpherePC5xVec3:
/* 80076B30 00073930  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80076B34 00073934  7C 08 02 A6 */	mflr r0
/* 80076B38 00073938  90 01 00 14 */	stw r0, 0x14(r1)
/* 80076B3C 0007393C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80076B40 00073940  7C 7F 1B 78 */	mr r31, r3
/* 80076B44 00073944  4B FF AB ED */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 80076B48 00073948  C0 02 91 4C */	lfs f0, _esc__2_647@sda21(r2)
/* 80076B4C 0007394C  D0 1F 00 0C */	stfs f0, 0xc(r31)
/* 80076B50 00073950  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80076B54 00073954  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80076B58 00073958  7C 08 03 A6 */	mtlr r0
/* 80076B5C 0007395C  38 21 00 10 */	addi r1, r1, 0x10
/* 80076B60 00073960  4E 80 00 20 */	blr 

.global iSphereInitBoundOBB__FP7xSpherePC4xBoxPC7xMat4x3
iSphereInitBoundOBB__FP7xSpherePC4xBoxPC7xMat4x3:
/* 80076B64 00073964  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 80076B68 00073968  7C 08 02 A6 */	mflr r0
/* 80076B6C 0007396C  90 01 00 44 */	stw r0, 0x44(r1)
/* 80076B70 00073970  DB E1 00 30 */	stfd f31, 0x30(r1)
/* 80076B74 00073974  F3 E1 00 38 */	psq_st f31, 56(r1), 0, qr0
/* 80076B78 00073978  DB C1 00 20 */	stfd f30, 0x20(r1)
/* 80076B7C 0007397C  F3 C1 00 28 */	psq_st f30, 40(r1), 0, qr0
/* 80076B80 00073980  DB A1 00 10 */	stfd f29, 0x10(r1)
/* 80076B84 00073984  F3 A1 00 18 */	psq_st f29, 24(r1), 0, qr0
/* 80076B88 00073988  BF C1 00 08 */	stmw r30, 8(r1)
/* 80076B8C 0007398C  C0 04 00 0C */	lfs f0, 0xc(r4)
/* 80076B90 00073990  7C 7E 1B 78 */	mr r30, r3
/* 80076B94 00073994  C0 C4 00 00 */	lfs f6, 0(r4)
/* 80076B98 00073998  7C BF 2B 78 */	mr r31, r5
/* 80076B9C 0007399C  C0 24 00 10 */	lfs f1, 0x10(r4)
/* 80076BA0 000739A0  7F C5 F3 78 */	mr r5, r30
/* 80076BA4 000739A4  EC A0 30 2A */	fadds f5, f0, f6
/* 80076BA8 000739A8  C0 84 00 04 */	lfs f4, 4(r4)
/* 80076BAC 000739AC  C0 04 00 14 */	lfs f0, 0x14(r4)
/* 80076BB0 000739B0  C0 64 00 08 */	lfs f3, 8(r4)
/* 80076BB4 000739B4  EC 41 20 2A */	fadds f2, f1, f4
/* 80076BB8 000739B8  D0 A3 00 00 */	stfs f5, 0(r3)
/* 80076BBC 000739BC  EC 00 18 2A */	fadds f0, f0, f3
/* 80076BC0 000739C0  C0 22 91 40 */	lfs f1, _esc__2_642@sda21(r2)
/* 80076BC4 000739C4  D0 43 00 04 */	stfs f2, 4(r3)
/* 80076BC8 000739C8  7F E4 FB 78 */	mr r4, r31
/* 80076BCC 000739CC  D0 03 00 08 */	stfs f0, 8(r3)
/* 80076BD0 000739D0  C0 03 00 00 */	lfs f0, 0(r3)
/* 80076BD4 000739D4  EC 00 00 72 */	fmuls f0, f0, f1
/* 80076BD8 000739D8  D0 03 00 00 */	stfs f0, 0(r3)
/* 80076BDC 000739DC  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076BE0 000739E0  EC 00 00 72 */	fmuls f0, f0, f1
/* 80076BE4 000739E4  D0 03 00 04 */	stfs f0, 4(r3)
/* 80076BE8 000739E8  C0 03 00 08 */	lfs f0, 8(r3)
/* 80076BEC 000739EC  EC 00 00 72 */	fmuls f0, f0, f1
/* 80076BF0 000739F0  D0 03 00 08 */	stfs f0, 8(r3)
/* 80076BF4 000739F4  C0 43 00 00 */	lfs f2, 0(r3)
/* 80076BF8 000739F8  C0 23 00 04 */	lfs f1, 4(r3)
/* 80076BFC 000739FC  C0 03 00 08 */	lfs f0, 8(r3)
/* 80076C00 00073A00  EF C6 10 28 */	fsubs f30, f6, f2
/* 80076C04 00073A04  EF A4 08 28 */	fsubs f29, f4, f1
/* 80076C08 00073A08  EF E3 00 28 */	fsubs f31, f3, f0
/* 80076C0C 00073A0C  4B F9 69 99 */	bl xMat4x3Toworld__FP5xVec3PC7xMat4x3PC5xVec3
/* 80076C10 00073A10  C0 3F 00 10 */	lfs f1, 0x10(r31)
/* 80076C14 00073A14  EC 7D 07 72 */	fmuls f3, f29, f29
/* 80076C18 00073A18  C0 1F 00 14 */	lfs f0, 0x14(r31)
/* 80076C1C 00073A1C  EC DE 07 B2 */	fmuls f6, f30, f30
/* 80076C20 00073A20  EC 21 00 72 */	fmuls f1, f1, f1
/* 80076C24 00073A24  C0 5F 00 00 */	lfs f2, 0(r31)
/* 80076C28 00073A28  EC 00 00 32 */	fmuls f0, f0, f0
/* 80076C2C 00073A2C  C0 9F 00 04 */	lfs f4, 4(r31)
/* 80076C30 00073A30  EC A2 00 B2 */	fmuls f5, f2, f2
/* 80076C34 00073A34  C0 5F 00 18 */	lfs f2, 0x18(r31)
/* 80076C38 00073A38  EC 84 01 32 */	fmuls f4, f4, f4
/* 80076C3C 00073A3C  C1 1F 00 20 */	lfs f8, 0x20(r31)
/* 80076C40 00073A40  C0 FF 00 24 */	lfs f7, 0x24(r31)
/* 80076C44 00073A44  EC 42 00 B2 */	fmuls f2, f2, f2
/* 80076C48 00073A48  EC 01 00 2A */	fadds f0, f1, f0
/* 80076C4C 00073A4C  C0 3F 00 08 */	lfs f1, 8(r31)
/* 80076C50 00073A50  C1 3F 00 28 */	lfs f9, 0x28(r31)
/* 80076C54 00073A54  ED 08 02 32 */	fmuls f8, f8, f8
/* 80076C58 00073A58  EC E7 01 F2 */	fmuls f7, f7, f7
/* 80076C5C 00073A5C  EC 02 00 2A */	fadds f0, f2, f0
/* 80076C60 00073A60  EC 41 00 72 */	fmuls f2, f1, f1
/* 80076C64 00073A64  EC 25 20 2A */	fadds f1, f5, f4
/* 80076C68 00073A68  EC A9 02 72 */	fmuls f5, f9, f9
/* 80076C6C 00073A6C  EC 88 38 2A */	fadds f4, f8, f7
/* 80076C70 00073A70  EC 22 08 2A */	fadds f1, f2, f1
/* 80076C74 00073A74  EC 03 00 32 */	fmuls f0, f3, f0
/* 80076C78 00073A78  EC 7F 07 F2 */	fmuls f3, f31, f31
/* 80076C7C 00073A7C  EC 45 20 2A */	fadds f2, f5, f4
/* 80076C80 00073A80  EC 06 00 7A */	fmadds f0, f6, f1, f0
/* 80076C84 00073A84  EC 23 00 BA */	fmadds f1, f3, f2, f0
/* 80076C88 00073A88  4B F9 47 F1 */	bl xsqrt__Ff
/* 80076C8C 00073A8C  D0 3E 00 0C */	stfs f1, 0xc(r30)
/* 80076C90 00073A90  E3 E1 00 38 */	psq_l f31, 56(r1), 0, qr0
/* 80076C94 00073A94  CB E1 00 30 */	lfd f31, 0x30(r1)
/* 80076C98 00073A98  E3 C1 00 28 */	psq_l f30, 40(r1), 0, qr0
/* 80076C9C 00073A9C  CB C1 00 20 */	lfd f30, 0x20(r1)
/* 80076CA0 00073AA0  E3 A1 00 18 */	psq_l f29, 24(r1), 0, qr0
/* 80076CA4 00073AA4  CB A1 00 10 */	lfd f29, 0x10(r1)
/* 80076CA8 00073AA8  BB C1 00 08 */	lmw r30, 8(r1)
/* 80076CAC 00073AAC  80 01 00 44 */	lwz r0, 0x44(r1)
/* 80076CB0 00073AB0  7C 08 03 A6 */	mtlr r0
/* 80076CB4 00073AB4  38 21 00 40 */	addi r1, r1, 0x40
/* 80076CB8 00073AB8  4E 80 00 20 */	blr 

.global iSphereBoundVec__FP7xSpherePC7xSpherePC5xVec3
iSphereBoundVec__FP7xSpherePC7xSpherePC5xVec3:
/* 80076CBC 00073ABC  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 80076CC0 00073AC0  7C 08 02 A6 */	mflr r0
/* 80076CC4 00073AC4  90 01 00 64 */	stw r0, 0x64(r1)
/* 80076CC8 00073AC8  BF 81 00 50 */	stmw r28, 0x50(r1)
/* 80076CCC 00073ACC  7C 9D 23 78 */	mr r29, r4
/* 80076CD0 00073AD0  7C 7C 1B 78 */	mr r28, r3
/* 80076CD4 00073AD4  7C A4 2B 78 */	mr r4, r5
/* 80076CD8 00073AD8  7C 1C E8 50 */	subf r0, r28, r29
/* 80076CDC 00073ADC  7F A3 EB 78 */	mr r3, r29
/* 80076CE0 00073AE0  7C 00 00 34 */	cntlzw r0, r0
/* 80076CE4 00073AE4  38 A1 00 18 */	addi r5, r1, 0x18
/* 80076CE8 00073AE8  54 1E DE 3E */	rlwinm r30, r0, 0x1b, 0x18, 0x1f
/* 80076CEC 00073AEC  4B FF FB CD */	bl iSphereIsectVec__FPC7xSpherePC5xVec3P6xIsect
/* 80076CF0 00073AF0  C0 21 00 1C */	lfs f1, 0x1c(r1)
/* 80076CF4 00073AF4  C0 02 91 44 */	lfs f0, _esc__2_644@sda21(r2)
/* 80076CF8 00073AF8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076CFC 00073AFC  4C 40 13 82 */	cror 2, 0, 2
/* 80076D00 00073B00  40 82 00 20 */	bne lbl_80076D20
/* 80076D04 00073B04  28 1E 00 00 */	cmplwi r30, 0
/* 80076D08 00073B08  40 82 00 9C */	bne lbl_80076DA4
/* 80076D0C 00073B0C  7F 83 E3 78 */	mr r3, r28
/* 80076D10 00073B10  7F A4 EB 78 */	mr r4, r29
/* 80076D14 00073B14  38 A0 00 10 */	li r5, 0x10
/* 80076D18 00073B18  4B F8 C4 D1 */	bl memcpy
/* 80076D1C 00073B1C  48 00 00 88 */	b lbl_80076DA4
lbl_80076D20:
/* 80076D20 00073B20  28 1E 00 00 */	cmplwi r30, 0
/* 80076D24 00073B24  41 82 00 0C */	beq lbl_80076D30
/* 80076D28 00073B28  3B E1 00 08 */	addi r31, r1, 8
/* 80076D2C 00073B2C  48 00 00 08 */	b lbl_80076D34
lbl_80076D30:
/* 80076D30 00073B30  7F 9F E3 78 */	mr r31, r28
lbl_80076D34:
/* 80076D34 00073B34  7F E3 FB 78 */	mr r3, r31
/* 80076D38 00073B38  38 81 00 34 */	addi r4, r1, 0x34
/* 80076D3C 00073B3C  4B FF A9 F5 */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 80076D40 00073B40  C0 41 00 40 */	lfs f2, 0x40(r1)
/* 80076D44 00073B44  7F E3 FB 78 */	mr r3, r31
/* 80076D48 00073B48  C0 3D 00 0C */	lfs f1, 0xc(r29)
/* 80076D4C 00073B4C  7F E4 FB 78 */	mr r4, r31
/* 80076D50 00073B50  C0 02 91 50 */	lfs f0, _esc__2_694@sda21(r2)
/* 80076D54 00073B54  EC 22 08 28 */	fsubs f1, f2, f1
/* 80076D58 00073B58  EC 00 00 B2 */	fmuls f0, f0, f2
/* 80076D5C 00073B5C  EC 21 00 24 */	fdivs f1, f1, f0
/* 80076D60 00073B60  4B F9 29 F1 */	bl xVec3SMul__FP5xVec3PC5xVec3f
/* 80076D64 00073B64  7F E3 FB 78 */	mr r3, r31
/* 80076D68 00073B68  7F E4 FB 78 */	mr r4, r31
/* 80076D6C 00073B6C  7F A5 EB 78 */	mr r5, r29
/* 80076D70 00073B70  4B F9 68 F9 */	bl xVec3Add__FP5xVec3PC5xVec3PC5xVec3
/* 80076D74 00073B74  C0 21 00 40 */	lfs f1, 0x40(r1)
/* 80076D78 00073B78  28 1E 00 00 */	cmplwi r30, 0
/* 80076D7C 00073B7C  C0 1D 00 0C */	lfs f0, 0xc(r29)
/* 80076D80 00073B80  C0 42 91 40 */	lfs f2, _esc__2_642@sda21(r2)
/* 80076D84 00073B84  EC 01 00 2A */	fadds f0, f1, f0
/* 80076D88 00073B88  EC 02 00 32 */	fmuls f0, f2, f0
/* 80076D8C 00073B8C  D0 1F 00 0C */	stfs f0, 0xc(r31)
/* 80076D90 00073B90  41 82 00 14 */	beq lbl_80076DA4
/* 80076D94 00073B94  7F 83 E3 78 */	mr r3, r28
/* 80076D98 00073B98  7F E4 FB 78 */	mr r4, r31
/* 80076D9C 00073B9C  38 A0 00 10 */	li r5, 0x10
/* 80076DA0 00073BA0  4B F8 C4 49 */	bl memcpy
lbl_80076DA4:
/* 80076DA4 00073BA4  BB 81 00 50 */	lmw r28, 0x50(r1)
/* 80076DA8 00073BA8  80 01 00 64 */	lwz r0, 0x64(r1)
/* 80076DAC 00073BAC  7C 08 03 A6 */	mtlr r0
/* 80076DB0 00073BB0  38 21 00 60 */	addi r1, r1, 0x60
/* 80076DB4 00073BB4  4E 80 00 20 */	blr 

.global iSphereBoundSphere__FP7xSpherePC7xSpherePC7xSphere
iSphereBoundSphere__FP7xSpherePC7xSpherePC7xSphere:
/* 80076DB8 00073BB8  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 80076DBC 00073BBC  7C 08 02 A6 */	mflr r0
/* 80076DC0 00073BC0  90 01 00 64 */	stw r0, 0x64(r1)
/* 80076DC4 00073BC4  BF 61 00 4C */	stmw r27, 0x4c(r1)
/* 80076DC8 00073BC8  7C BD 2B 78 */	mr r29, r5
/* 80076DCC 00073BCC  7C 9C 23 78 */	mr r28, r4
/* 80076DD0 00073BD0  7C 7B 1B 78 */	mr r27, r3
/* 80076DD4 00073BD4  7C 1B E0 50 */	subf r0, r27, r28
/* 80076DD8 00073BD8  7F A4 EB 78 */	mr r4, r29
/* 80076DDC 00073BDC  7C 00 00 34 */	cntlzw r0, r0
/* 80076DE0 00073BE0  7F 83 E3 78 */	mr r3, r28
/* 80076DE4 00073BE4  38 A1 00 18 */	addi r5, r1, 0x18
/* 80076DE8 00073BE8  54 1E DE 3E */	rlwinm r30, r0, 0x1b, 0x18, 0x1f
/* 80076DEC 00073BEC  4B FF FC D9 */	bl iSphereIsectSphere__FPC7xSpherePC7xSphereP6xIsect
/* 80076DF0 00073BF0  C0 21 00 20 */	lfs f1, 0x20(r1)
/* 80076DF4 00073BF4  C0 02 91 44 */	lfs f0, _esc__2_644@sda21(r2)
/* 80076DF8 00073BF8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076DFC 00073BFC  4C 40 13 82 */	cror 2, 0, 2
/* 80076E00 00073C00  40 82 00 20 */	bne lbl_80076E20
/* 80076E04 00073C04  28 1E 00 00 */	cmplwi r30, 0
/* 80076E08 00073C08  40 82 00 D8 */	bne lbl_80076EE0
/* 80076E0C 00073C0C  7F 63 DB 78 */	mr r3, r27
/* 80076E10 00073C10  7F 84 E3 78 */	mr r4, r28
/* 80076E14 00073C14  38 A0 00 10 */	li r5, 0x10
/* 80076E18 00073C18  4B F8 C3 D1 */	bl memcpy
/* 80076E1C 00073C1C  48 00 00 C4 */	b lbl_80076EE0
lbl_80076E20:
/* 80076E20 00073C20  C0 41 00 40 */	lfs f2, 0x40(r1)
/* 80076E24 00073C24  C0 3C 00 0C */	lfs f1, 0xc(r28)
/* 80076E28 00073C28  C0 1D 00 0C */	lfs f0, 0xc(r29)
/* 80076E2C 00073C2C  EC 22 08 2A */	fadds f1, f2, f1
/* 80076E30 00073C30  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076E34 00073C34  40 80 00 18 */	bge lbl_80076E4C
/* 80076E38 00073C38  7F 63 DB 78 */	mr r3, r27
/* 80076E3C 00073C3C  7F A4 EB 78 */	mr r4, r29
/* 80076E40 00073C40  38 A0 00 10 */	li r5, 0x10
/* 80076E44 00073C44  4B F8 C3 A5 */	bl memcpy
/* 80076E48 00073C48  48 00 00 98 */	b lbl_80076EE0
lbl_80076E4C:
/* 80076E4C 00073C4C  28 1E 00 00 */	cmplwi r30, 0
/* 80076E50 00073C50  41 82 00 0C */	beq lbl_80076E5C
/* 80076E54 00073C54  3B E1 00 08 */	addi r31, r1, 8
/* 80076E58 00073C58  48 00 00 08 */	b lbl_80076E60
lbl_80076E5C:
/* 80076E5C 00073C5C  7F 7F DB 78 */	mr r31, r27
lbl_80076E60:
/* 80076E60 00073C60  7F E3 FB 78 */	mr r3, r31
/* 80076E64 00073C64  38 81 00 34 */	addi r4, r1, 0x34
/* 80076E68 00073C68  4B FF A8 C9 */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 80076E6C 00073C6C  C0 61 00 40 */	lfs f3, 0x40(r1)
/* 80076E70 00073C70  7F E3 FB 78 */	mr r3, r31
/* 80076E74 00073C74  C0 3C 00 0C */	lfs f1, 0xc(r28)
/* 80076E78 00073C78  7F E4 FB 78 */	mr r4, r31
/* 80076E7C 00073C7C  C0 02 91 50 */	lfs f0, _esc__2_694@sda21(r2)
/* 80076E80 00073C80  EC 23 08 28 */	fsubs f1, f3, f1
/* 80076E84 00073C84  C0 5D 00 0C */	lfs f2, 0xc(r29)
/* 80076E88 00073C88  EC 00 00 F2 */	fmuls f0, f0, f3
/* 80076E8C 00073C8C  EC 22 08 2A */	fadds f1, f2, f1
/* 80076E90 00073C90  EC 21 00 24 */	fdivs f1, f1, f0
/* 80076E94 00073C94  4B F9 28 BD */	bl xVec3SMul__FP5xVec3PC5xVec3f
/* 80076E98 00073C98  7F E3 FB 78 */	mr r3, r31
/* 80076E9C 00073C9C  7F E4 FB 78 */	mr r4, r31
/* 80076EA0 00073CA0  7F 85 E3 78 */	mr r5, r28
/* 80076EA4 00073CA4  4B F9 67 C5 */	bl xVec3Add__FP5xVec3PC5xVec3PC5xVec3
/* 80076EA8 00073CA8  C0 21 00 40 */	lfs f1, 0x40(r1)
/* 80076EAC 00073CAC  28 1E 00 00 */	cmplwi r30, 0
/* 80076EB0 00073CB0  C0 1C 00 0C */	lfs f0, 0xc(r28)
/* 80076EB4 00073CB4  C0 5D 00 0C */	lfs f2, 0xc(r29)
/* 80076EB8 00073CB8  EC 01 00 2A */	fadds f0, f1, f0
/* 80076EBC 00073CBC  C0 22 91 40 */	lfs f1, _esc__2_642@sda21(r2)
/* 80076EC0 00073CC0  EC 02 00 2A */	fadds f0, f2, f0
/* 80076EC4 00073CC4  EC 01 00 32 */	fmuls f0, f1, f0
/* 80076EC8 00073CC8  D0 1F 00 0C */	stfs f0, 0xc(r31)
/* 80076ECC 00073CCC  41 82 00 14 */	beq lbl_80076EE0
/* 80076ED0 00073CD0  7F 63 DB 78 */	mr r3, r27
/* 80076ED4 00073CD4  7F E4 FB 78 */	mr r4, r31
/* 80076ED8 00073CD8  38 A0 00 10 */	li r5, 0x10
/* 80076EDC 00073CDC  4B F8 C3 0D */	bl memcpy
lbl_80076EE0:
/* 80076EE0 00073CE0  BB 61 00 4C */	lmw r27, 0x4c(r1)
/* 80076EE4 00073CE4  80 01 00 64 */	lwz r0, 0x64(r1)
/* 80076EE8 00073CE8  7C 08 03 A6 */	mtlr r0
/* 80076EEC 00073CEC  38 21 00 60 */	addi r1, r1, 0x60
/* 80076EF0 00073CF0  4E 80 00 20 */	blr 

.global iCylinderIsectVec__FPC9xCylinderPC5xVec3P6xIsect
iCylinderIsectVec__FPC9xCylinderPC5xVec3P6xIsect:
/* 80076EF4 00073CF4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80076EF8 00073CF8  7C 08 02 A6 */	mflr r0
/* 80076EFC 00073CFC  C0 43 00 04 */	lfs f2, 4(r3)
/* 80076F00 00073D00  C0 23 00 10 */	lfs f1, 0x10(r3)
/* 80076F04 00073D04  90 01 00 14 */	stw r0, 0x14(r1)
/* 80076F08 00073D08  EC 02 08 28 */	fsubs f0, f2, f1
/* 80076F0C 00073D0C  C0 64 00 04 */	lfs f3, 4(r4)
/* 80076F10 00073D10  BF C1 00 08 */	stmw r30, 8(r1)
/* 80076F14 00073D14  EC 22 08 2A */	fadds f1, f2, f1
/* 80076F18 00073D18  7C 7E 1B 78 */	mr r30, r3
/* 80076F1C 00073D1C  7C BF 2B 78 */	mr r31, r5
/* 80076F20 00073D20  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 80076F24 00073D24  4C 41 13 82 */	cror 2, 1, 2
/* 80076F28 00073D28  40 82 00 40 */	bne lbl_80076F68
/* 80076F2C 00073D2C  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80076F30 00073D30  4C 40 13 82 */	cror 2, 0, 2
/* 80076F34 00073D34  40 82 00 34 */	bne lbl_80076F68
/* 80076F38 00073D38  C0 3E 00 00 */	lfs f1, 0(r30)
/* 80076F3C 00073D3C  C0 5E 00 08 */	lfs f2, 8(r30)
/* 80076F40 00073D40  C0 64 00 00 */	lfs f3, 0(r4)
/* 80076F44 00073D44  C0 84 00 08 */	lfs f4, 8(r4)
/* 80076F48 00073D48  48 00 00 3D */	bl xVec2Dist__Fffff
/* 80076F4C 00073D4C  C0 1E 00 0C */	lfs f0, 0xc(r30)
/* 80076F50 00073D50  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076F54 00073D54  4C 40 13 82 */	cror 2, 0, 2
/* 80076F58 00073D58  40 82 00 10 */	bne lbl_80076F68
/* 80076F5C 00073D5C  C0 02 91 54 */	lfs f0, _esc__2_695@sda21(r2)
/* 80076F60 00073D60  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80076F64 00073D64  48 00 00 0C */	b lbl_80076F70
lbl_80076F68:
/* 80076F68 00073D68  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80076F6C 00073D6C  D0 1F 00 04 */	stfs f0, 4(r31)
lbl_80076F70:
/* 80076F70 00073D70  BB C1 00 08 */	lmw r30, 8(r1)
/* 80076F74 00073D74  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80076F78 00073D78  7C 08 03 A6 */	mtlr r0
/* 80076F7C 00073D7C  38 21 00 10 */	addi r1, r1, 0x10
/* 80076F80 00073D80  4E 80 00 20 */	blr 

.global xVec2Dist__Fffff
xVec2Dist__Fffff:
/* 80076F84 00073D84  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80076F88 00073D88  7C 08 02 A6 */	mflr r0
/* 80076F8C 00073D8C  EC 02 20 28 */	fsubs f0, f2, f4
/* 80076F90 00073D90  EC 21 18 28 */	fsubs f1, f1, f3
/* 80076F94 00073D94  90 01 00 14 */	stw r0, 0x14(r1)
/* 80076F98 00073D98  EC 00 00 32 */	fmuls f0, f0, f0
/* 80076F9C 00073D9C  EC 21 00 7A */	fmadds f1, f1, f1, f0
/* 80076FA0 00073DA0  4B F9 44 D9 */	bl xsqrt__Ff
/* 80076FA4 00073DA4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80076FA8 00073DA8  7C 08 03 A6 */	mtlr r0
/* 80076FAC 00073DAC  38 21 00 10 */	addi r1, r1, 0x10
/* 80076FB0 00073DB0  4E 80 00 20 */	blr 

.global iCylinderIsectRay__FPC9xCylinderPC5xRay3P6xIsect
iCylinderIsectRay__FPC9xCylinderPC5xRay3P6xIsect:
/* 80076FB4 00073DB4  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80076FB8 00073DB8  7C 08 02 A6 */	mflr r0
/* 80076FBC 00073DBC  90 01 00 54 */	stw r0, 0x54(r1)
/* 80076FC0 00073DC0  DB E1 00 40 */	stfd f31, 0x40(r1)
/* 80076FC4 00073DC4  F3 E1 00 48 */	psq_st f31, 72(r1), 0, qr0
/* 80076FC8 00073DC8  DB C1 00 30 */	stfd f30, 0x30(r1)
/* 80076FCC 00073DCC  F3 C1 00 38 */	psq_st f30, 56(r1), 0, qr0
/* 80076FD0 00073DD0  BF A1 00 24 */	stmw r29, 0x24(r1)
/* 80076FD4 00073DD4  7C 9E 23 78 */	mr r30, r4
/* 80076FD8 00073DD8  7C 7D 1B 78 */	mr r29, r3
/* 80076FDC 00073DDC  C0 24 00 0C */	lfs f1, 0xc(r4)
/* 80076FE0 00073DE0  7C BF 2B 78 */	mr r31, r5
/* 80076FE4 00073DE4  C0 44 00 14 */	lfs f2, 0x14(r4)
/* 80076FE8 00073DE8  38 61 00 18 */	addi r3, r1, 0x18
/* 80076FEC 00073DEC  48 00 02 51 */	bl xVec2Init__FP5xVec2ff
/* 80076FF0 00073DF0  C0 3E 00 00 */	lfs f1, 0(r30)
/* 80076FF4 00073DF4  38 61 00 10 */	addi r3, r1, 0x10
/* 80076FF8 00073DF8  C0 5E 00 08 */	lfs f2, 8(r30)
/* 80076FFC 00073DFC  48 00 02 41 */	bl xVec2Init__FP5xVec2ff
/* 80077000 00073E00  C0 3D 00 00 */	lfs f1, 0(r29)
/* 80077004 00073E04  38 61 00 10 */	addi r3, r1, 0x10
/* 80077008 00073E08  C0 5D 00 08 */	lfs f2, 8(r29)
/* 8007700C 00073E0C  48 00 02 15 */	bl xVec2SubFromC__FP5xVec2ff
/* 80077010 00073E10  38 61 00 10 */	addi r3, r1, 0x10
/* 80077014 00073E14  7C 64 1B 78 */	mr r4, r3
/* 80077018 00073E18  48 00 01 ED */	bl xVec2Dot__FPC5xVec2PC5xVec2
/* 8007701C 00073E1C  C0 1D 00 0C */	lfs f0, 0xc(r29)
/* 80077020 00073E20  38 61 00 10 */	addi r3, r1, 0x10
/* 80077024 00073E24  38 81 00 18 */	addi r4, r1, 0x18
/* 80077028 00073E28  EC 00 00 32 */	fmuls f0, f0, f0
/* 8007702C 00073E2C  EF C1 00 28 */	fsubs f30, f1, f0
/* 80077030 00073E30  48 00 01 D5 */	bl xVec2Dot__FPC5xVec2PC5xVec2
/* 80077034 00073E34  C0 02 91 50 */	lfs f0, _esc__2_694@sda21(r2)
/* 80077038 00073E38  38 61 00 18 */	addi r3, r1, 0x18
/* 8007703C 00073E3C  7C 64 1B 78 */	mr r4, r3
/* 80077040 00073E40  EF E0 00 72 */	fmuls f31, f0, f1
/* 80077044 00073E44  48 00 01 C1 */	bl xVec2Dot__FPC5xVec2PC5xVec2
/* 80077048 00073E48  FC 40 F8 90 */	fmr f2, f31
/* 8007704C 00073E4C  38 61 00 0C */	addi r3, r1, 0xc
/* 80077050 00073E50  FC 60 F0 90 */	fmr f3, f30
/* 80077054 00073E54  38 81 00 08 */	addi r4, r1, 8
/* 80077058 00073E58  4B FC C5 31 */	bl xMathSolveQuadratic__FfffPfPf
/* 8007705C 00073E5C  28 03 00 00 */	cmplwi r3, 0
/* 80077060 00073E60  40 82 00 10 */	bne lbl_80077070
/* 80077064 00073E64  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80077068 00073E68  D0 1F 00 04 */	stfs f0, 4(r31)
/* 8007706C 00073E6C  48 00 01 1C */	b lbl_80077188
lbl_80077070:
/* 80077070 00073E70  C0 7D 00 04 */	lfs f3, 4(r29)
/* 80077074 00073E74  C0 1D 00 10 */	lfs f0, 0x10(r29)
/* 80077078 00073E78  C0 21 00 0C */	lfs f1, 0xc(r1)
/* 8007707C 00073E7C  C0 42 91 44 */	lfs f2, _esc__2_644@sda21(r2)
/* 80077080 00073E80  EF C3 00 28 */	fsubs f30, f3, f0
/* 80077084 00073E84  EF E3 00 2A */	fadds f31, f3, f0
/* 80077088 00073E88  FC 01 10 40 */	fcmpo cr0, f1, f2
/* 8007708C 00073E8C  40 80 00 6C */	bge lbl_800770F8
/* 80077090 00073E90  28 03 00 01 */	cmplwi r3, 1
/* 80077094 00073E94  41 82 00 10 */	beq lbl_800770A4
/* 80077098 00073E98  C0 01 00 08 */	lfs f0, 8(r1)
/* 8007709C 00073E9C  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 800770A0 00073EA0  40 80 00 10 */	bge lbl_800770B0
lbl_800770A4:
/* 800770A4 00073EA4  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 800770A8 00073EA8  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800770AC 00073EAC  48 00 00 DC */	b lbl_80077188
lbl_800770B0:
/* 800770B0 00073EB0  7F C4 F3 78 */	mr r4, r30
/* 800770B4 00073EB4  38 7F 00 1C */	addi r3, r31, 0x1c
/* 800770B8 00073EB8  48 00 00 F5 */	bl xRay3Eval__FP5xVec3PC5xRay3f
/* 800770BC 00073EBC  C0 1F 00 20 */	lfs f0, 0x20(r31)
/* 800770C0 00073EC0  FC 00 F0 40 */	fcmpo cr0, f0, f30
/* 800770C4 00073EC4  4C 41 13 82 */	cror 2, 1, 2
/* 800770C8 00073EC8  40 82 00 24 */	bne lbl_800770EC
/* 800770CC 00073ECC  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 800770D0 00073ED0  4C 40 13 82 */	cror 2, 0, 2
/* 800770D4 00073ED4  40 82 00 18 */	bne lbl_800770EC
/* 800770D8 00073ED8  C0 21 00 08 */	lfs f1, 8(r1)
/* 800770DC 00073EDC  C0 02 91 54 */	lfs f0, _esc__2_695@sda21(r2)
/* 800770E0 00073EE0  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 800770E4 00073EE4  D0 1F 00 08 */	stfs f0, 8(r31)
/* 800770E8 00073EE8  48 00 00 98 */	b lbl_80077180
lbl_800770EC:
/* 800770EC 00073EEC  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 800770F0 00073EF0  D0 1F 00 04 */	stfs f0, 4(r31)
/* 800770F4 00073EF4  48 00 00 94 */	b lbl_80077188
lbl_800770F8:
/* 800770F8 00073EF8  7F C4 F3 78 */	mr r4, r30
/* 800770FC 00073EFC  38 7F 00 1C */	addi r3, r31, 0x1c
/* 80077100 00073F00  48 00 00 AD */	bl xRay3Eval__FP5xVec3PC5xRay3f
/* 80077104 00073F04  C0 1F 00 20 */	lfs f0, 0x20(r31)
/* 80077108 00073F08  FC 00 F0 40 */	fcmpo cr0, f0, f30
/* 8007710C 00073F0C  4C 41 13 82 */	cror 2, 1, 2
/* 80077110 00073F10  40 82 00 24 */	bne lbl_80077134
/* 80077114 00073F14  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 80077118 00073F18  4C 40 13 82 */	cror 2, 0, 2
/* 8007711C 00073F1C  40 82 00 18 */	bne lbl_80077134
/* 80077120 00073F20  C0 21 00 0C */	lfs f1, 0xc(r1)
/* 80077124 00073F24  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80077128 00073F28  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 8007712C 00073F2C  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80077130 00073F30  48 00 00 50 */	b lbl_80077180
lbl_80077134:
/* 80077134 00073F34  C0 21 00 0C */	lfs f1, 0xc(r1)
/* 80077138 00073F38  7F C4 F3 78 */	mr r4, r30
/* 8007713C 00073F3C  38 7F 00 1C */	addi r3, r31, 0x1c
/* 80077140 00073F40  48 00 00 6D */	bl xRay3Eval__FP5xVec3PC5xRay3f
/* 80077144 00073F44  C0 1F 00 20 */	lfs f0, 0x20(r31)
/* 80077148 00073F48  FC 00 F0 40 */	fcmpo cr0, f0, f30
/* 8007714C 00073F4C  4C 41 13 82 */	cror 2, 1, 2
/* 80077150 00073F50  40 82 00 24 */	bne lbl_80077174
/* 80077154 00073F54  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 80077158 00073F58  4C 40 13 82 */	cror 2, 0, 2
/* 8007715C 00073F5C  40 82 00 18 */	bne lbl_80077174
/* 80077160 00073F60  C0 21 00 08 */	lfs f1, 8(r1)
/* 80077164 00073F64  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80077168 00073F68  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 8007716C 00073F6C  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80077170 00073F70  48 00 00 10 */	b lbl_80077180
lbl_80077174:
/* 80077174 00073F74  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80077178 00073F78  D0 1F 00 04 */	stfs f0, 4(r31)
/* 8007717C 00073F7C  48 00 00 0C */	b lbl_80077188
lbl_80077180:
/* 80077180 00073F80  C0 02 91 54 */	lfs f0, _esc__2_695@sda21(r2)
/* 80077184 00073F84  D0 1F 00 04 */	stfs f0, 4(r31)
lbl_80077188:
/* 80077188 00073F88  E3 E1 00 48 */	psq_l f31, 72(r1), 0, qr0
/* 8007718C 00073F8C  CB E1 00 40 */	lfd f31, 0x40(r1)
/* 80077190 00073F90  E3 C1 00 38 */	psq_l f30, 56(r1), 0, qr0
/* 80077194 00073F94  CB C1 00 30 */	lfd f30, 0x30(r1)
/* 80077198 00073F98  BB A1 00 24 */	lmw r29, 0x24(r1)
/* 8007719C 00073F9C  80 01 00 54 */	lwz r0, 0x54(r1)
/* 800771A0 00073FA0  7C 08 03 A6 */	mtlr r0
/* 800771A4 00073FA4  38 21 00 50 */	addi r1, r1, 0x50
/* 800771A8 00073FA8  4E 80 00 20 */	blr 

.global xRay3Eval__FP5xVec3PC5xRay3f
xRay3Eval__FP5xVec3PC5xRay3f:
/* 800771AC 00073FAC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800771B0 00073FB0  7C 08 02 A6 */	mflr r0
/* 800771B4 00073FB4  90 01 00 24 */	stw r0, 0x24(r1)
/* 800771B8 00073FB8  DB E1 00 18 */	stfd f31, 0x18(r1)
/* 800771BC 00073FBC  FF E0 08 90 */	fmr f31, f1
/* 800771C0 00073FC0  BF C1 00 10 */	stmw r30, 0x10(r1)
/* 800771C4 00073FC4  7C 9F 23 78 */	mr r31, r4
/* 800771C8 00073FC8  7C 7E 1B 78 */	mr r30, r3
/* 800771CC 00073FCC  38 9F 00 0C */	addi r4, r31, 0xc
/* 800771D0 00073FD0  4B FF A5 61 */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 800771D4 00073FD4  FC 20 F8 90 */	fmr f1, f31
/* 800771D8 00073FD8  7F C3 F3 78 */	mr r3, r30
/* 800771DC 00073FDC  4B F9 06 A9 */	bl xVec3SMulBy__FP5xVec3f
/* 800771E0 00073FE0  7F C3 F3 78 */	mr r3, r30
/* 800771E4 00073FE4  7F E4 FB 78 */	mr r4, r31
/* 800771E8 00073FE8  4B F9 06 69 */	bl xVec3AddTo__FP5xVec3PC5xVec3
/* 800771EC 00073FEC  CB E1 00 18 */	lfd f31, 0x18(r1)
/* 800771F0 00073FF0  BB C1 00 10 */	lmw r30, 0x10(r1)
/* 800771F4 00073FF4  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800771F8 00073FF8  7C 08 03 A6 */	mtlr r0
/* 800771FC 00073FFC  38 21 00 20 */	addi r1, r1, 0x20
/* 80077200 00074000  4E 80 00 20 */	blr 

.global xVec2Dot__FPC5xVec2PC5xVec2
xVec2Dot__FPC5xVec2PC5xVec2:
/* 80077204 00074004  C0 23 00 04 */	lfs f1, 4(r3)
/* 80077208 00074008  C0 04 00 04 */	lfs f0, 4(r4)
/* 8007720C 0007400C  C0 43 00 00 */	lfs f2, 0(r3)
/* 80077210 00074010  EC 01 00 32 */	fmuls f0, f1, f0
/* 80077214 00074014  C0 24 00 00 */	lfs f1, 0(r4)
/* 80077218 00074018  EC 22 00 7A */	fmadds f1, f2, f1, f0
/* 8007721C 0007401C  4E 80 00 20 */	blr 

.global xVec2SubFromC__FP5xVec2ff
xVec2SubFromC__FP5xVec2ff:
/* 80077220 00074020  C0 03 00 00 */	lfs f0, 0(r3)
/* 80077224 00074024  EC 00 08 28 */	fsubs f0, f0, f1
/* 80077228 00074028  D0 03 00 00 */	stfs f0, 0(r3)
/* 8007722C 0007402C  C0 03 00 04 */	lfs f0, 4(r3)
/* 80077230 00074030  EC 00 10 28 */	fsubs f0, f0, f2
/* 80077234 00074034  D0 03 00 04 */	stfs f0, 4(r3)
/* 80077238 00074038  4E 80 00 20 */	blr 

.global xVec2Init__FP5xVec2ff
xVec2Init__FP5xVec2ff:
/* 8007723C 0007403C  D0 23 00 00 */	stfs f1, 0(r3)
/* 80077240 00074040  D0 43 00 04 */	stfs f2, 4(r3)
/* 80077244 00074044  4E 80 00 20 */	blr 

.global iBoxVecDist__FPC4xBoxPC5xVec3P6xIsect
iBoxVecDist__FPC4xBoxPC5xVec3P6xIsect:
/* 80077248 00074048  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8007724C 0007404C  7C 08 02 A6 */	mflr r0
/* 80077250 00074050  C0 44 00 00 */	lfs f2, 0(r4)
/* 80077254 00074054  C0 63 00 0C */	lfs f3, 0xc(r3)
/* 80077258 00074058  90 01 00 14 */	stw r0, 0x14(r1)
/* 8007725C 0007405C  FC 02 18 40 */	fcmpo cr0, f2, f3
/* 80077260 00074060  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80077264 00074064  7C BF 2B 78 */	mr r31, r5
/* 80077268 00074068  40 80 02 74 */	bge lbl_800774DC
/* 8007726C 0007406C  C0 A4 00 04 */	lfs f5, 4(r4)
/* 80077270 00074070  C0 23 00 10 */	lfs f1, 0x10(r3)
/* 80077274 00074074  FC 05 08 40 */	fcmpo cr0, f5, f1
/* 80077278 00074078  40 80 00 C8 */	bge lbl_80077340
/* 8007727C 0007407C  C0 84 00 08 */	lfs f4, 8(r4)
/* 80077280 00074080  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 80077284 00074084  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 80077288 00074088  40 80 00 38 */	bge lbl_800772C0
/* 8007728C 0007408C  EC 43 10 28 */	fsubs f2, f3, f2
/* 80077290 00074090  EC 21 28 28 */	fsubs f1, f1, f5
/* 80077294 00074094  EC 00 20 28 */	fsubs f0, f0, f4
/* 80077298 00074098  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 8007729C 0007409C  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 800772A0 000740A0  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 800772A4 000740A4  80 1F 00 00 */	lwz r0, 0(r31)
/* 800772A8 000740A8  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 800772AC 000740AC  90 1F 00 00 */	stw r0, 0(r31)
/* 800772B0 000740B0  80 1F 00 00 */	lwz r0, 0(r31)
/* 800772B4 000740B4  64 00 80 00 */	oris r0, r0, 0x8000
/* 800772B8 000740B8  90 1F 00 00 */	stw r0, 0(r31)
/* 800772BC 000740BC  48 00 06 D0 */	b lbl_8007798C
lbl_800772C0:
/* 800772C0 000740C0  C0 03 00 08 */	lfs f0, 8(r3)
/* 800772C4 000740C4  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 800772C8 000740C8  4C 40 13 82 */	cror 2, 0, 2
/* 800772CC 000740CC  40 82 00 3C */	bne lbl_80077308
/* 800772D0 000740D0  EC 43 10 28 */	fsubs f2, f3, f2
/* 800772D4 000740D4  C0 02 91 44 */	lfs f0, _esc__2_644@sda21(r2)
/* 800772D8 000740D8  EC 21 28 28 */	fsubs f1, f1, f5
/* 800772DC 000740DC  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 800772E0 000740E0  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 800772E4 000740E4  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 800772E8 000740E8  80 1F 00 00 */	lwz r0, 0(r31)
/* 800772EC 000740EC  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 800772F0 000740F0  64 00 01 00 */	oris r0, r0, 0x100
/* 800772F4 000740F4  90 1F 00 00 */	stw r0, 0(r31)
/* 800772F8 000740F8  80 1F 00 00 */	lwz r0, 0(r31)
/* 800772FC 000740FC  64 00 40 00 */	oris r0, r0, 0x4000
/* 80077300 00074100  90 1F 00 00 */	stw r0, 0(r31)
/* 80077304 00074104  48 00 06 88 */	b lbl_8007798C
lbl_80077308:
/* 80077308 00074108  EC 43 10 28 */	fsubs f2, f3, f2
/* 8007730C 0007410C  EC 21 28 28 */	fsubs f1, f1, f5
/* 80077310 00074110  EC 00 20 28 */	fsubs f0, f0, f4
/* 80077314 00074114  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 80077318 00074118  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 8007731C 0007411C  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 80077320 00074120  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077324 00074124  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 80077328 00074128  64 00 02 00 */	oris r0, r0, 0x200
/* 8007732C 0007412C  90 1F 00 00 */	stw r0, 0(r31)
/* 80077330 00074130  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077334 00074134  64 00 80 00 */	oris r0, r0, 0x8000
/* 80077338 00074138  90 1F 00 00 */	stw r0, 0(r31)
/* 8007733C 0007413C  48 00 06 50 */	b lbl_8007798C
lbl_80077340:
/* 80077340 00074140  C0 23 00 04 */	lfs f1, 4(r3)
/* 80077344 00074144  FC 05 08 40 */	fcmpo cr0, f5, f1
/* 80077348 00074148  4C 40 13 82 */	cror 2, 0, 2
/* 8007734C 0007414C  40 82 00 C8 */	bne lbl_80077414
/* 80077350 00074150  C0 84 00 08 */	lfs f4, 8(r4)
/* 80077354 00074154  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 80077358 00074158  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 8007735C 0007415C  40 80 00 3C */	bge lbl_80077398
/* 80077360 00074160  EC 43 10 28 */	fsubs f2, f3, f2
/* 80077364 00074164  C0 22 91 44 */	lfs f1, _esc__2_644@sda21(r2)
/* 80077368 00074168  EC 00 20 28 */	fsubs f0, f0, f4
/* 8007736C 0007416C  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 80077370 00074170  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 80077374 00074174  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 80077378 00074178  80 1F 00 00 */	lwz r0, 0(r31)
/* 8007737C 0007417C  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 80077380 00074180  64 00 03 00 */	oris r0, r0, 0x300
/* 80077384 00074184  90 1F 00 00 */	stw r0, 0(r31)
/* 80077388 00074188  80 1F 00 00 */	lwz r0, 0(r31)
/* 8007738C 0007418C  64 00 40 00 */	oris r0, r0, 0x4000
/* 80077390 00074190  90 1F 00 00 */	stw r0, 0(r31)
/* 80077394 00074194  48 00 05 F8 */	b lbl_8007798C
lbl_80077398:
/* 80077398 00074198  C0 03 00 08 */	lfs f0, 8(r3)
/* 8007739C 0007419C  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 800773A0 000741A0  4C 40 13 82 */	cror 2, 0, 2
/* 800773A4 000741A4  40 82 00 38 */	bne lbl_800773DC
/* 800773A8 000741A8  EC 23 10 28 */	fsubs f1, f3, f2
/* 800773AC 000741AC  C0 02 91 44 */	lfs f0, _esc__2_644@sda21(r2)
/* 800773B0 000741B0  D0 3F 00 1C */	stfs f1, 0x1c(r31)
/* 800773B4 000741B4  D0 1F 00 20 */	stfs f0, 0x20(r31)
/* 800773B8 000741B8  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 800773BC 000741BC  80 1F 00 00 */	lwz r0, 0(r31)
/* 800773C0 000741C0  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 800773C4 000741C4  64 00 04 00 */	oris r0, r0, 0x400
/* 800773C8 000741C8  90 1F 00 00 */	stw r0, 0(r31)
/* 800773CC 000741CC  80 1F 00 00 */	lwz r0, 0(r31)
/* 800773D0 000741D0  64 00 20 00 */	oris r0, r0, 0x2000
/* 800773D4 000741D4  90 1F 00 00 */	stw r0, 0(r31)
/* 800773D8 000741D8  48 00 05 B4 */	b lbl_8007798C
lbl_800773DC:
/* 800773DC 000741DC  EC 43 10 28 */	fsubs f2, f3, f2
/* 800773E0 000741E0  C0 22 91 44 */	lfs f1, _esc__2_644@sda21(r2)
/* 800773E4 000741E4  EC 00 20 28 */	fsubs f0, f0, f4
/* 800773E8 000741E8  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 800773EC 000741EC  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 800773F0 000741F0  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 800773F4 000741F4  80 1F 00 00 */	lwz r0, 0(r31)
/* 800773F8 000741F8  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 800773FC 000741FC  64 00 05 00 */	oris r0, r0, 0x500
/* 80077400 00074200  90 1F 00 00 */	stw r0, 0(r31)
/* 80077404 00074204  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077408 00074208  64 00 40 00 */	oris r0, r0, 0x4000
/* 8007740C 0007420C  90 1F 00 00 */	stw r0, 0(r31)
/* 80077410 00074210  48 00 05 7C */	b lbl_8007798C
lbl_80077414:
/* 80077414 00074214  C0 84 00 08 */	lfs f4, 8(r4)
/* 80077418 00074218  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 8007741C 0007421C  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 80077420 00074220  40 80 00 3C */	bge lbl_8007745C
/* 80077424 00074224  EC 43 10 28 */	fsubs f2, f3, f2
/* 80077428 00074228  EC 21 28 28 */	fsubs f1, f1, f5
/* 8007742C 0007422C  EC 00 20 28 */	fsubs f0, f0, f4
/* 80077430 00074230  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 80077434 00074234  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 80077438 00074238  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 8007743C 0007423C  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077440 00074240  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 80077444 00074244  64 00 06 00 */	oris r0, r0, 0x600
/* 80077448 00074248  90 1F 00 00 */	stw r0, 0(r31)
/* 8007744C 0007424C  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077450 00074250  64 00 80 00 */	oris r0, r0, 0x8000
/* 80077454 00074254  90 1F 00 00 */	stw r0, 0(r31)
/* 80077458 00074258  48 00 05 34 */	b lbl_8007798C
lbl_8007745C:
/* 8007745C 0007425C  C0 03 00 08 */	lfs f0, 8(r3)
/* 80077460 00074260  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 80077464 00074264  4C 40 13 82 */	cror 2, 0, 2
/* 80077468 00074268  40 82 00 3C */	bne lbl_800774A4
/* 8007746C 0007426C  EC 43 10 28 */	fsubs f2, f3, f2
/* 80077470 00074270  C0 02 91 44 */	lfs f0, _esc__2_644@sda21(r2)
/* 80077474 00074274  EC 21 28 28 */	fsubs f1, f1, f5
/* 80077478 00074278  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 8007747C 0007427C  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 80077480 00074280  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 80077484 00074284  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077488 00074288  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 8007748C 0007428C  64 00 07 00 */	oris r0, r0, 0x700
/* 80077490 00074290  90 1F 00 00 */	stw r0, 0(r31)
/* 80077494 00074294  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077498 00074298  64 00 40 00 */	oris r0, r0, 0x4000
/* 8007749C 0007429C  90 1F 00 00 */	stw r0, 0(r31)
/* 800774A0 000742A0  48 00 04 EC */	b lbl_8007798C
lbl_800774A4:
/* 800774A4 000742A4  EC 43 10 28 */	fsubs f2, f3, f2
/* 800774A8 000742A8  EC 21 28 28 */	fsubs f1, f1, f5
/* 800774AC 000742AC  EC 00 20 28 */	fsubs f0, f0, f4
/* 800774B0 000742B0  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 800774B4 000742B4  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 800774B8 000742B8  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 800774BC 000742BC  80 1F 00 00 */	lwz r0, 0(r31)
/* 800774C0 000742C0  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 800774C4 000742C4  64 00 08 00 */	oris r0, r0, 0x800
/* 800774C8 000742C8  90 1F 00 00 */	stw r0, 0(r31)
/* 800774CC 000742CC  80 1F 00 00 */	lwz r0, 0(r31)
/* 800774D0 000742D0  64 00 80 00 */	oris r0, r0, 0x8000
/* 800774D4 000742D4  90 1F 00 00 */	stw r0, 0(r31)
/* 800774D8 000742D8  48 00 04 B4 */	b lbl_8007798C
lbl_800774DC:
/* 800774DC 000742DC  C0 63 00 00 */	lfs f3, 0(r3)
/* 800774E0 000742E0  FC 02 18 40 */	fcmpo cr0, f2, f3
/* 800774E4 000742E4  4C 40 13 82 */	cror 2, 0, 2
/* 800774E8 000742E8  40 82 02 34 */	bne lbl_8007771C
/* 800774EC 000742EC  C0 A4 00 04 */	lfs f5, 4(r4)
/* 800774F0 000742F0  C0 63 00 10 */	lfs f3, 0x10(r3)
/* 800774F4 000742F4  FC 05 18 40 */	fcmpo cr0, f5, f3
/* 800774F8 000742F8  40 80 00 C8 */	bge lbl_800775C0
/* 800774FC 000742FC  C0 84 00 08 */	lfs f4, 8(r4)
/* 80077500 00074300  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 80077504 00074304  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 80077508 00074308  40 80 00 3C */	bge lbl_80077544
/* 8007750C 0007430C  C0 42 91 44 */	lfs f2, _esc__2_644@sda21(r2)
/* 80077510 00074310  EC 23 28 28 */	fsubs f1, f3, f5
/* 80077514 00074314  EC 00 20 28 */	fsubs f0, f0, f4
/* 80077518 00074318  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 8007751C 0007431C  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 80077520 00074320  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 80077524 00074324  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077528 00074328  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 8007752C 0007432C  64 00 09 00 */	oris r0, r0, 0x900
/* 80077530 00074330  90 1F 00 00 */	stw r0, 0(r31)
/* 80077534 00074334  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077538 00074338  64 00 40 00 */	oris r0, r0, 0x4000
/* 8007753C 0007433C  90 1F 00 00 */	stw r0, 0(r31)
/* 80077540 00074340  48 00 04 4C */	b lbl_8007798C
lbl_80077544:
/* 80077544 00074344  C0 03 00 08 */	lfs f0, 8(r3)
/* 80077548 00074348  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 8007754C 0007434C  4C 40 13 82 */	cror 2, 0, 2
/* 80077550 00074350  40 82 00 38 */	bne lbl_80077588
/* 80077554 00074354  C0 22 91 44 */	lfs f1, _esc__2_644@sda21(r2)
/* 80077558 00074358  EC 03 28 28 */	fsubs f0, f3, f5
/* 8007755C 0007435C  D0 3F 00 1C */	stfs f1, 0x1c(r31)
/* 80077560 00074360  D0 1F 00 20 */	stfs f0, 0x20(r31)
/* 80077564 00074364  D0 3F 00 24 */	stfs f1, 0x24(r31)
/* 80077568 00074368  80 1F 00 00 */	lwz r0, 0(r31)
/* 8007756C 0007436C  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 80077570 00074370  64 00 0A 00 */	oris r0, r0, 0xa00
/* 80077574 00074374  90 1F 00 00 */	stw r0, 0(r31)
/* 80077578 00074378  80 1F 00 00 */	lwz r0, 0(r31)
/* 8007757C 0007437C  64 00 20 00 */	oris r0, r0, 0x2000
/* 80077580 00074380  90 1F 00 00 */	stw r0, 0(r31)
/* 80077584 00074384  48 00 04 08 */	b lbl_8007798C
lbl_80077588:
/* 80077588 00074388  C0 42 91 44 */	lfs f2, _esc__2_644@sda21(r2)
/* 8007758C 0007438C  EC 23 28 28 */	fsubs f1, f3, f5
/* 80077590 00074390  EC 00 20 28 */	fsubs f0, f0, f4
/* 80077594 00074394  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 80077598 00074398  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 8007759C 0007439C  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 800775A0 000743A0  80 1F 00 00 */	lwz r0, 0(r31)
/* 800775A4 000743A4  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 800775A8 000743A8  64 00 0B 00 */	oris r0, r0, 0xb00
/* 800775AC 000743AC  90 1F 00 00 */	stw r0, 0(r31)
/* 800775B0 000743B0  80 1F 00 00 */	lwz r0, 0(r31)
/* 800775B4 000743B4  64 00 40 00 */	oris r0, r0, 0x4000
/* 800775B8 000743B8  90 1F 00 00 */	stw r0, 0(r31)
/* 800775BC 000743BC  48 00 03 D0 */	b lbl_8007798C
lbl_800775C0:
/* 800775C0 000743C0  C0 63 00 04 */	lfs f3, 4(r3)
/* 800775C4 000743C4  FC 05 18 40 */	fcmpo cr0, f5, f3
/* 800775C8 000743C8  4C 40 13 82 */	cror 2, 0, 2
/* 800775CC 000743CC  40 82 00 8C */	bne lbl_80077658
/* 800775D0 000743D0  C0 44 00 08 */	lfs f2, 8(r4)
/* 800775D4 000743D4  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 800775D8 000743D8  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 800775DC 000743DC  40 80 00 38 */	bge lbl_80077614
/* 800775E0 000743E0  C0 22 91 44 */	lfs f1, _esc__2_644@sda21(r2)
/* 800775E4 000743E4  EC 00 10 28 */	fsubs f0, f0, f2
/* 800775E8 000743E8  D0 3F 00 1C */	stfs f1, 0x1c(r31)
/* 800775EC 000743EC  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 800775F0 000743F0  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 800775F4 000743F4  80 1F 00 00 */	lwz r0, 0(r31)
/* 800775F8 000743F8  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 800775FC 000743FC  64 00 0C 00 */	oris r0, r0, 0xc00
/* 80077600 00074400  90 1F 00 00 */	stw r0, 0(r31)
/* 80077604 00074404  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077608 00074408  64 00 20 00 */	oris r0, r0, 0x2000
/* 8007760C 0007440C  90 1F 00 00 */	stw r0, 0(r31)
/* 80077610 00074410  48 00 03 7C */	b lbl_8007798C
lbl_80077614:
/* 80077614 00074414  C0 03 00 08 */	lfs f0, 8(r3)
/* 80077618 00074418  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 8007761C 0007441C  4C 40 13 82 */	cror 2, 0, 2
/* 80077620 00074420  41 82 03 6C */	beq lbl_8007798C
/* 80077624 00074424  C0 22 91 44 */	lfs f1, _esc__2_644@sda21(r2)
/* 80077628 00074428  EC 00 10 28 */	fsubs f0, f0, f2
/* 8007762C 0007442C  D0 3F 00 1C */	stfs f1, 0x1c(r31)
/* 80077630 00074430  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 80077634 00074434  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 80077638 00074438  80 1F 00 00 */	lwz r0, 0(r31)
/* 8007763C 0007443C  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 80077640 00074440  64 00 0E 00 */	oris r0, r0, 0xe00
/* 80077644 00074444  90 1F 00 00 */	stw r0, 0(r31)
/* 80077648 00074448  80 1F 00 00 */	lwz r0, 0(r31)
/* 8007764C 0007444C  64 00 20 00 */	oris r0, r0, 0x2000
/* 80077650 00074450  90 1F 00 00 */	stw r0, 0(r31)
/* 80077654 00074454  48 00 03 38 */	b lbl_8007798C
lbl_80077658:
/* 80077658 00074458  C0 84 00 08 */	lfs f4, 8(r4)
/* 8007765C 0007445C  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 80077660 00074460  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 80077664 00074464  40 80 00 3C */	bge lbl_800776A0
/* 80077668 00074468  C0 42 91 44 */	lfs f2, _esc__2_644@sda21(r2)
/* 8007766C 0007446C  EC 23 28 28 */	fsubs f1, f3, f5
/* 80077670 00074470  EC 00 20 28 */	fsubs f0, f0, f4
/* 80077674 00074474  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 80077678 00074478  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 8007767C 0007447C  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 80077680 00074480  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077684 00074484  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 80077688 00074488  64 00 0F 00 */	oris r0, r0, 0xf00
/* 8007768C 0007448C  90 1F 00 00 */	stw r0, 0(r31)
/* 80077690 00074490  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077694 00074494  64 00 40 00 */	oris r0, r0, 0x4000
/* 80077698 00074498  90 1F 00 00 */	stw r0, 0(r31)
/* 8007769C 0007449C  48 00 02 F0 */	b lbl_8007798C
lbl_800776A0:
/* 800776A0 000744A0  C0 03 00 08 */	lfs f0, 8(r3)
/* 800776A4 000744A4  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 800776A8 000744A8  4C 40 13 82 */	cror 2, 0, 2
/* 800776AC 000744AC  40 82 00 38 */	bne lbl_800776E4
/* 800776B0 000744B0  C0 22 91 44 */	lfs f1, _esc__2_644@sda21(r2)
/* 800776B4 000744B4  EC 03 28 28 */	fsubs f0, f3, f5
/* 800776B8 000744B8  D0 3F 00 1C */	stfs f1, 0x1c(r31)
/* 800776BC 000744BC  D0 1F 00 20 */	stfs f0, 0x20(r31)
/* 800776C0 000744C0  D0 3F 00 24 */	stfs f1, 0x24(r31)
/* 800776C4 000744C4  80 1F 00 00 */	lwz r0, 0(r31)
/* 800776C8 000744C8  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 800776CC 000744CC  64 00 10 00 */	oris r0, r0, 0x1000
/* 800776D0 000744D0  90 1F 00 00 */	stw r0, 0(r31)
/* 800776D4 000744D4  80 1F 00 00 */	lwz r0, 0(r31)
/* 800776D8 000744D8  64 00 20 00 */	oris r0, r0, 0x2000
/* 800776DC 000744DC  90 1F 00 00 */	stw r0, 0(r31)
/* 800776E0 000744E0  48 00 02 AC */	b lbl_8007798C
lbl_800776E4:
/* 800776E4 000744E4  C0 42 91 44 */	lfs f2, _esc__2_644@sda21(r2)
/* 800776E8 000744E8  EC 23 28 28 */	fsubs f1, f3, f5
/* 800776EC 000744EC  EC 00 20 28 */	fsubs f0, f0, f4
/* 800776F0 000744F0  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 800776F4 000744F4  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 800776F8 000744F8  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 800776FC 000744FC  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077700 00074500  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 80077704 00074504  64 00 11 00 */	oris r0, r0, 0x1100
/* 80077708 00074508  90 1F 00 00 */	stw r0, 0(r31)
/* 8007770C 0007450C  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077710 00074510  64 00 40 00 */	oris r0, r0, 0x4000
/* 80077714 00074514  90 1F 00 00 */	stw r0, 0(r31)
/* 80077718 00074518  48 00 02 74 */	b lbl_8007798C
lbl_8007771C:
/* 8007771C 0007451C  C0 A4 00 04 */	lfs f5, 4(r4)
/* 80077720 00074520  C0 23 00 10 */	lfs f1, 0x10(r3)
/* 80077724 00074524  FC 05 08 40 */	fcmpo cr0, f5, f1
/* 80077728 00074528  40 80 00 CC */	bge lbl_800777F4
/* 8007772C 0007452C  C0 84 00 08 */	lfs f4, 8(r4)
/* 80077730 00074530  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 80077734 00074534  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 80077738 00074538  40 80 00 3C */	bge lbl_80077774
/* 8007773C 0007453C  EC 43 10 28 */	fsubs f2, f3, f2
/* 80077740 00074540  EC 21 28 28 */	fsubs f1, f1, f5
/* 80077744 00074544  EC 00 20 28 */	fsubs f0, f0, f4
/* 80077748 00074548  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 8007774C 0007454C  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 80077750 00074550  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 80077754 00074554  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077758 00074558  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 8007775C 0007455C  64 00 12 00 */	oris r0, r0, 0x1200
/* 80077760 00074560  90 1F 00 00 */	stw r0, 0(r31)
/* 80077764 00074564  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077768 00074568  64 00 80 00 */	oris r0, r0, 0x8000
/* 8007776C 0007456C  90 1F 00 00 */	stw r0, 0(r31)
/* 80077770 00074570  48 00 02 1C */	b lbl_8007798C
lbl_80077774:
/* 80077774 00074574  C0 03 00 08 */	lfs f0, 8(r3)
/* 80077778 00074578  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 8007777C 0007457C  4C 40 13 82 */	cror 2, 0, 2
/* 80077780 00074580  40 82 00 3C */	bne lbl_800777BC
/* 80077784 00074584  EC 43 10 28 */	fsubs f2, f3, f2
/* 80077788 00074588  C0 02 91 44 */	lfs f0, _esc__2_644@sda21(r2)
/* 8007778C 0007458C  EC 21 28 28 */	fsubs f1, f1, f5
/* 80077790 00074590  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 80077794 00074594  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 80077798 00074598  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 8007779C 0007459C  80 1F 00 00 */	lwz r0, 0(r31)
/* 800777A0 000745A0  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 800777A4 000745A4  64 00 13 00 */	oris r0, r0, 0x1300
/* 800777A8 000745A8  90 1F 00 00 */	stw r0, 0(r31)
/* 800777AC 000745AC  80 1F 00 00 */	lwz r0, 0(r31)
/* 800777B0 000745B0  64 00 40 00 */	oris r0, r0, 0x4000
/* 800777B4 000745B4  90 1F 00 00 */	stw r0, 0(r31)
/* 800777B8 000745B8  48 00 01 D4 */	b lbl_8007798C
lbl_800777BC:
/* 800777BC 000745BC  EC 43 10 28 */	fsubs f2, f3, f2
/* 800777C0 000745C0  EC 21 28 28 */	fsubs f1, f1, f5
/* 800777C4 000745C4  EC 00 20 28 */	fsubs f0, f0, f4
/* 800777C8 000745C8  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 800777CC 000745CC  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 800777D0 000745D0  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 800777D4 000745D4  80 1F 00 00 */	lwz r0, 0(r31)
/* 800777D8 000745D8  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 800777DC 000745DC  64 00 14 00 */	oris r0, r0, 0x1400
/* 800777E0 000745E0  90 1F 00 00 */	stw r0, 0(r31)
/* 800777E4 000745E4  80 1F 00 00 */	lwz r0, 0(r31)
/* 800777E8 000745E8  64 00 80 00 */	oris r0, r0, 0x8000
/* 800777EC 000745EC  90 1F 00 00 */	stw r0, 0(r31)
/* 800777F0 000745F0  48 00 01 9C */	b lbl_8007798C
lbl_800777F4:
/* 800777F4 000745F4  C0 23 00 04 */	lfs f1, 4(r3)
/* 800777F8 000745F8  FC 05 08 40 */	fcmpo cr0, f5, f1
/* 800777FC 000745FC  4C 40 13 82 */	cror 2, 0, 2
/* 80077800 00074600  40 82 00 C8 */	bne lbl_800778C8
/* 80077804 00074604  C0 84 00 08 */	lfs f4, 8(r4)
/* 80077808 00074608  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 8007780C 0007460C  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 80077810 00074610  40 80 00 3C */	bge lbl_8007784C
/* 80077814 00074614  EC 43 10 28 */	fsubs f2, f3, f2
/* 80077818 00074618  C0 22 91 44 */	lfs f1, _esc__2_644@sda21(r2)
/* 8007781C 0007461C  EC 00 20 28 */	fsubs f0, f0, f4
/* 80077820 00074620  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 80077824 00074624  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 80077828 00074628  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 8007782C 0007462C  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077830 00074630  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 80077834 00074634  64 00 15 00 */	oris r0, r0, 0x1500
/* 80077838 00074638  90 1F 00 00 */	stw r0, 0(r31)
/* 8007783C 0007463C  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077840 00074640  64 00 40 00 */	oris r0, r0, 0x4000
/* 80077844 00074644  90 1F 00 00 */	stw r0, 0(r31)
/* 80077848 00074648  48 00 01 44 */	b lbl_8007798C
lbl_8007784C:
/* 8007784C 0007464C  C0 03 00 08 */	lfs f0, 8(r3)
/* 80077850 00074650  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 80077854 00074654  4C 40 13 82 */	cror 2, 0, 2
/* 80077858 00074658  40 82 00 38 */	bne lbl_80077890
/* 8007785C 0007465C  EC 23 10 28 */	fsubs f1, f3, f2
/* 80077860 00074660  C0 02 91 44 */	lfs f0, _esc__2_644@sda21(r2)
/* 80077864 00074664  D0 3F 00 1C */	stfs f1, 0x1c(r31)
/* 80077868 00074668  D0 1F 00 20 */	stfs f0, 0x20(r31)
/* 8007786C 0007466C  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 80077870 00074670  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077874 00074674  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 80077878 00074678  64 00 16 00 */	oris r0, r0, 0x1600
/* 8007787C 0007467C  90 1F 00 00 */	stw r0, 0(r31)
/* 80077880 00074680  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077884 00074684  64 00 20 00 */	oris r0, r0, 0x2000
/* 80077888 00074688  90 1F 00 00 */	stw r0, 0(r31)
/* 8007788C 0007468C  48 00 01 00 */	b lbl_8007798C
lbl_80077890:
/* 80077890 00074690  EC 43 10 28 */	fsubs f2, f3, f2
/* 80077894 00074694  C0 22 91 44 */	lfs f1, _esc__2_644@sda21(r2)
/* 80077898 00074698  EC 00 20 28 */	fsubs f0, f0, f4
/* 8007789C 0007469C  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 800778A0 000746A0  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 800778A4 000746A4  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 800778A8 000746A8  80 1F 00 00 */	lwz r0, 0(r31)
/* 800778AC 000746AC  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 800778B0 000746B0  64 00 17 00 */	oris r0, r0, 0x1700
/* 800778B4 000746B4  90 1F 00 00 */	stw r0, 0(r31)
/* 800778B8 000746B8  80 1F 00 00 */	lwz r0, 0(r31)
/* 800778BC 000746BC  64 00 40 00 */	oris r0, r0, 0x4000
/* 800778C0 000746C0  90 1F 00 00 */	stw r0, 0(r31)
/* 800778C4 000746C4  48 00 00 C8 */	b lbl_8007798C
lbl_800778C8:
/* 800778C8 000746C8  C0 84 00 08 */	lfs f4, 8(r4)
/* 800778CC 000746CC  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 800778D0 000746D0  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 800778D4 000746D4  40 80 00 3C */	bge lbl_80077910
/* 800778D8 000746D8  EC 43 10 28 */	fsubs f2, f3, f2
/* 800778DC 000746DC  EC 21 28 28 */	fsubs f1, f1, f5
/* 800778E0 000746E0  EC 00 20 28 */	fsubs f0, f0, f4
/* 800778E4 000746E4  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 800778E8 000746E8  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 800778EC 000746EC  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 800778F0 000746F0  80 1F 00 00 */	lwz r0, 0(r31)
/* 800778F4 000746F4  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 800778F8 000746F8  64 00 18 00 */	oris r0, r0, 0x1800
/* 800778FC 000746FC  90 1F 00 00 */	stw r0, 0(r31)
/* 80077900 00074700  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077904 00074704  64 00 80 00 */	oris r0, r0, 0x8000
/* 80077908 00074708  90 1F 00 00 */	stw r0, 0(r31)
/* 8007790C 0007470C  48 00 00 80 */	b lbl_8007798C
lbl_80077910:
/* 80077910 00074710  C0 03 00 08 */	lfs f0, 8(r3)
/* 80077914 00074714  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 80077918 00074718  4C 40 13 82 */	cror 2, 0, 2
/* 8007791C 0007471C  40 82 00 3C */	bne lbl_80077958
/* 80077920 00074720  EC 43 10 28 */	fsubs f2, f3, f2
/* 80077924 00074724  C0 02 91 44 */	lfs f0, _esc__2_644@sda21(r2)
/* 80077928 00074728  EC 21 28 28 */	fsubs f1, f1, f5
/* 8007792C 0007472C  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 80077930 00074730  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 80077934 00074734  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 80077938 00074738  80 1F 00 00 */	lwz r0, 0(r31)
/* 8007793C 0007473C  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 80077940 00074740  64 00 19 00 */	oris r0, r0, 0x1900
/* 80077944 00074744  90 1F 00 00 */	stw r0, 0(r31)
/* 80077948 00074748  80 1F 00 00 */	lwz r0, 0(r31)
/* 8007794C 0007474C  64 00 40 00 */	oris r0, r0, 0x4000
/* 80077950 00074750  90 1F 00 00 */	stw r0, 0(r31)
/* 80077954 00074754  48 00 00 38 */	b lbl_8007798C
lbl_80077958:
/* 80077958 00074758  EC 43 10 28 */	fsubs f2, f3, f2
/* 8007795C 0007475C  EC 21 28 28 */	fsubs f1, f1, f5
/* 80077960 00074760  EC 00 20 28 */	fsubs f0, f0, f4
/* 80077964 00074764  D0 5F 00 1C */	stfs f2, 0x1c(r31)
/* 80077968 00074768  D0 3F 00 20 */	stfs f1, 0x20(r31)
/* 8007796C 0007476C  D0 1F 00 24 */	stfs f0, 0x24(r31)
/* 80077970 00074770  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077974 00074774  54 00 02 04 */	rlwinm r0, r0, 0, 8, 2
/* 80077978 00074778  64 00 1A 00 */	oris r0, r0, 0x1a00
/* 8007797C 0007477C  90 1F 00 00 */	stw r0, 0(r31)
/* 80077980 00074780  80 1F 00 00 */	lwz r0, 0(r31)
/* 80077984 00074784  64 00 80 00 */	oris r0, r0, 0x8000
/* 80077988 00074788  90 1F 00 00 */	stw r0, 0(r31)
lbl_8007798C:
/* 8007798C 0007478C  38 7F 00 1C */	addi r3, r31, 0x1c
/* 80077990 00074790  4B F9 8C 7D */	bl xVec3Length__FPC5xVec3
/* 80077994 00074794  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 80077998 00074798  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8007799C 0007479C  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800779A0 000747A0  7C 08 03 A6 */	mtlr r0
/* 800779A4 000747A4  38 21 00 10 */	addi r1, r1, 0x10
/* 800779A8 000747A8  4E 80 00 20 */	blr 

.global iBoxIsectVec__FPC4xBoxPC5xVec3P6xIsect
iBoxIsectVec__FPC4xBoxPC5xVec3P6xIsect:
/* 800779AC 000747AC  C0 24 00 00 */	lfs f1, 0(r4)
/* 800779B0 000747B0  C0 03 00 0C */	lfs f0, 0xc(r3)
/* 800779B4 000747B4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800779B8 000747B8  4C 41 13 82 */	cror 2, 1, 2
/* 800779BC 000747BC  40 82 00 68 */	bne lbl_80077A24
/* 800779C0 000747C0  C0 03 00 00 */	lfs f0, 0(r3)
/* 800779C4 000747C4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800779C8 000747C8  4C 40 13 82 */	cror 2, 0, 2
/* 800779CC 000747CC  40 82 00 58 */	bne lbl_80077A24
/* 800779D0 000747D0  C0 24 00 04 */	lfs f1, 4(r4)
/* 800779D4 000747D4  C0 03 00 10 */	lfs f0, 0x10(r3)
/* 800779D8 000747D8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800779DC 000747DC  4C 41 13 82 */	cror 2, 1, 2
/* 800779E0 000747E0  40 82 00 44 */	bne lbl_80077A24
/* 800779E4 000747E4  C0 03 00 04 */	lfs f0, 4(r3)
/* 800779E8 000747E8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800779EC 000747EC  4C 40 13 82 */	cror 2, 0, 2
/* 800779F0 000747F0  40 82 00 34 */	bne lbl_80077A24
/* 800779F4 000747F4  C0 24 00 08 */	lfs f1, 8(r4)
/* 800779F8 000747F8  C0 03 00 14 */	lfs f0, 0x14(r3)
/* 800779FC 000747FC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80077A00 00074800  4C 41 13 82 */	cror 2, 1, 2
/* 80077A04 00074804  40 82 00 20 */	bne lbl_80077A24
/* 80077A08 00074808  C0 03 00 08 */	lfs f0, 8(r3)
/* 80077A0C 0007480C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80077A10 00074810  4C 40 13 82 */	cror 2, 0, 2
/* 80077A14 00074814  40 82 00 10 */	bne lbl_80077A24
/* 80077A18 00074818  C0 02 91 54 */	lfs f0, _esc__2_695@sda21(r2)
/* 80077A1C 0007481C  D0 05 00 04 */	stfs f0, 4(r5)
/* 80077A20 00074820  4E 80 00 20 */	blr 
lbl_80077A24:
/* 80077A24 00074824  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80077A28 00074828  D0 05 00 04 */	stfs f0, 4(r5)
/* 80077A2C 0007482C  4E 80 00 20 */	blr 

.global ClipPlane__FffPfPf
ClipPlane__FffPfPf:
/* 80077A30 00074830  C0 02 91 44 */	lfs f0, _esc__2_644@sda21(r2)
/* 80077A34 00074834  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80077A38 00074838  40 81 00 3C */	ble lbl_80077A74
/* 80077A3C 0007483C  C0 04 00 00 */	lfs f0, 0(r4)
/* 80077A40 00074840  EC 01 00 32 */	fmuls f0, f1, f0
/* 80077A44 00074844  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80077A48 00074848  40 81 00 0C */	ble lbl_80077A54
/* 80077A4C 0007484C  38 60 00 00 */	li r3, 0
/* 80077A50 00074850  4E 80 00 20 */	blr 
lbl_80077A54:
/* 80077A54 00074854  C0 03 00 00 */	lfs f0, 0(r3)
/* 80077A58 00074858  EC 01 00 32 */	fmuls f0, f1, f0
/* 80077A5C 0007485C  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80077A60 00074860  40 81 00 0C */	ble lbl_80077A6C
/* 80077A64 00074864  EC 02 08 24 */	fdivs f0, f2, f1
/* 80077A68 00074868  D0 03 00 00 */	stfs f0, 0(r3)
lbl_80077A6C:
/* 80077A6C 0007486C  38 60 00 01 */	li r3, 1
/* 80077A70 00074870  4E 80 00 20 */	blr 
lbl_80077A74:
/* 80077A74 00074874  40 80 00 3C */	bge lbl_80077AB0
/* 80077A78 00074878  C0 03 00 00 */	lfs f0, 0(r3)
/* 80077A7C 0007487C  EC 01 00 32 */	fmuls f0, f1, f0
/* 80077A80 00074880  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80077A84 00074884  40 81 00 0C */	ble lbl_80077A90
/* 80077A88 00074888  38 60 00 00 */	li r3, 0
/* 80077A8C 0007488C  4E 80 00 20 */	blr 
lbl_80077A90:
/* 80077A90 00074890  C0 04 00 00 */	lfs f0, 0(r4)
/* 80077A94 00074894  EC 01 00 32 */	fmuls f0, f1, f0
/* 80077A98 00074898  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80077A9C 0007489C  40 81 00 0C */	ble lbl_80077AA8
/* 80077AA0 000748A0  EC 02 08 24 */	fdivs f0, f2, f1
/* 80077AA4 000748A4  D0 04 00 00 */	stfs f0, 0(r4)
lbl_80077AA8:
/* 80077AA8 000748A8  38 60 00 01 */	li r3, 1
/* 80077AAC 000748AC  4E 80 00 20 */	blr 
lbl_80077AB0:
/* 80077AB0 000748B0  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80077AB4 000748B4  4C 40 13 82 */	cror 2, 0, 2
/* 80077AB8 000748B8  7C 00 00 26 */	mfcr r0
/* 80077ABC 000748BC  54 03 1F FE */	rlwinm r3, r0, 3, 0x1f, 0x1f
/* 80077AC0 000748C0  4E 80 00 20 */	blr 

.global ClipBox__FPC5xVec3PC5xVec3PC5xVec3PfPf
ClipBox__FPC5xVec3PC5xVec3PC5xVec3PfPf:
/* 80077AC4 000748C4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80077AC8 000748C8  7C 08 02 A6 */	mflr r0
/* 80077ACC 000748CC  C0 04 00 00 */	lfs f0, 0(r4)
/* 80077AD0 000748D0  90 01 00 24 */	stw r0, 0x24(r1)
/* 80077AD4 000748D4  FC 40 00 50 */	fneg f2, f0
/* 80077AD8 000748D8  C0 03 00 00 */	lfs f0, 0(r3)
/* 80077ADC 000748DC  BF 41 00 08 */	stmw r26, 8(r1)
/* 80077AE0 000748E0  7C DD 33 78 */	mr r29, r6
/* 80077AE4 000748E4  7C 7A 1B 78 */	mr r26, r3
/* 80077AE8 000748E8  7C FE 3B 78 */	mr r30, r7
/* 80077AEC 000748EC  7C 9B 23 78 */	mr r27, r4
/* 80077AF0 000748F0  EC 42 00 28 */	fsubs f2, f2, f0
/* 80077AF4 000748F4  C0 25 00 00 */	lfs f1, 0(r5)
/* 80077AF8 000748F8  7C BC 2B 78 */	mr r28, r5
/* 80077AFC 000748FC  7F A3 EB 78 */	mr r3, r29
/* 80077B00 00074900  7F C4 F3 78 */	mr r4, r30
/* 80077B04 00074904  3B E0 00 00 */	li r31, 0
/* 80077B08 00074908  4B FF FF 29 */	bl ClipPlane__FffPfPf
/* 80077B0C 0007490C  28 03 00 00 */	cmplwi r3, 0
/* 80077B10 00074910  41 82 00 D0 */	beq lbl_80077BE0
/* 80077B14 00074914  C0 3C 00 00 */	lfs f1, 0(r28)
/* 80077B18 00074918  7F A3 EB 78 */	mr r3, r29
/* 80077B1C 0007491C  C0 5B 00 00 */	lfs f2, 0(r27)
/* 80077B20 00074920  7F C4 F3 78 */	mr r4, r30
/* 80077B24 00074924  C0 1A 00 00 */	lfs f0, 0(r26)
/* 80077B28 00074928  FC 20 08 50 */	fneg f1, f1
/* 80077B2C 0007492C  EC 42 00 28 */	fsubs f2, f2, f0
/* 80077B30 00074930  4B FF FF 01 */	bl ClipPlane__FffPfPf
/* 80077B34 00074934  28 03 00 00 */	cmplwi r3, 0
/* 80077B38 00074938  41 82 00 A8 */	beq lbl_80077BE0
/* 80077B3C 0007493C  C0 3B 00 04 */	lfs f1, 4(r27)
/* 80077B40 00074940  7F A3 EB 78 */	mr r3, r29
/* 80077B44 00074944  C0 1A 00 04 */	lfs f0, 4(r26)
/* 80077B48 00074948  7F C4 F3 78 */	mr r4, r30
/* 80077B4C 0007494C  FC 40 08 50 */	fneg f2, f1
/* 80077B50 00074950  C0 3C 00 04 */	lfs f1, 4(r28)
/* 80077B54 00074954  EC 42 00 28 */	fsubs f2, f2, f0
/* 80077B58 00074958  4B FF FE D9 */	bl ClipPlane__FffPfPf
/* 80077B5C 0007495C  28 03 00 00 */	cmplwi r3, 0
/* 80077B60 00074960  41 82 00 80 */	beq lbl_80077BE0
/* 80077B64 00074964  C0 3C 00 04 */	lfs f1, 4(r28)
/* 80077B68 00074968  7F A3 EB 78 */	mr r3, r29
/* 80077B6C 0007496C  C0 5B 00 04 */	lfs f2, 4(r27)
/* 80077B70 00074970  7F C4 F3 78 */	mr r4, r30
/* 80077B74 00074974  C0 1A 00 04 */	lfs f0, 4(r26)
/* 80077B78 00074978  FC 20 08 50 */	fneg f1, f1
/* 80077B7C 0007497C  EC 42 00 28 */	fsubs f2, f2, f0
/* 80077B80 00074980  4B FF FE B1 */	bl ClipPlane__FffPfPf
/* 80077B84 00074984  28 03 00 00 */	cmplwi r3, 0
/* 80077B88 00074988  41 82 00 58 */	beq lbl_80077BE0
/* 80077B8C 0007498C  C0 3B 00 08 */	lfs f1, 8(r27)
/* 80077B90 00074990  7F A3 EB 78 */	mr r3, r29
/* 80077B94 00074994  C0 1A 00 08 */	lfs f0, 8(r26)
/* 80077B98 00074998  7F C4 F3 78 */	mr r4, r30
/* 80077B9C 0007499C  FC 40 08 50 */	fneg f2, f1
/* 80077BA0 000749A0  C0 3C 00 08 */	lfs f1, 8(r28)
/* 80077BA4 000749A4  EC 42 00 28 */	fsubs f2, f2, f0
/* 80077BA8 000749A8  4B FF FE 89 */	bl ClipPlane__FffPfPf
/* 80077BAC 000749AC  28 03 00 00 */	cmplwi r3, 0
/* 80077BB0 000749B0  41 82 00 30 */	beq lbl_80077BE0
/* 80077BB4 000749B4  C0 3C 00 08 */	lfs f1, 8(r28)
/* 80077BB8 000749B8  7F A3 EB 78 */	mr r3, r29
/* 80077BBC 000749BC  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80077BC0 000749C0  7F C4 F3 78 */	mr r4, r30
/* 80077BC4 000749C4  C0 1A 00 08 */	lfs f0, 8(r26)
/* 80077BC8 000749C8  FC 20 08 50 */	fneg f1, f1
/* 80077BCC 000749CC  EC 42 00 28 */	fsubs f2, f2, f0
/* 80077BD0 000749D0  4B FF FE 61 */	bl ClipPlane__FffPfPf
/* 80077BD4 000749D4  28 03 00 00 */	cmplwi r3, 0
/* 80077BD8 000749D8  41 82 00 08 */	beq lbl_80077BE0
/* 80077BDC 000749DC  3B E0 00 01 */	li r31, 1
lbl_80077BE0:
/* 80077BE0 000749E0  57 E3 06 3E */	clrlwi r3, r31, 0x18
/* 80077BE4 000749E4  BB 41 00 08 */	lmw r26, 8(r1)
/* 80077BE8 000749E8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80077BEC 000749EC  7C 08 03 A6 */	mtlr r0
/* 80077BF0 000749F0  38 21 00 20 */	addi r1, r1, 0x20
/* 80077BF4 000749F4  4E 80 00 20 */	blr 

.global iBoxIsectRay__FPC4xBoxPC5xRay3P6xIsect
iBoxIsectRay__FPC4xBoxPC5xRay3P6xIsect:
/* 80077BF8 000749F8  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80077BFC 000749FC  7C 08 02 A6 */	mflr r0
/* 80077C00 00074A00  90 01 00 34 */	stw r0, 0x34(r1)
/* 80077C04 00074A04  80 04 00 20 */	lwz r0, 0x20(r4)
/* 80077C08 00074A08  BF C1 00 28 */	stmw r30, 0x28(r1)
/* 80077C0C 00074A0C  7C 9E 23 78 */	mr r30, r4
/* 80077C10 00074A10  54 00 05 6B */	rlwinm. r0, r0, 0, 0x15, 0x15
/* 80077C14 00074A14  7C BF 2B 78 */	mr r31, r5
/* 80077C18 00074A18  40 82 00 0C */	bne lbl_80077C24
/* 80077C1C 00074A1C  C0 02 91 44 */	lfs f0, _esc__2_644@sda21(r2)
/* 80077C20 00074A20  D0 1E 00 18 */	stfs f0, 0x18(r30)
lbl_80077C24:
/* 80077C24 00074A24  80 1E 00 20 */	lwz r0, 0x20(r30)
/* 80077C28 00074A28  54 00 05 29 */	rlwinm. r0, r0, 0, 0x14, 0x14
/* 80077C2C 00074A2C  40 82 00 0C */	bne lbl_80077C38
/* 80077C30 00074A30  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80077C34 00074A34  D0 1E 00 1C */	stfs f0, 0x1c(r30)
lbl_80077C38:
/* 80077C38 00074A38  C0 63 00 00 */	lfs f3, 0(r3)
/* 80077C3C 00074A3C  38 81 00 10 */	addi r4, r1, 0x10
/* 80077C40 00074A40  C0 43 00 0C */	lfs f2, 0xc(r3)
/* 80077C44 00074A44  38 BE 00 0C */	addi r5, r30, 0xc
/* 80077C48 00074A48  C0 C3 00 04 */	lfs f6, 4(r3)
/* 80077C4C 00074A4C  38 C1 00 0C */	addi r6, r1, 0xc
/* 80077C50 00074A50  C0 A3 00 10 */	lfs f5, 0x10(r3)
/* 80077C54 00074A54  EC 22 18 2A */	fadds f1, f2, f3
/* 80077C58 00074A58  C0 02 91 60 */	lfs f0, _esc__2_1093_0@sda21(r2)
/* 80077C5C 00074A5C  EC E3 10 28 */	fsubs f7, f3, f2
/* 80077C60 00074A60  EC 65 30 2A */	fadds f3, f5, f6
/* 80077C64 00074A64  C0 83 00 08 */	lfs f4, 8(r3)
/* 80077C68 00074A68  C0 43 00 14 */	lfs f2, 0x14(r3)
/* 80077C6C 00074A6C  ED 66 28 28 */	fsubs f11, f6, f5
/* 80077C70 00074A70  C1 22 91 40 */	lfs f9, _esc__2_642@sda21(r2)
/* 80077C74 00074A74  EC C2 20 2A */	fadds f6, f2, f4
/* 80077C78 00074A78  ED 44 10 28 */	fsubs f10, f4, f2
/* 80077C7C 00074A7C  C1 A2 91 58 */	lfs f13, _esc__2_1091_0@sda21(r2)
/* 80077C80 00074A80  C1 82 91 5C */	lfs f12, _esc__2_1092_0@sda21(r2)
/* 80077C84 00074A84  EC A1 00 32 */	fmuls f5, f1, f0
/* 80077C88 00074A88  C0 5E 00 00 */	lfs f2, 0(r30)
/* 80077C8C 00074A8C  D0 21 00 10 */	stfs f1, 0x10(r1)
/* 80077C90 00074A90  EC 83 00 32 */	fmuls f4, f3, f0
/* 80077C94 00074A94  C0 3E 00 04 */	lfs f1, 4(r30)
/* 80077C98 00074A98  D0 61 00 14 */	stfs f3, 0x14(r1)
/* 80077C9C 00074A9C  EC 66 00 32 */	fmuls f3, f6, f0
/* 80077CA0 00074AA0  C0 1E 00 08 */	lfs f0, 8(r30)
/* 80077CA4 00074AA4  D0 C1 00 18 */	stfs f6, 0x18(r1)
/* 80077CA8 00074AA8  ED 07 02 72 */	fmuls f8, f7, f9
/* 80077CAC 00074AAC  38 61 00 1C */	addi r3, r1, 0x1c
/* 80077CB0 00074AB0  D0 E1 00 1C */	stfs f7, 0x1c(r1)
/* 80077CB4 00074AB4  EC EB 02 72 */	fmuls f7, f11, f9
/* 80077CB8 00074AB8  38 E1 00 08 */	addi r7, r1, 8
/* 80077CBC 00074ABC  D1 61 00 20 */	stfs f11, 0x20(r1)
/* 80077CC0 00074AC0  EC CA 02 72 */	fmuls f6, f10, f9
/* 80077CC4 00074AC4  D1 41 00 24 */	stfs f10, 0x24(r1)
/* 80077CC8 00074AC8  EC 45 10 2A */	fadds f2, f5, f2
/* 80077CCC 00074ACC  EC 24 08 2A */	fadds f1, f4, f1
/* 80077CD0 00074AD0  D0 A1 00 10 */	stfs f5, 0x10(r1)
/* 80077CD4 00074AD4  EC 03 00 2A */	fadds f0, f3, f0
/* 80077CD8 00074AD8  D0 81 00 14 */	stfs f4, 0x14(r1)
/* 80077CDC 00074ADC  D0 61 00 18 */	stfs f3, 0x18(r1)
/* 80077CE0 00074AE0  D1 A1 00 0C */	stfs f13, 0xc(r1)
/* 80077CE4 00074AE4  D1 81 00 08 */	stfs f12, 8(r1)
/* 80077CE8 00074AE8  D1 01 00 1C */	stfs f8, 0x1c(r1)
/* 80077CEC 00074AEC  D0 E1 00 20 */	stfs f7, 0x20(r1)
/* 80077CF0 00074AF0  D0 C1 00 24 */	stfs f6, 0x24(r1)
/* 80077CF4 00074AF4  D0 41 00 10 */	stfs f2, 0x10(r1)
/* 80077CF8 00074AF8  D0 21 00 14 */	stfs f1, 0x14(r1)
/* 80077CFC 00074AFC  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 80077D00 00074B00  4B FF FD C5 */	bl ClipBox__FPC5xVec3PC5xVec3PC5xVec3PfPf
/* 80077D04 00074B04  28 03 00 00 */	cmplwi r3, 0
/* 80077D08 00074B08  41 82 00 84 */	beq lbl_80077D8C
/* 80077D0C 00074B0C  C0 21 00 0C */	lfs f1, 0xc(r1)
/* 80077D10 00074B10  C0 1E 00 18 */	lfs f0, 0x18(r30)
/* 80077D14 00074B14  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80077D18 00074B18  40 80 00 38 */	bge lbl_80077D50
/* 80077D1C 00074B1C  C0 21 00 08 */	lfs f1, 8(r1)
/* 80077D20 00074B20  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80077D24 00074B24  40 80 00 18 */	bge lbl_80077D3C
/* 80077D28 00074B28  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 80077D2C 00074B2C  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80077D30 00074B30  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80077D34 00074B34  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80077D38 00074B38  48 00 00 60 */	b lbl_80077D98
lbl_80077D3C:
/* 80077D3C 00074B3C  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 80077D40 00074B40  C0 02 91 54 */	lfs f0, _esc__2_695@sda21(r2)
/* 80077D44 00074B44  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80077D48 00074B48  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80077D4C 00074B4C  48 00 00 4C */	b lbl_80077D98
lbl_80077D50:
/* 80077D50 00074B50  C0 1E 00 1C */	lfs f0, 0x1c(r30)
/* 80077D54 00074B54  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80077D58 00074B58  4C 40 13 82 */	cror 2, 0, 2
/* 80077D5C 00074B5C  40 82 00 1C */	bne lbl_80077D78
/* 80077D60 00074B60  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 80077D64 00074B64  C0 22 91 54 */	lfs f1, _esc__2_695@sda21(r2)
/* 80077D68 00074B68  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80077D6C 00074B6C  D0 3F 00 04 */	stfs f1, 4(r31)
/* 80077D70 00074B70  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80077D74 00074B74  48 00 00 24 */	b lbl_80077D98
lbl_80077D78:
/* 80077D78 00074B78  D0 3F 00 28 */	stfs f1, 0x28(r31)
/* 80077D7C 00074B7C  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80077D80 00074B80  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80077D84 00074B84  D0 1F 00 08 */	stfs f0, 8(r31)
/* 80077D88 00074B88  48 00 00 10 */	b lbl_80077D98
lbl_80077D8C:
/* 80077D8C 00074B8C  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80077D90 00074B90  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80077D94 00074B94  D0 1F 00 08 */	stfs f0, 8(r31)
lbl_80077D98:
/* 80077D98 00074B98  BB C1 00 28 */	lmw r30, 0x28(r1)
/* 80077D9C 00074B9C  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80077DA0 00074BA0  7C 08 03 A6 */	mtlr r0
/* 80077DA4 00074BA4  38 21 00 30 */	addi r1, r1, 0x30
/* 80077DA8 00074BA8  4E 80 00 20 */	blr 

.global iBoxIsectSphere__FPC4xBoxPC7xSphereP6xIsect
iBoxIsectSphere__FPC4xBoxPC7xSphereP6xIsect:
/* 80077DAC 00074BAC  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80077DB0 00074BB0  7C 08 02 A6 */	mflr r0
/* 80077DB4 00074BB4  C0 24 00 00 */	lfs f1, 0(r4)
/* 80077DB8 00074BB8  90 01 00 34 */	stw r0, 0x34(r1)
/* 80077DBC 00074BBC  C0 44 00 0C */	lfs f2, 0xc(r4)
/* 80077DC0 00074BC0  BF 41 00 18 */	stmw r26, 0x18(r1)
/* 80077DC4 00074BC4  7C 9C 23 78 */	mr r28, r4
/* 80077DC8 00074BC8  EC 01 10 28 */	fsubs f0, f1, f2
/* 80077DCC 00074BCC  C0 63 00 0C */	lfs f3, 0xc(r3)
/* 80077DD0 00074BD0  EC 21 10 2A */	fadds f1, f1, f2
/* 80077DD4 00074BD4  7C 7B 1B 78 */	mr r27, r3
/* 80077DD8 00074BD8  7C BD 2B 78 */	mr r29, r5
/* 80077DDC 00074BDC  FC 00 18 40 */	fcmpo cr0, f0, f3
/* 80077DE0 00074BE0  40 80 00 30 */	bge lbl_80077E10
/* 80077DE4 00074BE4  FC 01 18 40 */	fcmpo cr0, f1, f3
/* 80077DE8 00074BE8  40 80 00 0C */	bge lbl_80077DF4
/* 80077DEC 00074BEC  3B E0 00 02 */	li r31, 2
/* 80077DF0 00074BF0  48 00 00 48 */	b lbl_80077E38
lbl_80077DF4:
/* 80077DF4 00074BF4  C0 1B 00 00 */	lfs f0, 0(r27)
/* 80077DF8 00074BF8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80077DFC 00074BFC  40 81 00 0C */	ble lbl_80077E08
/* 80077E00 00074C00  3B E0 00 00 */	li r31, 0
/* 80077E04 00074C04  48 00 00 34 */	b lbl_80077E38
lbl_80077E08:
/* 80077E08 00074C08  3B E0 00 01 */	li r31, 1
/* 80077E0C 00074C0C  48 00 00 2C */	b lbl_80077E38
lbl_80077E10:
/* 80077E10 00074C10  C0 7B 00 00 */	lfs f3, 0(r27)
/* 80077E14 00074C14  FC 00 18 40 */	fcmpo cr0, f0, f3
/* 80077E18 00074C18  40 81 00 0C */	ble lbl_80077E24
/* 80077E1C 00074C1C  3B E0 00 05 */	li r31, 5
/* 80077E20 00074C20  48 00 00 18 */	b lbl_80077E38
lbl_80077E24:
/* 80077E24 00074C24  FC 01 18 40 */	fcmpo cr0, f1, f3
/* 80077E28 00074C28  40 81 00 0C */	ble lbl_80077E34
/* 80077E2C 00074C2C  3B E0 00 04 */	li r31, 4
/* 80077E30 00074C30  48 00 00 08 */	b lbl_80077E38
lbl_80077E34:
/* 80077E34 00074C34  3B E0 00 03 */	li r31, 3
lbl_80077E38:
/* 80077E38 00074C38  3B C0 00 03 */	li r30, 3
/* 80077E3C 00074C3C  7C 1F F3 96 */	divwu r0, r31, r30
/* 80077E40 00074C40  7C 00 F1 D6 */	mullw r0, r0, r30
/* 80077E44 00074C44  7C 00 F8 50 */	subf r0, r0, r31
/* 80077E48 00074C48  28 00 00 02 */	cmplwi r0, 2
/* 80077E4C 00074C4C  40 82 00 10 */	bne lbl_80077E5C
/* 80077E50 00074C50  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80077E54 00074C54  D0 1D 00 04 */	stfs f0, 4(r29)
/* 80077E58 00074C58  48 00 01 B4 */	b lbl_8007800C
lbl_80077E5C:
/* 80077E5C 00074C5C  C0 3C 00 04 */	lfs f1, 4(r28)
/* 80077E60 00074C60  C0 7B 00 10 */	lfs f3, 0x10(r27)
/* 80077E64 00074C64  EC 01 10 28 */	fsubs f0, f1, f2
/* 80077E68 00074C68  EC 21 10 2A */	fadds f1, f1, f2
/* 80077E6C 00074C6C  FC 00 18 40 */	fcmpo cr0, f0, f3
/* 80077E70 00074C70  40 80 00 30 */	bge lbl_80077EA0
/* 80077E74 00074C74  FC 01 18 40 */	fcmpo cr0, f1, f3
/* 80077E78 00074C78  40 80 00 0C */	bge lbl_80077E84
/* 80077E7C 00074C7C  3B C0 00 02 */	li r30, 2
/* 80077E80 00074C80  48 00 00 40 */	b lbl_80077EC0
lbl_80077E84:
/* 80077E84 00074C84  C0 1B 00 04 */	lfs f0, 4(r27)
/* 80077E88 00074C88  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80077E8C 00074C8C  40 81 00 0C */	ble lbl_80077E98
/* 80077E90 00074C90  3B C0 00 00 */	li r30, 0
/* 80077E94 00074C94  48 00 00 2C */	b lbl_80077EC0
lbl_80077E98:
/* 80077E98 00074C98  3B C0 00 01 */	li r30, 1
/* 80077E9C 00074C9C  48 00 00 24 */	b lbl_80077EC0
lbl_80077EA0:
/* 80077EA0 00074CA0  C0 7B 00 04 */	lfs f3, 4(r27)
/* 80077EA4 00074CA4  FC 00 18 40 */	fcmpo cr0, f0, f3
/* 80077EA8 00074CA8  40 81 00 0C */	ble lbl_80077EB4
/* 80077EAC 00074CAC  3B C0 00 05 */	li r30, 5
/* 80077EB0 00074CB0  48 00 00 10 */	b lbl_80077EC0
lbl_80077EB4:
/* 80077EB4 00074CB4  FC 01 18 40 */	fcmpo cr0, f1, f3
/* 80077EB8 00074CB8  40 81 00 08 */	ble lbl_80077EC0
/* 80077EBC 00074CBC  3B C0 00 04 */	li r30, 4
lbl_80077EC0:
/* 80077EC0 00074CC0  3B 40 00 03 */	li r26, 3
/* 80077EC4 00074CC4  7C 1E D3 96 */	divwu r0, r30, r26
/* 80077EC8 00074CC8  7C 00 D1 D6 */	mullw r0, r0, r26
/* 80077ECC 00074CCC  7C 00 F0 50 */	subf r0, r0, r30
/* 80077ED0 00074CD0  28 00 00 02 */	cmplwi r0, 2
/* 80077ED4 00074CD4  40 82 00 10 */	bne lbl_80077EE4
/* 80077ED8 00074CD8  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80077EDC 00074CDC  D0 1D 00 04 */	stfs f0, 4(r29)
/* 80077EE0 00074CE0  48 00 01 2C */	b lbl_8007800C
lbl_80077EE4:
/* 80077EE4 00074CE4  C0 3C 00 08 */	lfs f1, 8(r28)
/* 80077EE8 00074CE8  C0 7B 00 14 */	lfs f3, 0x14(r27)
/* 80077EEC 00074CEC  EC 01 10 28 */	fsubs f0, f1, f2
/* 80077EF0 00074CF0  EC 21 10 2A */	fadds f1, f1, f2
/* 80077EF4 00074CF4  FC 00 18 40 */	fcmpo cr0, f0, f3
/* 80077EF8 00074CF8  40 80 00 30 */	bge lbl_80077F28
/* 80077EFC 00074CFC  FC 01 18 40 */	fcmpo cr0, f1, f3
/* 80077F00 00074D00  40 80 00 0C */	bge lbl_80077F0C
/* 80077F04 00074D04  3B 40 00 02 */	li r26, 2
/* 80077F08 00074D08  48 00 00 40 */	b lbl_80077F48
lbl_80077F0C:
/* 80077F0C 00074D0C  C0 1B 00 08 */	lfs f0, 8(r27)
/* 80077F10 00074D10  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80077F14 00074D14  40 81 00 0C */	ble lbl_80077F20
/* 80077F18 00074D18  3B 40 00 00 */	li r26, 0
/* 80077F1C 00074D1C  48 00 00 2C */	b lbl_80077F48
lbl_80077F20:
/* 80077F20 00074D20  3B 40 00 01 */	li r26, 1
/* 80077F24 00074D24  48 00 00 24 */	b lbl_80077F48
lbl_80077F28:
/* 80077F28 00074D28  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80077F2C 00074D2C  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 80077F30 00074D30  40 81 00 0C */	ble lbl_80077F3C
/* 80077F34 00074D34  3B 40 00 05 */	li r26, 5
/* 80077F38 00074D38  48 00 00 10 */	b lbl_80077F48
lbl_80077F3C:
/* 80077F3C 00074D3C  FC 01 10 40 */	fcmpo cr0, f1, f2
/* 80077F40 00074D40  40 81 00 08 */	ble lbl_80077F48
/* 80077F44 00074D44  3B 40 00 04 */	li r26, 4
lbl_80077F48:
/* 80077F48 00074D48  38 60 00 03 */	li r3, 3
/* 80077F4C 00074D4C  7C 1A 1B 96 */	divwu r0, r26, r3
/* 80077F50 00074D50  7C 00 19 D6 */	mullw r0, r0, r3
/* 80077F54 00074D54  7C 00 D0 50 */	subf r0, r0, r26
/* 80077F58 00074D58  28 00 00 02 */	cmplwi r0, 2
/* 80077F5C 00074D5C  40 82 00 10 */	bne lbl_80077F6C
/* 80077F60 00074D60  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80077F64 00074D64  D0 1D 00 04 */	stfs f0, 4(r29)
/* 80077F68 00074D68  48 00 00 A4 */	b lbl_8007800C
lbl_80077F6C:
/* 80077F6C 00074D6C  7F 63 DB 78 */	mr r3, r27
/* 80077F70 00074D70  7F 84 E3 78 */	mr r4, r28
/* 80077F74 00074D74  7F A5 EB 78 */	mr r5, r29
/* 80077F78 00074D78  4B FF FA 35 */	bl iBoxIsectVec__FPC4xBoxPC5xVec3P6xIsect
/* 80077F7C 00074D7C  C0 3D 00 04 */	lfs f1, 4(r29)
/* 80077F80 00074D80  C0 02 91 44 */	lfs f0, _esc__2_644@sda21(r2)
/* 80077F84 00074D84  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80077F88 00074D88  40 80 00 48 */	bge lbl_80077FD0
/* 80077F8C 00074D8C  7F 65 DB 78 */	mr r5, r27
/* 80077F90 00074D90  38 61 00 08 */	addi r3, r1, 8
/* 80077F94 00074D94  38 9B 00 0C */	addi r4, r27, 0xc
/* 80077F98 00074D98  4B F9 56 D1 */	bl xVec3Add__FP5xVec3PC5xVec3PC5xVec3
/* 80077F9C 00074D9C  C0 22 91 40 */	lfs f1, _esc__2_642@sda21(r2)
/* 80077FA0 00074DA0  38 61 00 08 */	addi r3, r1, 8
/* 80077FA4 00074DA4  4B F8 F8 E1 */	bl xVec3SMulBy__FP5xVec3f
/* 80077FA8 00074DA8  7F 84 E3 78 */	mr r4, r28
/* 80077FAC 00074DAC  38 7D 00 1C */	addi r3, r29, 0x1c
/* 80077FB0 00074DB0  38 A1 00 08 */	addi r5, r1, 8
/* 80077FB4 00074DB4  4B F8 F8 F9 */	bl xVec3Sub__FP5xVec3PC5xVec3PC5xVec3
/* 80077FB8 00074DB8  38 7D 00 1C */	addi r3, r29, 0x1c
/* 80077FBC 00074DBC  4B F9 86 51 */	bl xVec3Length__FPC5xVec3
/* 80077FC0 00074DC0  D0 3D 00 28 */	stfs f1, 0x28(r29)
/* 80077FC4 00074DC4  C0 02 91 54 */	lfs f0, _esc__2_695@sda21(r2)
/* 80077FC8 00074DC8  D0 1D 00 08 */	stfs f0, 8(r29)
/* 80077FCC 00074DCC  48 00 00 40 */	b lbl_8007800C
lbl_80077FD0:
/* 80077FD0 00074DD0  57 C0 20 36 */	slwi r0, r30, 4
/* 80077FD4 00074DD4  57 44 40 2E */	slwi r4, r26, 8
/* 80077FD8 00074DD8  7F E0 03 78 */	or r0, r31, r0
/* 80077FDC 00074DDC  7F 63 DB 78 */	mr r3, r27
/* 80077FE0 00074DE0  7C 80 03 78 */	or r0, r4, r0
/* 80077FE4 00074DE4  7F 84 E3 78 */	mr r4, r28
/* 80077FE8 00074DE8  90 1D 00 00 */	stw r0, 0(r29)
/* 80077FEC 00074DEC  7F A5 EB 78 */	mr r5, r29
/* 80077FF0 00074DF0  4B FF F2 59 */	bl iBoxVecDist__FPC4xBoxPC5xVec3P6xIsect
/* 80077FF4 00074DF4  C0 5D 00 28 */	lfs f2, 0x28(r29)
/* 80077FF8 00074DF8  C0 3C 00 0C */	lfs f1, 0xc(r28)
/* 80077FFC 00074DFC  C0 02 91 48 */	lfs f0, _esc__2_645@sda21(r2)
/* 80078000 00074E00  EC 22 08 28 */	fsubs f1, f2, f1
/* 80078004 00074E04  D0 3D 00 04 */	stfs f1, 4(r29)
/* 80078008 00074E08  D0 1D 00 08 */	stfs f0, 8(r29)
lbl_8007800C:
/* 8007800C 00074E0C  BB 41 00 18 */	lmw r26, 0x18(r1)
/* 80078010 00074E10  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80078014 00074E14  7C 08 03 A6 */	mtlr r0
/* 80078018 00074E18  38 21 00 30 */	addi r1, r1, 0x30
/* 8007801C 00074E1C  4E 80 00 20 */	blr 

.global iBoxInitBoundVec__FP4xBoxPC5xVec3
iBoxInitBoundVec__FP4xBoxPC5xVec3:
/* 80078020 00074E20  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80078024 00074E24  7C 08 02 A6 */	mflr r0
/* 80078028 00074E28  90 01 00 14 */	stw r0, 0x14(r1)
/* 8007802C 00074E2C  BF C1 00 08 */	stmw r30, 8(r1)
/* 80078030 00074E30  7C 7E 1B 78 */	mr r30, r3
/* 80078034 00074E34  7C 9F 23 78 */	mr r31, r4
/* 80078038 00074E38  38 7E 00 0C */	addi r3, r30, 0xc
/* 8007803C 00074E3C  4B FF 96 F5 */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 80078040 00074E40  7F C3 F3 78 */	mr r3, r30
/* 80078044 00074E44  7F E4 FB 78 */	mr r4, r31
/* 80078048 00074E48  4B FF 96 E9 */	bl xVec3Copy__FP5xVec3PC5xVec3
/* 8007804C 00074E4C  BB C1 00 08 */	lmw r30, 8(r1)
/* 80078050 00074E50  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80078054 00074E54  7C 08 03 A6 */	mtlr r0
/* 80078058 00074E58  38 21 00 10 */	addi r1, r1, 0x10
/* 8007805C 00074E5C  4E 80 00 20 */	blr 

.global iBoxBoundVec__FP4xBoxPC4xBoxPC5xVec3
iBoxBoundVec__FP4xBoxPC4xBoxPC5xVec3:
/* 80078060 00074E60  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80078064 00074E64  7C 08 02 A6 */	mflr r0
/* 80078068 00074E68  C0 65 00 08 */	lfs f3, 8(r5)
/* 8007806C 00074E6C  90 01 00 24 */	stw r0, 0x24(r1)
/* 80078070 00074E70  C0 04 00 14 */	lfs f0, 0x14(r4)
/* 80078074 00074E74  BF A1 00 14 */	stmw r29, 0x14(r1)
/* 80078078 00074E78  7C 9E 23 78 */	mr r30, r4
/* 8007807C 00074E7C  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 80078080 00074E80  7C BF 2B 78 */	mr r31, r5
/* 80078084 00074E84  7C 7D 1B 78 */	mr r29, r3
/* 80078088 00074E88  40 80 00 08 */	bge lbl_80078090
/* 8007808C 00074E8C  48 00 00 08 */	b lbl_80078094
lbl_80078090:
/* 80078090 00074E90  FC 60 00 90 */	fmr f3, f0
lbl_80078094:
/* 80078094 00074E94  C0 5F 00 04 */	lfs f2, 4(r31)
/* 80078098 00074E98  C0 1E 00 10 */	lfs f0, 0x10(r30)
/* 8007809C 00074E9C  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 800780A0 00074EA0  40 80 00 08 */	bge lbl_800780A8
/* 800780A4 00074EA4  48 00 00 08 */	b lbl_800780AC
lbl_800780A8:
/* 800780A8 00074EA8  FC 40 00 90 */	fmr f2, f0
lbl_800780AC:
/* 800780AC 00074EAC  C0 3F 00 00 */	lfs f1, 0(r31)
/* 800780B0 00074EB0  C0 1E 00 0C */	lfs f0, 0xc(r30)
/* 800780B4 00074EB4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800780B8 00074EB8  40 80 00 08 */	bge lbl_800780C0
/* 800780BC 00074EBC  48 00 00 08 */	b lbl_800780C4
lbl_800780C0:
/* 800780C0 00074EC0  FC 20 00 90 */	fmr f1, f0
lbl_800780C4:
/* 800780C4 00074EC4  38 7D 00 0C */	addi r3, r29, 0xc
/* 800780C8 00074EC8  4B F9 22 79 */	bl xVec3Init__FP5xVec3fff
/* 800780CC 00074ECC  C0 7F 00 08 */	lfs f3, 8(r31)
/* 800780D0 00074ED0  C0 1E 00 08 */	lfs f0, 8(r30)
/* 800780D4 00074ED4  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 800780D8 00074ED8  40 81 00 08 */	ble lbl_800780E0
/* 800780DC 00074EDC  48 00 00 08 */	b lbl_800780E4
lbl_800780E0:
/* 800780E0 00074EE0  FC 60 00 90 */	fmr f3, f0
lbl_800780E4:
/* 800780E4 00074EE4  C0 5F 00 04 */	lfs f2, 4(r31)
/* 800780E8 00074EE8  C0 1E 00 04 */	lfs f0, 4(r30)
/* 800780EC 00074EEC  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 800780F0 00074EF0  40 81 00 08 */	ble lbl_800780F8
/* 800780F4 00074EF4  48 00 00 08 */	b lbl_800780FC
lbl_800780F8:
/* 800780F8 00074EF8  FC 40 00 90 */	fmr f2, f0
lbl_800780FC:
/* 800780FC 00074EFC  C0 3F 00 00 */	lfs f1, 0(r31)
/* 80078100 00074F00  C0 1E 00 00 */	lfs f0, 0(r30)
/* 80078104 00074F04  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80078108 00074F08  40 81 00 08 */	ble lbl_80078110
/* 8007810C 00074F0C  48 00 00 08 */	b lbl_80078114
lbl_80078110:
/* 80078110 00074F10  FC 20 00 90 */	fmr f1, f0
lbl_80078114:
/* 80078114 00074F14  7F A3 EB 78 */	mr r3, r29
/* 80078118 00074F18  4B F9 22 29 */	bl xVec3Init__FP5xVec3fff
/* 8007811C 00074F1C  BB A1 00 14 */	lmw r29, 0x14(r1)
/* 80078120 00074F20  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80078124 00074F24  7C 08 03 A6 */	mtlr r0
/* 80078128 00074F28  38 21 00 20 */	addi r1, r1, 0x20
/* 8007812C 00074F2C  4E 80 00 20 */	blr 

.endif

