#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 11 15:25:43 2022
# Process ID: 4638
# Current directory: /home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.runs/synth_1/top.vds
# Journal file: /home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4656 
WARNING: [Synth 8-2507] parameter declaration becomes local in led_display with formal parameter declaration list [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/led_display.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1427.781 ; gain = 70.367 ; free physical = 10252 ; free virtual = 14413
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.runs/synth_1/.Xil/Vivado-4638-wufisher-TK/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.runs/synth_1/.Xil/Vivado-4638-wufisher-TK/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rv_u' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/rv_u.v:1]
INFO: [Synth 8-6157] synthesizing module 'sext' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/sext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sext' (2#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/sext.v:1]
INFO: [Synth 8-6157] synthesizing module 'npc' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/npc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'npc' (3#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/npc.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/pc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc' (4#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipline_if_id' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/pipline_if_id.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipline_if_id' (5#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/pipline_if_id.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'controller' (7#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'branch' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/branch.v:1]
INFO: [Synth 8-6155] done synthesizing module 'branch' (8#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/branch.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipline_id_exe' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/pipline_id_exe.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipline_id_exe' (9#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/pipline_id_exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/alu_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (10#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/alu_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipline_exe_wb' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/pipline_exe_wb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipline_exe_wb' (12#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/pipline_exe_wb.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipline_wb' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/pipline_wb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipline_wb' (13#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/pipline_wb.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/wb_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (14#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/wb_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rv_u' (15#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/rv_u.v:1]
INFO: [Synth 8-6157] synthesizing module 'aline' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/aline.v:1]
INFO: [Synth 8-6155] done synthesizing module 'aline' (16#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/aline.v:1]
INFO: [Synth 8-6157] synthesizing module 'al_interface' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/al_interface.v:1]
INFO: [Synth 8-6155] done synthesizing module 'al_interface' (17#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/al_interface.v:1]
INFO: [Synth 8-6157] synthesizing module 'sw_interface' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/sw_interface.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sw_interface' (18#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/sw_interface.v:1]
INFO: [Synth 8-6157] synthesizing module 'lg_interface' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/lg_interface.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lg_interface' (19#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/lg_interface.v:1]
INFO: [Synth 8-6157] synthesizing module 'switch' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/switch.v:1]
INFO: [Synth 8-6155] done synthesizing module 'switch' (20#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/switch.v:1]
INFO: [Synth 8-6157] synthesizing module 'lights' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/lights.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lights' (21#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/lights.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_display' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/led_display.v:1]
	Parameter TIMES bound to: 9999 - type: integer 
	Parameter NUM0 bound to: 7'b1000000 
	Parameter NUM1 bound to: 7'b1111001 
	Parameter NUM2 bound to: 7'b0100100 
	Parameter NUM3 bound to: 7'b0110000 
	Parameter NUM4 bound to: 7'b0011001 
	Parameter NUM5 bound to: 7'b0010010 
	Parameter NUM6 bound to: 7'b0000010 
	Parameter NUM7 bound to: 7'b1111000 
	Parameter NUM8 bound to: 7'b0000000 
	Parameter NUM9 bound to: 7'b0011000 
	Parameter NUMA bound to: 7'b0001000 
	Parameter NUMB bound to: 7'b0000011 
	Parameter NUMC bound to: 7'b1000110 
	Parameter NUMD bound to: 7'b0100001 
	Parameter NUME bound to: 7'b0000110 
	Parameter NUMF bound to: 7'b0001110 
INFO: [Synth 8-6155] done synthesizing module 'led_display' (22#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/led_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.runs/synth_1/.Xil/Vivado-4638-wufisher-TK/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (23#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.runs/synth_1/.Xil/Vivado-4638-wufisher-TK/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dram' [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.runs/synth_1/.Xil/Vivado-4638-wufisher-TK/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dram' (24#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.runs/synth_1/.Xil/Vivado-4638-wufisher-TK/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (25#1) [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[31]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[30]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[29]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[28]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[27]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[26]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[25]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[24]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[23]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[22]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[21]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[20]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[19]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[18]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[17]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[16]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[15]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[14]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[13]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[12]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[11]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[10]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[9]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[8]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[7]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[6]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[5]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[4]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[3]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[2]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[1]
WARNING: [Synth 8-3331] design lg_interface has unconnected port addr_al_i[0]
WARNING: [Synth 8-3331] design sw_interface has unconnected port clk_i
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[31]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[30]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[29]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[28]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[27]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[26]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[25]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[24]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[23]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[22]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[21]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[20]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[19]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[18]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[17]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[16]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[15]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[14]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[13]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[12]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[11]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[10]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[9]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[8]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[7]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[6]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[5]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[4]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[3]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[2]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[1]
WARNING: [Synth 8-3331] design sw_interface has unconnected port addr_al_i[0]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[31]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[30]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[29]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[28]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[27]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[26]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[25]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[24]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[23]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[22]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[21]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[20]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[19]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[18]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[17]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[16]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[15]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[14]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[13]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[12]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[11]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[10]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[9]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[8]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[7]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[6]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[5]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[4]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[3]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[2]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[1]
WARNING: [Synth 8-3331] design sw_interface has unconnected port wdata_al_i[0]
WARNING: [Synth 8-3331] design al_interface has unconnected port addr_al_i[31]
WARNING: [Synth 8-3331] design al_interface has unconnected port addr_al_i[30]
WARNING: [Synth 8-3331] design al_interface has unconnected port addr_al_i[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1460.906 ; gain = 103.492 ; free physical = 10263 ; free virtual = 14424
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1460.906 ; gain = 103.492 ; free physical = 10267 ; free virtual = 14428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1460.906 ; gain = 103.492 ; free physical = 10267 ; free virtual = 14428
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'UCLK'
Finished Parsing XDC File [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'UCLK'
Parsing XDC File [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/ip/dram/dram/dram_in_context.xdc] for cell 'u_dram'
Finished Parsing XDC File [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/ip/dram/dram/dram_in_context.xdc] for cell 'u_dram'
Parsing XDC File [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'u_prgrom'
Finished Parsing XDC File [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'u_prgrom'
Parsing XDC File [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/constris_1/pin.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_i' already exists, overwriting the previous clock with the same name. [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/constris_1/pin.xdc:1]
Finished Parsing XDC File [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/constris_1/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/constris_1/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.289 ; gain = 0.000 ; free physical = 10005 ; free virtual = 14167
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.289 ; gain = 0.000 ; free physical = 10008 ; free virtual = 14170
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.289 ; gain = 0.000 ; free physical = 10008 ; free virtual = 14170
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.289 ; gain = 0.000 ; free physical = 10008 ; free virtual = 14170
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1844.289 ; gain = 486.875 ; free physical = 10087 ; free virtual = 14249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1844.289 ; gain = 486.875 ; free physical = 10087 ; free virtual = 14249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  /home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  /home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for UCLK. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_dram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_prgrom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1844.289 ; gain = 486.875 ; free physical = 10087 ; free virtual = 14249
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "wbsel_o0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cnts" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bias" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1844.289 ; gain = 486.875 ; free physical = 10070 ; free virtual = 14233
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	                7 Bit    Registers := 16    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module sext 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module npc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module pipline_if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module branch 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module pipline_id_exe 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module alu_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pipline_exe_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pipline_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module aline 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module sw_interface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lights 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module led_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 16    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "u_led_display/cnts" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_led_display/bias" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top has port led_dp_o driven by constant 1
INFO: [Synth 8-3886] merging instance 'u_rv_u/u_pc/pcadd_reg[0]' (FDRE) to 'u_rv_u/u_pc/pc_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rv_u/u_pp1/reg_pip_pc_reg[0]' (FDR) to 'u_rv_u/u_pp1/reg_pip_pc_add_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_rv_u/u_pp2/reg_pc_reg[0]' (FDR) to 'u_rv_u/u_pp2/reg_pc_add_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[15][6]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[14][6]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[13][6]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[12][6]' (FDSE) to 'u_led_display/seps_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[11][6]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[10][6]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[9][6]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[8][6]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[7][6]' (FDSE) to 'u_led_display/seps_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[6][6]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[5][6]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[4][6]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[3][6]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[2][6]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[1][6]' (FDSE) to 'u_led_display/seps_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[0][6]' (FDSE) to 'u_led_display/seps_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[15][5]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[14][5]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[13][5]' (FDSE) to 'u_led_display/seps_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[12][5]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[11][5]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[10][5]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[9][5]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[8][5]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[7][5]' (FDSE) to 'u_led_display/seps_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[6][5]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[5][5]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[4][5]' (FDRE) to 'u_led_display/seps_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[3][5]' (FDSE) to 'u_led_display/seps_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[2][5]' (FDSE) to 'u_led_display/seps_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[1][5]' (FDSE) to 'u_led_display/seps_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[0][5]' (FDRE) to 'u_led_display/seps_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[15][4]' (FDRE) to 'u_led_display/seps_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[14][4]' (FDRE) to 'u_led_display/seps_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[13][4]' (FDRE) to 'u_led_display/seps_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[12][4]' (FDRE) to 'u_led_display/seps_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[11][4]' (FDRE) to 'u_led_display/seps_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[10][4]' (FDRE) to 'u_led_display/seps_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[9][4]' (FDSE) to 'u_led_display/seps_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[8][4]' (FDRE) to 'u_led_display/seps_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[7][4]' (FDSE) to 'u_led_display/seps_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[6][4]' (FDRE) to 'u_led_display/seps_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[5][4]' (FDSE) to 'u_led_display/seps_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[4][4]' (FDSE) to 'u_led_display/seps_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[3][4]' (FDSE) to 'u_led_display/seps_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[2][4]' (FDRE) to 'u_led_display/seps_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[1][4]' (FDSE) to 'u_led_display/seps_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[0][4]' (FDRE) to 'u_led_display/seps_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[15][3]' (FDSE) to 'u_led_display/seps_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[14][3]' (FDRE) to 'u_led_display/seps_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[13][3]' (FDRE) to 'u_led_display/seps_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[12][3]' (FDRE) to 'u_led_display/seps_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[11][3]' (FDRE) to 'u_led_display/seps_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[10][3]' (FDSE) to 'u_led_display/seps_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[9][3]' (FDSE) to 'u_led_display/seps_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[8][3]' (FDRE) to 'u_led_display/seps_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[7][3]' (FDSE) to 'u_led_display/seps_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[6][3]' (FDRE) to 'u_led_display/seps_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[5][3]' (FDRE) to 'u_led_display/seps_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[4][3]' (FDSE) to 'u_led_display/seps_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[3][3]' (FDRE) to 'u_led_display/seps_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[2][3]' (FDRE) to 'u_led_display/seps_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[1][3]' (FDSE) to 'u_led_display/seps_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[0][3]' (FDRE) to 'u_led_display/seps_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[15][2]' (FDSE) to 'u_led_display/seps_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[14][2]' (FDSE) to 'u_led_display/seps_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[13][2]' (FDRE) to 'u_led_display/seps_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[12][2]' (FDSE) to 'u_led_display/seps_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[11][2]' (FDRE) to 'u_led_display/seps_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[10][2]' (FDRE) to 'u_led_display/seps_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[9][2]' (FDRE) to 'u_led_display/seps_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[8][2]' (FDRE) to 'u_led_display/seps_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[7][2]' (FDRE) to 'u_led_display/seps_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[6][2]' (FDRE) to 'u_led_display/seps_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[5][2]' (FDRE) to 'u_led_display/seps_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[4][2]' (FDRE) to 'u_led_display/seps_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[3][2]' (FDRE) to 'u_led_display/seps_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[2][2]' (FDSE) to 'u_led_display/seps_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[1][2]' (FDRE) to 'u_led_display/seps_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[0][2]' (FDRE) to 'u_led_display/seps_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[15][1]' (FDSE) to 'u_led_display/seps_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[14][1]' (FDSE) to 'u_led_display/seps_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[13][1]' (FDRE) to 'u_led_display/seps_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[12][1]' (FDSE) to 'u_led_display/seps_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[11][1]' (FDSE) to 'u_led_display/seps_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[10][1]' (FDRE) to 'u_led_display/seps_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[9][1]' (FDRE) to 'u_led_display/seps_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[8][1]' (FDRE) to 'u_led_display/seps_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[7][1]' (FDRE) to 'u_led_display/seps_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[6][1]' (FDSE) to 'u_led_display/seps_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[5][1]' (FDSE) to 'u_led_display/seps_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[4][1]' (FDRE) to 'u_led_display/seps_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[3][1]' (FDRE) to 'u_led_display/seps_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[2][1]' (FDRE) to 'u_led_display/seps_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[1][1]' (FDRE) to 'u_led_display/seps_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[0][1]' (FDRE) to 'u_led_display/seps_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_led_display/seps_reg[15][0]' (FDRE) to 'u_led_display/seps_reg[0][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_led_display/seps_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_led_display/seps_reg[0][0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1844.289 ; gain = 486.875 ; free physical = 10046 ; free virtual = 14214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                     | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------+-----------+----------------------+---------------+
|top         | u_rv_u/u_regfile/reg_array_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+--------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'UCLK/clk_out1' to pin 'UCLK/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clk_i'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1844.289 ; gain = 486.875 ; free physical = 9951 ; free virtual = 14119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1854.203 ; gain = 496.789 ; free physical = 9924 ; free virtual = 14092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                     | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------+-----------+----------------------+---------------+
|top         | u_rv_u/u_regfile/reg_array_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+--------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1854.203 ; gain = 496.789 ; free physical = 9917 ; free virtual = 14084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1854.203 ; gain = 496.789 ; free physical = 9918 ; free virtual = 14085
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1854.203 ; gain = 496.789 ; free physical = 9918 ; free virtual = 14085
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1854.203 ; gain = 496.789 ; free physical = 9918 ; free virtual = 14085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1854.203 ; gain = 496.789 ; free physical = 9918 ; free virtual = 14085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1854.203 ; gain = 496.789 ; free physical = 9918 ; free virtual = 14085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1854.203 ; gain = 496.789 ; free physical = 9918 ; free virtual = 14085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | u_rv_u/u_pp4/reg_pc_add_reg[31] | 4      | 30    | YES          | NO                 | YES               | 30     | 0       | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |prgrom        |         1|
|3     |dram          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |cpuclk |     1|
|2     |dram   |     1|
|3     |prgrom |     1|
|4     |BUFG   |     1|
|5     |CARRY4 |    33|
|6     |LUT1   |     2|
|7     |LUT2   |   141|
|8     |LUT3   |   103|
|9     |LUT4   |    87|
|10    |LUT5   |   185|
|11    |LUT6   |   513|
|12    |MUXF7  |     4|
|13    |RAM32M |    12|
|14    |SRL16E |    30|
|15    |FDRE   |   541|
|16    |FDSE   |     4|
|17    |IBUF   |    25|
|18    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------------+------+
|      |Instance        |Module         |Cells |
+------+----------------+---------------+------+
|1     |top             |               |  1787|
|2     |  u_led_display |led_display    |   146|
|3     |  u_lights      |lights         |    24|
|4     |  u_rv_u        |rv_u           |  1484|
|5     |    u_branch    |branch         |    21|
|6     |    u_alu       |alu            |     8|
|7     |    u_pc        |pc             |    73|
|8     |    u_pp1       |pipline_if_id  |    34|
|9     |    u_pp2       |pipline_id_exe |   871|
|10    |    u_pp3       |pipline_exe_wb |   233|
|11    |    u_pp4       |pipline_wb     |   104|
|12    |    u_regfile   |regfile        |   108|
|13    |    u_wb_mux    |wb_mux         |    32|
+------+----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1854.203 ; gain = 496.789 ; free physical = 9918 ; free virtual = 14085
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1854.203 ; gain = 113.406 ; free physical = 9978 ; free virtual = 14145
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1854.211 ; gain = 496.789 ; free physical = 9978 ; free virtual = 14145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1886.219 ; gain = 0.000 ; free physical = 9928 ; free virtual = 14095
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
173 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1886.219 ; gain = 528.938 ; free physical = 9987 ; free virtual = 14155
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1886.219 ; gain = 0.000 ; free physical = 9987 ; free virtual = 14155
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wufisher/hub/cs_riscv_exp/scu/mycpu/mycpu.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 11 15:26:22 2022...
