Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar  4 19:24:32 2020
| Host         : 119L08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_8_timing_summary_routed.rpt -pb project_8_timing_summary_routed.pb -rpx project_8_timing_summary_routed.rpx -warn_on_violation
| Design       : project_8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.674        0.000                      0                  141        0.197        0.000                      0                  141        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.674        0.000                      0                  141        0.197        0.000                      0                  141        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 cont_base_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_mins_decenas_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.776ns (34.784%)  route 3.330ns (65.216%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  cont_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  cont_base_reg[3]/Q
                         net (fo=2, routed)           0.825     6.369    cont_base_reg[3]
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.493 r  cont_centesimas[3]_i_9/O
                         net (fo=1, routed)           0.000     6.493    cont_centesimas[3]_i_9_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  cont_centesimas_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.026    cont_centesimas_reg[3]_i_3_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.255 r  cont_centesimas_reg[3]_i_1/CO[2]
                         net (fo=27, routed)          1.521     8.776    cont_base1
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.310     9.086 r  cont_segs_unidades[3]_i_1/O
                         net (fo=9, routed)           0.593     9.679    cont_segs_unidades0
    SLICE_X61Y30         LUT4 (Prop_lut4_I0_O)        0.124     9.803 r  cont_mins_decenas[3]_i_1/O
                         net (fo=4, routed)           0.391    10.194    cont_mins_decenas0
    SLICE_X61Y30         FDCE                                         r  cont_mins_decenas_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  cont_mins_decenas_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.868    cont_mins_decenas_reg[2]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 cont_base_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_mins_unidades_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 1.776ns (34.875%)  route 3.316ns (65.125%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  cont_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  cont_base_reg[3]/Q
                         net (fo=2, routed)           0.825     6.369    cont_base_reg[3]
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.493 r  cont_centesimas[3]_i_9/O
                         net (fo=1, routed)           0.000     6.493    cont_centesimas[3]_i_9_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  cont_centesimas_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.026    cont_centesimas_reg[3]_i_3_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.255 r  cont_centesimas_reg[3]_i_1/CO[2]
                         net (fo=27, routed)          1.521     8.776    cont_base1
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.310     9.086 r  cont_segs_unidades[3]_i_1/O
                         net (fo=9, routed)           0.463     9.549    cont_segs_unidades0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.673 r  cont_mins_unidades[3]_i_1/O
                         net (fo=4, routed)           0.508    10.181    cont_mins_unidades0
    SLICE_X62Y29         FDCE                                         r  cont_mins_unidades_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  cont_mins_unidades_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.869    cont_mins_unidades_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 cont_base_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_segs_decenas_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.776ns (34.916%)  route 3.311ns (65.084%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  cont_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  cont_base_reg[3]/Q
                         net (fo=2, routed)           0.825     6.369    cont_base_reg[3]
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.493 r  cont_centesimas[3]_i_9/O
                         net (fo=1, routed)           0.000     6.493    cont_centesimas[3]_i_9_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  cont_centesimas_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.026    cont_centesimas_reg[3]_i_3_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.255 r  cont_centesimas_reg[3]_i_1/CO[2]
                         net (fo=27, routed)          1.521     8.776    cont_base1
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.310     9.086 r  cont_segs_unidades[3]_i_1/O
                         net (fo=9, routed)           0.459     9.545    cont_segs_unidades0
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124     9.669 r  cont_segs_decenas[3]_i_1/O
                         net (fo=4, routed)           0.506    10.175    cont_segs_decenas0
    SLICE_X62Y31         FDCE                                         r  cont_segs_decenas_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  cont_segs_decenas_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.870    cont_segs_decenas_reg[0]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 cont_base_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_mins_decenas_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.776ns (35.124%)  route 3.280ns (64.876%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  cont_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  cont_base_reg[3]/Q
                         net (fo=2, routed)           0.825     6.369    cont_base_reg[3]
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.493 r  cont_centesimas[3]_i_9/O
                         net (fo=1, routed)           0.000     6.493    cont_centesimas[3]_i_9_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  cont_centesimas_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.026    cont_centesimas_reg[3]_i_3_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.255 r  cont_centesimas_reg[3]_i_1/CO[2]
                         net (fo=27, routed)          1.521     8.776    cont_base1
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.310     9.086 r  cont_segs_unidades[3]_i_1/O
                         net (fo=9, routed)           0.593     9.679    cont_segs_unidades0
    SLICE_X61Y30         LUT4 (Prop_lut4_I0_O)        0.124     9.803 r  cont_mins_decenas[3]_i_1/O
                         net (fo=4, routed)           0.342    10.145    cont_mins_decenas0
    SLICE_X61Y31         FDCE                                         r  cont_mins_decenas_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  cont_mins_decenas_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.869    cont_mins_decenas_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 cont_base_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_mins_decenas_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.776ns (35.124%)  route 3.280ns (64.876%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  cont_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  cont_base_reg[3]/Q
                         net (fo=2, routed)           0.825     6.369    cont_base_reg[3]
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.493 r  cont_centesimas[3]_i_9/O
                         net (fo=1, routed)           0.000     6.493    cont_centesimas[3]_i_9_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  cont_centesimas_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.026    cont_centesimas_reg[3]_i_3_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.255 r  cont_centesimas_reg[3]_i_1/CO[2]
                         net (fo=27, routed)          1.521     8.776    cont_base1
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.310     9.086 r  cont_segs_unidades[3]_i_1/O
                         net (fo=9, routed)           0.593     9.679    cont_segs_unidades0
    SLICE_X61Y30         LUT4 (Prop_lut4_I0_O)        0.124     9.803 r  cont_mins_decenas[3]_i_1/O
                         net (fo=4, routed)           0.342    10.145    cont_mins_decenas0
    SLICE_X61Y31         FDCE                                         r  cont_mins_decenas_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  cont_mins_decenas_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.869    cont_mins_decenas_reg[1]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 cont_base_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_mins_decenas_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.776ns (35.124%)  route 3.280ns (64.876%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  cont_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  cont_base_reg[3]/Q
                         net (fo=2, routed)           0.825     6.369    cont_base_reg[3]
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.493 r  cont_centesimas[3]_i_9/O
                         net (fo=1, routed)           0.000     6.493    cont_centesimas[3]_i_9_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  cont_centesimas_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.026    cont_centesimas_reg[3]_i_3_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.255 r  cont_centesimas_reg[3]_i_1/CO[2]
                         net (fo=27, routed)          1.521     8.776    cont_base1
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.310     9.086 r  cont_segs_unidades[3]_i_1/O
                         net (fo=9, routed)           0.593     9.679    cont_segs_unidades0
    SLICE_X61Y30         LUT4 (Prop_lut4_I0_O)        0.124     9.803 r  cont_mins_decenas[3]_i_1/O
                         net (fo=4, routed)           0.342    10.145    cont_mins_decenas0
    SLICE_X61Y31         FDCE                                         r  cont_mins_decenas_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  cont_mins_decenas_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.869    cont_mins_decenas_reg[3]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 cont_base_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_horas_unidades_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.776ns (35.155%)  route 3.276ns (64.845%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  cont_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  cont_base_reg[3]/Q
                         net (fo=2, routed)           0.825     6.369    cont_base_reg[3]
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.493 r  cont_centesimas[3]_i_9/O
                         net (fo=1, routed)           0.000     6.493    cont_centesimas[3]_i_9_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  cont_centesimas_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.026    cont_centesimas_reg[3]_i_3_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.255 r  cont_centesimas_reg[3]_i_1/CO[2]
                         net (fo=27, routed)          1.521     8.776    cont_base1
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.310     9.086 r  cont_segs_unidades[3]_i_1/O
                         net (fo=9, routed)           0.594     9.680    cont_segs_unidades0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.804 r  cont_horas_unidades[3]_i_1/O
                         net (fo=4, routed)           0.336    10.140    cont_horas_unidades0
    SLICE_X63Y30         FDCE                                         r  cont_horas_unidades_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  cont_horas_unidades_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.869    cont_horas_unidades_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 cont_base_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_horas_unidades_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.776ns (35.155%)  route 3.276ns (64.845%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  cont_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  cont_base_reg[3]/Q
                         net (fo=2, routed)           0.825     6.369    cont_base_reg[3]
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.493 r  cont_centesimas[3]_i_9/O
                         net (fo=1, routed)           0.000     6.493    cont_centesimas[3]_i_9_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  cont_centesimas_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.026    cont_centesimas_reg[3]_i_3_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.255 r  cont_centesimas_reg[3]_i_1/CO[2]
                         net (fo=27, routed)          1.521     8.776    cont_base1
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.310     9.086 r  cont_segs_unidades[3]_i_1/O
                         net (fo=9, routed)           0.594     9.680    cont_segs_unidades0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.804 r  cont_horas_unidades[3]_i_1/O
                         net (fo=4, routed)           0.336    10.140    cont_horas_unidades0
    SLICE_X63Y30         FDCE                                         r  cont_horas_unidades_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  cont_horas_unidades_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.869    cont_horas_unidades_reg[1]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 cont_base_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_horas_unidades_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.776ns (35.155%)  route 3.276ns (64.845%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  cont_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  cont_base_reg[3]/Q
                         net (fo=2, routed)           0.825     6.369    cont_base_reg[3]
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.493 r  cont_centesimas[3]_i_9/O
                         net (fo=1, routed)           0.000     6.493    cont_centesimas[3]_i_9_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  cont_centesimas_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.026    cont_centesimas_reg[3]_i_3_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.255 r  cont_centesimas_reg[3]_i_1/CO[2]
                         net (fo=27, routed)          1.521     8.776    cont_base1
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.310     9.086 r  cont_segs_unidades[3]_i_1/O
                         net (fo=9, routed)           0.594     9.680    cont_segs_unidades0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.804 r  cont_horas_unidades[3]_i_1/O
                         net (fo=4, routed)           0.336    10.140    cont_horas_unidades0
    SLICE_X63Y30         FDCE                                         r  cont_horas_unidades_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  cont_horas_unidades_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.869    cont_horas_unidades_reg[2]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 cont_base_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_horas_unidades_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.776ns (35.155%)  route 3.276ns (64.845%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  cont_base_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  cont_base_reg[3]/Q
                         net (fo=2, routed)           0.825     6.369    cont_base_reg[3]
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.493 r  cont_centesimas[3]_i_9/O
                         net (fo=1, routed)           0.000     6.493    cont_centesimas[3]_i_9_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.026 r  cont_centesimas_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.026    cont_centesimas_reg[3]_i_3_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.255 r  cont_centesimas_reg[3]_i_1/CO[2]
                         net (fo=27, routed)          1.521     8.776    cont_base1
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.310     9.086 r  cont_segs_unidades[3]_i_1/O
                         net (fo=9, routed)           0.594     9.680    cont_segs_unidades0
    SLICE_X61Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.804 r  cont_horas_unidades[3]_i_1/O
                         net (fo=4, routed)           0.336    10.140    cont_horas_unidades0
    SLICE_X63Y30         FDCE                                         r  cont_horas_unidades_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  cont_horas_unidades_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.869    cont_horas_unidades_reg[3]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cont_decimas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_decimas_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  cont_decimas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cont_decimas_reg[0]/Q
                         net (fo=7, routed)           0.135     1.744    cont_decimas_reg__0[0]
    SLICE_X61Y28         FDRE                                         r  cont_decimas_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  cont_decimas_temp_reg[0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.066     1.547    cont_decimas_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cont_segs_unidades_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_segs_unidades_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.833%)  route 0.136ns (49.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  cont_segs_unidades_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cont_segs_unidades_reg[1]/Q
                         net (fo=7, routed)           0.136     1.746    cont_segs_unidades_reg__0[1]
    SLICE_X60Y28         FDRE                                         r  cont_segs_unidades_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  cont_segs_unidades_temp_reg[1]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.063     1.544    cont_segs_unidades_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 cont_segs_unidades_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_segs_unidades_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.350%)  route 0.134ns (48.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  cont_segs_unidades_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cont_segs_unidades_reg[0]/Q
                         net (fo=8, routed)           0.134     1.743    cont_segs_unidades_reg__0[0]
    SLICE_X60Y28         FDRE                                         r  cont_segs_unidades_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  cont_segs_unidades_temp_reg[0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.052     1.533    cont_segs_unidades_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cont_centesimas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_centesimas_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.799%)  route 0.154ns (52.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y27         FDCE                                         r  cont_centesimas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cont_centesimas_reg[0]/Q
                         net (fo=8, routed)           0.154     1.763    cont_centesimas_reg__0[0]
    SLICE_X63Y28         FDRE                                         r  cont_centesimas_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  cont_centesimas_temp_reg[0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.070     1.552    cont_centesimas_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 cont_horas_unidades_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_horas_unidades_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.864%)  route 0.142ns (50.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  cont_horas_unidades_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  cont_horas_unidades_reg[0]/Q
                         net (fo=7, routed)           0.142     1.753    cont_horas_unidades[0]
    SLICE_X64Y29         FDRE                                         r  cont_horas_unidades_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  cont_horas_unidades_temp_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.052     1.535    cont_horas_unidades_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cont_mins_decenas_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_mins_decenas_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.151%)  route 0.143ns (52.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  cont_mins_decenas_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  cont_mins_decenas_reg[3]/Q
                         net (fo=6, routed)           0.143     1.742    cont_mins_decenas_reg__0[3]
    SLICE_X62Y30         FDRE                                         r  cont_mins_decenas_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  cont_mins_decenas_temp_reg[3]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.016     1.521    cont_mins_decenas_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cont_mins_decenas_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_mins_decenas_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.584%)  route 0.190ns (57.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  cont_mins_decenas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  cont_mins_decenas_reg[1]/Q
                         net (fo=6, routed)           0.190     1.801    cont_mins_decenas_reg__0[1]
    SLICE_X65Y30         FDRE                                         r  cont_mins_decenas_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  cont_mins_decenas_temp_reg[1]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.070     1.575    cont_mins_decenas_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 cont_mins_decenas_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_mins_decenas_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.270%)  route 0.185ns (56.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  cont_mins_decenas_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  cont_mins_decenas_reg[2]/Q
                         net (fo=6, routed)           0.185     1.795    cont_mins_decenas_reg__0[2]
    SLICE_X64Y30         FDRE                                         r  cont_mins_decenas_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  cont_mins_decenas_temp_reg[2]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.063     1.568    cont_mins_decenas_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 cont_mins_unidades_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_mins_unidades_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.537%)  route 0.120ns (48.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y28         FDCE                                         r  cont_mins_unidades_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  cont_mins_unidades_reg[2]/Q
                         net (fo=6, routed)           0.120     1.716    cont_mins_unidades_reg__0[2]
    SLICE_X64Y28         FDRE                                         r  cont_mins_unidades_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  cont_mins_unidades_temp_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.005     1.487    cont_mins_unidades_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cont_horas_decenas_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_horas_decenas_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.415%)  route 0.149ns (41.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  cont_horas_decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  cont_horas_decenas_reg[0]/Q
                         net (fo=7, routed)           0.149     1.782    cont_horas_decenas_reg__0[0]
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.827 r  cont_horas_decenas[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    p_0_in__5[2]
    SLICE_X60Y30         FDCE                                         r  cont_horas_decenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  cont_horas_decenas_reg[2]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.121     1.590    cont_horas_decenas_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   cont_base_enable_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   cont_base_enable_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   cont_base_enable_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   cont_base_enable_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   cont_base_enable_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   cont_base_enable_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   cont_base_enable_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   cont_base_enable_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   cont_base_enable_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   cont_base_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   cont_base_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   cont_base_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   cont_base_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   cont_base_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   cont_base_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   cont_base_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   cont_base_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   cont_base_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   cont_base_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   cont_base_enable_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   cont_base_enable_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   cont_base_enable_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   cont_base_enable_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   cont_base_enable_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   cont_base_enable_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   cont_base_enable_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   cont_base_enable_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   cont_base_enable_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   cont_base_enable_reg[3]/C



