ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB135:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /**
   2:Core/Src/main.c ****  * @file main.c
   3:Core/Src/main.c ****  * @author johannes regnier
   4:Core/Src/main.c ****  * @brief Command Line Interface. Adapted from https://github.com/eleciawhite/reusable
   5:Core/Src/main.c ****  * I modified only the wrapper Console IO, to use SEGGER RTT (Real-Time Trace) https://wiki.segger.
   6:Core/Src/main.c ****  * @version 0.1
   7:Core/Src/main.c ****  * @date 2023-11-03
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  *
  10:Core/Src/main.c ****  *
  11:Core/Src/main.c ****  */
  12:Core/Src/main.c **** 
  13:Core/Src/main.c **** #define MAIN_C
  14:Core/Src/main.c **** 
  15:Core/Src/main.c **** #include <main.h>
  16:Core/Src/main.c **** #include <stdio.h>
  17:Core/Src/main.c **** 
  18:Core/Src/main.c **** #include "SEGGER_RTT.h"
  19:Core/Src/main.c **** #include "console.h"
  20:Core/Src/main.c **** 
  21:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  22:Core/Src/main.c **** void SystemClock_Config(void);
  23:Core/Src/main.c **** static void MX_GPIO_Init(void);
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /*********************************************************************
  27:Core/Src/main.c ****  *
  28:Core/Src/main.c ****  *       main
  29:Core/Src/main.c ****  */
  30:Core/Src/main.c **** int main(void)
  31:Core/Src/main.c **** {
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 2


  32:Core/Src/main.c ****     /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  33:Core/Src/main.c ****     HAL_Init();
  34:Core/Src/main.c **** 
  35:Core/Src/main.c ****     /* Configure the system clock */
  36:Core/Src/main.c ****     SystemClock_Config();
  37:Core/Src/main.c **** 
  38:Core/Src/main.c ****     /* Initialize all configured peripherals */
  39:Core/Src/main.c ****     MX_GPIO_Init();
  40:Core/Src/main.c **** 
  41:Core/Src/main.c ****     SEGGER_RTT_WriteString(0, "SEGGER Real-Time-Terminal Sample\r\n");
  42:Core/Src/main.c ****     SEGGER_RTT_ConfigUpBuffer(0, NULL, NULL, 0, SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  43:Core/Src/main.c ****     
  44:Core/Src/main.c ****     ConsoleInit();
  45:Core/Src/main.c **** 
  46:Core/Src/main.c ****     // HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
  47:Core/Src/main.c **** 
  48:Core/Src/main.c ****     while (1)
  49:Core/Src/main.c ****     {
  50:Core/Src/main.c ****         ConsoleProcess();
  51:Core/Src/main.c ****     }
  52:Core/Src/main.c **** }
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /**
  55:Core/Src/main.c ****  * @brief System Clock Configuration
  56:Core/Src/main.c ****  * @retval None
  57:Core/Src/main.c ****  */
  58:Core/Src/main.c **** void SystemClock_Config(void)
  59:Core/Src/main.c **** {
  60:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  61:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  62:Core/Src/main.c **** 
  63:Core/Src/main.c ****     /** Configure the main internal regulator output voltage
  64:Core/Src/main.c ****      */
  65:Core/Src/main.c ****     __HAL_RCC_PWR_CLK_ENABLE();
  66:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
  69:Core/Src/main.c ****      * in the RCC_OscInitTypeDef structure.
  70:Core/Src/main.c ****      */
  71:Core/Src/main.c ****     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  72:Core/Src/main.c ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  73:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  74:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  75:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 8;
  76:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 336;
  77:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  78:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 7;
  79:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  80:Core/Src/main.c ****     {
  81:Core/Src/main.c ****         Error_Handler();
  82:Core/Src/main.c ****     }
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****     /** Initializes the CPU, AHB and APB buses clocks
  85:Core/Src/main.c ****      */
  86:Core/Src/main.c ****     RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 |
  87:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  88:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 3


  89:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  90:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
  93:Core/Src/main.c ****     {
  94:Core/Src/main.c ****         Error_Handler();
  95:Core/Src/main.c ****     }
  96:Core/Src/main.c **** }
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** /**
 101:Core/Src/main.c ****  * @brief GPIO Initialization Function
 102:Core/Src/main.c ****  * @param None
 103:Core/Src/main.c ****  * @retval None
 104:Core/Src/main.c ****  */
 105:Core/Src/main.c **** static void MX_GPIO_Init(void)
 106:Core/Src/main.c **** {
  28              		.loc 1 106 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 8DB0     		sub	sp, sp, #52
  36              		.cfi_def_cfa_offset 56
 107:Core/Src/main.c ****     GPIO_InitTypeDef GPIO_InitStruct = {0};
  37              		.loc 1 107 5 view .LVU1
  38              		.loc 1 107 22 is_stmt 0 view .LVU2
  39 0004 0022     		movs	r2, #0
  40 0006 0792     		str	r2, [sp, #28]
  41 0008 0892     		str	r2, [sp, #32]
  42 000a 0992     		str	r2, [sp, #36]
  43 000c 0A92     		str	r2, [sp, #40]
  44 000e 0B92     		str	r2, [sp, #44]
 108:Core/Src/main.c ****     /* USER CODE BEGIN MX_GPIO_Init_1 */
 109:Core/Src/main.c ****     /* USER CODE END MX_GPIO_Init_1 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****     /* GPIO Ports Clock Enable */
 112:Core/Src/main.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
  45              		.loc 1 112 5 is_stmt 1 view .LVU3
  46              	.LBB4:
  47              		.loc 1 112 5 view .LVU4
  48 0010 0192     		str	r2, [sp, #4]
  49              		.loc 1 112 5 view .LVU5
  50 0012 244B     		ldr	r3, .L3
  51 0014 196B     		ldr	r1, [r3, #48]
  52 0016 41F01001 		orr	r1, r1, #16
  53 001a 1963     		str	r1, [r3, #48]
  54              		.loc 1 112 5 view .LVU6
  55 001c 196B     		ldr	r1, [r3, #48]
  56 001e 01F01001 		and	r1, r1, #16
  57 0022 0191     		str	r1, [sp, #4]
  58              		.loc 1 112 5 view .LVU7
  59 0024 0199     		ldr	r1, [sp, #4]
  60              	.LBE4:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 4


  61              		.loc 1 112 5 view .LVU8
 113:Core/Src/main.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  62              		.loc 1 113 5 view .LVU9
  63              	.LBB5:
  64              		.loc 1 113 5 view .LVU10
  65 0026 0292     		str	r2, [sp, #8]
  66              		.loc 1 113 5 view .LVU11
  67 0028 196B     		ldr	r1, [r3, #48]
  68 002a 41F00401 		orr	r1, r1, #4
  69 002e 1963     		str	r1, [r3, #48]
  70              		.loc 1 113 5 view .LVU12
  71 0030 196B     		ldr	r1, [r3, #48]
  72 0032 01F00401 		and	r1, r1, #4
  73 0036 0291     		str	r1, [sp, #8]
  74              		.loc 1 113 5 view .LVU13
  75 0038 0299     		ldr	r1, [sp, #8]
  76              	.LBE5:
  77              		.loc 1 113 5 view .LVU14
 114:Core/Src/main.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
  78              		.loc 1 114 5 view .LVU15
  79              	.LBB6:
  80              		.loc 1 114 5 view .LVU16
  81 003a 0392     		str	r2, [sp, #12]
  82              		.loc 1 114 5 view .LVU17
  83 003c 196B     		ldr	r1, [r3, #48]
  84 003e 41F08001 		orr	r1, r1, #128
  85 0042 1963     		str	r1, [r3, #48]
  86              		.loc 1 114 5 view .LVU18
  87 0044 196B     		ldr	r1, [r3, #48]
  88 0046 01F08001 		and	r1, r1, #128
  89 004a 0391     		str	r1, [sp, #12]
  90              		.loc 1 114 5 view .LVU19
  91 004c 0399     		ldr	r1, [sp, #12]
  92              	.LBE6:
  93              		.loc 1 114 5 view .LVU20
 115:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  94              		.loc 1 115 5 view .LVU21
  95              	.LBB7:
  96              		.loc 1 115 5 view .LVU22
  97 004e 0492     		str	r2, [sp, #16]
  98              		.loc 1 115 5 view .LVU23
  99 0050 196B     		ldr	r1, [r3, #48]
 100 0052 41F00101 		orr	r1, r1, #1
 101 0056 1963     		str	r1, [r3, #48]
 102              		.loc 1 115 5 view .LVU24
 103 0058 196B     		ldr	r1, [r3, #48]
 104 005a 01F00101 		and	r1, r1, #1
 105 005e 0491     		str	r1, [sp, #16]
 106              		.loc 1 115 5 view .LVU25
 107 0060 0499     		ldr	r1, [sp, #16]
 108              	.LBE7:
 109              		.loc 1 115 5 view .LVU26
 116:Core/Src/main.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 110              		.loc 1 116 5 view .LVU27
 111              	.LBB8:
 112              		.loc 1 116 5 view .LVU28
 113 0062 0592     		str	r2, [sp, #20]
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 5


 114              		.loc 1 116 5 view .LVU29
 115 0064 196B     		ldr	r1, [r3, #48]
 116 0066 41F00201 		orr	r1, r1, #2
 117 006a 1963     		str	r1, [r3, #48]
 118              		.loc 1 116 5 view .LVU30
 119 006c 196B     		ldr	r1, [r3, #48]
 120 006e 01F00201 		and	r1, r1, #2
 121 0072 0591     		str	r1, [sp, #20]
 122              		.loc 1 116 5 view .LVU31
 123 0074 0599     		ldr	r1, [sp, #20]
 124              	.LBE8:
 125              		.loc 1 116 5 view .LVU32
 117:Core/Src/main.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 126              		.loc 1 117 5 view .LVU33
 127              	.LBB9:
 128              		.loc 1 117 5 view .LVU34
 129 0076 0692     		str	r2, [sp, #24]
 130              		.loc 1 117 5 view .LVU35
 131 0078 1A6B     		ldr	r2, [r3, #48]
 132 007a 42F00802 		orr	r2, r2, #8
 133 007e 1A63     		str	r2, [r3, #48]
 134              		.loc 1 117 5 view .LVU36
 135 0080 1B6B     		ldr	r3, [r3, #48]
 136 0082 03F00803 		and	r3, r3, #8
 137 0086 0693     		str	r3, [sp, #24]
 138              		.loc 1 117 5 view .LVU37
 139 0088 069B     		ldr	r3, [sp, #24]
 140              	.LBE9:
 141              		.loc 1 117 5 view .LVU38
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****     /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
 120:Core/Src/main.c ****                              Audio_RST_Pin */
 121:Core/Src/main.c ****     GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin;
 142              		.loc 1 121 5 view .LVU39
 143              		.loc 1 121 25 is_stmt 0 view .LVU40
 144 008a 4FF21003 		movw	r3, #61456
 145 008e 0793     		str	r3, [sp, #28]
 122:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 146              		.loc 1 122 5 is_stmt 1 view .LVU41
 147              		.loc 1 122 26 is_stmt 0 view .LVU42
 148 0090 0123     		movs	r3, #1
 149 0092 0893     		str	r3, [sp, #32]
 123:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 150              		.loc 1 123 5 is_stmt 1 view .LVU43
 124:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 151              		.loc 1 124 5 view .LVU44
 125:Core/Src/main.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 152              		.loc 1 125 5 view .LVU45
 153 0094 07A9     		add	r1, sp, #28
 154 0096 0448     		ldr	r0, .L3+4
 155 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 156              	.LVL0:
 126:Core/Src/main.c ****    
 127:Core/Src/main.c **** }
 157              		.loc 1 127 1 is_stmt 0 view .LVU46
 158 009c 0DB0     		add	sp, sp, #52
 159              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 6


 160              		@ sp needed
 161 009e 5DF804FB 		ldr	pc, [sp], #4
 162              	.L4:
 163 00a2 00BF     		.align	2
 164              	.L3:
 165 00a4 00380240 		.word	1073887232
 166 00a8 000C0240 		.word	1073875968
 167              		.cfi_endproc
 168              	.LFE135:
 170              		.section	.text.Error_Handler,"ax",%progbits
 171              		.align	1
 172              		.global	Error_Handler
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	Error_Handler:
 178              	.LFB136:
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 130:Core/Src/main.c **** 
 131:Core/Src/main.c **** /**
 132:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 133:Core/Src/main.c ****  * @retval None
 134:Core/Src/main.c ****  */
 135:Core/Src/main.c **** void Error_Handler(void)
 136:Core/Src/main.c **** {
 179              		.loc 1 136 1 is_stmt 1 view -0
 180              		.cfi_startproc
 181              		@ Volatile: function does not return.
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 137:Core/Src/main.c ****     /* USER CODE BEGIN Error_Handler_Debug */
 138:Core/Src/main.c ****     /* User can add his own implementation to report the HAL error return state */
 139:Core/Src/main.c ****     __disable_irq();
 185              		.loc 1 139 5 view .LVU48
 186              	.LBB10:
 187              	.LBI10:
 188              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 7


  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 8


  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 9


 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 189              		.loc 2 140 27 view .LVU49
 190              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 191              		.loc 2 142 3 view .LVU50
 192              		.syntax unified
 193              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 194 0000 72B6     		cpsid i
 195              	@ 0 "" 2
 196              		.thumb
 197              		.syntax unified
 198              	.L6:
 199              	.LBE11:
 200              	.LBE10:
 140:Core/Src/main.c ****     while (1)
 201              		.loc 1 140 5 discriminator 1 view .LVU51
 141:Core/Src/main.c ****     {
 142:Core/Src/main.c ****     }
 202              		.loc 1 142 5 discriminator 1 view .LVU52
 140:Core/Src/main.c ****     while (1)
 203              		.loc 1 140 11 discriminator 1 view .LVU53
 204 0002 FEE7     		b	.L6
 205              		.cfi_endproc
 206              	.LFE136:
 208              		.section	.text.SystemClock_Config,"ax",%progbits
 209              		.align	1
 210              		.global	SystemClock_Config
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 215              	SystemClock_Config:
 216              	.LFB134:
  59:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 217              		.loc 1 59 1 view -0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 80
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221 0000 00B5     		push	{lr}
 222              		.cfi_def_cfa_offset 4
 223              		.cfi_offset 14, -4
 224 0002 95B0     		sub	sp, sp, #84
 225              		.cfi_def_cfa_offset 88
  60:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 226              		.loc 1 60 5 view .LVU55
  60:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 227              		.loc 1 60 24 is_stmt 0 view .LVU56
 228 0004 3022     		movs	r2, #48
 229 0006 0021     		movs	r1, #0
 230 0008 08A8     		add	r0, sp, #32
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 10


 231 000a FFF7FEFF 		bl	memset
 232              	.LVL1:
  61:Core/Src/main.c **** 
 233              		.loc 1 61 5 is_stmt 1 view .LVU57
  61:Core/Src/main.c **** 
 234              		.loc 1 61 24 is_stmt 0 view .LVU58
 235 000e 0023     		movs	r3, #0
 236 0010 0393     		str	r3, [sp, #12]
 237 0012 0493     		str	r3, [sp, #16]
 238 0014 0593     		str	r3, [sp, #20]
 239 0016 0693     		str	r3, [sp, #24]
 240 0018 0793     		str	r3, [sp, #28]
  65:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 241              		.loc 1 65 5 is_stmt 1 view .LVU59
 242              	.LBB12:
  65:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 243              		.loc 1 65 5 view .LVU60
 244 001a 0193     		str	r3, [sp, #4]
  65:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 245              		.loc 1 65 5 view .LVU61
 246 001c 214A     		ldr	r2, .L13
 247 001e 116C     		ldr	r1, [r2, #64]
 248 0020 41F08051 		orr	r1, r1, #268435456
 249 0024 1164     		str	r1, [r2, #64]
  65:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 250              		.loc 1 65 5 view .LVU62
 251 0026 126C     		ldr	r2, [r2, #64]
 252 0028 02F08052 		and	r2, r2, #268435456
 253 002c 0192     		str	r2, [sp, #4]
  65:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 254              		.loc 1 65 5 view .LVU63
 255 002e 019A     		ldr	r2, [sp, #4]
 256              	.LBE12:
  65:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 257              		.loc 1 65 5 view .LVU64
  66:Core/Src/main.c **** 
 258              		.loc 1 66 5 view .LVU65
 259              	.LBB13:
  66:Core/Src/main.c **** 
 260              		.loc 1 66 5 view .LVU66
 261 0030 0293     		str	r3, [sp, #8]
  66:Core/Src/main.c **** 
 262              		.loc 1 66 5 view .LVU67
 263 0032 1D4B     		ldr	r3, .L13+4
 264 0034 1A68     		ldr	r2, [r3]
 265 0036 42F48042 		orr	r2, r2, #16384
 266 003a 1A60     		str	r2, [r3]
  66:Core/Src/main.c **** 
 267              		.loc 1 66 5 view .LVU68
 268 003c 1B68     		ldr	r3, [r3]
 269 003e 03F48043 		and	r3, r3, #16384
 270 0042 0293     		str	r3, [sp, #8]
  66:Core/Src/main.c **** 
 271              		.loc 1 66 5 view .LVU69
 272 0044 029B     		ldr	r3, [sp, #8]
 273              	.LBE13:
  66:Core/Src/main.c **** 
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 11


 274              		.loc 1 66 5 view .LVU70
  71:Core/Src/main.c ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 275              		.loc 1 71 5 view .LVU71
  71:Core/Src/main.c ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 276              		.loc 1 71 38 is_stmt 0 view .LVU72
 277 0046 0123     		movs	r3, #1
 278 0048 0893     		str	r3, [sp, #32]
  72:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 279              		.loc 1 72 5 is_stmt 1 view .LVU73
  72:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 280              		.loc 1 72 32 is_stmt 0 view .LVU74
 281 004a 4FF48033 		mov	r3, #65536
 282 004e 0993     		str	r3, [sp, #36]
  73:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 283              		.loc 1 73 5 is_stmt 1 view .LVU75
  73:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 284              		.loc 1 73 36 is_stmt 0 view .LVU76
 285 0050 0223     		movs	r3, #2
 286 0052 0E93     		str	r3, [sp, #56]
  74:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 8;
 287              		.loc 1 74 5 is_stmt 1 view .LVU77
  74:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 8;
 288              		.loc 1 74 37 is_stmt 0 view .LVU78
 289 0054 4FF48002 		mov	r2, #4194304
 290 0058 0F92     		str	r2, [sp, #60]
  75:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 336;
 291              		.loc 1 75 5 is_stmt 1 view .LVU79
  75:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 336;
 292              		.loc 1 75 32 is_stmt 0 view .LVU80
 293 005a 0822     		movs	r2, #8
 294 005c 1092     		str	r2, [sp, #64]
  76:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 295              		.loc 1 76 5 is_stmt 1 view .LVU81
  76:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 296              		.loc 1 76 32 is_stmt 0 view .LVU82
 297 005e 4FF4A872 		mov	r2, #336
 298 0062 1192     		str	r2, [sp, #68]
  77:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 7;
 299              		.loc 1 77 5 is_stmt 1 view .LVU83
  77:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 7;
 300              		.loc 1 77 32 is_stmt 0 view .LVU84
 301 0064 1293     		str	r3, [sp, #72]
  78:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 302              		.loc 1 78 5 is_stmt 1 view .LVU85
  78:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 303              		.loc 1 78 32 is_stmt 0 view .LVU86
 304 0066 0723     		movs	r3, #7
 305 0068 1393     		str	r3, [sp, #76]
  79:Core/Src/main.c ****     {
 306              		.loc 1 79 5 is_stmt 1 view .LVU87
  79:Core/Src/main.c ****     {
 307              		.loc 1 79 9 is_stmt 0 view .LVU88
 308 006a 08A8     		add	r0, sp, #32
 309 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 310              	.LVL2:
  79:Core/Src/main.c ****     {
 311              		.loc 1 79 8 view .LVU89
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 12


 312 0070 98B9     		cbnz	r0, .L11
  86:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 313              		.loc 1 86 5 is_stmt 1 view .LVU90
  86:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 314              		.loc 1 86 33 is_stmt 0 view .LVU91
 315 0072 0F23     		movs	r3, #15
 316 0074 0393     		str	r3, [sp, #12]
  87:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 317              		.loc 1 87 5 is_stmt 1 view .LVU92
  87:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 318              		.loc 1 87 36 is_stmt 0 view .LVU93
 319 0076 0223     		movs	r3, #2
 320 0078 0493     		str	r3, [sp, #16]
  88:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 321              		.loc 1 88 5 is_stmt 1 view .LVU94
  88:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 322              		.loc 1 88 37 is_stmt 0 view .LVU95
 323 007a 0023     		movs	r3, #0
 324 007c 0593     		str	r3, [sp, #20]
  89:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 325              		.loc 1 89 5 is_stmt 1 view .LVU96
  89:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 326              		.loc 1 89 38 is_stmt 0 view .LVU97
 327 007e 4FF4A053 		mov	r3, #5120
 328 0082 0693     		str	r3, [sp, #24]
  90:Core/Src/main.c **** 
 329              		.loc 1 90 5 is_stmt 1 view .LVU98
  90:Core/Src/main.c **** 
 330              		.loc 1 90 38 is_stmt 0 view .LVU99
 331 0084 4FF48053 		mov	r3, #4096
 332 0088 0793     		str	r3, [sp, #28]
  92:Core/Src/main.c ****     {
 333              		.loc 1 92 5 is_stmt 1 view .LVU100
  92:Core/Src/main.c ****     {
 334              		.loc 1 92 9 is_stmt 0 view .LVU101
 335 008a 0521     		movs	r1, #5
 336 008c 03A8     		add	r0, sp, #12
 337 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 338              	.LVL3:
  92:Core/Src/main.c ****     {
 339              		.loc 1 92 8 view .LVU102
 340 0092 20B9     		cbnz	r0, .L12
  96:Core/Src/main.c **** 
 341              		.loc 1 96 1 view .LVU103
 342 0094 15B0     		add	sp, sp, #84
 343              		.cfi_remember_state
 344              		.cfi_def_cfa_offset 4
 345              		@ sp needed
 346 0096 5DF804FB 		ldr	pc, [sp], #4
 347              	.L11:
 348              		.cfi_restore_state
  81:Core/Src/main.c ****     }
 349              		.loc 1 81 9 is_stmt 1 view .LVU104
 350 009a FFF7FEFF 		bl	Error_Handler
 351              	.LVL4:
 352              	.L12:
  94:Core/Src/main.c ****     }
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 13


 353              		.loc 1 94 9 view .LVU105
 354 009e FFF7FEFF 		bl	Error_Handler
 355              	.LVL5:
 356              	.L14:
 357 00a2 00BF     		.align	2
 358              	.L13:
 359 00a4 00380240 		.word	1073887232
 360 00a8 00700040 		.word	1073770496
 361              		.cfi_endproc
 362              	.LFE134:
 364              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 365              		.align	2
 366              	.LC0:
 367 0000 53454747 		.ascii	"SEGGER Real-Time-Terminal Sample\015\012\000"
 367      45522052 
 367      65616C2D 
 367      54696D65 
 367      2D546572 
 368              		.section	.text.main,"ax",%progbits
 369              		.align	1
 370              		.global	main
 371              		.syntax unified
 372              		.thumb
 373              		.thumb_func
 375              	main:
 376              	.LFB133:
  31:Core/Src/main.c ****     /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 377              		.loc 1 31 1 view -0
 378              		.cfi_startproc
 379              		@ Volatile: function does not return.
 380              		@ args = 0, pretend = 0, frame = 0
 381              		@ frame_needed = 0, uses_anonymous_args = 0
 382 0000 00B5     		push	{lr}
 383              		.cfi_def_cfa_offset 4
 384              		.cfi_offset 14, -4
 385 0002 83B0     		sub	sp, sp, #12
 386              		.cfi_def_cfa_offset 16
  33:Core/Src/main.c **** 
 387              		.loc 1 33 5 view .LVU107
 388 0004 FFF7FEFF 		bl	HAL_Init
 389              	.LVL6:
  36:Core/Src/main.c **** 
 390              		.loc 1 36 5 view .LVU108
 391 0008 FFF7FEFF 		bl	SystemClock_Config
 392              	.LVL7:
  39:Core/Src/main.c **** 
 393              		.loc 1 39 5 view .LVU109
 394 000c FFF7FEFF 		bl	MX_GPIO_Init
 395              	.LVL8:
  41:Core/Src/main.c ****     SEGGER_RTT_ConfigUpBuffer(0, NULL, NULL, 0, SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 396              		.loc 1 41 5 view .LVU110
 397 0010 0749     		ldr	r1, .L18
 398 0012 0020     		movs	r0, #0
 399 0014 FFF7FEFF 		bl	SEGGER_RTT_WriteString
 400              	.LVL9:
  42:Core/Src/main.c ****     
 401              		.loc 1 42 5 view .LVU111
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 14


 402 0018 0020     		movs	r0, #0
 403 001a 0090     		str	r0, [sp]
 404 001c 0346     		mov	r3, r0
 405 001e 0246     		mov	r2, r0
 406 0020 0146     		mov	r1, r0
 407 0022 FFF7FEFF 		bl	SEGGER_RTT_ConfigUpBuffer
 408              	.LVL10:
  44:Core/Src/main.c **** 
 409              		.loc 1 44 5 view .LVU112
 410 0026 FFF7FEFF 		bl	ConsoleInit
 411              	.LVL11:
 412              	.L16:
  48:Core/Src/main.c ****     {
 413              		.loc 1 48 5 discriminator 1 view .LVU113
  50:Core/Src/main.c ****     }
 414              		.loc 1 50 9 discriminator 1 view .LVU114
 415 002a FFF7FEFF 		bl	ConsoleProcess
 416              	.LVL12:
  48:Core/Src/main.c ****     {
 417              		.loc 1 48 11 discriminator 1 view .LVU115
 418 002e FCE7     		b	.L16
 419              	.L19:
 420              		.align	2
 421              	.L18:
 422 0030 00000000 		.word	.LC0
 423              		.cfi_endproc
 424              	.LFE133:
 426              		.text
 427              	.Letext0:
 428              		.file 3 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 429              		.file 4 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 430              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 431              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 432              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 433              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 434              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 435              		.file 10 "Core/Inc/console.h"
 436              		.file 11 "Core/Inc/SEGGER_RTT.h"
 437              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 438              		.file 13 "<built-in>"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s:20     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s:165    .text.MX_GPIO_Init:00000000000000a4 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s:171    .text.Error_Handler:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s:177    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s:209    .text.SystemClock_Config:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s:215    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s:359    .text.SystemClock_Config:00000000000000a4 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s:365    .rodata.main.str1.4:0000000000000000 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s:369    .text.main:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s:375    .text.main:0000000000000000 main
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//ccSCIvDA.s:422    .text.main:0000000000000030 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
SEGGER_RTT_WriteString
SEGGER_RTT_ConfigUpBuffer
ConsoleInit
ConsoleProcess
