# ============================================================
# CERES RISC-V - Manual SRAM Macro Placement
# ============================================================
# Die: 5500 x 5500 µm (absolute)
# SRAM macro: 479.78 x 397.5 µm (sky130_sram_1kbyte_1rw1r_32x256_8)
# Format: instance_name  x  y  orientation
# NOTE: Bracket escaping (\[ \]) is REQUIRED — matches ODB instance names
# Gap between macros: ~30 µm horizontal, ~30 µm vertical
# ============================================================

# ============================================================
# I-Cache macros (Top-left region, y > 4100)
# ============================================================

# I-Cache Data Way 0 - Row 1 (topmost, 4 banks)
i_soc.i_fetch.i_icache.data_array\[0\].i_data_array.g_macro.g_bank\[0\].i_sram   50  5050  N
i_soc.i_fetch.i_icache.data_array\[0\].i_data_array.g_macro.g_bank\[1\].i_sram  560  5050  N
i_soc.i_fetch.i_icache.data_array\[0\].i_data_array.g_macro.g_bank\[2\].i_sram 1070  5050  N
i_soc.i_fetch.i_icache.data_array\[0\].i_data_array.g_macro.g_bank\[3\].i_sram 1580  5050  N

# I-Cache Data Way 1 - Row 2 (4 banks)
i_soc.i_fetch.i_icache.data_array\[1\].i_data_array.g_macro.g_bank\[0\].i_sram   50  4620  N
i_soc.i_fetch.i_icache.data_array\[1\].i_data_array.g_macro.g_bank\[1\].i_sram  560  4620  N
i_soc.i_fetch.i_icache.data_array\[1\].i_data_array.g_macro.g_bank\[2\].i_sram 1070  4620  N
i_soc.i_fetch.i_icache.data_array\[1\].i_data_array.g_macro.g_bank\[3\].i_sram 1580  4620  N

# I-Cache Tag Way 0, Tag Way 1, Node Array - Row 3
i_soc.i_fetch.i_icache.tag_array\[0\].i_tag_array.g_macro.g_bank\[0\].i_sram     50  4190  N
i_soc.i_fetch.i_icache.tag_array\[1\].i_tag_array.g_macro.g_bank\[0\].i_sram    560  4190  N
i_soc.i_fetch.i_icache.i_node_array.g_macro.g_bank\[0\].i_sram                 1070  4190  N

# ============================================================
# D-Cache macros (Bottom-left region, y < 1300)
# ============================================================

# D-Cache Data Way 0 - Row 1 (bottommost, 4 banks)
i_soc.i_memory.i_dcache.data_array\[0\].i_data_array.g_macro.g_bank\[0\].i_sram   50    50  N
i_soc.i_memory.i_dcache.data_array\[0\].i_data_array.g_macro.g_bank\[1\].i_sram  560    50  N
i_soc.i_memory.i_dcache.data_array\[0\].i_data_array.g_macro.g_bank\[2\].i_sram 1070    50  N
i_soc.i_memory.i_dcache.data_array\[0\].i_data_array.g_macro.g_bank\[3\].i_sram 1580    50  N

# D-Cache Data Way 1 - Row 2 (4 banks)
i_soc.i_memory.i_dcache.data_array\[1\].i_data_array.g_macro.g_bank\[0\].i_sram   50   480  N
i_soc.i_memory.i_dcache.data_array\[1\].i_data_array.g_macro.g_bank\[1\].i_sram  560   480  N
i_soc.i_memory.i_dcache.data_array\[1\].i_data_array.g_macro.g_bank\[2\].i_sram 1070   480  N
i_soc.i_memory.i_dcache.data_array\[1\].i_data_array.g_macro.g_bank\[3\].i_sram 1580   480  N

# D-Cache Tag Way 0, Tag Way 1, Node Array - Row 3
i_soc.i_memory.i_dcache.tag_array\[0\].i_tag_array.g_macro.g_bank\[0\].i_sram     50   910  N
i_soc.i_memory.i_dcache.tag_array\[1\].i_tag_array.g_macro.g_bank\[0\].i_sram    560   910  N
i_soc.i_memory.i_dcache.i_node_array.g_macro.g_bank\[0\].i_sram                 1070   910  N

# ============================================================
# Main RAM (Right-center region, 2x2 grid)
# ============================================================
i_main_ram.g_sram_main_mem.g_word_bank\[0\].i_main_sram_bank  4450  2400  N
i_main_ram.g_sram_main_mem.g_word_bank\[1\].i_main_sram_bank  4450  2830  N
i_main_ram.g_sram_main_mem.g_word_bank\[2\].i_main_sram_bank  4960  2400  N
i_main_ram.g_sram_main_mem.g_word_bank\[3\].i_main_sram_bank  4960  2830  N
