Analysis & Synthesis report for zad3
Tue Nov 26 00:21:10 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 11. State Machine - |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 12. State Machine - |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 21. Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 22. Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 23. Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 24. Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 25. Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 26. Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 27. Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 28. Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 29. Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 30. Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Source assignments for Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9ng1:auto_generated
 33. Source assignments for Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_demux:cmd_demux
 34. Source assignments for Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_demux:cmd_demux_001
 35. Source assignments for Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_rsp_demux:rsp_demux
 36. Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 37. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0
 38. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 39. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 40. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 41. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 42. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 43. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 44. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 45. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 46. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 47. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 48. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 49. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 50. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 51. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 52. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 53. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 54. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 55. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo
 56. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 57. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 58. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto
 59. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 60. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller
 61. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 64. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_master_memory_0_avalon_master_translator
 65. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 66. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 67. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalon_master_memory_0_avalon_master_agent
 68. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
 69. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 70. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router:router|Memory_test_mm_interconnect_0_router_default_decode:the_default_decode
 73. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_001:router_001|Memory_test_mm_interconnect_0_router_001_default_decode:the_default_decode
 74. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_002:router_002|Memory_test_mm_interconnect_0_router_002_default_decode:the_default_decode
 75. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter
 76. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 77. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 78. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 79. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter
 80. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter
 82. Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 83. Parameter Settings for Inferred Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
 84. altsyncram Parameter Settings by Entity Instance
 85. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter"
 86. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
 87. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter"
 88. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 89. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_002:router_002|Memory_test_mm_interconnect_0_router_002_default_decode:the_default_decode"
 90. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_001:router_001|Memory_test_mm_interconnect_0_router_001_default_decode:the_default_decode"
 91. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router:router|Memory_test_mm_interconnect_0_router_default_decode:the_default_decode"
 92. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
 93. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
 94. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
 95. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalon_master_memory_0_avalon_master_agent"
 96. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
 97. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
 98. Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_master_memory_0_avalon_master_translator"
 99. Port Connectivity Checks: "Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0"
100. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
101. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller"
102. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo"
103. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
104. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
105. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
106. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
107. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
108. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
109. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
110. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
111. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
112. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
113. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
114. Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0"
115. Post-Synthesis Netlist Statistics for Top Partition
116. Elapsed Time Per Partition
117. Analysis & Synthesis Messages
118. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 26 00:21:10 2019       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; zad3                                        ;
; Top-level Entity Name           ; zad3                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 687                                         ;
; Total pins                      ; 70                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 8,704                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; zad3               ; zad3               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                 ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                     ; Library     ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; zad3.v                                                                                                                           ; yes             ; User Verilog HDL File                        ; /home/maciej/Pulpit/FPGA/l6/zad3/zad3.v                                                                                          ;             ;
; things.v                                                                                                                         ; yes             ; User Verilog HDL File                        ; /home/maciej/Pulpit/FPGA/l6/zad3/things.v                                                                                        ;             ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/Memory_test.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/Memory_test.v                                                                 ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Avalon_Master_Memory.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Avalon_Master_Memory.v                                             ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0.v                                             ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0_b2p_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0_b2p_adapter.sv                                ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0_p2b_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0_p2b_adapter.sv                                ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0_timing_adt.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0_timing_adt.sv                                 ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v                                    ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_avalon_st_adapter.v                  ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_cmd_demux.sv                         ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_cmd_mux.sv                           ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router.sv                            ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_001.sv                        ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_002.sv                        ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_rsp_demux.sv                         ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_rsp_mux.sv                           ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_onchip_memory2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_onchip_memory2_0.v                                     ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_packets_to_master.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_packets_to_master.v                                  ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_sc_fifo.v                                            ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_bytes_to_packets.v                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_bytes_to_packets.v                                ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_clock_crosser.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_clock_crosser.v                                   ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_idle_inserter.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_idle_inserter.v                                   ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_idle_remover.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_idle_remover.v                                    ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_jtag_interface.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_jtag_interface.v                                  ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_packets_to_bytes.v                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_packets_to_bytes.v                                ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_pipeline_base.v                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_pipeline_base.v                                   ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_dc_streaming.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_dc_streaming.v                                         ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_sld_node.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_sld_node.v                                             ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_streaming.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_streaming.v                                            ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_arbitrator.sv                                        ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter.sv                                     ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_uncompressor.sv                                ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_master_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_master_agent.sv                                      ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_master_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_master_translator.sv                                 ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_slave_agent.sv                                       ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_slave_translator.sv                                  ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_width_adapter.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_width_adapter.sv                                     ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_reset_controller.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_reset_controller.v                                          ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_reset_synchronizer.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_reset_synchronizer.v                                        ; Memory_test ;
; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_std_synchronizer_nocut.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_std_synchronizer_nocut.v                                    ; Memory_test ;
; sld_virtual_jtag_basic.v                                                                                                         ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                               ;             ;
; altera_std_synchronizer.v                                                                                                        ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                       ;             ;
; altsyncram.tdf                                                                                                                   ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;             ;
; stratix_ram_block.inc                                                                                                            ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;             ;
; lpm_mux.inc                                                                                                                      ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;             ;
; lpm_decode.inc                                                                                                                   ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;             ;
; aglobal191.inc                                                                                                                   ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                  ;             ;
; a_rdenreg.inc                                                                                                                    ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;             ;
; altrom.inc                                                                                                                       ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                      ;             ;
; altram.inc                                                                                                                       ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                      ;             ;
; altdpram.inc                                                                                                                     ; yes             ; Megafunction                                 ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;             ;
; db/altsyncram_9ng1.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/altsyncram_9ng1.tdf                                                                          ;             ;
; sld_hub.vhd                                                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                     ; altera_sld  ;
; db/ip/slda5d8d997/alt_sld_fab.v                                                                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/slda5d8d997/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab.v                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                               ; yes             ; Encrypted Auto-Found VHDL File               ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                ;             ;
; sld_rom_sr.vhd                                                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                  ;             ;
; db/altsyncram_g0n1.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/maciej/Pulpit/FPGA/l6/zad3/db/altsyncram_g0n1.tdf                                                                          ;             ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 542            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 832            ;
;     -- 7 input functions                    ; 10             ;
;     -- 6 input functions                    ; 181            ;
;     -- 5 input functions                    ; 158            ;
;     -- 4 input functions                    ; 192            ;
;     -- <=3 input functions                  ; 291            ;
;                                             ;                ;
; Dedicated logic registers                   ; 687            ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 8704           ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 408            ;
; Total fan-out                               ; 6221           ;
; Average fan-out                             ; 3.69           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |zad3                                                                                                                                   ; 832 (3)             ; 687 (0)                   ; 8704              ; 0          ; 70   ; 0            ; |zad3                                                                                                                                                                                                                                                                                                                                            ; zad3                                    ; work         ;
;    |Memory_test:system|                                                                                                                 ; 735 (0)             ; 610 (0)                   ; 8704              ; 0          ; 0    ; 0            ; |zad3|Memory_test:system                                                                                                                                                                                                                                                                                                                         ; Memory_test                             ; Memory_test  ;
;       |Avalon_Master_Memory:avalon_master_memory_0|                                                                                     ; 86 (40)             ; 72 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0                                                                                                                                                                                                                                                                             ; Avalon_Master_Memory                    ; Memory_test  ;
;          |_HEX_screen:hex0|                                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|_HEX_screen:hex0                                                                                                                                                                                                                                                            ; _HEX_screen                             ; work         ;
;          |_HEX_screen:hex1|                                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|_HEX_screen:hex1                                                                                                                                                                                                                                                            ; _HEX_screen                             ; work         ;
;          |_HEX_screen:hex2|                                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|_HEX_screen:hex2                                                                                                                                                                                                                                                            ; _HEX_screen                             ; work         ;
;          |_HEX_screen:hex3|                                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|_HEX_screen:hex3                                                                                                                                                                                                                                                            ; _HEX_screen                             ; work         ;
;          |_HEX_screen:hex4|                                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|_HEX_screen:hex4                                                                                                                                                                                                                                                            ; _HEX_screen                             ; work         ;
;          |_HEX_screen:hex5|                                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|_HEX_screen:hex5                                                                                                                                                                                                                                                            ; _HEX_screen                             ; work         ;
;          |_edge_detector:det0|                                                                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|_edge_detector:det0                                                                                                                                                                                                                                                         ; _edge_detector                          ; work         ;
;          |_edge_detector:det1|                                                                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|_edge_detector:det1                                                                                                                                                                                                                                                         ; _edge_detector                          ; work         ;
;          |_edge_detector:det2|                                                                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|_edge_detector:det2                                                                                                                                                                                                                                                         ; _edge_detector                          ; work         ;
;          |_edge_detector:det3|                                                                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|_edge_detector:det3                                                                                                                                                                                                                                                         ; _edge_detector                          ; work         ;
;       |Memory_test_master_0:master_0|                                                                                                   ; 538 (0)             ; 447 (0)                   ; 512               ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0                                                                                                                                                                                                                                                                                           ; Memory_test_master_0                    ; Memory_test  ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 193 (0)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                 ; altera_avalon_packets_to_master         ; Memory_test  ;
;             |packets_to_master:p2m|                                                                                                     ; 193 (193)           ; 130 (130)                 ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                           ; packets_to_master                       ; Memory_test  ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 27 (27)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                   ; Memory_test  ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ; altsyncram                              ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                            ; altsyncram_g0n1                         ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 11 (11)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                     ; altera_avalon_st_bytes_to_packets       ; Memory_test  ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 280 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                          ; altera_avalon_st_jtag_interface         ; Memory_test  ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 277 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                        ; altera_jtag_dc_streaming                ; Memory_test  ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                            ; altera_avalon_st_clock_crosser          ; Memory_test  ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                ; altera_avalon_st_pipeline_base          ; Memory_test  ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                       ; altera_std_synchronizer_nocut           ; Memory_test  ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                       ; altera_std_synchronizer_nocut           ; Memory_test  ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                 ; altera_jtag_src_crosser                 ; Memory_test  ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                      ; altera_jtag_control_signal_crosser      ; Memory_test  ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                 ; altera_std_synchronizer                 ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 267 (261)           ; 186 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                   ; altera_jtag_streaming                   ; Memory_test  ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                      ; altera_avalon_st_idle_inserter          ; Memory_test  ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                        ; altera_avalon_st_idle_remover           ; Memory_test  ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                          ; altera_std_synchronizer                 ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                 ; altera_std_synchronizer                 ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                         ; altera_std_synchronizer                 ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                              ; altera_std_synchronizer                 ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                   ; altera_std_synchronizer                 ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                ; altera_jtag_sld_node                    ; Memory_test  ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                              ; sld_virtual_jtag_basic                  ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 27 (27)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                     ; altera_avalon_st_packets_to_bytes       ; Memory_test  ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                    ; altera_reset_controller                 ; Memory_test  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                         ; altera_reset_synchronizer               ; Memory_test  ;
;       |Memory_test_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 111 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                         ; Memory_test_mm_interconnect_0           ; Memory_test  ;
;          |Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                ; 30 (25)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                           ; Memory_test_mm_interconnect_0_cmd_mux   ; Memory_test  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                              ; altera_merlin_arbitrator                ; Memory_test  ;
;          |Memory_test_mm_interconnect_0_rsp_demux:rsp_demux|                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                       ; Memory_test_mm_interconnect_0_rsp_demux ; Memory_test  ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 9 (9)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                   ; Memory_test  ;
;          |altera_merlin_master_agent:avalon_master_memory_0_avalon_master_agent|                                                        ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalon_master_memory_0_avalon_master_agent                                                                                                                                                                                                   ; altera_merlin_master_agent              ; Memory_test  ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                        ; altera_merlin_master_agent              ; Memory_test  ;
;          |altera_merlin_master_translator:avalon_master_memory_0_avalon_master_translator|                                              ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_master_memory_0_avalon_master_translator                                                                                                                                                                                         ; altera_merlin_master_translator         ; Memory_test  ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 10 (6)              ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                     ; altera_merlin_slave_agent               ; Memory_test  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                       ; altera_merlin_burst_uncompressor        ; Memory_test  ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                           ; altera_merlin_slave_translator          ; Memory_test  ;
;          |altera_merlin_width_adapter:master_0_master_cmd_width_adapter|                                                                ; 8 (8)               ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter                                                                                                                                                                                                           ; altera_merlin_width_adapter             ; Memory_test  ;
;          |altera_merlin_width_adapter:master_0_master_rsp_width_adapter|                                                                ; 44 (44)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter                                                                                                                                                                                                           ; altera_merlin_width_adapter             ; Memory_test  ;
;       |Memory_test_onchip_memory2_0:onchip_memory2_0|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                           ; Memory_test_onchip_memory2_0            ; Memory_test  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; altsyncram                              ; work         ;
;             |altsyncram_9ng1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |zad3|Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9ng1:auto_generated                                                                                                                                                                                                                  ; altsyncram_9ng1                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |zad3|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |zad3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |zad3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |zad3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |zad3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (57)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |zad3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |zad3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                          ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                       ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9ng1:auto_generated|ALTSYNCRAM       ; M10K block ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File                                   ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |zad3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                   ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |zad3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                   ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |zad3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                   ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |zad3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                   ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |zad3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                   ;
; N/A    ; Qsys                              ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system                                                                                                                                                                                                                                                  ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_jtag_avalon_master         ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_master_0:master_0                                                                                                                                                                                                                    ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                              ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; channel_adapter                   ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_master_0:master_0|Memory_test_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                       ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                         ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                   ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                              ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; channel_adapter                   ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_master_0:master_0|Memory_test_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                       ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_reset_controller           ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                             ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; timing_adapter                    ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_master_0:master_0|Memory_test_master_0_timing_adt:timing_adt                                                                                                                                                                         ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                          ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_mm_interconnect            ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                  ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_master_agent        ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalon_master_memory_0_avalon_master_agent                                                                                                                            ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_master_translator   ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_master_memory_0_avalon_master_translator                                                                                                                  ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_avalon_st_adapter          ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; error_adapter                     ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Memory_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                            ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_multiplexer         ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                    ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_master_agent        ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                 ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_width_adapter       ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter                                                                                                                                    ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_width_adapter       ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter                                                                                                                                    ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_master_translator   ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                       ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_slave_agent         ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                              ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                         ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                    ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_slave_translator    ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                    ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_router              ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router:router                                                                                                                                                      ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_router              ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_001:router_001                                                                                                                                              ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_router              ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_002:router_002                                                                                                                                              ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_multiplexer         ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                    ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_merlin_multiplexer         ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
; Altera ; altera_avalon_onchip_memory2      ; 19.1    ; N/A          ; N/A          ; |zad3|Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                    ; /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                     ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                           ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                              ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                              ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                              ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                          ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                              ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                              ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                              ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                              ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 49                                                                                                                                                                                                                                                          ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_use_reg                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                   ; Stuck at GND due to stuck port clock_enable                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]     ; Stuck at GND due to stuck port clock_enable                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]    ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_endofpacket                                                                    ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_data_field[0..7]                                                               ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_address_field[0,1]                                                             ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                           ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                           ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                               ; Merged with Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                  ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                               ; Merged with Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                  ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                               ; Merged with Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                  ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                               ; Merged with Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                  ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                               ; Merged with Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                  ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                               ; Merged with Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                  ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                               ; Merged with Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                  ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][51]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][48]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                   ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalon_master_memory_0_avalon_master_agent|hold_waitrequest ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                            ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalon_master_memory_0_avalon_master_agent|hold_waitrequest ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52]                                                                                 ; Merged with Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                    ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|byteen_reg[3]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]   ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]               ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]    ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                              ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                              ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                              ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                              ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10..31]                                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][40]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][38]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][37]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][35]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][33]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][31]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][30]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][29]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][28]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][27]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][26]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][25]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][24]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][23]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][22]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][21]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][20]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][19]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][18]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][17]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][16]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][15]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][14]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][13]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][12]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][11]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[31]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][40]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[30]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][39]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[29]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][38]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[28]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][37]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[27]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][36]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[26]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[25]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[24]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][33]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[23]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][32]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[22]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][31]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[21]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][30]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[20]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][29]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[19]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][28]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[18]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][27]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[17]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][26]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[16]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][25]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[15]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][24]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[14]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][23]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[13]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][22]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[12]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][21]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[11]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][20]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[10]                                                                       ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][19]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][18]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][17]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][16]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][15]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][14]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][13]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][12]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][11]                                                                                 ; Lost fanout                                                                                                                                                           ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]            ; Lost fanout                                                                                                                                                           ;
; Total Number of Removed Registers = 210                                                                                                                                                                                ;                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                           ; Stuck at GND                   ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][40],                                                                             ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][38],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][37],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][35],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][33],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][31],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][30],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][29],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][28],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][27],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][26],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][25],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][24],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][23],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][22],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][21],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][20],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][19],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][18],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][17],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][16],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][15],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][14],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][13],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][12],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][11],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[31],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][40],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[30],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][39],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[29],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][38],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[28],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][37],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[27],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][36],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[26],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[25],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[24],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][33],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[23],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][32],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[22],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][31],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[21],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][30],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[20],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][29],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[19],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][28],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[18],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][27],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[17],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][26],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[16],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][25],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[15],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][24],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[14],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][23],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[13],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][22],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[12],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][21],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[11],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][20],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|address_reg[10],                                                                   ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][19],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][18],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][17],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][16],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][15],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][14],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][13],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][12],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][11],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],            ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],            ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],            ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],            ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],            ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],            ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],            ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]             ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts                   ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                       ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                        ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_use_reg                                                                          ; Stuck at GND                   ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_endofpacket,                                                                ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_data_field[7],                                                              ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_data_field[6],                                                              ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_data_field[5],                                                              ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_data_field[4],                                                              ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_data_field[3],                                                              ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_data_field[2],                                                              ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_data_field[1],                                                              ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_data_field[0],                                                              ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_address_field[0],                                                           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                          ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                          ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                          ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                          ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47],                                                                             ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],              ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47]                                                                              ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                 ; Stuck at GND                   ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],    ;
;                                                                                                                                                                                                                      ; due to stuck port clock_enable ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],    ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],    ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],              ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]             ; Lost Fanouts                   ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],           ;
;                                                                                                                                                                                                                      ;                                ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]            ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND                   ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9] ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                     ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                               ; Stuck at VCC                   ; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                     ;
;                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 687   ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 86    ;
; Number of registers using Asynchronous Clear ; 423   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 504   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|mem_out[0]                                                                                                                                                                                                                                                       ; 8       ;
; Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|mem_out[1]                                                                                                                                                                                                                                                       ; 8       ;
; Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|mem_out[2]                                                                                                                                                                                                                                                       ; 8       ;
; Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|mem_out[3]                                                                                                                                                                                                                                                       ; 8       ;
; Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|mem_out[4]                                                                                                                                                                                                                                                       ; 8       ;
; Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|mem_out[5]                                                                                                                                                                                                                                                       ; 8       ;
; Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|mem_out[6]                                                                                                                                                                                                                                                       ; 8       ;
; Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|mem_out[7]                                                                                                                                                                                                                                                       ; 8       ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalon_master_memory_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                       ; 9       ;
; Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                      ; 220     ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                        ; 3       ;
; Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; 1       ;
; Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                       ; 1       ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                               ; 2       ;
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                    ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 18                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+
; Register Name                                                                                          ; Megafunction                                                                          ; Type ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+
; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|count[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|data_reg[19]                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter|data_reg[11]                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |zad3|Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|avalon_master_address[5]                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |zad3|Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|counter[4]                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[1]                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                  ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                      ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[10]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[12]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |zad3|Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                               ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                              ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                  ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9ng1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                       ;
; PLI_PORT       ; 50000 ; Signed Integer                                                       ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                  ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                  ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                  ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                  ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                  ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                  ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                    ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                          ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                          ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                          ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                          ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                  ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                          ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                          ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                  ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                          ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                  ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                  ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                    ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                    ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                    ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                         ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                 ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                             ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                             ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                             ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                             ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                             ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                             ;
; ENCODING       ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                             ;
; ENCODING       ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                    ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                          ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                          ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                          ;
; FAST_VER              ; 0     ; Signed Integer                                                                                          ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                          ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                          ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 1024                 ; Signed Integer                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_9ng1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_master_memory_0_avalon_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 10    ; Signed Integer                                                                                                                                            ;
; AV_DATA_W                   ; 8     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                            ;
; AV_BYTEENABLE_W             ; 1     ; Signed Integer                                                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 1     ; Signed Integer                                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 1     ; Signed Integer                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalon_master_memory_0_avalon_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 59    ; Signed Integer                                                                                                                                    ;
; PKT_QOS_L                 ; 59    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 57    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 57    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 56    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 56    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_H               ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_L               ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 62    ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_L           ; 62    ; Signed Integer                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 63    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 60    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 61    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 61    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 1     ; Signed Integer                                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_W                ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_W              ; 1     ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 60    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 61    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 63    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 76    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 76    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 76    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router:router|Memory_test_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_001:router_001|Memory_test_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_002:router_002|Memory_test_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 49    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L ; 47    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ST_DATA_W      ; 75    ; Signed Integer                                                                                                                                                                                                                                                 ;
; ST_CHANNEL_W   ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 50    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 51    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 53    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 70    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 71    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 54    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 55    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 72    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 74    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 75    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                ;
; Entity Instance                           ; Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 64                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                         ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_002:router_002|Memory_test_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_001:router_001|Memory_test_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router:router|Memory_test_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalon_master_memory_0_avalon_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                  ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_master_memory_0_avalon_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0" ;
+-----------+-------+----------+---------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                       ;
+-----------+-------+----------+---------------------------------------------------------------+
; reset_req ; Input ; Info     ; Stuck at GND                                                  ;
; freeze    ; Input ; Info     ; Stuck at GND                                                  ;
+-----------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                              ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                        ;
+----------------+--------+----------+--------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                   ;
+----------------+--------+----------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                  ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                          ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_test:system|Memory_test_master_0:master_0" ;
+--------------------+--------+----------+-------------------------------------+
; Port               ; Type   ; Severity ; Details                             ;
+--------------------+--------+----------+-------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected              ;
+--------------------+--------+----------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 610                         ;
;     CLR               ; 119                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 138                         ;
;     ENA CLR           ; 178                         ;
;     ENA CLR SCLR      ; 41                          ;
;     ENA CLR SLD       ; 59                          ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 26                          ;
;     plain             ; 35                          ;
; arriav_lcell_comb     ; 751                         ;
;     arith             ; 117                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 103                         ;
;         2 data inputs ; 11                          ;
;         4 data inputs ; 2                           ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 624                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 66                          ;
;         4 data inputs ; 177                         ;
;         5 data inputs ; 134                         ;
;         6 data inputs ; 168                         ;
; boundary_port         ; 99                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Nov 26 00:20:40 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zad3 -c zad3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "Memory_test.qsys"
Info (12250): 2019.11.26.00:20:50 Progress: Loading zad3/Memory_test.qsys
Info (12250): 2019.11.26.00:20:50 Progress: Reading input file
Info (12250): 2019.11.26.00:20:50 Progress: Adding Avalon_Master_Memory_0 [Avalon_Master_Memory 0.2]
Info (12250): 2019.11.26.00:20:51 Progress: Parameterizing module Avalon_Master_Memory_0
Info (12250): 2019.11.26.00:20:51 Progress: Adding clk_0 [clock_source 19.1]
Info (12250): 2019.11.26.00:20:51 Progress: Parameterizing module clk_0
Info (12250): 2019.11.26.00:20:51 Progress: Adding master_0 [altera_jtag_avalon_master 19.1]
Info (12250): 2019.11.26.00:20:51 Progress: Parameterizing module master_0
Info (12250): 2019.11.26.00:20:51 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Info (12250): 2019.11.26.00:20:51 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2019.11.26.00:20:51 Progress: Building connections
Info (12250): 2019.11.26.00:20:51 Progress: Parameterizing connections
Info (12250): 2019.11.26.00:20:51 Progress: Validating
Info (12250): 2019.11.26.00:20:52 Progress: Done reading input file
Info (12250): Memory_test: Generating Memory_test "Memory_test" for QUARTUS_SYNTH
Info (12250): Avalon_Master_Memory_0: "Memory_test" instantiated Avalon_Master_Memory "Avalon_Master_Memory_0"
Info (12250): Master_0: "Memory_test" instantiated altera_jtag_avalon_master "master_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'Memory_test_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Memory_test_onchip_memory2_0 --dir=/tmp/alt8225_8123550577541745955.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8225_8123550577541745955.dir/0003_onchip_memory2_0_gen//Memory_test_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'Memory_test_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "Memory_test" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "Memory_test" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info (12250): Rst_controller: "master_0" instantiated altera_reset_controller "rst_controller"
Info (12250): Avalon_Master_Memory_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Avalon_Master_Memory_0_avalon_master_translator"
Info (12250): Onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info (12250): Avalon_Master_Memory_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Avalon_Master_Memory_0_avalon_master_agent"
Info (12250): Onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_pipeline_stage.sv
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_arbitrator.sv
Info (12250): Master_0_master_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "master_0_master_rsp_width_adapter"
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Memory_test: Done "Memory_test" with 29 modules, 50 files
Info (12249): Finished elaborating Platform Designer system entity "Memory_test.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file Avalon_Master_Memory.v
    Info (12023): Found entity 1: Avalon_Master_Memory File: /home/maciej/Pulpit/FPGA/l6/zad3/Avalon_Master_Memory.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file zad3.v
    Info (12023): Found entity 1: zad3 File: /home/maciej/Pulpit/FPGA/l6/zad3/zad3.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file things.v
    Info (12023): Found entity 1: _HEX_screen File: /home/maciej/Pulpit/FPGA/l6/zad3/things.v Line: 1
    Info (12023): Found entity 2: _edge_detector File: /home/maciej/Pulpit/FPGA/l6/zad3/things.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/Memory_test.v
    Info (12023): Found entity 1: Memory_test File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/Memory_test.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/Avalon_Master_Memory.v
    Info (12023): Found entity 1: Avalon_Master_Memory File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Avalon_Master_Memory.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/Memory_test_master_0.v
    Info (12023): Found entity 1: Memory_test_master_0 File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/Memory_test_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: Memory_test_master_0_b2p_adapter File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/Memory_test_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: Memory_test_master_0_p2b_adapter File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/Memory_test_master_0_timing_adt.sv
    Info (12023): Found entity 1: Memory_test_master_0_timing_adt File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v
    Info (12023): Found entity 1: Memory_test_mm_interconnect_0 File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Memory_test_mm_interconnect_0_avalon_st_adapter File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Memory_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Memory_test_mm_interconnect_0_cmd_demux File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Memory_test_mm_interconnect_0_cmd_mux File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Memory_test_mm_interconnect_0_router_default_decode File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Memory_test_mm_interconnect_0_router File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Memory_test_mm_interconnect_0_router_001_default_decode File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Memory_test_mm_interconnect_0_router_001 File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Memory_test_mm_interconnect_0_router_002_default_decode File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Memory_test_mm_interconnect_0_router_002 File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Memory_test_mm_interconnect_0_rsp_demux File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Memory_test_mm_interconnect_0_rsp_mux File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/Memory_test_onchip_memory2_0.v
    Info (12023): Found entity 1: Memory_test_onchip_memory2_0 File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_onchip_memory2_0.v Line: 21
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/Memory_test/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/Memory_test/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/Memory_test/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/Memory_test/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Memory_test/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12127): Elaborating entity "zad3" for the top level hierarchy
Info (12128): Elaborating entity "Memory_test" for hierarchy "Memory_test:system" File: /home/maciej/Pulpit/FPGA/l6/zad3/zad3.v Line: 51
Info (12128): Elaborating entity "Avalon_Master_Memory" for hierarchy "Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/Memory_test.v Line: 51
Warning (10230): Verilog HDL assignment warning at Avalon_Master_Memory.v(65): truncated value with size 32 to match size of target (6) File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Avalon_Master_Memory.v Line: 65
Warning (10230): Verilog HDL assignment warning at Avalon_Master_Memory.v(68): truncated value with size 32 to match size of target (10) File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Avalon_Master_Memory.v Line: 68
Warning (10230): Verilog HDL assignment warning at Avalon_Master_Memory.v(72): truncated value with size 32 to match size of target (10) File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Avalon_Master_Memory.v Line: 72
Info (12128): Elaborating entity "_edge_detector" for hierarchy "Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|_edge_detector:det0" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Avalon_Master_Memory.v Line: 38
Info (12128): Elaborating entity "_HEX_screen" for hierarchy "Memory_test:system|Avalon_Master_Memory:avalon_master_memory_0|_HEX_screen:hex0" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Avalon_Master_Memory.v Line: 44
Info (12128): Elaborating entity "Memory_test_master_0" for hierarchy "Memory_test:system|Memory_test_master_0:master_0" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/Memory_test.v Line: 69
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "Memory_test_master_0_timing_adt" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|Memory_test_master_0_timing_adt:timing_adt" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at Memory_test_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "Memory_test_master_0_b2p_adapter" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|Memory_test_master_0_b2p_adapter:b2p_adapter" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at Memory_test_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at Memory_test_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "Memory_test_master_0_p2b_adapter" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|Memory_test_master_0_p2b_adapter:p2b_adapter" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Memory_test:system|Memory_test_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "Memory_test_onchip_memory2_0" for hierarchy "Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/Memory_test.v Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_onchip_memory2_0.v Line: 63
Info (12130): Elaborated megafunction instantiation "Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_onchip_memory2_0.v Line: 63
Info (12133): Instantiated megafunction "Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_onchip_memory2_0.v Line: 63
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ng1.tdf
    Info (12023): Found entity 1: altsyncram_9ng1 File: /home/maciej/Pulpit/FPGA/l6/zad3/db/altsyncram_9ng1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9ng1" for hierarchy "Memory_test:system|Memory_test_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9ng1:auto_generated" File: /home/maciej/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Memory_test_mm_interconnect_0" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/Memory_test.v Line: 109
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_master_memory_0_avalon_master_translator" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 238
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 298
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 362
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avalon_master_memory_0_avalon_master_agent" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 443
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 524
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 608
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 649
Info (12128): Elaborating entity "Memory_test_mm_interconnect_0_router" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router:router" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 665
Info (12128): Elaborating entity "Memory_test_mm_interconnect_0_router_default_decode" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router:router|Memory_test_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "Memory_test_mm_interconnect_0_router_001" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_001:router_001" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 681
Info (12128): Elaborating entity "Memory_test_mm_interconnect_0_router_001_default_decode" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_001:router_001|Memory_test_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_001.sv Line: 174
Info (12128): Elaborating entity "Memory_test_mm_interconnect_0_router_002" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_002:router_002" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 697
Info (12128): Elaborating entity "Memory_test_mm_interconnect_0_router_002_default_decode" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_router_002:router_002|Memory_test_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 747
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "Memory_test_mm_interconnect_0_cmd_demux" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 764
Info (12128): Elaborating entity "Memory_test_mm_interconnect_0_cmd_mux" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 804
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Memory_test_mm_interconnect_0_rsp_demux" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 827
Info (12128): Elaborating entity "Memory_test_mm_interconnect_0_rsp_mux" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 844
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_rsp_width_adapter" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 927
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_0_master_cmd_width_adapter" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 993
Info (12128): Elaborating entity "Memory_test_mm_interconnect_0_avalon_st_adapter" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0.v Line: 1022
Info (12128): Elaborating entity "Memory_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Memory_test:system|Memory_test_mm_interconnect_0:mm_interconnect_0|Memory_test_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Memory_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/Memory_test/submodules/Memory_test_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.11.26.00:21:00 Progress: Loading slda5d8d997/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5d8d997/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/slda5d8d997/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/maciej/Pulpit/FPGA/l6/zad3/db/ip/slda5d8d997/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Memory_test:system|Memory_test_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: /home/maciej/Pulpit/FPGA/l6/zad3/db/altsyncram_g0n1.tdf Line: 28
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 164 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/maciej/Pulpit/FPGA/l6/zad3/zad3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/maciej/Pulpit/FPGA/l6/zad3/zad3.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/maciej/Pulpit/FPGA/l6/zad3/zad3.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: /home/maciej/Pulpit/FPGA/l6/zad3/zad3.v Line: 11
Info (21057): Implemented 1258 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 1167 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 1122 megabytes
    Info: Processing ended: Tue Nov 26 00:21:10 2019
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:01:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/maciej/Pulpit/FPGA/l6/zad3/zad3.map.smsg.


