module top_module (
    input clk,
    input [7:0] d,
    output reg [7:0] q
);
    // Using an always block to model 8 D flip-flops triggered on the positive edge of clk
    always @(posedge clk) begin
        q <= d;
    end
endmodule