;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 501, 720
	DAT #501, #720
	ADD -1, -9
	MOV -206, <-130
	SUB <-126, 100
	SUB #13, @2
	SUB <-126, 100
	ADD -12, @10
	MOV <-126, 100
	MOV <-126, 100
	SPL 0, <402
	MOV -206, <-130
	ADD -1, -9
	SUB <-126, 100
	SUB 13, @810
	SPL -206, @-130
	SUB -206, <-130
	SUB -206, <-130
	JMZ 101, 102
	SUB <-126, 100
	SUB -206, <-130
	SUB <-126, 100
	SUB <-126, 100
	ADD -90, 420
	MOV #13, @2
	ADD 210, 60
	ADD -90, 420
	MOV <-127, 100
	ADD -90, 420
	ADD -90, 420
	CMP 131, 105
	SUB <-126, 100
	CMP -207, <-130
	SUB -206, <-130
	SUB <-126, 100
	SPL 0, <402
	CMP -207, <-130
	CMP -12, 10
	CMP -207, <-130
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	CMP -207, <-130
	CMP -207, <-130
	DJN -1, @-20
	DJN -1, @-20
	SUB 501, 720
	DAT #501, #720
	ADD -1, -9
	MOV -206, <-130
	SUB <-126, 100
	SUB <-126, 100
	ADD -12, @10
	SUB #13, @2
	SPL @13, #2
	MOV <-126, 100
	SPL 0, <402
	MOV -206, <-130
