#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed Jul 12 08:48:37 2017
# Process ID: 10032
# Current directory: D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1
# Command line: vivado.exe -log mySystem_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source mySystem_wrapper.tcl -notrace
# Log file: D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/mySystem_wrapper.vdi
# Journal file: D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mySystem_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 918 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/iobufs_i/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
WARNING: [Constraints 18-1079] Register mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_async_riu_div_reg and mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_async_mb_reg and mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/ip_0/synth/mySystem_jesd204_phy_0_gt.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_rx/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_rx_0/synth/mySystem_jesd204_rx_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_rx/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd_data_if_0/sources_1/ip/tx_if_fifo/tx_if_fifo/tx_if_fifo.xdc] for cell 'mySystem_i/JesdSubSys/jesd_data_if/inst/tx_if_i/tx_if_fifo_c/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd_data_if_0/sources_1/ip/tx_if_fifo/tx_if_fifo/tx_if_fifo.xdc] for cell 'mySystem_i/JesdSubSys/jesd_data_if/inst/tx_if_i/tx_if_fifo_c/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd_data_if_0/sources_1/ip/rx_if_fifo/rx_if_fifo/rx_if_fifo.xdc] for cell 'mySystem_i/JesdSubSys/jesd_data_if/inst/rx_if_i/rx_if_fifo_c/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd_data_if_0/sources_1/ip/rx_if_fifo/rx_if_fifo/rx_if_fifo.xdc] for cell 'mySystem_i/JesdSubSys/jesd_data_if/inst/rx_if_i/rx_if_fifo_c/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd_dma_0/mySystem_jesd_dma_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd_dma/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd_dma_0/mySystem_jesd_dma_0.xdc] for cell 'mySystem_i/JesdSubSys/jesd_dma/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_axi_gpio_0_0/mySystem_axi_gpio_0_0_board.xdc] for cell 'mySystem_i/MbSubSys/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_axi_gpio_0_0/mySystem_axi_gpio_0_0_board.xdc] for cell 'mySystem_i/MbSubSys/axi_gpio_0/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_axi_gpio_0_0/mySystem_axi_gpio_0_0.xdc] for cell 'mySystem_i/MbSubSys/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_axi_gpio_0_0/mySystem_axi_gpio_0_0.xdc] for cell 'mySystem_i/MbSubSys/axi_gpio_0/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_fmc_spi_0/mySystem_fmc_spi_0_board.xdc] for cell 'mySystem_i/MbSubSys/fmc_spi/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_fmc_spi_0/mySystem_fmc_spi_0_board.xdc] for cell 'mySystem_i/MbSubSys/fmc_spi/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_fmc_spi_0/mySystem_fmc_spi_0.xdc] for cell 'mySystem_i/MbSubSys/fmc_spi/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_fmc_spi_0/mySystem_fmc_spi_0.xdc] for cell 'mySystem_i/MbSubSys/fmc_spi/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_intc_0/mySystem_intc_0.xdc] for cell 'mySystem_i/MbSubSys/intc/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_intc_0/mySystem_intc_0.xdc] for cell 'mySystem_i/MbSubSys/intc/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_kcu105_iic_main_0/mySystem_kcu105_iic_main_0_board.xdc] for cell 'mySystem_i/MbSubSys/kcu105_iic_main/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_kcu105_iic_main_0/mySystem_kcu105_iic_main_0_board.xdc] for cell 'mySystem_i/MbSubSys/kcu105_iic_main/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dlmb_v10_0/mySystem_dlmb_v10_0.xdc] for cell 'mySystem_i/MbSubSys/mb_lmb/dlmb_v10/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_dlmb_v10_0/mySystem_dlmb_v10_0.xdc] for cell 'mySystem_i/MbSubSys/mb_lmb/dlmb_v10/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_ilmb_v10_0/mySystem_ilmb_v10_0.xdc] for cell 'mySystem_i/MbSubSys/mb_lmb/ilmb_v10/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_ilmb_v10_0/mySystem_ilmb_v10_0.xdc] for cell 'mySystem_i/MbSubSys/mb_lmb/ilmb_v10/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_mdm_0/mySystem_mdm_0.xdc] for cell 'mySystem_i/MbSubSys/mdm/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_mdm_0/mySystem_mdm_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1582.785 ; gain = 404.574
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_mdm_0/mySystem_mdm_0.xdc] for cell 'mySystem_i/MbSubSys/mdm/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_myMicroblaze_0/mySystem_myMicroblaze_0.xdc] for cell 'mySystem_i/MbSubSys/myMicroblaze/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_myMicroblaze_0/mySystem_myMicroblaze_0.xdc] for cell 'mySystem_i/MbSubSys/myMicroblaze/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_rst_clk_wiz_1_100M_0/mySystem_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mySystem_i/MbSubSys/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_rst_clk_wiz_1_100M_0/mySystem_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mySystem_i/MbSubSys/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_rst_clk_wiz_1_100M_0/mySystem_rst_clk_wiz_1_100M_0.xdc] for cell 'mySystem_i/MbSubSys/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_rst_clk_wiz_1_100M_0/mySystem_rst_clk_wiz_1_100M_0.xdc] for cell 'mySystem_i/MbSubSys/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_timer_0/mySystem_timer_0.xdc] for cell 'mySystem_i/MbSubSys/timer/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_timer_0/mySystem_timer_0.xdc] for cell 'mySystem_i/MbSubSys/timer/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_uartlite_0/mySystem_uartlite_0_board.xdc] for cell 'mySystem_i/MbSubSys/uartlite/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_uartlite_0/mySystem_uartlite_0_board.xdc] for cell 'mySystem_i/MbSubSys/uartlite/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_uartlite_0/mySystem_uartlite_0.xdc] for cell 'mySystem_i/MbSubSys/uartlite/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_uartlite_0/mySystem_uartlite_0.xdc] for cell 'mySystem_i/MbSubSys/uartlite/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jtag_axi_0_0/jtag_axi/constraints/jtag_axi.xdc] for cell 'mySystem_i/MemSubSys/jtag_axi_0/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jtag_axi_0_0/jtag_axi/constraints/jtag_axi.xdc] for cell 'mySystem_i/MemSubSys/jtag_axi_0/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_mig_ddr4_0/mySystem_mig_ddr4_0_board.xdc] for cell 'mySystem_i/MemSubSys/mig_ddr4/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_mig_ddr4_0/mySystem_mig_ddr4_0_board.xdc] for cell 'mySystem_i/MemSubSys/mig_ddr4/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_mig_ddr4_0/par/mySystem_mig_ddr4_0.xdc] for cell 'mySystem_i/MemSubSys/mig_ddr4/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_mig_ddr4_0/par/mySystem_mig_ddr4_0.xdc] for cell 'mySystem_i/MemSubSys/mig_ddr4/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_mig_sys_reset_0/mySystem_mig_sys_reset_0_board.xdc] for cell 'mySystem_i/MemSubSys/mig_sys_reset/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_mig_sys_reset_0/mySystem_mig_sys_reset_0_board.xdc] for cell 'mySystem_i/MemSubSys/mig_sys_reset/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_mig_sys_reset_0/mySystem_mig_sys_reset_0.xdc] for cell 'mySystem_i/MemSubSys/mig_sys_reset/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_mig_sys_reset_0/mySystem_mig_sys_reset_0.xdc] for cell 'mySystem_i/MemSubSys/mig_sys_reset/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_proc_sys_reset_0_0/mySystem_proc_sys_reset_0_0_board.xdc] for cell 'mySystem_i/MemSubSys/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_proc_sys_reset_0_0/mySystem_proc_sys_reset_0_0_board.xdc] for cell 'mySystem_i/MemSubSys/proc_sys_reset_0/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_proc_sys_reset_0_0/mySystem_proc_sys_reset_0_0.xdc] for cell 'mySystem_i/MemSubSys/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_proc_sys_reset_0_0/mySystem_proc_sys_reset_0_0.xdc] for cell 'mySystem_i/MemSubSys/proc_sys_reset_0/U0'
Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105.xdc]
WARNING: [Vivado 12-584] No ports matched 'sgmii_phyclk_clk_p'. [D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105.xdc:58]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sgmii_phyclk_clk_p]'. [D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105.xdc:58]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'mySystem_i/EthSubSys/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/idelayctrl_reset_gen/reset_sync6*/C'. [D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105.xdc:90]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins mySystem_i/EthSubSys/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/idelayctrl_reset_gen/reset_sync6*/C]'. [D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105.xdc:90]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105.xdc]
Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc]
Finished Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_TI.xdc]
Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc]
Finished Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io.xdc]
Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_extra.xdc]
Finished Parsing XDC File [D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/constrs_1/imports/constraints/KCU105_io_extra.xdc]
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
WARNING: [Timing 38-277] The instance 'mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
INFO: [Timing 38-2] Deriving generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:13]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1678.465 ; gain = 0.000
INFO: [Timing 38-2] Deriving generated clocks [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc:31]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.465 ; gain = 0.000
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd204_phy_0/synth/mySystem_jesd204_phy_0_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd204_phy/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd_data_if_0/sources_1/ip/tx_if_fifo/tx_if_fifo/tx_if_fifo_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd_data_if/inst/tx_if_i/tx_if_fifo_c/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd_data_if_0/sources_1/ip/tx_if_fifo/tx_if_fifo/tx_if_fifo_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd_data_if/inst/tx_if_i/tx_if_fifo_c/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd_data_if_0/sources_1/ip/rx_if_fifo/rx_if_fifo/rx_if_fifo_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd_data_if/inst/rx_if_i/rx_if_fifo_c/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd_data_if_0/sources_1/ip/rx_if_fifo/rx_if_fifo/rx_if_fifo_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd_data_if/inst/rx_if_i/rx_if_fifo_c/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd_dma_0/mySystem_jesd_dma_0_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd_dma/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_jesd_dma_0/mySystem_jesd_dma_0_clocks.xdc] for cell 'mySystem_i/JesdSubSys/jesd_dma/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_fmc_spi_0/mySystem_fmc_spi_0_clocks.xdc] for cell 'mySystem_i/MbSubSys/fmc_spi/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_fmc_spi_0/mySystem_fmc_spi_0_clocks.xdc] for cell 'mySystem_i/MbSubSys/fmc_spi/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_intc_0/mySystem_intc_0_clocks.xdc] for cell 'mySystem_i/MbSubSys/intc/U0'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_intc_0/mySystem_intc_0_clocks.xdc] for cell 'mySystem_i/MbSubSys/intc/U0'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_auto_us_0/mySystem_auto_us_0_clocks.xdc] for cell 'mySystem_i/MemSubSys/axi_512_interconnect/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_auto_us_0/mySystem_auto_us_0_clocks.xdc] for cell 'mySystem_i/MemSubSys/axi_512_interconnect/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_auto_cc_0/mySystem_auto_cc_0_clocks.xdc] for cell 'mySystem_i/MemSubSys/axi_512_interconnect/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_auto_cc_0/mySystem_auto_cc_0_clocks.xdc] for cell 'mySystem_i/MemSubSys/axi_512_interconnect/s00_couplers/auto_cc/inst'
Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_auto_cc_1/mySystem_auto_cc_1_clocks.xdc] for cell 'mySystem_i/MemSubSys/axi_interconnect_2/s01_couplers/auto_cc/inst'
Finished Parsing XDC File [d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_auto_cc_1/mySystem_auto_cc_1_clocks.xdc] for cell 'mySystem_i/MemSubSys/axi_interconnect_2/s01_couplers/auto_cc/inst'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Soliton_work/Xilinx/UltraScale_Demo_T1/local_IP_TI/repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx1/Vivado/2016.1/data/ip'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/iobufs_i/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
Generating merged BMM file for the design top 'mySystem_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: D:/Soliton_work/Xilinx/UltraScale_Demo_T1/sw_src/uhwd/Debug/uhwd_static.elf d:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.srcs/sources_1/bd/mySystem/ip/mySystem_mig_ddr4_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 918 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 161 instances
  OBUFDS => OBUFDS: 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 204 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 116 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 96 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 180 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:03:09 ; elapsed = 00:03:12 . Memory (MB): peak = 1738.980 ; gain = 1507.406
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -254 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1738.980 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1744.742 ; gain = 1.082
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1848.813 ; gain = 10.918
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1869.789 ; gain = 10.125
read_xdc: Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 1884.598 ; gain = 140.938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.370 . Memory (MB): peak = 1890.520 ; gain = 0.000
Phase 1 Generate And Synthesize MIG Cores | Checksum: 220db556b

Time (s): cpu = 00:03:01 ; elapsed = 00:03:46 . Memory (MB): peak = 1890.520 ; gain = 151.539

Phase 2 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "6603ad6704782819".
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1896.555 ; gain = 6.035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.413 . Memory (MB): peak = 1896.555 ; gain = 0.000
Phase 2 Generate And Synthesize Debug Cores | Checksum: 1ee276911

Time (s): cpu = 00:03:35 ; elapsed = 00:05:11 . Memory (MB): peak = 1896.555 ; gain = 157.574
Implement Debug Cores | Checksum: 194d06316

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 100 inverter(s) to 6319 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/iobufs_i/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 11b8365be

Time (s): cpu = 00:04:11 ; elapsed = 00:05:46 . Memory (MB): peak = 1896.555 ; gain = 157.574

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 22 inverter(s) to 144 load pin(s).
WARNING: [Shape Builder 18-132] Instance mySystem_i/MbSubSys/fmc_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site.  for bel OUT_FF Instance mySystem_i/MbSubSys/fmc_spi/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Opt 31-10] Eliminated 8259 cells.
Phase 4 Constant Propagation | Checksum: 1fb8f375f

Time (s): cpu = 00:04:58 ; elapsed = 00:06:34 . Memory (MB): peak = 1896.555 ; gain = 157.574

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 33482 unconnected nets.
INFO: [Opt 31-11] Eliminated 24781 unconnected cells.
Phase 5 Sweep | Checksum: 14abe6ace

Time (s): cpu = 00:05:56 ; elapsed = 00:07:32 . Memory (MB): peak = 1896.555 ; gain = 157.574

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1896.555 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14abe6ace

Time (s): cpu = 00:05:58 ; elapsed = 00:07:33 . Memory (MB): peak = 1896.555 ; gain = 157.574

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 149 BRAM(s) out of a total of 379 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 284 newly gated: 1 Total Ports: 758
Ending PowerOpt Patch Enables Task | Checksum: 12aee9c5a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2617.902 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12aee9c5a

Time (s): cpu = 00:02:03 ; elapsed = 00:01:09 . Memory (MB): peak = 2617.902 ; gain = 721.348
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 59 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:35 ; elapsed = 00:09:44 . Memory (MB): peak = 2617.902 ; gain = 878.922
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.374 . Memory (MB): peak = 2617.902 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2617.902 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/mySystem_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2617.902 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -254 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1851) BUFGCTRL_I0_I1_cascade_from_clock_buf - Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCTRL mySystem_i/JesdSubSys/iobufs_i/inst/coreclk_mux_bufg_c I0 pin is driven by another clock buffer mySystem_i/JesdSubSys/iobufs_i/inst/inpclkdiv_mux_bufg_c.
WARNING: [DRC 23-20] Rule violation (REQP-1851) BUFGCTRL_I0_I1_cascade_from_clock_buf - Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCTRL mySystem_i/JesdSubSys/iobufs_i/inst/coreclk_mux_bufg_c I1 pin is driven by another clock buffer mySystem_i/JesdSubSys/iobufs_i/inst/intclk_mux_bufg_c.
WARNING: [DRC 23-20] Rule violation (REQP-1851) BUFGCTRL_I0_I1_cascade_from_clock_buf - Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCTRL mySystem_i/JesdSubSys/iobufs_i/inst/inpclkdiv_mux_bufg_c I0 pin is driven by another clock buffer mySystem_i/JesdSubSys/iobufs_i/inst/inpclksrc_mux_bufg_c.
WARNING: [DRC 23-20] Rule violation (REQP-1851) BUFGCTRL_I0_I1_cascade_from_clock_buf - Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCTRL mySystem_i/JesdSubSys/iobufs_i/inst/inpclksrc_mux_bufg_c I1 pin is driven by another clock buffer mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c.
WARNING: [DRC 23-20] Rule violation (REQP-1851) BUFGCTRL_I0_I1_cascade_from_clock_buf - Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCTRL mySystem_i/JesdSubSys/iobufs_i/inst/intclk_mux_bufg_c I0 pin is driven by another clock buffer mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt.
WARNING: [DRC 23-20] Rule violation (REQP-1851) BUFGCTRL_I0_I1_cascade_from_clock_buf - Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCTRL mySystem_i/JesdSubSys/iobufs_i/inst/intclk_mux_bufg_c I1 pin is driven by another clock buffer mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.732 . Memory (MB): peak = 2617.902 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/iobufs_i/inst/refclk_bufg_gt_c
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/rx_usrclk_bufg_gt
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: mySystem_i/JesdSubSys/jesd204_phy/inst/tx_usrclk_bufg_gt
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/iobufs_i/inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: bc91151a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2617.902 ; gain = 0.000
WARNING: [Constraints 18-1079] Register mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_async_riu_div_reg and mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_async_mb_reg and mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: bc91151a

Time (s): cpu = 00:01:49 ; elapsed = 00:01:39 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: bc91151a

Time (s): cpu = 00:01:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 7eb1313a

Time (s): cpu = 00:01:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1326fbe64

Time (s): cpu = 00:01:50 ; elapsed = 00:01:40 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1a9bc9129

Time (s): cpu = 00:01:56 ; elapsed = 00:01:46 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 17834fb49

Time (s): cpu = 00:02:46 ; elapsed = 00:02:19 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 17834fb49

Time (s): cpu = 00:02:46 ; elapsed = 00:02:19 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 17834fb49

Time (s): cpu = 00:02:46 ; elapsed = 00:02:20 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 17834fb49

Time (s): cpu = 00:02:47 ; elapsed = 00:02:20 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1380f7389

Time (s): cpu = 00:06:13 ; elapsed = 00:04:35 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1380f7389

Time (s): cpu = 00:06:16 ; elapsed = 00:04:37 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 163bd7ed1

Time (s): cpu = 00:06:43 ; elapsed = 00:04:55 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14fce45a8

Time (s): cpu = 00:06:46 ; elapsed = 00:04:57 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 14fce45a8

Time (s): cpu = 00:06:47 ; elapsed = 00:04:58 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 16c360df4

Time (s): cpu = 00:06:54 ; elapsed = 00:05:03 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 16c360df4

Time (s): cpu = 00:06:54 ; elapsed = 00:05:04 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1a04eb5f6

Time (s): cpu = 00:06:59 ; elapsed = 00:05:08 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: 1e338867f

Time (s): cpu = 00:08:01 ; elapsed = 00:05:48 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 15b8c4d55

Time (s): cpu = 00:08:04 ; elapsed = 00:05:52 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 24b073aa6

Time (s): cpu = 00:08:06 ; elapsed = 00:05:54 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 26ea3d783

Time (s): cpu = 00:08:55 ; elapsed = 00:06:22 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 26ea3d783

Time (s): cpu = 00:08:55 ; elapsed = 00:06:23 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1737733f2

Time (s): cpu = 00:10:39 ; elapsed = 00:07:28 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.300. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: c26b77bc

Time (s): cpu = 00:17:24 ; elapsed = 00:14:14 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: c26b77bc

Time (s): cpu = 00:17:24 ; elapsed = 00:14:15 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: c26b77bc

Time (s): cpu = 00:17:36 ; elapsed = 00:14:24 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: c26b77bc

Time (s): cpu = 00:17:38 ; elapsed = 00:14:25 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 18e2dbc38

Time (s): cpu = 00:17:45 ; elapsed = 00:14:33 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 169c45c10

Time (s): cpu = 00:17:46 ; elapsed = 00:14:33 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 169c45c10

Time (s): cpu = 00:17:47 ; elapsed = 00:14:34 . Memory (MB): peak = 2617.902 ; gain = 0.000
Ending Placer Task | Checksum: 11b0d968e

Time (s): cpu = 00:17:47 ; elapsed = 00:14:34 . Memory (MB): peak = 2617.902 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 67 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:18:03 ; elapsed = 00:15:25 . Memory (MB): peak = 2617.902 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2617.902 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2617.902 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.284 . Memory (MB): peak = 2617.902 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.814 . Memory (MB): peak = 2617.902 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.289 . Memory (MB): peak = 2617.902 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -254 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
WARNING: [Constraints 18-1079] Register mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_async_riu_div_reg and mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_async_mb_reg and mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1f0a48cd8

Time (s): cpu = 00:01:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2617.902 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 2617.902 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.300 | TNS=-0.927 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 2 Fanout Optimization | Checksum: 1f0a48cd8

Time (s): cpu = 00:01:51 ; elapsed = 00:01:00 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 9 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B_0.  Did not re-place instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B_i_1__0
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/S.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__183
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0.  Did not re-place instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_3__0
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[2].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__179
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[1].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__181
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[3].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__177
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[4].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__175
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0.  Did not re-place instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_1__0
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[5].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__173
INFO: [Physopt 32-661] Optimized 0 nets.  Re-placed 0 instances.
Phase 3 Placement Based Optimization | Checksum: 1a07fc769

Time (s): cpu = 00:01:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.299 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 4 Rewire | Checksum: 1a07fc769

Time (s): cpu = 00:01:56 ; elapsed = 00:01:05 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0. Replicated 1 times.
INFO: [Physopt 32-572] Net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 3 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.177 | TNS=-0.505 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: 1aa18d8b2

Time (s): cpu = 00:02:02 ; elapsed = 00:01:10 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 6 Fanout Optimization | Checksum: 1d385a8bb

Time (s): cpu = 00:02:03 ; elapsed = 00:01:11 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0_repN.  Did not re-place instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_3__0_replica
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/S.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__183
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[2].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__179
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[1].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__181
INFO: [Physopt 32-663] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0.  Re-placed instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_1__0
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[3].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__177
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B_0_repN.  Did not re-place instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B_i_1__0_replica
INFO: [Physopt 32-663] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0.  Re-placed instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_3__0
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[4].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__175
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[5].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__173
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2addr_stop_req.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[0].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[1].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[1]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][40].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[40]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][58].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][16].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][62].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_data_if/inst/rx_if_i/rx_stat_r_reg[31][3].  Did not re-place instance mySystem_i/JesdSubSys/jesd_data_if/inst/rx_if_i/wr_en_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][32].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/Q[0].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/Q[2].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[2]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr_axi/axi_w_channel_0/wready_reg_rep__6_0.  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr_axi/axi_w_channel_0/wready_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][3].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][3]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2rsc_valid.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[40].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[40]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/scndry_out.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][60].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_tstrb_fifo_data_out[64].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[64]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][10].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][10]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[7].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[15].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_rep__3_n_0.  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_rep__3
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[11].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][11]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/active_target_hot[0].  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_arvalid.  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_valid_i_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[10].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][10]
INFO: [Physopt 32-663] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/Q[0].  Re-placed instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[18].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[18]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas[0].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[0].  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][14].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1][14]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][2]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_sent_reg_reg_0[1].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_reg_out_reg[1]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid.  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2addr_stop_req.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ctl/prevGroup.  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ctl/prevGroup_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_sent_reg_reg_0[0].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_reg_out_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][12].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][12]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[0].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[0]
INFO: [Physopt 32-663] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/Q[1].  Re-placed instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_output_reg[1]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_n_0.  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0]_67[10].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0][10]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][12].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1][12]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[8].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[17].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[17]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[1]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/Q[0].  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][57].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][3].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1][3]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][6].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][6]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/st_mr_rid[0].  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i_reg[515]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axid_reg[0].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axready_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/Q[1].  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][16].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][3][16]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr_axi/axi_ar_channel_0/axvalid.  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr_axi/axi_ar_channel_0/axvalid_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[56].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[56]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][2]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/ch0_mcal_clb2phy_rden_low[3].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[3]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_en_r2_reg_0.  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][8].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][8]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][61].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[61]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[9].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][9]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[5].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][16].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][16]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][3].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][0][3]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/alig_alig[0].  Did not re-place instance mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/alig_ds_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[58].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[58]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][10].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][10]
INFO: [Physopt 32-663] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/Q[0].  Re-placed instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][15].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][15]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/mc_app_wdf_data_reg_reg[478].  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_rep
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_tstrb_fifo_data_out[65].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[65]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[9].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[9]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][7].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][7]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][0][2]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][16].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][2][16]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[3].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][11].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][11]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[6].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[6]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[5].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[5]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[57].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[57]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aa_sa_awvalid.  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 5 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.177 | TNS=-0.341 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.306 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 7 Placement Based Optimization | Checksum: 2049c6b4f

Time (s): cpu = 00:02:40 ; elapsed = 00:01:35 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.299 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 8 Rewire | Checksum: 2049c6b4f

Time (s): cpu = 00:02:41 ; elapsed = 00:01:35 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 9 Critical Cell Optimization | Checksum: 18317c4af

Time (s): cpu = 00:02:43 ; elapsed = 00:01:37 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/Q[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/Q[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr[0]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 3 nets. Created 4 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.177 | TNS=-0.341 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.341 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 10 Fanout Optimization | Checksum: 176fdd65f

Time (s): cpu = 00:02:47 ; elapsed = 00:01:40 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0_repN.  Did not re-place instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_3__0_replica
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/S.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__183
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[2].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__179
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[1].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__181
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[3].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__177
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B_0_repN.  Did not re-place instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B_i_1__0_replica
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0.  Did not re-place instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_1__0
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[4].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__175
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[5].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__173
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2addr_stop_req.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[11].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][11]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[0].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[1].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[1]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][40].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[40]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[10].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][10]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[9].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][9]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][58].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][16].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_en_r2_reg_0.  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0]_67[10].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0][10]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][14].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][3][14]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][62].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_data_if/inst/rx_if_i/rx_stat_r_reg[31][3].  Did not re-place instance mySystem_i/JesdSubSys/jesd_data_if/inst/rx_if_i/wr_en_reg
INFO: [Physopt 32-663] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/Q[1].  Re-placed instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[1]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[8].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][8]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[15].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][15]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[12].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][12]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][32].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][0][2]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1]_66[5].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1][5]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[4].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][4]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/Q[0].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0]_67[13].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0][13]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[8].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][8]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/Q[2].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[2]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][14].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][2][14]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr_axi/axi_w_channel_0/wready_reg_rep__6_0.  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr_axi/axi_w_channel_0/wready_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][3].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][3]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][11].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][0][11]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][1][2]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2rsc_valid.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][2]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[40].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[40]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/scndry_out.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][60].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1]_66[15].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1][15]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_tstrb_fifo_data_out[64].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[64]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[11].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][11]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[4].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][4]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][10].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][10]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[6].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][6]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[7].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[15].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_rep__3_n_0.  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_rep__3
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/active_target_hot[0].  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][15].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][2][15]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_arvalid.  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_valid_i_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[9].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][9]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[18].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[18]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas[0].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[0].  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[10].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][10]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][14].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1][14]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][16].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][3][16]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1]_66[2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1][2]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][2]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_sent_reg_reg_0[1].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_reg_out_reg[1]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1]_66[11].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1][11]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0]_67[12].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0][12]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid.  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2addr_stop_req.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ctl/prevGroup.  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ctl/prevGroup_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_sent_reg_reg_0[0].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_reg_out_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0]_67[11].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0][11]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][3].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][0][3]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][12].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][1][12]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][12].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][12]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[0].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][7].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][2][7]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][5].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][3][5]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][12].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][2][12]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_n_0.  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0]_67[6].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0][6]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][5].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][2][5]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][7].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][0][7]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][16].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][2][16]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][12].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1][12]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][5].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][1][5]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][15].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][3][15]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[8].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[5].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][5]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[7].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][7]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][12].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][0][12]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.177 | TNS=-0.341 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 11 Placement Based Optimization | Checksum: 1f8574b56

Time (s): cpu = 00:03:21 ; elapsed = 00:02:01 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.299 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 12 Rewire | Checksum: 1f8574b56

Time (s): cpu = 00:03:22 ; elapsed = 00:02:02 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
Phase 13 Critical Cell Optimization | Checksum: 1f8574b56

Time (s): cpu = 00:03:22 ; elapsed = 00:02:03 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 1f8574b56

Time (s): cpu = 00:03:23 ; elapsed = 00:02:03 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 15 BRAM Register Optimization
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra port B has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra port B has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MemSubSys/blk_mem_bd_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MemSubSys/blk_mem_bd_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MemSubSys/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MemSubSys/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MemSubSys/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MemSubSys/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 15 BRAM Register Optimization | Checksum: 1f8574b56

Time (s): cpu = 00:03:23 ; elapsed = 00:02:03 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 16 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 16 Shift Register Optimization | Checksum: 1f8574b56

Time (s): cpu = 00:03:23 ; elapsed = 00:02:04 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: 1f8574b56

Time (s): cpu = 00:03:24 ; elapsed = 00:02:04 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 18 BRAM Register Optimization
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra port B has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra port B has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MemSubSys/blk_mem_bd_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MemSubSys/blk_mem_bd_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MemSubSys/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MemSubSys/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MemSubSys/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MemSubSys/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram port A has no connection. Skip packing
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 18 BRAM Register Optimization | Checksum: 1f8574b56

Time (s): cpu = 00:03:24 ; elapsed = 00:02:05 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 19 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 19 Shift Register Optimization | Checksum: 1f8574b56

Time (s): cpu = 00:03:25 ; elapsed = 00:02:05 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 12 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[18].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[13].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[16].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[9].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[12].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[6].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[4].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[7].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[15].  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 9 nets.  Swapped 9 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.106 | TNS=-0.134 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 20 Critical Pin Optimization | Checksum: 1f8574b56

Time (s): cpu = 00:03:26 ; elapsed = 00:02:06 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 31 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net mySystem_i/MemSubSys/axi_512_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[576][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst. Replicated 8 times.
INFO: [Physopt 32-81] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[511]_i_1__2_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_reg_out_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r. Replicated 2 times.
INFO: [Physopt 32-81] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en. Replicated 2 times.
INFO: [Physopt 32-572] Net mySystem_i/MemSubSys/axi_512_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 2 times.
INFO: [Physopt 32-81] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup. Replicated 4 times.
INFO: [Physopt 32-81] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/SR[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2. Replicated 2 times.
INFO: [Physopt 32-572] Net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm. Replicated 2 times.
INFO: [Physopt 32-81] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/write_vref_mode_reg_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[511]_0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net mySystem_i/MbSubSys/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/sync_reset. Replicated 3 times.
INFO: [Physopt 32-81] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup. Replicated 2 times.
INFO: [Physopt 32-81] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup. Replicated 4 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 18 nets. Created 49 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.106 | TNS=-0.134 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 21 Very High Fanout Optimization | Checksum: 1f8859033

Time (s): cpu = 00:05:29 ; elapsed = 00:03:26 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 22 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0_repN.  Did not re-place instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_3__0_replica
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[3].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__177
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[2].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__179
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/S.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__183
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[1].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__181
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B_0_repN.  Did not re-place instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B_i_1__0_replica
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0.  Did not re-place instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_1__0
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[6].carry_sel_reg_0.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__172
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[4].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__175
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[5].carry_sel_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__173
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Trace_Cache_Hit_reg.  Did not re-place instance mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__185
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2addr_stop_req.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_en_r2_reg_0.  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][14].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][3][14]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[11].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][11]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[0].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[1].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[1]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][14].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][2][14]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][11].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][0][11]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][40].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[40]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[10].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][10]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[9].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][9]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][58].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][16].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][7].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][2][7]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][5].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][3][5]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0]_67[10].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0][10]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][7].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][0][7]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][4].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][1][4]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][62].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_data_if/inst/rx_if_i/rx_stat_r_reg[31][3].  Did not re-place instance mySystem_i/JesdSubSys/jesd_data_if/inst/rx_if_i/wr_en_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[8].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][8]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[15].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][15]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][15].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][0][15]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][3].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][3][3]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[12].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][12]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][9].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][3][9]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][32].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][3][2]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][0][2]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1]_66[5].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1][5]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[4].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][4]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/Q[0].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][10].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][3][10]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0]_67[13].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0][13]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[8].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][8]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/Q[2].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[2]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][3].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][3]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/not_strict_mode.occupied_counter.occ_cnt_r_reg[5].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_en_r2_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][1][2]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][7].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][1][7]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][9].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][0][9]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2rsc_valid.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][15].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][1][15]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][2]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[40].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[40]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][2][2]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_btt_cntr_reg[0][60].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1]_66[15].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1][15]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/sig_tstrb_fifo_data_out[64].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[64]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[11].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][11]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[4].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][4]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][10].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][10]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3]_64[6].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][3][6]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][14].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][1][14]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[7].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[15].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_rep__3_n_0.  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_rep__3
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/active_target_hot[0].  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][15].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][2][15]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_arvalid.  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_valid_i_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[9].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][9]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[18].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[18]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][9].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][1][9]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][0][16].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][0][16]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas[0].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/win_group_cas_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][16].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][1][16]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][6].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][3][6]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[0].  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2]_65[10].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][2][10]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][14].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1][14]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][3][16].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo_reg[0][0][3][16]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1]_66[2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1][2]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][2].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][2]
INFO: [Physopt 32-663] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/Q[8].  Re-placed instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[29]
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_sent_reg_reg_0[1].  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_reg_out_reg[1]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][2][15].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][2][15]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1]_66[11].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1][11]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0]_67[12].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][0][12]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid.  Did not re-place instance mySystem_i/MemSubSys/axi_512_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
INFO: [Physopt 32-662] Processed net mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2addr_stop_req.  Did not re-place instance mySystem_i/JesdSubSys/jesd_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ctl/prevGroup.  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ctl/prevGroup_reg[0]
INFO: [Physopt 32-662] Processed net mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][6].  Did not re-place instance mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo_reg[0][0][1][6]
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.106 | TNS=-0.134 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 2617.902 ; gain = 0.000
Phase 22 Placement Based Optimization | Checksum: 1835cf35e

Time (s): cpu = 00:06:01 ; elapsed = 00:03:47 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 23 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.106 | TNS=-0.134 |
INFO: [Physopt 32-702] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0_repN.  Did not re-place instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_3__0_replica
INFO: [Physopt 32-702] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/lopt_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[3].carry_sel_reg. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-742] BRAM Flop Optimization: Bram mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra port B has no connection. Skip packing
INFO: [Physopt 32-702] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0_repN.  Did not re-place instance mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_i_3__0_replica
INFO: [Physopt 32-702] Processed net mySystem_i/MbSubSys/mb_lmb/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Comp_Carry_Chain[3].carry_sel_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mySystem_i/MbSubSys/myMicroblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.106 | TNS=-0.134 |
Phase 23 Critical Path Optimization | Checksum: 1e9975f9a

Time (s): cpu = 00:06:12 ; elapsed = 00:03:54 . Memory (MB): peak = 2617.902 ; gain = 0.000

Phase 24 BRAM Enable Optimization
Phase 24 BRAM Enable Optimization | Checksum: 1e9975f9a

Time (s): cpu = 00:06:14 ; elapsed = 00:03:56 . Memory (MB): peak = 2617.902 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 2617.902 ; gain = 0.000
WARNING: [Constraints 18-1079] Register mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_async_riu_div_reg and mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_async_mb_reg and mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.106 | TNS=-0.134 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed (s)  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            4  |              0  |                     3  |           0  |           3  |            3  |
|  Placement Based    |          0.000  |          0.165  |            0  |              0  |                     7  |         726  |           4  |           68  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |            0  |
|  Critical Cell      |          0.123  |          0.422  |            3  |              0  |                     2  |           0  |           3  |            5  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |            0  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |            0  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |            0  |
|  Very High Fanout   |          0.000  |          0.000  |           49  |              0  |                    18  |           3  |           1  |           78  |
|  Critical Pin       |          0.071  |          0.207  |            0  |              0  |                     9  |           0  |           1  |            0  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |            6  |
|  Total              |          0.194  |          0.793  |           56  |              0  |                    39  |         729  |          22  |          160  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 299b35002

Time (s): cpu = 00:06:35 ; elapsed = 00:04:13 . Memory (MB): peak = 2617.902 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
516 Infos, 88 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:06:38 ; elapsed = 00:04:57 . Memory (MB): peak = 2617.902 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 2617.902 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 2617.902 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -254 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a9947383 ConstDB: 0 ShapeSum: ce60d5f4 RouteDB: 9da65631

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bf84fd0c

Time (s): cpu = 00:01:31 ; elapsed = 00:00:46 . Memory (MB): peak = 2800.031 ; gain = 182.129

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bb5acf97

Time (s): cpu = 00:01:34 ; elapsed = 00:00:49 . Memory (MB): peak = 2800.031 ; gain = 182.129

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bb5acf97

Time (s): cpu = 00:01:34 ; elapsed = 00:00:49 . Memory (MB): peak = 2800.031 ; gain = 182.129

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bb5acf97

Time (s): cpu = 00:01:34 ; elapsed = 00:00:50 . Memory (MB): peak = 2800.031 ; gain = 182.129

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 2795181c3

Time (s): cpu = 00:01:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2838.516 ; gain = 220.613

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 35b58712a

Time (s): cpu = 00:04:02 ; elapsed = 00:02:15 . Memory (MB): peak = 2878.340 ; gain = 260.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.207  | TNS=0.000  | WHS=-0.252 | THS=-22.252|

Phase 2 Router Initialization | Checksum: 354064f73

Time (s): cpu = 00:04:36 ; elapsed = 00:02:36 . Memory (MB): peak = 2899.723 ; gain = 281.820

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2bd9730f2

Time (s): cpu = 00:06:37 ; elapsed = 00:03:41 . Memory (MB): peak = 2905.703 ; gain = 287.801

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_X12Y32 CLEL_R_X12Y32 CLE_M_X25Y34 CLEL_R_X25Y34 CLEL_R_X18Y5 CLE_M_X8Y53 CLEL_R_X8Y53 CLE_M_X9Y78 CLEL_R_X9Y78 CLE_M_X4Y52 
 Number of Nodes with overlaps = 8400
 Number of Nodes with overlaps = 286
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 353a4062d

Time (s): cpu = 00:11:26 ; elapsed = 00:06:33 . Memory (MB): peak = 2911.746 ; gain = 293.844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.269 | TNS=-2.285 | WHS=-0.019 | THS=-0.165 |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 182bae3c4

Time (s): cpu = 00:11:43 ; elapsed = 00:06:44 . Memory (MB): peak = 2911.746 ; gain = 293.844

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 23002fb7b

Time (s): cpu = 00:11:49 ; elapsed = 00:06:50 . Memory (MB): peak = 2927.133 ; gain = 309.230
Phase 4.1.2 GlobIterForTiming | Checksum: 28a30371e

Time (s): cpu = 00:11:51 ; elapsed = 00:06:52 . Memory (MB): peak = 2927.133 ; gain = 309.230
Phase 4.1 Global Iteration 0 | Checksum: 28a30371e

Time (s): cpu = 00:11:52 ; elapsed = 00:06:53 . Memory (MB): peak = 2927.133 ; gain = 309.230

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 28d6f96db

Time (s): cpu = 00:12:16 ; elapsed = 00:07:13 . Memory (MB): peak = 2927.133 ; gain = 309.230
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.140 | TNS=-0.203 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 203494c13

Time (s): cpu = 00:12:20 ; elapsed = 00:07:16 . Memory (MB): peak = 2927.133 ; gain = 309.230

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 23584e3d7

Time (s): cpu = 00:12:26 ; elapsed = 00:07:22 . Memory (MB): peak = 2928.090 ; gain = 310.188
Phase 4.2.2 GlobIterForTiming | Checksum: 148d87036

Time (s): cpu = 00:12:31 ; elapsed = 00:07:27 . Memory (MB): peak = 2942.289 ; gain = 324.387
Phase 4.2 Global Iteration 1 | Checksum: 148d87036

Time (s): cpu = 00:12:31 ; elapsed = 00:07:27 . Memory (MB): peak = 2942.289 ; gain = 324.387

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1c0d08a77

Time (s): cpu = 00:12:52 ; elapsed = 00:07:44 . Memory (MB): peak = 2942.289 ; gain = 324.387
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.114 | TNS=-0.149 | WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 265458a08

Time (s): cpu = 00:12:57 ; elapsed = 00:07:48 . Memory (MB): peak = 2942.289 ; gain = 324.387

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 27b734b3c

Time (s): cpu = 00:13:02 ; elapsed = 00:07:54 . Memory (MB): peak = 2942.289 ; gain = 324.387
Phase 4.3.2 GlobIterForTiming | Checksum: 23595d50c

Time (s): cpu = 00:13:08 ; elapsed = 00:07:59 . Memory (MB): peak = 2971.637 ; gain = 353.734
Phase 4.3 Global Iteration 2 | Checksum: 23595d50c

Time (s): cpu = 00:13:08 ; elapsed = 00:08:00 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 2e6d7afc9

Time (s): cpu = 00:13:34 ; elapsed = 00:08:22 . Memory (MB): peak = 2971.637 ; gain = 353.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.122 | TNS=-0.165 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 290c78310

Time (s): cpu = 00:13:35 ; elapsed = 00:08:22 . Memory (MB): peak = 2971.637 ; gain = 353.734
Phase 4 Rip-up And Reroute | Checksum: 290c78310

Time (s): cpu = 00:13:35 ; elapsed = 00:08:22 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 243b4ae3b

Time (s): cpu = 00:13:59 ; elapsed = 00:08:39 . Memory (MB): peak = 2971.637 ; gain = 353.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.114 | TNS=-0.149 | WHS=0.016  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 27ad558a9

Time (s): cpu = 00:14:07 ; elapsed = 00:08:44 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27ad558a9

Time (s): cpu = 00:14:07 ; elapsed = 00:08:44 . Memory (MB): peak = 2971.637 ; gain = 353.734
Phase 5 Delay and Skew Optimization | Checksum: 27ad558a9

Time (s): cpu = 00:14:08 ; elapsed = 00:08:45 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e35838e5

Time (s): cpu = 00:14:31 ; elapsed = 00:09:01 . Memory (MB): peak = 2971.637 ; gain = 353.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.086 | TNS=-0.139 | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e35838e5

Time (s): cpu = 00:14:31 ; elapsed = 00:09:01 . Memory (MB): peak = 2971.637 ; gain = 353.734
Phase 6 Post Hold Fix | Checksum: 1e35838e5

Time (s): cpu = 00:14:32 ; elapsed = 00:09:01 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1f9881960

Time (s): cpu = 00:16:42 ; elapsed = 00:10:12 . Memory (MB): peak = 2971.637 ; gain = 353.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.086 | TNS=-0.139 | WHS=0.016  | THS=0.000  |

Phase 7 Timing Verification | Checksum: 1f9881960

Time (s): cpu = 00:16:43 ; elapsed = 00:10:12 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.55198 %
  Global Horizontal Routing Utilization  = 3.67943 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 79.2373%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.0591%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 59.6154%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.4615%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0

Phase 8 Route finalize | Checksum: 1b73b44ec

Time (s): cpu = 00:16:50 ; elapsed = 00:10:17 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1b73b44ec

Time (s): cpu = 00:16:51 ; elapsed = 00:10:18 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y12/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y14/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y13/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y15/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_gt_common_1_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTHE3_COMMON_X0Y3/COM0_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_gt_common_1_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTHE3_COMMON_X0Y3/COM2_REFCLKOUT5
Phase 10 Depositing Routes | Checksum: 1b73b44ec

Time (s): cpu = 00:16:57 ; elapsed = 00:10:25 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 2971.637 ; gain = 0.000
WARNING: [Constraints 18-1079] Register mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_async_riu_div_reg and mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_async_mb_reg and mySystem_i/MemSubSys/mig_ddr4/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.019. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1446ae3d1

Time (s): cpu = 00:06:52 ; elapsed = 00:06:04 . Memory (MB): peak = 2971.637 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 1b73b44ec

Time (s): cpu = 00:23:51 ; elapsed = 00:16:30 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 1b71c42c4

Time (s): cpu = 00:24:16 ; elapsed = 00:16:56 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 13c0dde6b

Time (s): cpu = 00:24:23 ; elapsed = 00:17:02 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 13c0dde6b

Time (s): cpu = 00:24:23 ; elapsed = 00:17:03 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 223822daf

Time (s): cpu = 00:24:24 ; elapsed = 00:17:04 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 13.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 13.4 Global Clock Net Routing | Checksum: dcce3a1d

Time (s): cpu = 00:24:31 ; elapsed = 00:17:11 . Memory (MB): peak = 2971.637 ; gain = 353.734

Phase 13.5 Update Timing
Phase 13.5 Update Timing | Checksum: f3512a6b

Time (s): cpu = 00:27:01 ; elapsed = 00:18:33 . Memory (MB): peak = 3049.637 ; gain = 431.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.029  | TNS=0.000  | WHS=-0.252 | THS=-20.314|

Phase 13 Router Initialization | Checksum: 1daaeecef

Time (s): cpu = 00:27:35 ; elapsed = 00:18:53 . Memory (MB): peak = 3073.336 ; gain = 455.434

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 298b4341d

Time (s): cpu = 00:27:44 ; elapsed = 00:18:58 . Memory (MB): peak = 3073.336 ; gain = 455.434

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 713
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 15.1.1 Update Timing
Phase 15.1.1 Update Timing | Checksum: 20898912a

Time (s): cpu = 00:29:22 ; elapsed = 00:20:07 . Memory (MB): peak = 3073.641 ; gain = 455.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.006  | TNS=0.000  | WHS=0.000  | THS=0.000  |

Phase 15.1 Global Iteration 0 | Checksum: 276c53022

Time (s): cpu = 00:29:23 ; elapsed = 00:20:07 . Memory (MB): peak = 3073.641 ; gain = 455.738
Phase 15 Rip-up And Reroute | Checksum: 276c53022

Time (s): cpu = 00:29:23 ; elapsed = 00:20:08 . Memory (MB): peak = 3073.641 ; gain = 455.738

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 2072cb884

Time (s): cpu = 00:29:47 ; elapsed = 00:20:24 . Memory (MB): peak = 3073.641 ; gain = 455.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.006  | TNS=0.000  | WHS=0.000  | THS=0.000  |

Phase 16.1 Delay CleanUp | Checksum: 2072cb884

Time (s): cpu = 00:29:47 ; elapsed = 00:20:24 . Memory (MB): peak = 3073.641 ; gain = 455.738

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 2072cb884

Time (s): cpu = 00:29:47 ; elapsed = 00:20:25 . Memory (MB): peak = 3073.641 ; gain = 455.738
Phase 16 Delay and Skew Optimization | Checksum: 2072cb884

Time (s): cpu = 00:29:48 ; elapsed = 00:20:25 . Memory (MB): peak = 3073.641 ; gain = 455.738

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 2b15eb3f8

Time (s): cpu = 00:30:11 ; elapsed = 00:20:41 . Memory (MB): peak = 3073.641 ; gain = 455.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.006  | TNS=0.000  | WHS=0.000  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 2b00e53d1

Time (s): cpu = 00:30:12 ; elapsed = 00:20:42 . Memory (MB): peak = 3073.641 ; gain = 455.738
Phase 17 Post Hold Fix | Checksum: 24ee5c4cf

Time (s): cpu = 00:30:12 ; elapsed = 00:20:42 . Memory (MB): peak = 3073.641 ; gain = 455.738

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 29a249c88

Time (s): cpu = 00:32:27 ; elapsed = 00:21:55 . Memory (MB): peak = 3073.641 ; gain = 455.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.006  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 18 Timing Verification | Checksum: 29a249c88

Time (s): cpu = 00:32:27 ; elapsed = 00:21:55 . Memory (MB): peak = 3073.641 ; gain = 455.738

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.54968 %
  Global Horizontal Routing Utilization  = 3.68457 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: 26249f7b7

Time (s): cpu = 00:32:35 ; elapsed = 00:22:01 . Memory (MB): peak = 3073.641 ; gain = 455.738

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 26249f7b7

Time (s): cpu = 00:32:35 ; elapsed = 00:22:01 . Memory (MB): peak = 3073.641 ; gain = 455.738

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 26249f7b7

Time (s): cpu = 00:32:51 ; elapsed = 00:22:17 . Memory (MB): peak = 3073.641 ; gain = 455.738

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.000  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 22 Post Router Timing | Checksum: 20443a22f

Time (s): cpu = 00:33:57 ; elapsed = 00:22:55 . Memory (MB): peak = 3073.641 ; gain = 455.738
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:33:57 ; elapsed = 00:22:55 . Memory (MB): peak = 3073.641 ; gain = 455.738

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
551 Infos, 90 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:34:10 ; elapsed = 00:23:43 . Memory (MB): peak = 3073.641 ; gain = 455.738
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 3073.641 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 3073.641 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Soliton_work/Xilinx/UltraScale_Demo_T1/prj_MyKcu105_TI/prj_MyKcu105_TI.runs/impl_1/mySystem_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 3073.641 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3073.641 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
report_power: Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 3073.641 ; gain = 0.000
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3073.641 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -254 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 92.4% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
562 Infos, 91 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 3073.641 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3073.641 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 3073.641 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3073.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 09:50:10 2017...
