Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 12 19:03:30 2022
| Host         : LAPTOP-JILOGQPB running 64-bit major release  (build 9200)
| Command      : report_methodology -file sad_methodology_drc_routed.rpt -pb sad_methodology_drc_routed.pb -rpx sad_methodology_drc_routed.rpx
| Design       : sad
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_sad
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 42
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 41         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell add/DFF/do_s[15]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) add/DFF/do_s_reg[0]/CLR, add/DFF/do_s_reg[10]/CLR,
add/DFF/do_s_reg[11]/CLR, add/DFF/do_s_reg[12]/CLR,
add/DFF/do_s_reg[13]/CLR, add/DFF/do_s_reg[14]/CLR,
add/DFF/do_s_reg[15]/CLR, add/DFF/do_s_reg[1]/CLR, add/DFF/do_s_reg[2]/CLR,
add/DFF/do_s_reg[3]/CLR, add/DFF/do_s_reg[4]/CLR, add/DFF/do_s_reg[5]/CLR,
add/DFF/do_s_reg[6]/CLR, add/DFF/do_s_reg[7]/CLR, add/DFF/do_s_reg[8]/CLR
 (the first 15 of 21 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on enable relative to clock(s) clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on new_comp relative to clock(s) clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on pixel_A[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on pixel_A[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on pixel_A[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on pixel_A[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on pixel_A[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on pixel_A[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on pixel_A[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on pixel_A[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on pixel_B[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on pixel_B[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on pixel_B[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on pixel_B[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on pixel_B[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on pixel_B[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on pixel_B[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on pixel_B[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on count[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on count[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on count[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on count[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on count[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on sad[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on sad[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on sad[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on sad[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on sad[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on sad[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on sad[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on sad[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on sad[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on sad[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on sad[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on sad[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on sad[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on sad[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on sad[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on sad[9] relative to clock(s) clock
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on valid relative to clock(s) clock
Related violations: <none>


