

Implementation tool: Xilinx Vivado v.2023.2
Project:             SHA
Solution:            solution0
Device target:       xcu50-fsvh2104-2-e
Report date:         Thu Apr 03 20:51:46 -03 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           2843
FF:            2650
DSP:              0
BRAM:            16
URAM:             0
LATCH:            0
SRL:              0
CLB:            503

#=== Final timing ===
CP required:                     8.000
CP achieved post-synthesis:      2.617
CP achieved post-implementation: 3.348
Timing met
