module overlayBitRepiter(

  input clk, //try making conditional clock signal
  input dataIn, //should be connected to rom

  output[23:0] dataOut //should be connected to 




)


always @ ( posedge clk  ) begin
  if(dataIn == 1'b1)
  begin
  dataOut <= '1;


  end
  else if(dataIn == 1'b0)
  begin
  dataOut <= '0;
  end
end




endmodule
