xpm_cdc.sv,systemverilog,xpm,../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
MMCM_clk_wiz.v,verilog,xil_defaultlib,../../../../Sten_Hulsbergen_DSP_FPGA.gen/sources_1/ip/MMCM/MMCM_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
MMCM.v,verilog,xil_defaultlib,../../../../Sten_Hulsbergen_DSP_FPGA.gen/sources_1/ip/MMCM/MMCM.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
