Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2326
design__instance__area,33762.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0008020049426704645
power__switching__total,0.00016020167095120996
power__leakage__total,0.000001973188318515895
power__total,0.0009641798096708953
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.27675718056190385
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27640601700928336
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.08296463750828642
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.964007234657522
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.082965
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.254705
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.31780670661323235
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3160263529205916
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5577807262834984
timing__setup__ws__corner:nom_slow_1p08V_125C,11.496277144537386
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.557781
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.557512
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2937231374592701
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2925917646540284
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2525102420852476
timing__setup__ws__corner:nom_typ_1p20V_25C,13.088076770592057
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.252510
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.005590
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27675718056190385
clock__skew__worst_setup,0.27640601700928336
timing__hold__ws,0.08296463750828642
timing__setup__ws,11.496277144537386
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.082965
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.557512
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2326
design__instance__area__stdcell,33762.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.561683
design__instance__utilization__stdcell,0.561683
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,5
design__instance__area__class:buffer,41.7312
design__instance__count__class:inverter,84
design__instance__area__class:inverter,475.373
design__instance__count__class:sequential_cell,242
design__instance__area__class:sequential_cell,11416.2
design__instance__count__class:multi_input_combinational_cell,1432
design__instance__area__class:multi_input_combinational_cell,13852.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,508
design__instance__area__class:timing_repair_buffer,7518.87
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,54089.6
design__violations,0
design__instance__count__class:clock_buffer,41
design__instance__area__class:clock_buffer,371.952
design__instance__count__class:clock_inverter,8
design__instance__area__class:clock_inverter,52.6176
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,391
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,6
design__instance__count__class:antenna_cell,6
design__instance__area__class:antenna_cell,32.6592
route__net,2573
route__net__special,2
route__drc_errors__iter:0,1231
route__wirelength__iter:0,58827
route__drc_errors__iter:1,655
route__wirelength__iter:1,58276
route__drc_errors__iter:2,591
route__wirelength__iter:2,58125
route__drc_errors__iter:3,85
route__wirelength__iter:3,57774
route__drc_errors__iter:4,16
route__wirelength__iter:4,57748
route__drc_errors__iter:5,6
route__wirelength__iter:5,57736
route__drc_errors__iter:6,0
route__wirelength__iter:6,57736
route__drc_errors,0
route__wirelength,57736
route__vias,14136
route__vias__singlecut,14136
route__vias__multicut,0
design__disconnected_pin__count,10
design__critical_disconnected_pin__count,0
route__wirelength__max,399.36
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,202
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,202
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,202
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,202
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000142507
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000135275
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000532232
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000135275
design_powergrid__voltage__worst,0.0000135275
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000142507
design_powergrid__drop__worst__net:VPWR,0.0000142507
design_powergrid__voltage__worst__net:VGND,0.0000135275
design_powergrid__drop__worst__net:VGND,0.0000135275
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000057300000000000001959868899115146945177912130020558834075927734375
ir__drop__worst,0.000014300000000000000305810064771261380656142137013375759124755859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
