INFO: [VRFC 10-163] Analyzing VHDL file "/home/arthur/project_4/project_4.srcs/sim_1/new/tb_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_register'
