// Seed: 3151673187
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wor id_3,
    output wor id_4#(
        .id_12(1),
        .id_13(-1),
        .id_14(1),
        .id_15(1),
        .id_16(1)
    ),
    input supply0 id_5,
    input tri1 id_6,
    output uwire id_7,
    input wand id_8,
    output wand id_9,
    input tri id_10
);
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output wire id_3,
    output tri0 id_4,
    input uwire id_5,
    input supply1 id_6
    , id_15,
    output supply0 id_7,
    output uwire id_8,
    output tri1 id_9,
    input wand id_10,
    input tri0 id_11,
    input tri0 id_12
    , id_16,
    input tri0 id_13
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_5,
      id_9,
      id_1,
      id_11,
      id_4,
      id_12,
      id_3,
      id_12
  );
  assign modCall_1.id_2 = 0;
endmodule
