Analysis & Synthesis report for sdram_test
Wed Jan 11 13:32:54 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |system_module|sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r
 10. State Machine - |system_module|sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1
 16. Source assignments for cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram
 17. Parameter Settings for User Entity Instance: sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component
 19. Parameter Settings for User Entity Instance: cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component
 20. Parameter Settings for User Entity Instance: sdram_top:uut_sdramtop|sdram_ctrl:module_001
 21. altpll Parameter Settings by Entity Instance
 22. scfifo Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "cache_ctrl:uut_cache|rfifo:uut_rfifo"
 24. Port Connectivity Checks: "cache_ctrl:uut_cache|wfifo:uut_wrfifo"
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 11 13:32:54 2017   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; sdram_test                              ;
; Top-level Entity Name              ; system_module                           ;
; Family                             ; Cyclone III                             ;
; Total logic elements               ; 533                                     ;
;     Total combinational functions  ; 528                                     ;
;     Dedicated logic registers      ; 318                                     ;
; Total registers                    ; 318                                     ;
; Total pins                         ; 73                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 8,192                                   ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C40F484C8       ;                    ;
; Top-level entity name                                                      ; system_module      ; sdram_test         ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+----------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ;
+----------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+
; rfifo.v                                                              ; yes             ; User Wizard-Generated File   ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/rfifo.v                    ;
; src/sdram/sdr_para.v                                                 ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdr_para.v       ;
; src/sdram/sdram_cmd.v                                                ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_cmd.v      ;
; src/sdram/sdram_ctrl.v                                               ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_ctrl.v     ;
; src/sdram/sdram_top.v                                                ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_top.v      ;
; src/sdram/sdram_wr_data.v                                            ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_wr_data.v  ;
; pll.v                                                                ; yes             ; User Wizard-Generated File   ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/pll.v                      ;
; src/pll/sys_ctrl.v                                                   ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/pll/sys_ctrl.v         ;
; src/cache/cache_ctrl.v                                               ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/cache/cache_ctrl.v     ;
; src/system/system_module.v                                           ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v ;
; wfifo.v                                                              ; yes             ; User Wizard-Generated File   ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/wfifo.v                    ;
; /workspace/fermilab/fpga/daughtercardrwtest-3-1/src/sdram/sdr_para.v ; yes             ; Auto-Found Verilog HDL File  ; /workspace/fermilab/fpga/daughtercardrwtest-3-1/src/sdram/sdr_para.v           ;
; altpll.tdf                                                           ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/altpll.tdf                           ;
; db/pll_altpll.v                                                      ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/pll_altpll.v            ;
; scfifo.tdf                                                           ; yes             ; Megafunction                 ; e:/altera/quartus/libraries/megafunctions/scfifo.tdf                           ;
; db/scfifo_s231.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/scfifo_s231.tdf         ;
; db/a_dpfifo_fq21.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_dpfifo_fq21.tdf       ;
; db/a_fefifo_08f.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_fefifo_08f.tdf        ;
; db/cntr_6n7.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/cntr_6n7.tdf            ;
; db/dpram_1611.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/dpram_1611.tdf          ;
; db/altsyncram_h2k1.tdf                                               ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/altsyncram_h2k1.tdf     ;
; db/cntr_qmb.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/cntr_qmb.tdf            ;
; db/scfifo_uv21.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/scfifo_uv21.tdf         ;
; db/a_dpfifo_hn21.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/a_dpfifo_hn21.tdf       ;
; db/altsyncram_21e1.tdf                                               ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/altsyncram_21e1.tdf     ;
; db/cmpr_cr8.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/cmpr_cr8.tdf            ;
; db/cntr_n8b.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/cntr_n8b.tdf            ;
; db/cntr_497.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/cntr_497.tdf            ;
; db/cntr_o8b.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/cntr_o8b.tdf            ;
+----------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 533                                                                                                      ;
;                                             ;                                                                                                          ;
; Total combinational functions               ; 528                                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                                          ;
;     -- 4 input functions                    ; 223                                                                                                      ;
;     -- 3 input functions                    ; 96                                                                                                       ;
;     -- <=2 input functions                  ; 209                                                                                                      ;
;                                             ;                                                                                                          ;
; Logic elements by mode                      ;                                                                                                          ;
;     -- normal mode                          ; 361                                                                                                      ;
;     -- arithmetic mode                      ; 167                                                                                                      ;
;                                             ;                                                                                                          ;
; Total registers                             ; 318                                                                                                      ;
;     -- Dedicated logic registers            ; 318                                                                                                      ;
;     -- I/O registers                        ; 0                                                                                                        ;
;                                             ;                                                                                                          ;
; I/O pins                                    ; 73                                                                                                       ;
; Total memory bits                           ; 8192                                                                                                     ;
; Total PLLs                                  ; 1                                                                                                        ;
; Maximum fan-out node                        ; sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 345                                                                                                      ;
; Total fan-out                               ; 3509                                                                                                     ;
; Average fan-out                             ; 3.37                                                                                                     ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                         ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |system_module                                     ; 528 (1)           ; 318 (0)      ; 8192        ; 0            ; 0       ; 0         ; 73   ; 0            ; |system_module                                                                                                                                                              ; work         ;
;    |cache_ctrl:uut_cache|                          ; 225 (120)         ; 151 (89)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache                                                                                                                                         ;              ;
;       |rfifo:uut_rfifo|                            ; 61 (0)            ; 36 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo                                                                                                                         ;              ;
;          |scfifo:scfifo_component|                 ; 61 (0)            ; 36 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component                                                                                                 ;              ;
;             |scfifo_uv21:auto_generated|           ; 61 (0)            ; 36 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated                                                                      ;              ;
;                |a_dpfifo_hn21:dpfifo|              ; 61 (37)           ; 36 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo                                                 ;              ;
;                   |altsyncram_21e1:FIFOram|        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram                         ;              ;
;                   |cntr_497:usedw_counter|         ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter                          ;              ;
;                   |cntr_n8b:rd_ptr_msb|            ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_n8b:rd_ptr_msb                             ;              ;
;                   |cntr_o8b:wr_ptr|                ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr                                 ;              ;
;       |wfifo:uut_wrfifo|                           ; 44 (0)            ; 26 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo                                                                                                                        ;              ;
;          |scfifo:scfifo_component|                 ; 44 (0)            ; 26 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component                                                                                                ;              ;
;             |scfifo_s231:auto_generated|           ; 44 (0)            ; 26 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated                                                                     ;              ;
;                |a_dpfifo_fq21:dpfifo|              ; 44 (10)           ; 26 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo                                                ;              ;
;                   |a_fefifo_08f:fifo_state|        ; 17 (8)            ; 10 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|a_fefifo_08f:fifo_state                        ;              ;
;                      |cntr_6n7:count_usedw|        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw   ;              ;
;                   |cntr_qmb:rd_ptr_count|          ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:rd_ptr_count                          ;              ;
;                   |cntr_qmb:wr_ptr|                ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:wr_ptr                                ;              ;
;                   |dpram_1611:FIFOram|             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram                             ;              ;
;                      |altsyncram_h2k1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1 ;              ;
;    |sdram_top:uut_sdramtop|                        ; 293 (0)           ; 160 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|sdram_top:uut_sdramtop                                                                                                                                       ;              ;
;       |sdram_cmd:module_002|                       ; 113 (113)         ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|sdram_top:uut_sdramtop|sdram_cmd:module_002                                                                                                                  ;              ;
;       |sdram_ctrl:module_001|                      ; 145 (145)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|sdram_top:uut_sdramtop|sdram_ctrl:module_001                                                                                                                 ;              ;
;       |sdram_wr_data:module_003|                   ; 35 (35)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|sdram_top:uut_sdramtop|sdram_wr_data:module_003                                                                                                              ;              ;
;    |sys_ctrl:uut_sysctrl|                          ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|sys_ctrl:uut_sysctrl                                                                                                                                         ;              ;
;       |pll:uut_PLL_ctrl|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl                                                                                                                        ;              ;
;          |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component                                                                                                ;              ;
;             |pll_altpll:auto_generated|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_module|sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component|pll_altpll:auto_generated                                                                      ;              ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_module|sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r                                                                                                                                                                                                                                      ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; work_state_r.1110 ; work_state_r.1101 ; work_state_r.1100 ; work_state_r.1011 ; work_state_r.1010 ; work_state_r.1001 ; work_state_r.1000 ; work_state_r.0111 ; work_state_r.0110 ; work_state_r.0101 ; work_state_r.0100 ; work_state_r.0011 ; work_state_r.0010 ; work_state_r.0001 ; work_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; work_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; work_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; work_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; work_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1010 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1011 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1100 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1101 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1110 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_module|sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name               ; init_state_r.10101 ; init_state_r.10100 ; init_state_r.10011 ; init_state_r.10010 ; init_state_r.10001 ; init_state_r.10000 ; init_state_r.01111 ; init_state_r.01110 ; init_state_r.01101 ; init_state_r.01100 ; init_state_r.01011 ; init_state_r.01010 ; init_state_r.01001 ; init_state_r.01000 ; init_state_r.00111 ; init_state_r.00110 ; init_state_r.00101 ; init_state_r.00100 ; init_state_r.00011 ; init_state_r.00010 ; init_state_r.00001 ; init_state_r.00000 ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; init_state_r.00000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ;
; init_state_r.00001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 1                  ;
; init_state_r.00010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 1                  ;
; init_state_r.00011 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00100 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00101 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00110 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00111 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01011 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01100 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01101 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01110 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01111 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10001 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10010 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10011 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10100 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10101 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+--------------------------------------------------------------+----------------------------------------+
; Register name                                                ; Reason for Removal                     ;
+--------------------------------------------------------------+----------------------------------------+
; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[0]    ; Stuck at GND due to stuck port data_in ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_col_addr[0..7] ; Stuck at GND due to stuck port data_in ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[1..7] ; Stuck at GND due to stuck port data_in ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~4  ; Lost fanout                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~5  ; Lost fanout                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~6  ; Lost fanout                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~7  ; Lost fanout                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~5  ; Lost fanout                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~6  ; Lost fanout                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~7  ; Lost fanout                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~8  ; Lost fanout                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~9  ; Lost fanout                            ;
; Total Number of Removed Registers = 25                       ;                                        ;
+--------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 318   ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 47    ;
; Number of registers using Asynchronous Clear ; 212   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 125   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]   ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]   ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]   ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]   ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]    ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]    ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]  ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10] ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11] ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[12] ; 1       ;
; sdram_top:uut_sdramtop|dqm                                   ; 1       ;
; cache_ctrl:uut_cache|cnt_rst_r                               ; 10      ;
; cache_ctrl:uut_cache|flag                                    ; 3       ;
; cache_ctrl:uut_cache|cnt_rst_w                               ; 10      ;
; Total number of inverted registers = 23                      ;         ;
+--------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |system_module|sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[5] ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; Yes        ; |system_module|sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[0]  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; Yes        ; |system_module|sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[1]  ;
; 12:1               ; 13 bits   ; 104 LEs       ; 13 LEs               ; 91 LEs                 ; Yes        ; |system_module|sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[12]  ;
; 12:1               ; 13 bits   ; 104 LEs       ; 13 LEs               ; 91 LEs                 ; Yes        ; |system_module|sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[11]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |system_module|sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[1]  ;
; 32:1               ; 3 bits    ; 63 LEs        ; 18 LEs               ; 45 LEs                 ; Yes        ; |system_module|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |system_module|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5] ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |system_module|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]   ;
; 37:1               ; 6 bits    ; 144 LEs       ; 42 LEs               ; 102 LEs                ; Yes        ; |system_module|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |system_module|sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                   ;
+-------------------------------+-------------------+--------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                ;
; INCLK0_INPUT_FREQUENCY        ; 18867             ; Signed Integer                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                ;
; LOCK_LOW                      ; 1                 ; Untyped                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                ;
; SKIP_VCO                      ; OFF               ; Untyped                                                ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                ;
; BANDWIDTH                     ; 0                 ; Untyped                                                ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                         ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                         ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                         ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                         ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK1_PHASE_SHIFT              ; 9434              ; Untyped                                                ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                         ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                ;
; VCO_MIN                       ; 0                 ; Untyped                                                ;
; VCO_MAX                       ; 0                 ; Untyped                                                ;
; VCO_CENTER                    ; 0                 ; Untyped                                                ;
; PFD_MIN                       ; 0                 ; Untyped                                                ;
; PFD_MAX                       ; 0                 ; Untyped                                                ;
; M_INITIAL                     ; 0                 ; Untyped                                                ;
; M                             ; 0                 ; Untyped                                                ;
; N                             ; 1                 ; Untyped                                                ;
; M2                            ; 1                 ; Untyped                                                ;
; N2                            ; 1                 ; Untyped                                                ;
; SS                            ; 1                 ; Untyped                                                ;
; C0_HIGH                       ; 0                 ; Untyped                                                ;
; C1_HIGH                       ; 0                 ; Untyped                                                ;
; C2_HIGH                       ; 0                 ; Untyped                                                ;
; C3_HIGH                       ; 0                 ; Untyped                                                ;
; C4_HIGH                       ; 0                 ; Untyped                                                ;
; C5_HIGH                       ; 0                 ; Untyped                                                ;
; C6_HIGH                       ; 0                 ; Untyped                                                ;
; C7_HIGH                       ; 0                 ; Untyped                                                ;
; C8_HIGH                       ; 0                 ; Untyped                                                ;
; C9_HIGH                       ; 0                 ; Untyped                                                ;
; C0_LOW                        ; 0                 ; Untyped                                                ;
; C1_LOW                        ; 0                 ; Untyped                                                ;
; C2_LOW                        ; 0                 ; Untyped                                                ;
; C3_LOW                        ; 0                 ; Untyped                                                ;
; C4_LOW                        ; 0                 ; Untyped                                                ;
; C5_LOW                        ; 0                 ; Untyped                                                ;
; C6_LOW                        ; 0                 ; Untyped                                                ;
; C7_LOW                        ; 0                 ; Untyped                                                ;
; C8_LOW                        ; 0                 ; Untyped                                                ;
; C9_LOW                        ; 0                 ; Untyped                                                ;
; C0_INITIAL                    ; 0                 ; Untyped                                                ;
; C1_INITIAL                    ; 0                 ; Untyped                                                ;
; C2_INITIAL                    ; 0                 ; Untyped                                                ;
; C3_INITIAL                    ; 0                 ; Untyped                                                ;
; C4_INITIAL                    ; 0                 ; Untyped                                                ;
; C5_INITIAL                    ; 0                 ; Untyped                                                ;
; C6_INITIAL                    ; 0                 ; Untyped                                                ;
; C7_INITIAL                    ; 0                 ; Untyped                                                ;
; C8_INITIAL                    ; 0                 ; Untyped                                                ;
; C9_INITIAL                    ; 0                 ; Untyped                                                ;
; C0_MODE                       ; BYPASS            ; Untyped                                                ;
; C1_MODE                       ; BYPASS            ; Untyped                                                ;
; C2_MODE                       ; BYPASS            ; Untyped                                                ;
; C3_MODE                       ; BYPASS            ; Untyped                                                ;
; C4_MODE                       ; BYPASS            ; Untyped                                                ;
; C5_MODE                       ; BYPASS            ; Untyped                                                ;
; C6_MODE                       ; BYPASS            ; Untyped                                                ;
; C7_MODE                       ; BYPASS            ; Untyped                                                ;
; C8_MODE                       ; BYPASS            ; Untyped                                                ;
; C9_MODE                       ; BYPASS            ; Untyped                                                ;
; C0_PH                         ; 0                 ; Untyped                                                ;
; C1_PH                         ; 0                 ; Untyped                                                ;
; C2_PH                         ; 0                 ; Untyped                                                ;
; C3_PH                         ; 0                 ; Untyped                                                ;
; C4_PH                         ; 0                 ; Untyped                                                ;
; C5_PH                         ; 0                 ; Untyped                                                ;
; C6_PH                         ; 0                 ; Untyped                                                ;
; C7_PH                         ; 0                 ; Untyped                                                ;
; C8_PH                         ; 0                 ; Untyped                                                ;
; C9_PH                         ; 0                 ; Untyped                                                ;
; L0_HIGH                       ; 1                 ; Untyped                                                ;
; L1_HIGH                       ; 1                 ; Untyped                                                ;
; G0_HIGH                       ; 1                 ; Untyped                                                ;
; G1_HIGH                       ; 1                 ; Untyped                                                ;
; G2_HIGH                       ; 1                 ; Untyped                                                ;
; G3_HIGH                       ; 1                 ; Untyped                                                ;
; E0_HIGH                       ; 1                 ; Untyped                                                ;
; E1_HIGH                       ; 1                 ; Untyped                                                ;
; E2_HIGH                       ; 1                 ; Untyped                                                ;
; E3_HIGH                       ; 1                 ; Untyped                                                ;
; L0_LOW                        ; 1                 ; Untyped                                                ;
; L1_LOW                        ; 1                 ; Untyped                                                ;
; G0_LOW                        ; 1                 ; Untyped                                                ;
; G1_LOW                        ; 1                 ; Untyped                                                ;
; G2_LOW                        ; 1                 ; Untyped                                                ;
; G3_LOW                        ; 1                 ; Untyped                                                ;
; E0_LOW                        ; 1                 ; Untyped                                                ;
; E1_LOW                        ; 1                 ; Untyped                                                ;
; E2_LOW                        ; 1                 ; Untyped                                                ;
; E3_LOW                        ; 1                 ; Untyped                                                ;
; L0_INITIAL                    ; 1                 ; Untyped                                                ;
; L1_INITIAL                    ; 1                 ; Untyped                                                ;
; G0_INITIAL                    ; 1                 ; Untyped                                                ;
; G1_INITIAL                    ; 1                 ; Untyped                                                ;
; G2_INITIAL                    ; 1                 ; Untyped                                                ;
; G3_INITIAL                    ; 1                 ; Untyped                                                ;
; E0_INITIAL                    ; 1                 ; Untyped                                                ;
; E1_INITIAL                    ; 1                 ; Untyped                                                ;
; E2_INITIAL                    ; 1                 ; Untyped                                                ;
; E3_INITIAL                    ; 1                 ; Untyped                                                ;
; L0_MODE                       ; BYPASS            ; Untyped                                                ;
; L1_MODE                       ; BYPASS            ; Untyped                                                ;
; G0_MODE                       ; BYPASS            ; Untyped                                                ;
; G1_MODE                       ; BYPASS            ; Untyped                                                ;
; G2_MODE                       ; BYPASS            ; Untyped                                                ;
; G3_MODE                       ; BYPASS            ; Untyped                                                ;
; E0_MODE                       ; BYPASS            ; Untyped                                                ;
; E1_MODE                       ; BYPASS            ; Untyped                                                ;
; E2_MODE                       ; BYPASS            ; Untyped                                                ;
; E3_MODE                       ; BYPASS            ; Untyped                                                ;
; L0_PH                         ; 0                 ; Untyped                                                ;
; L1_PH                         ; 0                 ; Untyped                                                ;
; G0_PH                         ; 0                 ; Untyped                                                ;
; G1_PH                         ; 0                 ; Untyped                                                ;
; G2_PH                         ; 0                 ; Untyped                                                ;
; G3_PH                         ; 0                 ; Untyped                                                ;
; E0_PH                         ; 0                 ; Untyped                                                ;
; E1_PH                         ; 0                 ; Untyped                                                ;
; E2_PH                         ; 0                 ; Untyped                                                ;
; E3_PH                         ; 0                 ; Untyped                                                ;
; M_PH                          ; 0                 ; Untyped                                                ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; CBXI_PARAMETER                ; pll_altpll        ; Untyped                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                         ;
+-------------------------------+-------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; lpm_width               ; 16          ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                            ;
; CBXI_PARAMETER          ; scfifo_s231 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                    ;
; lpm_width               ; 16          ; Signed Integer                                                    ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                    ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                           ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                           ;
; CBXI_PARAMETER          ; scfifo_uv21 ; Untyped                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:uut_sdramtop|sdram_ctrl:module_001 ;
+----------------+-----------+--------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                         ;
+----------------+-----------+--------------------------------------------------------------+
; TRP_CLK        ; 000000011 ; Unsigned Binary                                              ;
; TRFC_CLK       ; 000000100 ; Unsigned Binary                                              ;
; TRCD_CLK       ; 000000011 ; Unsigned Binary                                              ;
; TCL_CLK        ; 000000011 ; Unsigned Binary                                              ;
; TMRD_CLK       ; 000000010 ; Unsigned Binary                                              ;
; TDAL_CLK       ; 000000101 ; Unsigned Binary                                              ;
; TREAD_CLK      ; 011111100 ; Unsigned Binary                                              ;
; TWRITE_CLK     ; 011111110 ; Unsigned Binary                                              ;
+----------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                  ;
+-------------------------------+---------------------------------------------------------------+
; Name                          ; Value                                                         ;
+-------------------------------+---------------------------------------------------------------+
; Number of entity instances    ; 1                                                             ;
; Entity Instance               ; sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                        ;
;     -- PLL_TYPE               ; AUTO                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 18867                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                             ;
+-------------------------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                               ;
+----------------------------+---------------------------------------------------------------+
; Name                       ; Value                                                         ;
+----------------------------+---------------------------------------------------------------+
; Number of entity instances ; 2                                                             ;
; Entity Instance            ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                  ;
;     -- lpm_width           ; 16                                                            ;
;     -- LPM_NUMWORDS        ; 256                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                           ;
;     -- USE_EAB             ; ON                                                            ;
; Entity Instance            ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                  ;
;     -- lpm_width           ; 16                                                            ;
;     -- LPM_NUMWORDS        ; 256                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                           ;
;     -- USE_EAB             ; ON                                                            ;
+----------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache_ctrl:uut_cache|rfifo:uut_rfifo"                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache_ctrl:uut_cache|wfifo:uut_wrfifo"                                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Jan 11 13:32:50 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_test -c sdram_test
Info: Found 1 design units, including 1 entities, in source file rfifo.v
    Info: Found entity 1: rfifo
Info: Found 0 design units, including 0 entities, in source file src/sdram/sdr_para.v
Info: Found 1 design units, including 1 entities, in source file src/sdram/sdram_cmd.v
    Info: Found entity 1: sdram_cmd
Info: Found 1 design units, including 1 entities, in source file src/sdram/sdram_ctrl.v
    Info: Found entity 1: sdram_ctrl
Info: Found 1 design units, including 1 entities, in source file src/sdram/sdram_top.v
    Info: Found entity 1: sdram_top
Info: Found 1 design units, including 1 entities, in source file src/sdram/sdram_wr_data.v
    Info: Found entity 1: sdram_wr_data
Info: Found 1 design units, including 1 entities, in source file pll.v
    Info: Found entity 1: pll
Info: Found 1 design units, including 1 entities, in source file src/pll/sys_ctrl.v
    Info: Found entity 1: sys_ctrl
Info: Found 1 design units, including 1 entities, in source file src/cache/cache_ctrl.v
    Info: Found entity 1: cache_ctrl
Info: Found 1 design units, including 1 entities, in source file src/system/system_module.v
    Info: Found entity 1: system_module
Info: Found 1 design units, including 1 entities, in source file wfifo.v
    Info: Found entity 1: wfifo
Info: Elaborating entity "system_module" for the top level hierarchy
Info: Elaborating entity "sys_ctrl" for hierarchy "sys_ctrl:uut_sysctrl"
Info: Elaborating entity "pll" for hierarchy "sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl"
Info: Elaborating entity "altpll" for hierarchy "sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component"
Info: Elaborated megafunction instantiation "sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component"
Info: Instantiated megafunction "sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "9434"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "18867"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info: Found entity 1: pll_altpll
Info: Elaborating entity "pll_altpll" for hierarchy "sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component|pll_altpll:auto_generated"
Info: Elaborating entity "cache_ctrl" for hierarchy "cache_ctrl:uut_cache"
Info: Elaborating entity "wfifo" for hierarchy "cache_ctrl:uut_cache|wfifo:uut_wrfifo"
Info: Elaborating entity "scfifo" for hierarchy "cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component"
Info: Instantiated megafunction "cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_s231.tdf
    Info: Found entity 1: scfifo_s231
Info: Elaborating entity "scfifo_s231" for hierarchy "cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq21.tdf
    Info: Found entity 1: a_dpfifo_fq21
Info: Elaborating entity "a_dpfifo_fq21" for hierarchy "cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf
    Info: Found entity 1: a_fefifo_08f
Info: Elaborating entity "a_fefifo_08f" for hierarchy "cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|a_fefifo_08f:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_6n7.tdf
    Info: Found entity 1: cntr_6n7
Info: Elaborating entity "cntr_6n7" for hierarchy "cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|a_fefifo_08f:fifo_state|cntr_6n7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_1611.tdf
    Info: Found entity 1: dpram_1611
Info: Elaborating entity "dpram_1611" for hierarchy "cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h2k1.tdf
    Info: Found entity 1: altsyncram_h2k1
Info: Elaborating entity "altsyncram_h2k1" for hierarchy "cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_qmb.tdf
    Info: Found entity 1: cntr_qmb
Info: Elaborating entity "cntr_qmb" for hierarchy "cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:rd_ptr_count"
Info: Elaborating entity "rfifo" for hierarchy "cache_ctrl:uut_cache|rfifo:uut_rfifo"
Info: Elaborating entity "scfifo" for hierarchy "cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component"
Info: Instantiated megafunction "cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_uv21.tdf
    Info: Found entity 1: scfifo_uv21
Info: Elaborating entity "scfifo_uv21" for hierarchy "cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_hn21.tdf
    Info: Found entity 1: a_dpfifo_hn21
Info: Elaborating entity "a_dpfifo_hn21" for hierarchy "cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_21e1.tdf
    Info: Found entity 1: altsyncram_21e1
Info: Elaborating entity "altsyncram_21e1" for hierarchy "cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_cr8.tdf
    Info: Found entity 1: cmpr_cr8
Info: Elaborating entity "cmpr_cr8" for hierarchy "cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cmpr_cr8:almost_full_comparer"
Info: Elaborating entity "cmpr_cr8" for hierarchy "cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cmpr_cr8:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_n8b.tdf
    Info: Found entity 1: cntr_n8b
Info: Elaborating entity "cntr_n8b" for hierarchy "cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_n8b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_497.tdf
    Info: Found entity 1: cntr_497
Info: Elaborating entity "cntr_497" for hierarchy "cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_o8b.tdf
    Info: Found entity 1: cntr_o8b
Info: Elaborating entity "cntr_o8b" for hierarchy "cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr"
Info: Elaborating entity "sdram_top" for hierarchy "sdram_top:uut_sdramtop"
Info: Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:uut_sdramtop|sdram_ctrl:module_001"
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(219): all case item expressions in this case statement are onehot
Info: Elaborating entity "sdram_cmd" for hierarchy "sdram_top:uut_sdramtop|sdram_cmd:module_002"
Info: Elaborating entity "sdram_wr_data" for hierarchy "sdram_top:uut_sdramtop|sdram_wr_data:module_003"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Timing-Driven Synthesis is running
Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~4" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~5" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~6" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~7" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~5" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~6" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~7" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~8" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~9" lost all its fanouts during netlist optimizations.
Info: Implemented 643 device resources after synthesis - the final resource count might be different
    Info: Implemented 18 input pins
    Info: Implemented 39 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 537 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Wed Jan 11 13:32:54 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


