<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <export preferredWidth="221" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="287" />
   <clocksource preferredWidth="287" />
   <frequency preferredWidth="270" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library,Project,Library/Embedded Processors,Library/Memories and Memory Controllers" />
 <window width="1296" height="1000" x="-8" y="-8" />
 <hdlexample language="VERILOG" />
</preferences>
