5 18 1fda1 5 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude7.1.vcd) 2 -o (exclude7.1.cdd) 2 -v (exclude7.1.v) 1 -ep 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude7.1.v 10 35 1 
2 1 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 12 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 12 7000a 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 exclude7.1.v 14 22 1 
2 2 15 15 15 50008 1 0 21004 0 0 1 16 0 0
2 3 15 15 15 10001 0 1 1410 0 0 1 1 a
2 4 15 15 15 10008 1 37 16 2 3
2 5 16 16 16 20002 1 0 1008 0 0 32 48 5 0
2 6 16 16 16 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 17 17 17 90009 1 1 1008 0 0 1 1 c
2 8 17 17 17 50005 1 1 1004 0 0 1 1 b
2 9 17 17 17 50009 1 9 1088 7 8 1 18 0 1 0 1 0 0
2 10 17 17 17 10001 0 1 1410 0 0 1 1 a
2 11 17 17 17 10009 1 37 1a 9 10
2 12 18 18 18 20002 1 0 1008 0 0 32 48 5 0
2 13 18 18 18 10002 2 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 20 20 20 90009 1 1 3008 0 0 1 1 c
2 15 20 20 20 50005 1 1 3004 0 0 1 1 b
2 16 20 20 20 50009 1 8 3084 14 15 1 18 0 1 1 0 0 0
2 17 20 20 20 10001 0 1 3410 0 0 1 1 a
2 18 20 20 20 10009 1 37 2016 16 17
4 4 11 6 6 4
4 6 0 11 0 4
4 11 0 13 13 4
4 13 0 18 0 4
4 18 20 0 0 4
3 1 main.u$1 "main.u$1" 0 exclude7.1.v 24 33 1 
