# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Lab_2/ModelSim_Proj/Arithmetic_Logic_Unit/Arithmetic_Logic_Unit_TB.mpf}
# Loading project Arithmetic_Logic_Unit_TB
vsim -gui work.Arithmetic_Logic_Unit_tb
# vsim -gui work.Arithmetic_Logic_Unit_tb 
# Start time: 09:03:33 on Apr 25,2022
# Loading sv_std.std
# Loading work.Arithmetic_Logic_Unit_tb
# Loading work.Arithmetic_Logic_Unit
add wave -position insertpoint  \
sim:/Arithmetic_Logic_Unit_tb/in_A \
sim:/Arithmetic_Logic_Unit_tb/in_B \
sim:/Arithmetic_Logic_Unit_tb/in_F \
sim:/Arithmetic_Logic_Unit_tb/out_C \
sim:/Arithmetic_Logic_Unit_tb/out_flags
run -all
# At 0 ns << Starting the Simulation >>
# At 300 ns
# << Simulation finishes with 0 output mismatch(es) >>
# ** Note: $finish    : C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Lab_2/ModelSim_Proj/Arithmetic_Logic_Unit/Arithmetic_Logic_Unit_tb.sv(71)
#    Time: 300 ns  Iteration: 0  Instance: /Arithmetic_Logic_Unit_tb
# 1
# Break in Module Arithmetic_Logic_Unit_tb at C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Lab_2/ModelSim_Proj/Arithmetic_Logic_Unit/Arithmetic_Logic_Unit_tb.sv line 71
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Minh/OneDrive - RMIT University/Advanced_Digital_Design_1_2022A/EEET2475_s3818343_s3804791_Lab_2/ModelSim_Proj/Arithmetic_Logic_Unit/wave.do}
# End time: 09:04:28 on Apr 25,2022, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
