# This file is auto-generated.
# It is used by make_qii_design.tcl and make_sim_design.tcl, and
# is not intended to be executed directly.

set ed_params(EMIF_MODULE_NAME)           "emif_io96b_lpddr4"
set ed_params(EMIF_NAME)                  "emif_io96b_lpddr4_0"
set ed_params(DEFAULT_DEVICE)             "A5ED065BB32AE6SR0"
set ed_params(SYNTH_QSYS_NAME)            "ed_synth"
set ed_params(SIM_QSYS_NAME)              "ed_sim"
set ed_params(TMP_SYNTH_QSYS_PATH)        "C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/ed_synth.qsys"
set ed_params(TMP_SYNTH_BCM_QSYS_PATH)    "C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/ed_synth_bcm.qsys"
set ed_params(TMP_SIM_QSYS_PATH)          "C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/ed_sim.qsys"
set ed_params(NOC_INIT_NAME)              "noc_init"
set ed_params(NOC_INIT_LITE_NAME)         "noc_init_lite"
set ed_params(NOC_CTRL_NAME)              "noc_ctrl"
set ed_params(NOC_GROUP_NAME)             "noc_group_0"
set ed_params(TG_PROGRAM)                 "emif_tg_emulation_inf"
set ed_params(tech_features.protocol) "LPDDR4"
set ed_params(tech_features.max_banks) "2"
set ed_params(tech_features.max_channels) "4"
set ed_params(tech_features.support_oob_ecc) "false"
set ed_params(tech_features.support_x40) "false"
set ed_params(tech_features.clk_div_mem_phy) "2"
set ed_params(tech_features.clk_div_mem_core) "8"
set ed_params(tech_features.clk_div_vco_mem) "1"
set ed_params(tech_features.max_fsp) "1"
set ed_params(tech_features.is_dimm) "false"
set ed_params(tech_features.is_lockstep) "false"
set ed_params(tech_features.supported_family) "fp sm smp fmm"
set ed_params(device_features.family) "sm"
set ed_params(device_features.opn) "A5ED065BB32AE6SR0"
set ed_params(device_features.iobank) "IO96B"
set ed_params(device_features.speedgrade) "6"
set ed_params(device_features.sg_bucket) "3"
set ed_params(device_features.hydra_fmax) "220"
set ed_params(device_features.is_fp8_reva) "0"
set ed_params(device_features.is_io96_revb) "0"
set ed_params(device_features.is_io96_revb1) "0"
set ed_params(device_features.noc_supported) "0"
set ed_params(device_features.x40_supported) "0"
set ed_params(device_features.show_hps_slim_cfg) "1"
set ed_params(device_features.show_hps_4x16_cfg) "1"
set ed_params(device_features.hide_hps_dual_io_cfg) "0"
set mem_model_params(MEM_NUM_CHANNELS)  "1"
set mem_model_params(MEM_CS_WIDTH)  "1"
set mem_model_params(MEM_NUM_RANKS)  "1"
set mem_model_params(MEM_CKE_WIDTH)  "1"
set mem_model_params(MEM_CK_C_WIDTH)  "1"
set mem_model_params(MEM_CK_T_WIDTH)  "1"
set mem_model_params(MEM_BA_WIDTH)  "3"
set mem_model_params(MEM_ROW_ADDR_WIDTH)  "17"
set mem_model_params(MEM_COL_ADDR_WIDTH)  "10"
set mem_model_params(MEM_DQ_WIDTH)  "32"
set mem_model_params(MEM_CA_WIDTH)  "6"
set mem_model_params(MEM_DMI_WIDTH)  "4"
set mem_model_params(MEM_DQS_C_WIDTH)  "4"
set mem_model_params(MEM_DQS_T_WIDTH)  "4"
set mem_model_params(MEM_RESET_N_WIDTH)  "1"
set mem_model_params(MEM_CL_CYC)  "14"
set mem_model_params(MEM_CWL_CYC)  "12"
set mem_model_params(MEM_RD_POSTAMBLE_CYC)  "0"
set mem_model_params(MEM_WR_POSTAMBLE_CYC)  "0"
set mem_model_params(MEM_TSR_NS)  "15.0"
set mem_model_params(MEM_TRFCAB_NS)  "380.0"
set mem_model_params(MEM_TRFCPB_NS)  "190.0"
set mem_model_params(MEM_TXSR_NS)  "387.5"
set mem_model_params(MEM_TXP_NS)  "7.5"
set mem_model_params(MEM_TCCD_NS)  "10.0"
set mem_model_params(MEM_TRTP_NS)  "10.0"
set mem_model_params(MEM_TRCD_NS)  "18.0"
set mem_model_params(MEM_TRPPB_NS)  "18.0"
set mem_model_params(MEM_TRPAB_NS)  "21.0"
set mem_model_params(MEM_TRAS_NS)  "42.0"
set mem_model_params(MEM_TWR_NS)  "18.0"
set mem_model_params(MEM_TWTR_NS)  "10.0"
set mem_model_params(MEM_TRRD_NS)  "10.0"
set mem_model_params(MEM_TPPD_CYC)  "4.0"
set mem_model_params(MEM_TFAW_NS)  "40.0"
set mem_model_params(MEM_TRC_NS)  "63.0"
set mem_model_params(MEM_TREFW_NS)  "3.2E7"
set mem_model_params(MEM_MINNUMREFSREQ)  "8192.0"
set mem_model_params(MEM_TREFI_NS)  "3906.0"
set mem_model_params(MEM_TCKE_NS)  "7.5"
set mem_model_params(MEM_TCMDCKE_NS)  "3.75"
set mem_model_params(MEM_TCKELCK_NS)  "6.25"
set mem_model_params(MEM_TCSCKE_NS)  "1.75"
set mem_model_params(MEM_TCKCKEH_NS)  "3.75"
set mem_model_params(MEM_TCSCKEH_NS)  "1.75"
set mem_model_params(MEM_TMRWCKEL_NS)  "14.0"
set mem_model_params(MEM_TZQCKE_NS)  "3.75"
set mem_model_params(MEM_TMRR_NS)  "10.0"
set mem_model_params(MEM_TMRW_NS)  "13.0"
set mem_model_params(MEM_TMRD_NS)  "14.0"
set mem_model_params(MEM_TESCKE_NS)  "3.75"
set mem_model_params(MEM_TZQCAL_NS)  "1000.0"
set mem_model_params(MEM_TZQLAT_NS)  "30.0"
set mem_model_params(MEM_TDQSCK_MAX_NS)  "3.5"
set mem_model_params(MEM_TDQSCK_MIN_NS)  "1.5"
set mem_model_params(MEM_TCKCKEL_NS)  "6.0"
set mem_model_params(MEM_TCKELCMD_NS)  "6.0"
set mem_model_params(MEM_TCKEHCMD_NS)  "7.5"
set ip_params(SYSINFO_BOARD) "Agilex 5 FPGA E-Series 065B Premium Development Kit DK-A5E065BB32AES1"
set ip_params(SYSINFO_BOARD_TRAIT) ""
set ip_params(SYSINFO_DEVICE) "A5ED065BB32AE6SR0"
set ip_params(SYSINFO_DEVICE_FAMILY) "Agilex 5"
set ip_params(SYSINFO_DEVICE_SPEEDGRADE) "6"
set ip_params(SYSINFO_DEVICE_DIE_REVISIONS) "MAIN_SM7_REVA"
set ip_params(SYSINFO_DEVICE_TEMPERATURE_GRADE) "EXTENDED"
set ip_params(SYSINFO_DEVICE_POWER_MODEL) "STANDARD_POWER_FIXED"
set ip_params(SYSINFO_SUPPORTS_VID) "0"
set ip_params(SYSINFO_DEVICE_IOBANK_REVISION) "IO96B"
set ip_params(SYSINFO_DEVICE_GROUP) "B"
set ip_params(SYSINFO_DEVICE_BASE_DIE) "SM7"
set ip_params(NUM_IO96_IN_CHIP) "4"
set ip_params(MEM_TECH_IS_X) "false"
set ip_params(MEM_NUM_CHANNELS) "1"
set ip_params(MEM_CHANNEL_DATA_DQ_WIDTH) "32"
set ip_params(MEM_DIE_DENSITY_GBITS) "16"
set ip_params(MEM_CHANNEL_CS_WIDTH) "1"
set ip_params(MEM_OPERATING_FREQ_MHZ_AUTOSET_EN) "true"
set ip_params(MEM_OPERATING_FREQ_MHZ) "800"
set ip_params(CTRL_ECC_INLINE_EN) "false"
set ip_params(CTRL_ECC_AUTOCORRECT_EN) "false"
set ip_params(CTRL_DM_EN) "false"
set ip_params(CTRL_WR_DBI_EN) "false"
set ip_params(CTRL_RD_DBI_EN) "false"
set ip_params(CTRL_PERFORMANCE_PROFILE) "default"
set ip_params(CTRL_SCRAMBLER_EN) "false"
set ip_params(CTRL_AUTO_PRECHARGE_EN) "false"
set ip_params(TURNAROUND_R2W_SAMECS_CYC) "0"
set ip_params(TURNAROUND_R2R_SAMECS_CYC) "0"
set ip_params(TURNAROUND_W2W_SAMECS_CYC) "0"
set ip_params(TURNAROUND_W2R_SAMECS_CYC) "0"
set ip_params(TURNAROUND_R2W_DIFFCS_CYC) "0"
set ip_params(TURNAROUND_R2R_DIFFCS_CYC) "0"
set ip_params(TURNAROUND_W2W_DIFFCS_CYC) "0"
set ip_params(TURNAROUND_W2R_DIFFCS_CYC) "0"
set ip_params(PHY_REFCLK_FREQ_MHZ_AUTOSET_EN) "false"
set ip_params(PHY_REFCLK_ADVANCED_SELECT_EN) "true"
set ip_params(PHY_REFCLK_FREQ_MHZ) "100.0"
set ip_params(MEM_NUM_CHANNELS_PER_IO96) "1"
set ip_params(MEM_NUM_IO96) "1"
set ip_params(PHY_AC_PLACEMENT) "BOT"
set ip_params(PLACEMENT_SCHEMES) "LPDDR4_X32_BOT"
set ip_params(PHY_MAINBAND_ACCESS_MODE_AUTOSET_EN) "true"
set ip_params(PHY_MAINBAND_ACCESS_MODE) "ASYNC"
set ip_params(PHY_SIDEBAND_ACCESS_MODE_AUTOSET_EN) "true"
set ip_params(PHY_SIDEBAND_ACCESS_MODE) "FABRIC"
set ip_params(PHY_SWIZZLE_MAP) "BYTE_SWIZZLE_CH0=3,2,X,X,X,X,1,0; PIN_SWIZZLE_CH0_DQS0=3,2,1,0,5,4,7,6; PIN_SWIZZLE_CH0_DQS1=15,13,14,12,9,8,10,11; PIN_SWIZZLE_CH0_DQS2=16,18,17,19,23,20,22,21; PIN_SWIZZLE_CH0_DQS3=31,30,28,29,25,24,26,27;"
set ip_params(DEBUG_TOOLS_EN) "true"
set ip_params(INSTANCE_ID) "0"
set ip_params(ADV_CAL_ENABLE_MARGIN) "true"
set ip_params(ADV_CAL_ENABLE_REQ) "true"
set ip_params(ADV_CAL_ENABLE_WEQ) "true"
set ip_params(ADV_CAL_ENABLE_RD_DFE) "true"
set ip_params(ADV_CAL_ENABLE_WR_DFE) "true"
set ip_params(MEM_DQ_PER_DQS) "8"
set ip_params(MEM_CS_WIDTH) "1"
set ip_params(MEM_ROW_ADDR_WIDTH) "17"
set ip_params(MEM_CK_WIDTH) "1"
set ip_params(MEM_CKE_WIDTH) "1"
set ip_params(MEM_COL_ADDR_WIDTH) "10"
set ip_params(MEM_CA_WIDTH) "6"
set ip_params(MEM_BANK_ADDR_WIDTH) "3"
set ip_params(MEM_CHANNEL_CAPACITY_GBITS) "32.0"
set ip_params(MEM_CHANNEL_ADDR_NUM_BITS) "35"
set ip_params(AXI4_ADDR_WIDTH) "32"
set ip_params(S0_AXID_WIDTH) "7"
set ip_params(S1_AXID_WIDTH) "6"
set ip_params(S2_AXID_WIDTH) "7"
set ip_params(S3_AXID_WIDTH) "6"
set ip_params(MEM_WLS) "1.0"
set ip_params(MEM_CL_CYC) "14"
set ip_params(MEM_CWL_CYC) "12"
set ip_params(MEM_PER_BANK_REF_EN) "1"
set ip_params(MEM_RD_PREAMBLE_CYC) "0"
set ip_params(MEM_RD_POSTAMBLE_CYC) "0"
set ip_params(MEM_WR_POSTAMBLE_CYC) "0"
set ip_params(MEM_TSR_NS) "15.0"
set ip_params(MEM_TRFCAB_NS) "380.0"
set ip_params(MEM_TRFCPB_NS) "190.0"
set ip_params(MEM_TXSR_NS) "387.5"
set ip_params(MEM_TXP_NS) "7.5"
set ip_params(MEM_TCCD_NS) "10.0"
set ip_params(MEM_TRTP_NS) "10.0"
set ip_params(MEM_TRCD_NS) "18.0"
set ip_params(MEM_TRPPB_NS) "18.0"
set ip_params(MEM_TRPAB_NS) "21.0"
set ip_params(MEM_TRAS_NS) "42.0"
set ip_params(MEM_TWR_NS) "18.0"
set ip_params(MEM_TWTR_NS) "10.0"
set ip_params(MEM_TRRD_NS) "10.0"
set ip_params(MEM_TPPD_CYC) "4.0"
set ip_params(MEM_TFAW_NS) "40.0"
set ip_params(MEM_TRC_NS) "63.0"
set ip_params(MEM_TREFW_NS) "3.2E7"
set ip_params(MEM_MINNUMREFSREQ) "8192.0"
set ip_params(MEM_TREFI_NS) "3906.0"
set ip_params(MEM_TCKE_NS) "7.5"
set ip_params(MEM_TCMDCKE_NS) "3.75"
set ip_params(MEM_TCKELCK_NS) "6.25"
set ip_params(MEM_TCSCKE_NS) "1.75"
set ip_params(MEM_TCKCKEH_NS) "3.75"
set ip_params(MEM_TCSCKEH_NS) "1.75"
set ip_params(MEM_TMRWCKEL_NS) "14.0"
set ip_params(MEM_TZQCKE_NS) "3.75"
set ip_params(MEM_TMRR_NS) "10.0"
set ip_params(MEM_TMRW_NS) "13.0"
set ip_params(MEM_TMRD_NS) "14.0"
set ip_params(MEM_TESCKE_NS) "3.75"
set ip_params(MEM_TZQCAL_NS) "1000.0"
set ip_params(MEM_TZQLAT_NS) "30.0"
set ip_params(MEM_TDQSCK_MAX_NS) "3.5"
set ip_params(MEM_TDQSCK_MIN_NS) "1.5"
set ip_params(MEM_TCKCKEL_NS) "6.0"
set ip_params(MEM_TCKELCMD_NS) "6.0"
set ip_params(MEM_TCKEHCMD_NS) "7.5"
set ip_params(JEDEC_OVERRIDE_TABLE_PARAM_NAME) "MEM_TRFCAB_NS MEM_TRFCPB_NS MEM_TCCD_NS MEM_TREFI_NS MEM_TCKELCK_NS MEM_TMRR_NS"
set ip_params(DIAG_EXTRA_PARAMETERS) ""
set ip_params(DIAG_FORCE_SLIM_EN) "false"
set ip_params(DIAG_HMC_ADDR_SWAP_EN) "false"
set ip_params(IS_HPS) "false"
set ip_params(EMIF_INST_NAME) ""
set ip_params(EX_DESIGN_HDL_FORMAT) "VERILOG"
set ip_params(EX_DESIGN_GEN_SYNTH) "true"
set ip_params(EX_DESIGN_GEN_SIM) "true"
set ip_params(EX_DESIGN_GEN_CDC) "false"
set ip_params(EX_DESIGN_USER_PLL_OUTPUT_FREQ_MHZ_AUTOSET_EN) "true"
set ip_params(EX_DESIGN_USER_PLL_OUTPUT_FREQ_MHZ) "220.0"
set ip_params(EX_DESIGN_USER_PLL_REFCLK_FREQ_MHZ) "100.0"
set ip_params(EX_DESIGN_NOC_PLL_REFCLK_FREQ_MHZ) "100"
set ip_params(EX_DESIGN_TG_CSR_ACCESS_MODE) "JTAG"
set ip_params(EX_DESIGN_TG_PROGRAM) "INFINITE"
set ip_params(EX_DESIGN_PMON_CH0_EN) "false"
set ip_params(EX_DESIGN_PMON_CH1_EN) "false"
set ip_params(EX_DESIGN_PMON_CH2_EN) "false"
set ip_params(EX_DESIGN_PMON_CH3_EN) "false"
set ip_params(EX_DESIGN_PMON_INTERNAL_JAMB_EN) "true"
set ip_params(EX_DESIGN_PMON_EN) "false"
set ip_params(PHY_TERM_X_R_S_AC_OUTPUT_OHM) "SERIES_40_OHM_CAL"
set ip_params(PHY_TERM_X_R_S_CS_OUTPUT_OHM) "SERIES_40_OHM_CAL"
set ip_params(PHY_TERM_X_R_S_CK_OUTPUT_OHM) "SERIES_40_OHM_CAL"
set ip_params(PHY_TERM_X_DQ_IO_STD_TYPE) "LVSTL"
set ip_params(PHY_TERM_X_R_S_DQ_OUTPUT_OHM) "SERIES_40_OHM_CAL"
set ip_params(PHY_TERM_X_DQ_SLEW_RATE) "FASTEST"
set ip_params(PHY_TERM_X_R_T_DQ_INPUT_OHM) "RT_50_OHM_CAL"
set ip_params(PHY_TERM_X_DQ_VREF) "17.5"
set ip_params(PHY_TERM_X_DQS_IO_STD_TYPE) "DF_LVSTL"
set ip_params(PHY_TERM_X_R_T_REFCLK_INPUT_OHM) "RT_DIFF"
set ip_params(PHY_TERM_X_AC_OUTPUT_IO_STD_TYPE) "LVSTL"
set ip_params(PHY_TERM_X_CK_OUTPUT_IO_STD_TYPE) "DF_LVSTL"
set ip_params(PHY_TERM_X_CS_OUTPUT_IO_STD_TYPE) "LVSTL"
set ip_params(PHY_TERM_X_GPIO_IO_STD_TYPE) "LVCMOS"
set ip_params(PHY_TERM_X_R_T_GPIO_INPUT_OHM) "RT_OFF"
set ip_params(PHY_TERM_X_REFCLK_IO_STD_TYPE) "TRUE_DIFF"
set ip_params(MEM_ODT_DQ_X_TGT_WR) "5"
set ip_params(MEM_ODT_DQ_X_IDLE) "off"
set ip_params(MEM_ODT_DQ_X_RON) "6"
set ip_params(MEM_VREF_DQ_X_RANGE) "1"
set ip_params(MEM_VREF_DQ_X_VALUE) "18.0"
set ip_params(MEM_ODT_CA_X_CA_COMM) "3"
set ip_params(MEM_ODT_CA_X_CA_ENABLE) "true"
set ip_params(MEM_ODT_CA_X_CS_ENABLE) "true"
set ip_params(MEM_ODT_CA_X_CK_ENABLE) "true"
set ip_params(MEM_VREF_CA_X_CA_RANGE) "2"
set ip_params(MEM_VREF_CA_X_CA_VALUE) "27.2"
set ip_params(MEM_DQ_VREF) "20"
set ip_params(MEM_CA_VREF) "13"
set ip_params(ANALOG_PARAM_DERIVATION_PARAM_NAME) ""
