#open_project sub10_syn_pipe_cbe
open_project sub10

add_files sub10.cpp
add_files -tb sub10.cpp

set_top sub10

open_solution -reset solution
set_part zynq
create_clock -period 5

set_directive_interface -mode ap_ctrl_none sub10
set_directive_interface -mode ap_hs sub10 io_cmd
set_directive_interface -mode ap_hs sub10 io_resp

csim_design
csynth_design
#cosim_design -rtl verilog -tool modelsim 

exit
