VERILOG_SOURCES += $(SPINALROOT)/InternalClockTester.v
TOPLEVEL=InternalClockTester
MODULE=InternalClockTester

include ../common/Makefile.sim