[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/AaFirstTest/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/AaFirstTest/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/AaFirstTest/dut.sv".
AST_DEBUG_BEGIN
Count: 32
LIB: work
FILE: ${SURELOG_DIR}/tests/AaFirstTest/dut.sv
n<> u<31> t<Top_level_rule> c<1> l<3:1> el<8:1>
  n<> u<1> t<Null_rule> p<31> s<30> l<3:1> el<3:1>
  n<> u<30> t<Source_text> p<31> c<29> l<3:1> el<7:10>
    n<> u<29> t<Description> p<30> c<28> l<3:1> el<7:10>
      n<> u<28> t<Module_declaration> p<29> c<13> l<3:1> el<7:10>
        n<> u<13> t<Module_ansi_header> p<28> c<2> s<26> l<3:1> el<3:27>
          n<module> u<2> t<Module_keyword> p<13> s<3> l<3:1> el<3:7>
          n<top> u<3> t<STRING_CONST> p<13> s<12> l<3:8> el<3:11>
          n<> u<12> t<List_of_port_declarations> p<13> c<11> l<3:11> el<3:26>
            n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<3:12> el<3:25>
              n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<3:12> el<3:23>
                n<> u<4> t<PortDir_Inp> p<9> s<8> l<3:12> el<3:17>
                n<> u<8> t<Net_port_type> p<9> c<7> l<3:18> el<3:23>
                  n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<3:18> el<3:23>
                    n<> u<6> t<Data_type> p<7> c<5> l<3:18> el<3:23>
                      n<> u<5> t<IntVec_TypeLogic> p<6> l<3:18> el<3:23>
              n<a> u<10> t<STRING_CONST> p<11> l<3:24> el<3:25>
        n<> u<26> t<Non_port_module_item> p<28> c<25> s<27> l<5:3> el<5:16>
          n<> u<25> t<Module_or_generate_item> p<26> c<24> l<5:3> el<5:16>
            n<> u<24> t<Module_instantiation> p<25> c<14> l<5:3> el<5:16>
              n<bottom> u<14> t<STRING_CONST> p<24> s<23> l<5:3> el<5:9>
              n<> u<23> t<Hierarchical_instance> p<24> c<16> l<5:10> el<5:15>
                n<> u<16> t<Name_of_instance> p<23> c<15> s<22> l<5:10> el<5:11>
                  n<b> u<15> t<STRING_CONST> p<16> l<5:10> el<5:11>
                n<> u<22> t<List_of_port_connections> p<23> c<21> l<5:13> el<5:14>
                  n<> u<21> t<Ordered_port_connection> p<22> c<20> l<5:13> el<5:14>
                    n<> u<20> t<Expression> p<21> c<19> l<5:13> el<5:14>
                      n<> u<19> t<Primary> p<20> c<18> l<5:13> el<5:14>
                        n<> u<18> t<Primary_literal> p<19> c<17> l<5:13> el<5:14>
                          n<a> u<17> t<STRING_CONST> p<18> l<5:13> el<5:14>
        n<> u<27> t<ENDMODULE> p<28> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/AaFirstTest/dut.sv:3:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/AaFirstTest/dut.sv:3:1: Compile module "work@top".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              8
ClassTypespec                                          1
ClassVar                                               1
Constant                                               5
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EnumVar                                                1
Function                                               9
IODecl                                                11
IntTypespec                                            9
IntVar                                                 4
LogicNet                                               1
LogicTypespec                                          2
LogicVar                                               1
Module                                                 1
ModuleTypespec                                         1
Package                                                1
Port                                                   2
RefModule                                              1
RefObj                                                 1
RefTypespec                                           13
Task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/AaFirstTest/slpp_unit/surelog.uhdm ...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
