Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jul 31 05:19:06 2021
| Host         : DESKTOP-ILOVGO9 running 64-bit major release  (build 9200)
| Command      : report_drc -file softMC_top_drc_routed.rpt -pb softMC_top_drc_routed.pb -rpx softMC_top_drc_routed.rpx
| Design       : softMC_top
| Device       : xcvu095-ffvb2104-2-e
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+------------------------------------+------------+
| Rule        | Severity | Description                        | Violations |
+-------------+----------+------------------------------------+------------+
| RTSTAT-10   | Warning  | No routable loads                  | 1          |
| PORTPROP-10 | Advisory | Incorrect IOStandard on MCAP reset | 1          |
+-------------+----------+------------------------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
146 net(s) have no routable loads. The problem bus(es) and/or net(s) are u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12],
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13],
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14],
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15],
u_ddr4_0/inst/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_phy_rdy_low/SYNC[2].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1],
u_ddr4_0/inst/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg[1]
 (the first 15 of 139 listed).
Related violations: <none>

PORTPROP-10#1 Advisory
Incorrect IOStandard on MCAP reset  
The PCI Express reset pin pci_rst_n is driven by an IOB with a 1.2V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  Your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.2V at the FPGA pin.
Related violations: <none>


