{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691633626715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691633626723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 03:13:46 2023 " "Processing started: Thu Aug 10 03:13:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691633626723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691633626723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Synchroniser -c Synchroniser " "Command: quartus_map --read_settings_files=on --write_settings_files=off Synchroniser -c Synchroniser" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691633626724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691633627598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691633627598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetsynchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file resetsynchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 ResetSynchroniser " "Found entity 1: ResetSynchroniser" {  } { { "ResetSynchroniser.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Unit2-el22mt/2-P-Synchroniser/ResetSynchroniser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691633641055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691633641055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsynchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitsynchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitSynchroniser " "Found entity 1: NBitSynchroniser" {  } { { "NBitSynchroniser.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Unit2-el22mt/2-P-Synchroniser/NBitSynchroniser.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691633641067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691633641067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsynchroniser_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitsynchroniser_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitSynchroniser_TB " "Found entity 1: NBitSynchroniser_TB" {  } { { "NBitSynchroniser_TB.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Unit2-el22mt/2-P-Synchroniser/NBitSynchroniser_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691633641087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691633641087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetsynchroniser_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file resetsynchroniser_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ResetSynchroniser_TB " "Found entity 1: ResetSynchroniser_TB" {  } { { "ResetSynchroniser_TB.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Unit2-el22mt/2-P-Synchroniser/ResetSynchroniser_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691633641114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691633641114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ResetSynchroniser " "Elaborating entity \"ResetSynchroniser\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691633641195 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "resetSync\[3\] resetSync\[3\]~_emulated resetSync\[3\]~1 " "Register \"resetSync\[3\]\" is converted into an equivalent circuit using register \"resetSync\[3\]~_emulated\" and latch \"resetSync\[3\]~1\"" {  } { { "ResetSynchroniser.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Unit2-el22mt/2-P-Synchroniser/ResetSynchroniser.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1691633642320 "|ResetSynchroniser|resetSync[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "resetSync\[2\] resetSync\[2\]~_emulated resetSync\[2\]~5 " "Register \"resetSync\[2\]\" is converted into an equivalent circuit using register \"resetSync\[2\]~_emulated\" and latch \"resetSync\[2\]~5\"" {  } { { "ResetSynchroniser.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Unit2-el22mt/2-P-Synchroniser/ResetSynchroniser.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1691633642320 "|ResetSynchroniser|resetSync[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "resetSync\[1\] resetSync\[1\]~_emulated resetSync\[1\]~9 " "Register \"resetSync\[1\]\" is converted into an equivalent circuit using register \"resetSync\[1\]~_emulated\" and latch \"resetSync\[1\]~9\"" {  } { { "ResetSynchroniser.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Unit2-el22mt/2-P-Synchroniser/ResetSynchroniser.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1691633642320 "|ResetSynchroniser|resetSync[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1691633642320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691633642452 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "resetSync\[0\] High " "Register resetSync\[0\] will power up to High" {  } { { "ResetSynchroniser.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Unit2-el22mt/2-P-Synchroniser/ResetSynchroniser.v" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1691633642835 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1691633642835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691633643390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691633643390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691633643530 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691633643530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691633643530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691633643530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691633643563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 03:14:03 2023 " "Processing ended: Thu Aug 10 03:14:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691633643563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691633643563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691633643563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691633643563 ""}
