    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Rx_1__0__MASK EQU 0x04
Rx_1__0__PC EQU CYREG_PRT2_PC2
Rx_1__0__PORT EQU 2
Rx_1__0__SHIFT EQU 2
Rx_1__AG EQU CYREG_PRT2_AG
Rx_1__AMUX EQU CYREG_PRT2_AMUX
Rx_1__BIE EQU CYREG_PRT2_BIE
Rx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_1__BYP EQU CYREG_PRT2_BYP
Rx_1__CTL EQU CYREG_PRT2_CTL
Rx_1__DM0 EQU CYREG_PRT2_DM0
Rx_1__DM1 EQU CYREG_PRT2_DM1
Rx_1__DM2 EQU CYREG_PRT2_DM2
Rx_1__DR EQU CYREG_PRT2_DR
Rx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_1__MASK EQU 0x04
Rx_1__PORT EQU 2
Rx_1__PRT EQU CYREG_PRT2_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_1__PS EQU CYREG_PRT2_PS
Rx_1__SHIFT EQU 2
Rx_1__SLW EQU CYREG_PRT2_SLW

; chA1
chA1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
chA1__0__MASK EQU 0x02
chA1__0__PC EQU CYREG_PRT0_PC1
chA1__0__PORT EQU 0
chA1__0__SHIFT EQU 1
chA1__AG EQU CYREG_PRT0_AG
chA1__AMUX EQU CYREG_PRT0_AMUX
chA1__BIE EQU CYREG_PRT0_BIE
chA1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
chA1__BYP EQU CYREG_PRT0_BYP
chA1__CTL EQU CYREG_PRT0_CTL
chA1__DM0 EQU CYREG_PRT0_DM0
chA1__DM1 EQU CYREG_PRT0_DM1
chA1__DM2 EQU CYREG_PRT0_DM2
chA1__DR EQU CYREG_PRT0_DR
chA1__INP_DIS EQU CYREG_PRT0_INP_DIS
chA1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
chA1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
chA1__LCD_EN EQU CYREG_PRT0_LCD_EN
chA1__MASK EQU 0x02
chA1__PORT EQU 0
chA1__PRT EQU CYREG_PRT0_PRT
chA1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
chA1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
chA1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
chA1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
chA1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
chA1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
chA1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
chA1__PS EQU CYREG_PRT0_PS
chA1__SHIFT EQU 1
chA1__SLW EQU CYREG_PRT0_SLW

; chA2
chA2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
chA2__0__MASK EQU 0x10
chA2__0__PC EQU CYREG_PRT1_PC4
chA2__0__PORT EQU 1
chA2__0__SHIFT EQU 4
chA2__AG EQU CYREG_PRT1_AG
chA2__AMUX EQU CYREG_PRT1_AMUX
chA2__BIE EQU CYREG_PRT1_BIE
chA2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
chA2__BYP EQU CYREG_PRT1_BYP
chA2__CTL EQU CYREG_PRT1_CTL
chA2__DM0 EQU CYREG_PRT1_DM0
chA2__DM1 EQU CYREG_PRT1_DM1
chA2__DM2 EQU CYREG_PRT1_DM2
chA2__DR EQU CYREG_PRT1_DR
chA2__INP_DIS EQU CYREG_PRT1_INP_DIS
chA2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
chA2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
chA2__LCD_EN EQU CYREG_PRT1_LCD_EN
chA2__MASK EQU 0x10
chA2__PORT EQU 1
chA2__PRT EQU CYREG_PRT1_PRT
chA2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
chA2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
chA2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
chA2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
chA2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
chA2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
chA2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
chA2__PS EQU CYREG_PRT1_PS
chA2__SHIFT EQU 4
chA2__SLW EQU CYREG_PRT1_SLW

; chB1
chB1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
chB1__0__MASK EQU 0x01
chB1__0__PC EQU CYREG_PRT0_PC0
chB1__0__PORT EQU 0
chB1__0__SHIFT EQU 0
chB1__AG EQU CYREG_PRT0_AG
chB1__AMUX EQU CYREG_PRT0_AMUX
chB1__BIE EQU CYREG_PRT0_BIE
chB1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
chB1__BYP EQU CYREG_PRT0_BYP
chB1__CTL EQU CYREG_PRT0_CTL
chB1__DM0 EQU CYREG_PRT0_DM0
chB1__DM1 EQU CYREG_PRT0_DM1
chB1__DM2 EQU CYREG_PRT0_DM2
chB1__DR EQU CYREG_PRT0_DR
chB1__INP_DIS EQU CYREG_PRT0_INP_DIS
chB1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
chB1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
chB1__LCD_EN EQU CYREG_PRT0_LCD_EN
chB1__MASK EQU 0x01
chB1__PORT EQU 0
chB1__PRT EQU CYREG_PRT0_PRT
chB1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
chB1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
chB1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
chB1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
chB1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
chB1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
chB1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
chB1__PS EQU CYREG_PRT0_PS
chB1__SHIFT EQU 0
chB1__SLW EQU CYREG_PRT0_SLW

; chB2
chB2__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
chB2__0__MASK EQU 0x04
chB2__0__PC EQU CYREG_PRT1_PC2
chB2__0__PORT EQU 1
chB2__0__SHIFT EQU 2
chB2__AG EQU CYREG_PRT1_AG
chB2__AMUX EQU CYREG_PRT1_AMUX
chB2__BIE EQU CYREG_PRT1_BIE
chB2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
chB2__BYP EQU CYREG_PRT1_BYP
chB2__CTL EQU CYREG_PRT1_CTL
chB2__DM0 EQU CYREG_PRT1_DM0
chB2__DM1 EQU CYREG_PRT1_DM1
chB2__DM2 EQU CYREG_PRT1_DM2
chB2__DR EQU CYREG_PRT1_DR
chB2__INP_DIS EQU CYREG_PRT1_INP_DIS
chB2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
chB2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
chB2__LCD_EN EQU CYREG_PRT1_LCD_EN
chB2__MASK EQU 0x04
chB2__PORT EQU 1
chB2__PRT EQU CYREG_PRT1_PRT
chB2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
chB2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
chB2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
chB2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
chB2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
chB2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
chB2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
chB2__PS EQU CYREG_PRT1_PS
chB2__SHIFT EQU 2
chB2__SLW EQU CYREG_PRT1_SLW

; PW1_1
PW1_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
PW1_1__0__MASK EQU 0x01
PW1_1__0__PC EQU CYREG_PRT3_PC0
PW1_1__0__PORT EQU 3
PW1_1__0__SHIFT EQU 0
PW1_1__AG EQU CYREG_PRT3_AG
PW1_1__AMUX EQU CYREG_PRT3_AMUX
PW1_1__BIE EQU CYREG_PRT3_BIE
PW1_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PW1_1__BYP EQU CYREG_PRT3_BYP
PW1_1__CTL EQU CYREG_PRT3_CTL
PW1_1__DM0 EQU CYREG_PRT3_DM0
PW1_1__DM1 EQU CYREG_PRT3_DM1
PW1_1__DM2 EQU CYREG_PRT3_DM2
PW1_1__DR EQU CYREG_PRT3_DR
PW1_1__INP_DIS EQU CYREG_PRT3_INP_DIS
PW1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PW1_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PW1_1__LCD_EN EQU CYREG_PRT3_LCD_EN
PW1_1__MASK EQU 0x01
PW1_1__PORT EQU 3
PW1_1__PRT EQU CYREG_PRT3_PRT
PW1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PW1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PW1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PW1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PW1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PW1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PW1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PW1_1__PS EQU CYREG_PRT3_PS
PW1_1__SHIFT EQU 0
PW1_1__SLW EQU CYREG_PRT3_SLW

; PW1_2
PW1_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
PW1_2__0__MASK EQU 0x02
PW1_2__0__PC EQU CYREG_PRT3_PC1
PW1_2__0__PORT EQU 3
PW1_2__0__SHIFT EQU 1
PW1_2__AG EQU CYREG_PRT3_AG
PW1_2__AMUX EQU CYREG_PRT3_AMUX
PW1_2__BIE EQU CYREG_PRT3_BIE
PW1_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PW1_2__BYP EQU CYREG_PRT3_BYP
PW1_2__CTL EQU CYREG_PRT3_CTL
PW1_2__DM0 EQU CYREG_PRT3_DM0
PW1_2__DM1 EQU CYREG_PRT3_DM1
PW1_2__DM2 EQU CYREG_PRT3_DM2
PW1_2__DR EQU CYREG_PRT3_DR
PW1_2__INP_DIS EQU CYREG_PRT3_INP_DIS
PW1_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PW1_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PW1_2__LCD_EN EQU CYREG_PRT3_LCD_EN
PW1_2__MASK EQU 0x02
PW1_2__PORT EQU 3
PW1_2__PRT EQU CYREG_PRT3_PRT
PW1_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PW1_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PW1_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PW1_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PW1_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PW1_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PW1_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PW1_2__PS EQU CYREG_PRT3_PS
PW1_2__SHIFT EQU 1
PW1_2__SLW EQU CYREG_PRT3_SLW

; PW2_1
PW2_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
PW2_1__0__MASK EQU 0x20
PW2_1__0__PC EQU CYREG_PRT2_PC5
PW2_1__0__PORT EQU 2
PW2_1__0__SHIFT EQU 5
PW2_1__AG EQU CYREG_PRT2_AG
PW2_1__AMUX EQU CYREG_PRT2_AMUX
PW2_1__BIE EQU CYREG_PRT2_BIE
PW2_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PW2_1__BYP EQU CYREG_PRT2_BYP
PW2_1__CTL EQU CYREG_PRT2_CTL
PW2_1__DM0 EQU CYREG_PRT2_DM0
PW2_1__DM1 EQU CYREG_PRT2_DM1
PW2_1__DM2 EQU CYREG_PRT2_DM2
PW2_1__DR EQU CYREG_PRT2_DR
PW2_1__INP_DIS EQU CYREG_PRT2_INP_DIS
PW2_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PW2_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PW2_1__LCD_EN EQU CYREG_PRT2_LCD_EN
PW2_1__MASK EQU 0x20
PW2_1__PORT EQU 2
PW2_1__PRT EQU CYREG_PRT2_PRT
PW2_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PW2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PW2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PW2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PW2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PW2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PW2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PW2_1__PS EQU CYREG_PRT2_PS
PW2_1__SHIFT EQU 5
PW2_1__SLW EQU CYREG_PRT2_SLW

; PW2_2
PW2_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
PW2_2__0__MASK EQU 0x40
PW2_2__0__PC EQU CYREG_PRT2_PC6
PW2_2__0__PORT EQU 2
PW2_2__0__SHIFT EQU 6
PW2_2__AG EQU CYREG_PRT2_AG
PW2_2__AMUX EQU CYREG_PRT2_AMUX
PW2_2__BIE EQU CYREG_PRT2_BIE
PW2_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PW2_2__BYP EQU CYREG_PRT2_BYP
PW2_2__CTL EQU CYREG_PRT2_CTL
PW2_2__DM0 EQU CYREG_PRT2_DM0
PW2_2__DM1 EQU CYREG_PRT2_DM1
PW2_2__DM2 EQU CYREG_PRT2_DM2
PW2_2__DR EQU CYREG_PRT2_DR
PW2_2__INP_DIS EQU CYREG_PRT2_INP_DIS
PW2_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PW2_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PW2_2__LCD_EN EQU CYREG_PRT2_LCD_EN
PW2_2__MASK EQU 0x40
PW2_2__PORT EQU 2
PW2_2__PRT EQU CYREG_PRT2_PRT
PW2_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PW2_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PW2_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PW2_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PW2_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PW2_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PW2_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PW2_2__PS EQU CYREG_PRT2_PS
PW2_2__SHIFT EQU 6
PW2_2__SLW EQU CYREG_PRT2_SLW

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB11_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB11_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB11_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB11_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB11_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB11_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

; PWM_2_PWMUDB
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_2_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x20
isr_1__INTC_NUMBER EQU 5
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_2
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x40
isr_2__INTC_NUMBER EQU 6
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_3
isr_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_3__INTC_MASK EQU 0x80
isr_3__INTC_NUMBER EQU 7
isr_3__INTC_PRIOR_NUM EQU 7
isr_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x04
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x10
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x10

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Sensor1
Sensor1__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Sensor1__0__MASK EQU 0x20
Sensor1__0__PC EQU CYREG_PRT1_PC5
Sensor1__0__PORT EQU 1
Sensor1__0__SHIFT EQU 5
Sensor1__AG EQU CYREG_PRT1_AG
Sensor1__AMUX EQU CYREG_PRT1_AMUX
Sensor1__BIE EQU CYREG_PRT1_BIE
Sensor1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sensor1__BYP EQU CYREG_PRT1_BYP
Sensor1__CTL EQU CYREG_PRT1_CTL
Sensor1__DM0 EQU CYREG_PRT1_DM0
Sensor1__DM1 EQU CYREG_PRT1_DM1
Sensor1__DM2 EQU CYREG_PRT1_DM2
Sensor1__DR EQU CYREG_PRT1_DR
Sensor1__INP_DIS EQU CYREG_PRT1_INP_DIS
Sensor1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sensor1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sensor1__LCD_EN EQU CYREG_PRT1_LCD_EN
Sensor1__MASK EQU 0x20
Sensor1__PORT EQU 1
Sensor1__PRT EQU CYREG_PRT1_PRT
Sensor1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sensor1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sensor1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sensor1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sensor1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sensor1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sensor1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sensor1__PS EQU CYREG_PRT1_PS
Sensor1__SHIFT EQU 5
Sensor1__SLW EQU CYREG_PRT1_SLW

; Sensor2
Sensor2__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Sensor2__0__MASK EQU 0x40
Sensor2__0__PC EQU CYREG_PRT1_PC6
Sensor2__0__PORT EQU 1
Sensor2__0__SHIFT EQU 6
Sensor2__AG EQU CYREG_PRT1_AG
Sensor2__AMUX EQU CYREG_PRT1_AMUX
Sensor2__BIE EQU CYREG_PRT1_BIE
Sensor2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sensor2__BYP EQU CYREG_PRT1_BYP
Sensor2__CTL EQU CYREG_PRT1_CTL
Sensor2__DM0 EQU CYREG_PRT1_DM0
Sensor2__DM1 EQU CYREG_PRT1_DM1
Sensor2__DM2 EQU CYREG_PRT1_DM2
Sensor2__DR EQU CYREG_PRT1_DR
Sensor2__INP_DIS EQU CYREG_PRT1_INP_DIS
Sensor2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sensor2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sensor2__LCD_EN EQU CYREG_PRT1_LCD_EN
Sensor2__MASK EQU 0x40
Sensor2__PORT EQU 1
Sensor2__PRT EQU CYREG_PRT1_PRT
Sensor2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sensor2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sensor2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sensor2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sensor2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sensor2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sensor2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sensor2__PS EQU CYREG_PRT1_PS
Sensor2__SHIFT EQU 6
Sensor2__SLW EQU CYREG_PRT1_SLW

; Sensor3
Sensor3__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Sensor3__0__MASK EQU 0x80
Sensor3__0__PC EQU CYREG_PRT1_PC7
Sensor3__0__PORT EQU 1
Sensor3__0__SHIFT EQU 7
Sensor3__AG EQU CYREG_PRT1_AG
Sensor3__AMUX EQU CYREG_PRT1_AMUX
Sensor3__BIE EQU CYREG_PRT1_BIE
Sensor3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sensor3__BYP EQU CYREG_PRT1_BYP
Sensor3__CTL EQU CYREG_PRT1_CTL
Sensor3__DM0 EQU CYREG_PRT1_DM0
Sensor3__DM1 EQU CYREG_PRT1_DM1
Sensor3__DM2 EQU CYREG_PRT1_DM2
Sensor3__DR EQU CYREG_PRT1_DR
Sensor3__INP_DIS EQU CYREG_PRT1_INP_DIS
Sensor3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sensor3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sensor3__LCD_EN EQU CYREG_PRT1_LCD_EN
Sensor3__MASK EQU 0x80
Sensor3__PORT EQU 1
Sensor3__PRT EQU CYREG_PRT1_PRT
Sensor3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sensor3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sensor3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sensor3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sensor3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sensor3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sensor3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sensor3__PS EQU CYREG_PRT1_PS
Sensor3__SHIFT EQU 7
Sensor3__SLW EQU CYREG_PRT1_SLW

; Sensor4
Sensor4__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Sensor4__0__MASK EQU 0x80
Sensor4__0__PC EQU CYREG_PRT0_PC7
Sensor4__0__PORT EQU 0
Sensor4__0__SHIFT EQU 7
Sensor4__AG EQU CYREG_PRT0_AG
Sensor4__AMUX EQU CYREG_PRT0_AMUX
Sensor4__BIE EQU CYREG_PRT0_BIE
Sensor4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sensor4__BYP EQU CYREG_PRT0_BYP
Sensor4__CTL EQU CYREG_PRT0_CTL
Sensor4__DM0 EQU CYREG_PRT0_DM0
Sensor4__DM1 EQU CYREG_PRT0_DM1
Sensor4__DM2 EQU CYREG_PRT0_DM2
Sensor4__DR EQU CYREG_PRT0_DR
Sensor4__INP_DIS EQU CYREG_PRT0_INP_DIS
Sensor4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sensor4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sensor4__LCD_EN EQU CYREG_PRT0_LCD_EN
Sensor4__MASK EQU 0x80
Sensor4__PORT EQU 0
Sensor4__PRT EQU CYREG_PRT0_PRT
Sensor4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sensor4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sensor4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sensor4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sensor4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sensor4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sensor4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sensor4__PS EQU CYREG_PRT0_PS
Sensor4__SHIFT EQU 7
Sensor4__SLW EQU CYREG_PRT0_SLW

; Sensor5
Sensor5__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Sensor5__0__MASK EQU 0x40
Sensor5__0__PC EQU CYREG_PRT0_PC6
Sensor5__0__PORT EQU 0
Sensor5__0__SHIFT EQU 6
Sensor5__AG EQU CYREG_PRT0_AG
Sensor5__AMUX EQU CYREG_PRT0_AMUX
Sensor5__BIE EQU CYREG_PRT0_BIE
Sensor5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sensor5__BYP EQU CYREG_PRT0_BYP
Sensor5__CTL EQU CYREG_PRT0_CTL
Sensor5__DM0 EQU CYREG_PRT0_DM0
Sensor5__DM1 EQU CYREG_PRT0_DM1
Sensor5__DM2 EQU CYREG_PRT0_DM2
Sensor5__DR EQU CYREG_PRT0_DR
Sensor5__INP_DIS EQU CYREG_PRT0_INP_DIS
Sensor5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sensor5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sensor5__LCD_EN EQU CYREG_PRT0_LCD_EN
Sensor5__MASK EQU 0x40
Sensor5__PORT EQU 0
Sensor5__PRT EQU CYREG_PRT0_PRT
Sensor5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sensor5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sensor5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sensor5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sensor5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sensor5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sensor5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sensor5__PS EQU CYREG_PRT0_PS
Sensor5__SHIFT EQU 6
Sensor5__SLW EQU CYREG_PRT0_SLW

; Timer_1_TimerUDB
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Timer_1_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

; Timer_2_TimerUDB
Timer_2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Timer_2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_2_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Timer_2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Timer_2_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Timer_2_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Timer_2_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Timer_2_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Timer_2_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Timer_2_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Timer_2_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_2_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Timer_2_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Timer_2_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Timer_2_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Timer_2_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Timer_2_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Timer_2_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Timer_2_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Timer_2_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Timer_2_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_2_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Timer_2_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Timer_2_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_2_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_2_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB10_A0
Timer_2_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB10_A1
Timer_2_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_2_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB10_D0
Timer_2_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB10_D1
Timer_2_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_2_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_2_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB10_F0
Timer_2_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB10_F1
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Timer_2_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Timer_2_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB11_A0
Timer_2_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB11_A1
Timer_2_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Timer_2_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB11_D0
Timer_2_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB11_D1
Timer_2_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_2_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Timer_2_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB11_F0
Timer_2_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB11_F1
Timer_2_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_2_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; USBUART_arb_int
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_bus_reset
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Dm
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

; USBUART_Dp
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBUART_dp_int
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_1
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x04
USBUART_ep_1__INTC_NUMBER EQU 2
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_2
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x08
USBUART_ep_2__INTC_NUMBER EQU 3
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_3
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x10
USBUART_ep_3__INTC_NUMBER EQU 4
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_sof_int
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_USB
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_1_ExtVref
ADC_SAR_1_ExtVref__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_1_ExtVref__0__MASK EQU 0x04
ADC_SAR_1_ExtVref__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_1_ExtVref__0__PORT EQU 0
ADC_SAR_1_ExtVref__0__SHIFT EQU 2
ADC_SAR_1_ExtVref__AG EQU CYREG_PRT0_AG
ADC_SAR_1_ExtVref__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_ExtVref__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_ExtVref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_ExtVref__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_ExtVref__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_ExtVref__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_ExtVref__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_ExtVref__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_ExtVref__DR EQU CYREG_PRT0_DR
ADC_SAR_1_ExtVref__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_ExtVref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_ExtVref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_ExtVref__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_ExtVref__MASK EQU 0x04
ADC_SAR_1_ExtVref__PORT EQU 0
ADC_SAR_1_ExtVref__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_ExtVref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_ExtVref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_ExtVref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_ExtVref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_ExtVref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_ExtVref__PS EQU CYREG_PRT0_PS
ADC_SAR_1_ExtVref__SHIFT EQU 2
ADC_SAR_1_ExtVref__SLW EQU CYREG_PRT0_SLW

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x01
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x02

; QuadDec_1_bQuadDec
QuadDec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
QuadDec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

; QuadDec_1_Cnt8_CounterUDB
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST

; QuadDec_2_bQuadDec
QuadDec_2_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_2_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_2_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_2_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
QuadDec_2_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_2_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_2_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_2_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_2_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_2_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
QuadDec_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
QuadDec_2_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST

; QuadDec_2_Cnt8_CounterUDB
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST

; ADC_SAR_Seq_1_bSAR_SEQ
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB01_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB01_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB01_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB01_ST
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB02_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB13_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB13_ST

; ADC_SAR_Seq_1_FinalBuf
ADC_SAR_Seq_1_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL EQU 0

; ADC_SAR_Seq_1_IntClock
ADC_SAR_Seq_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ADC_SAR_Seq_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ADC_SAR_Seq_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_1_IntClock__INDEX EQU 0x03
ADC_SAR_Seq_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_1_IntClock__PM_ACT_MSK EQU 0x08
ADC_SAR_Seq_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_1_IntClock__PM_STBY_MSK EQU 0x08

; ADC_SAR_Seq_1_IRQ
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_Seq_1_SAR_ADC_SAR
ADC_SAR_Seq_1_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_Seq_1_SAR_ExtVref
ADC_SAR_Seq_1_SAR_ExtVref__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_Seq_1_SAR_ExtVref__0__MASK EQU 0x10
ADC_SAR_Seq_1_SAR_ExtVref__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_Seq_1_SAR_ExtVref__0__PORT EQU 0
ADC_SAR_Seq_1_SAR_ExtVref__0__SHIFT EQU 4
ADC_SAR_Seq_1_SAR_ExtVref__AG EQU CYREG_PRT0_AG
ADC_SAR_Seq_1_SAR_ExtVref__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_Seq_1_SAR_ExtVref__BIE EQU CYREG_PRT0_BIE
ADC_SAR_Seq_1_SAR_ExtVref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_Seq_1_SAR_ExtVref__BYP EQU CYREG_PRT0_BYP
ADC_SAR_Seq_1_SAR_ExtVref__CTL EQU CYREG_PRT0_CTL
ADC_SAR_Seq_1_SAR_ExtVref__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_Seq_1_SAR_ExtVref__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_Seq_1_SAR_ExtVref__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_Seq_1_SAR_ExtVref__DR EQU CYREG_PRT0_DR
ADC_SAR_Seq_1_SAR_ExtVref__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_Seq_1_SAR_ExtVref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_Seq_1_SAR_ExtVref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_Seq_1_SAR_ExtVref__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_Seq_1_SAR_ExtVref__MASK EQU 0x10
ADC_SAR_Seq_1_SAR_ExtVref__PORT EQU 0
ADC_SAR_Seq_1_SAR_ExtVref__PRT EQU CYREG_PRT0_PRT
ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_Seq_1_SAR_ExtVref__PS EQU CYREG_PRT0_PS
ADC_SAR_Seq_1_SAR_ExtVref__SHIFT EQU 4
ADC_SAR_Seq_1_SAR_ExtVref__SLW EQU CYREG_PRT0_SLW

; ADC_SAR_Seq_1_TempBuf
ADC_SAR_Seq_1_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL EQU 0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000000E3
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
