/**********************************************************************
 * File generated using the Makefile from reg_defines.h.
 * Author: Jad Naous
 */

package org.netfpga.backend;

public class NFDeviceConsts {
   public static final int DEVICE_ID                                          = 6;
   public static final int DEVICE_MAJOR                                       = 1;
   public static final int DEVICE_MINOR                                       = 0;
   public static final int DEVICE_REVISION                                    = 0;
   public static final int MAX_PHY_PORTS                                      = 4;
   public static final int PCI_ADDR_WIDTH                                     = 32;
   public static final int PCI_DATA_WIDTH                                     = 32;
   public static final int PCI_BE_WIDTH                                       = 4;
   public static final int CPCI_CNET_ADDR_WIDTH                               = 27;
   public static final int CPCI_CNET_DATA_WIDTH                               = 32;
   public static final int CPCI_NF2_ADDR_WIDTH                                = 27;
   public static final int CPCI_NF2_DATA_WIDTH                                = 32;
   public static final int DMA_DATA_WIDTH                                     = 32;
   public static final int DMA_CTRL_WIDTH                                     = 4;
   public static final int CPCI_DEBUG_DATA_WIDTH                              = 29;
   public static final int SRAM_ADDR_WIDTH                                    = 19;
   public static final int SRAM_DATA_WIDTH                                    = 36;
   public static final int DRAM_ADDR_WIDTH                                    = 24;
   public static final int FAST_CLK_PERIOD                                    = 8;
   public static final int SLOW_CLK_PERIOD                                    = 16;
   public static final int IO_QUEUE_STAGE_NUM                                 = 0xff;
   public static final int DATA_WIDTH                                         = 64;
   public static final int CTRL_WIDTH                                         = 8;
   public static final int NUM_OUTPUT_QUEUES                                  = 8;
   public static final int OQ_DEFAULT_MAX_PKTS                                = 0x7ffff;
   public static final int OQ_SRAM_PKT_CNT_WIDTH                              = 19;
   public static final int OQ_SRAM_WORD_CNT_WIDTH                             = 19;
   public static final int OQ_SRAM_BYTE_CNT_WIDTH                             = 19;
   public static final int OQ_ENABLE_SEND_BIT_NUM                             = 0;
   public static final int OQ_INITIALIZE_OQ_BIT_NUM                           = 1;
   public static final int ROUTER_OP_LUT_ARP_TABLE_DEPTH                      = 32;
   public static final int ROUTER_OP_LUT_ROUTE_TABLE_DEPTH                    = 32;
   public static final int ROUTER_OP_LUT_DST_IP_FILTER_TABLE_DEPTH            = 32;
   public static final int ROUTER_OP_LUT_CCCP_TABLE_DEPTH                     = 32;
   public static final int ROUTER_OP_LUT_DEFAULT_MAC_0_HI                     = 0x0000cafe;
   public static final int ROUTER_OP_LUT_DEFAULT_MAC_0_LO                     = 0xf00d0001;
   public static final int ROUTER_OP_LUT_DEFAULT_MAC_1_HI                     = 0x0000cafe;
   public static final int ROUTER_OP_LUT_DEFAULT_MAC_1_LO                     = 0xf00d0002;
   public static final int ROUTER_OP_LUT_DEFAULT_MAC_2_HI                     = 0x0000cafe;
   public static final int ROUTER_OP_LUT_DEFAULT_MAC_2_LO                     = 0xf00d0003;
   public static final int ROUTER_OP_LUT_DEFAULT_MAC_3_HI                     = 0x0000cafe;
   public static final int ROUTER_OP_LUT_DEFAULT_MAC_3_LO                     = 0xf00d0004;
   public static final int DEV_ID_NUM_REGS                                    = 64;
   public static final int DEV_ID_NON_STR_REGS                                = 7;
   public static final int DEV_ID_MD5SUM_LENGTH                               = 128;
   public static final int DEV_ID_PROJ_DIR_WORD_LEN                           = 16;
   public static final int DEV_ID_PROJ_DIR_BYTE_LEN                           = 64;
   public static final int DEV_ID_PROJ_DIR_BIT_LEN                            = 512;
   public static final int DEV_ID_PROJ_NAME_WORD_LEN                          = 16;
   public static final int DEV_ID_PROJ_NAME_BYTE_LEN                          = 64;
   public static final int DEV_ID_PROJ_NAME_BIT_LEN                           = 512;
   public static final int DEV_ID_PROJ_DESC_WORD_LEN                          = 25;
   public static final int DEV_ID_PROJ_DESC_BYTE_LEN                          = 100;
   public static final int DEV_ID_PROJ_DESC_BIT_LEN                           = 800;
   public static final int DEV_ID_MD5_VALUE_V1_0                              = 0x4071736d;
   public static final int DEV_ID_MD5_VALUE_V1_1                              = 0x8a603d2b;
   public static final int DEV_ID_MD5_VALUE_V1_2                              = 0x4d55f629;
   public static final int DEV_ID_MD5_VALUE_V1_3                              = 0x89a73c95;
   public static final int DEV_ID_MD5_VALUE_V2_0                              = 0x5e461ffe;
   public static final int DEV_ID_MD5_VALUE_V2_1                              = 0x439725c9;
   public static final int DEV_ID_MD5_VALUE_V2_2                              = 0x279a22a1;
   public static final int DEV_ID_MD5_VALUE_V2_3                              = 0x855f6c53;
   public static final int DEV_ID_NUM_REGS_V1                                 = 64;
   public static final int DEV_ID_NON_STR_REGS_V1                             = 7;
   public static final int DEV_ID_PROJ_NAME_WORD_LEN_V1                       = 25;
   public static final int DEV_ID_PROJ_NAME_BYTE_LEN_V1                       = 100;
   public static final int DEV_ID_PROJ_NAME_BIT_LEN_V1                        = 800;
   public static final int CPU_QUEUE_REGS_ENABLE                              = 0x00000000;
   public static final int CPU_QUEUE_REGS_DISABLE                             = 0x00000001;
   public static final int MAC_GRP_TX_QUEUE_DISABLE_BIT_NUM                   = 0;
   public static final int MAC_GRP_RX_QUEUE_DISABLE_BIT_NUM                   = 1;
   public static final int MAC_GRP_RESET_MAC_BIT_NUM                          = 2;
   public static final int MAC_GRP_MAC_DISABLE_TX_BIT_NUM                     = 3;
   public static final int MAC_GRP_MAC_DISABLE_RX_BIT_NUM                     = 4;
   public static final int MAC_GRP_MAC_DIS_JUMBO_TX_BIT_NUM                   = 5;
   public static final int MAC_GRP_MAC_DIS_JUMBO_RX_BIT_NUM                   = 6;
   public static final int MAC_GRP_MAC_DIS_CRC_CHECK_BIT_NUM                  = 7;
   public static final int MAC_GRP_MAC_DIS_CRC_GEN_BIT_NUM                    = 8;
   public static final int CORE_BASE_ADDR                                     = 0x0000000;
   public static final int DEV_ID_BASE_ADDR                                   = 0x0400000;
   public static final int MDIO_BASE_ADDR                                     = 0x0440000;
   public static final int DMA_BASE_ADDR                                      = 0x0500000;
   public static final int MAC_GRP_0_BASE_ADDR                                = 0x0600000;
   public static final int MAC_GRP_1_BASE_ADDR                                = 0x0640000;
   public static final int MAC_GRP_2_BASE_ADDR                                = 0x0680000;
   public static final int MAC_GRP_3_BASE_ADDR                                = 0x06c0000;
   public static final int CPU_QUEUE_0_BASE_ADDR                              = 0x0700000;
   public static final int CPU_QUEUE_1_BASE_ADDR                              = 0x0740000;
   public static final int CPU_QUEUE_2_BASE_ADDR                              = 0x0780000;
   public static final int CPU_QUEUE_3_BASE_ADDR                              = 0x07c0000;
   public static final int SRAM_BASE_ADDR                                     = 0x1000000;
   public static final int UDP_BASE_ADDR                                      = 0x2000000;
   public static final int ROUTER_OP_LUT_BASE_ADDR                            = 0x2000000;
   public static final int STRIP_HEADERS_BASE_ADDR                            = 0x2000200;
   public static final int IN_ARB_BASE_ADDR                                   = 0x2000300;
   public static final int RATE_LIMIT_0_BASE_ADDR                             = 0x2000400;
   public static final int RATE_LIMIT_1_BASE_ADDR                             = 0x2000440;
   public static final int RATE_LIMIT_2_BASE_ADDR                             = 0x2000480;
   public static final int RATE_LIMIT_3_BASE_ADDR                             = 0x20004c0;
   public static final int EVT_CAP_BASE_ADDR                                  = 0x2000500;
   public static final int OQ_BASE_ADDR                                       = 0x2001000;
   public static final int DRAM_BASE_ADDR                                     = 0x4000000;
   public static final int CPU_QUEUE_OFFSET                                   = 0x0040000;
   public static final int MAC_GRP_OFFSET                                     = 0x0040000;
   public static final int RATE_LIMIT_OFFSET                                  = 0x0000040;
   public static final int DEV_ID_MD5_0_REG                                   = 0x0400000;
   public static final int DEV_ID_MD5_1_REG                                   = 0x0400004;
   public static final int DEV_ID_MD5_2_REG                                   = 0x0400008;
   public static final int DEV_ID_MD5_3_REG                                   = 0x040000c;
   public static final int DEV_ID_DEVICE_ID_REG                               = 0x0400010;
   public static final int DEV_ID_VERSION_REG                                 = 0x0400014;
   public static final int DEV_ID_CPCI_ID_REG                                 = 0x0400018;
   public static final int DEV_ID_PROJ_DIR_0_REG                              = 0x040001c;
   public static final int DEV_ID_PROJ_DIR_1_REG                              = 0x0400020;
   public static final int DEV_ID_PROJ_DIR_2_REG                              = 0x0400024;
   public static final int DEV_ID_PROJ_DIR_3_REG                              = 0x0400028;
   public static final int DEV_ID_PROJ_DIR_4_REG                              = 0x040002c;
   public static final int DEV_ID_PROJ_DIR_5_REG                              = 0x0400030;
   public static final int DEV_ID_PROJ_DIR_6_REG                              = 0x0400034;
   public static final int DEV_ID_PROJ_DIR_7_REG                              = 0x0400038;
   public static final int DEV_ID_PROJ_DIR_8_REG                              = 0x040003c;
   public static final int DEV_ID_PROJ_DIR_9_REG                              = 0x0400040;
   public static final int DEV_ID_PROJ_DIR_10_REG                             = 0x0400044;
   public static final int DEV_ID_PROJ_DIR_11_REG                             = 0x0400048;
   public static final int DEV_ID_PROJ_DIR_12_REG                             = 0x040004c;
   public static final int DEV_ID_PROJ_DIR_13_REG                             = 0x0400050;
   public static final int DEV_ID_PROJ_DIR_14_REG                             = 0x0400054;
   public static final int DEV_ID_PROJ_DIR_15_REG                             = 0x0400058;
   public static final int DEV_ID_PROJ_NAME_0_REG                             = 0x040005c;
   public static final int DEV_ID_PROJ_NAME_1_REG                             = 0x0400060;
   public static final int DEV_ID_PROJ_NAME_2_REG                             = 0x0400064;
   public static final int DEV_ID_PROJ_NAME_3_REG                             = 0x0400068;
   public static final int DEV_ID_PROJ_NAME_4_REG                             = 0x040006c;
   public static final int DEV_ID_PROJ_NAME_5_REG                             = 0x0400070;
   public static final int DEV_ID_PROJ_NAME_6_REG                             = 0x0400074;
   public static final int DEV_ID_PROJ_NAME_7_REG                             = 0x0400078;
   public static final int DEV_ID_PROJ_NAME_8_REG                             = 0x040007c;
   public static final int DEV_ID_PROJ_NAME_9_REG                             = 0x0400080;
   public static final int DEV_ID_PROJ_NAME_10_REG                            = 0x0400084;
   public static final int DEV_ID_PROJ_NAME_11_REG                            = 0x0400088;
   public static final int DEV_ID_PROJ_NAME_12_REG                            = 0x040008c;
   public static final int DEV_ID_PROJ_NAME_13_REG                            = 0x0400090;
   public static final int DEV_ID_PROJ_NAME_14_REG                            = 0x0400094;
   public static final int DEV_ID_PROJ_NAME_15_REG                            = 0x0400098;
   public static final int DEV_ID_PROJ_DESC_0_REG                             = 0x040009c;
   public static final int DEV_ID_PROJ_DESC_1_REG                             = 0x04000a0;
   public static final int DEV_ID_PROJ_DESC_2_REG                             = 0x04000a4;
   public static final int DEV_ID_PROJ_DESC_3_REG                             = 0x04000a8;
   public static final int DEV_ID_PROJ_DESC_4_REG                             = 0x04000ac;
   public static final int DEV_ID_PROJ_DESC_5_REG                             = 0x04000b0;
   public static final int DEV_ID_PROJ_DESC_6_REG                             = 0x04000b4;
   public static final int DEV_ID_PROJ_DESC_7_REG                             = 0x04000b8;
   public static final int DEV_ID_PROJ_DESC_8_REG                             = 0x04000bc;
   public static final int DEV_ID_PROJ_DESC_9_REG                             = 0x04000c0;
   public static final int DEV_ID_PROJ_DESC_10_REG                            = 0x04000c4;
   public static final int DEV_ID_PROJ_DESC_11_REG                            = 0x04000c8;
   public static final int DEV_ID_PROJ_DESC_12_REG                            = 0x04000cc;
   public static final int DEV_ID_PROJ_DESC_13_REG                            = 0x04000d0;
   public static final int DEV_ID_PROJ_DESC_14_REG                            = 0x04000d4;
   public static final int DEV_ID_PROJ_DESC_15_REG                            = 0x04000d8;
   public static final int DEV_ID_PROJ_DESC_16_REG                            = 0x04000dc;
   public static final int DEV_ID_PROJ_DESC_17_REG                            = 0x04000e0;
   public static final int DEV_ID_PROJ_DESC_18_REG                            = 0x04000e4;
   public static final int DEV_ID_PROJ_DESC_19_REG                            = 0x04000e8;
   public static final int DEV_ID_PROJ_DESC_20_REG                            = 0x04000ec;
   public static final int DEV_ID_PROJ_DESC_21_REG                            = 0x04000f0;
   public static final int DEV_ID_PROJ_DESC_22_REG                            = 0x04000f4;
   public static final int DEV_ID_PROJ_DESC_23_REG                            = 0x04000f8;
   public static final int DEV_ID_PROJ_DESC_24_REG                            = 0x04000fc;
   public static final int MDIO_PHY_0_CONTROL_REG                             = 0x0440000;
   public static final int MDIO_PHY_0_STATUS_REG                              = 0x0440004;
   public static final int MDIO_PHY_0_PHY_ID_HI_REG                           = 0x0440008;
   public static final int MDIO_PHY_0_PHY_ID_LO_REG                           = 0x044000c;
   public static final int MDIO_PHY_0_AUTONEGOTIATION_ADVERT_REG              = 0x0440010;
   public static final int MDIO_PHY_0_AUTONEG_LINK_PARTNER_BASE_PAGE_ABILITY_REG = 0x0440014;
   public static final int MDIO_PHY_0_AUTONEG_EXPANSION_REG                   = 0x0440018;
   public static final int MDIO_PHY_0_AUTONEG_NEXT_PAGE_TX_REG                = 0x044001c;
   public static final int MDIO_PHY_0_AUTONEG_LINK_PARTNER_RCVD_NEXT_PAGE_REG = 0x0440020;
   public static final int MDIO_PHY_0_MASTER_SLAVE_CTRL_REG                   = 0x0440024;
   public static final int MDIO_PHY_0_MASTER_SLAVE_STATUS_REG                 = 0x0440028;
   public static final int MDIO_PHY_0_PSE_CTRL_REG                            = 0x044002c;
   public static final int MDIO_PHY_0_PSE_STATUS_REG                          = 0x0440030;
   public static final int MDIO_PHY_0_MMD_ACCESS_CTRL_REG                     = 0x0440034;
   public static final int MDIO_PHY_0_MMD_ACCESS_STATUS_REG                   = 0x0440038;
   public static final int MDIO_PHY_0_EXTENDED_STATUS_REG                     = 0x044003c;
   public static final int MDIO_PHY_0_PHY_EXTENDED_CTRL_REG                   = 0x0440040;
   public static final int MDIO_PHY_0_PHY_EXTENDED_STATUS_REG                 = 0x0440044;
   public static final int MDIO_PHY_0_RX_ERROR_COUNT_REG                      = 0x0440048;
   public static final int MDIO_PHY_0_FALSE_CARRIER_SENSE_COUNT_REG           = 0x044004c;
   public static final int MDIO_PHY_0_RX_NOT_OK_COUNT_REG                     = 0x0440050;
   public static final int MDIO_PHY_0_EXPANSION_1_REG                         = 0x0440054;
   public static final int MDIO_PHY_0_EXPANSION_2_REG                         = 0x0440058;
   public static final int MDIO_PHY_0_EXPANSION_REG_ACCESS_REG                = 0x044005c;
   public static final int MDIO_PHY_0_SHADOW_18_REG                           = 0x0440060;
   public static final int MDIO_PHY_0_AUX_STATUS_REG                          = 0x0440064;
   public static final int MDIO_PHY_0_INT_STATUS_REG                          = 0x0440068;
   public static final int MDIO_PHY_0_INT_MASK_REG                            = 0x044006c;
   public static final int MDIO_PHY_0_SHADOW_1C_REG                           = 0x0440070;
   public static final int MDIO_PHY_0_SHADOW_1D_REG                           = 0x0440074;
   public static final int MDIO_PHY_0_TEST_REG                                = 0x0440078;
   public static final int MDIO_PHY_0_RESERVED_REG                            = 0x044007c;
   public static final int MDIO_PHY_1_CONTROL_REG                             = 0x0440080;
   public static final int MDIO_PHY_1_STATUS_REG                              = 0x0440084;
   public static final int MDIO_PHY_1_PHY_ID_HI_REG                           = 0x0440088;
   public static final int MDIO_PHY_1_PHY_ID_LO_REG                           = 0x044008c;
   public static final int MDIO_PHY_1_AUTONEGOTIATION_ADVERT_REG              = 0x0440090;
   public static final int MDIO_PHY_1_AUTONEG_LINK_PARTNER_BASE_PAGE_ABILITY_REG = 0x0440094;
   public static final int MDIO_PHY_1_AUTONEG_EXPANSION_REG                   = 0x0440098;
   public static final int MDIO_PHY_1_AUTONEG_NEXT_PAGE_TX_REG                = 0x044009c;
   public static final int MDIO_PHY_1_AUTONEG_LINK_PARTNER_RCVD_NEXT_PAGE_REG = 0x04400a0;
   public static final int MDIO_PHY_1_MASTER_SLAVE_CTRL_REG                   = 0x04400a4;
   public static final int MDIO_PHY_1_MASTER_SLAVE_STATUS_REG                 = 0x04400a8;
   public static final int MDIO_PHY_1_PSE_CTRL_REG                            = 0x04400ac;
   public static final int MDIO_PHY_1_PSE_STATUS_REG                          = 0x04400b0;
   public static final int MDIO_PHY_1_MMD_ACCESS_CTRL_REG                     = 0x04400b4;
   public static final int MDIO_PHY_1_MMD_ACCESS_STATUS_REG                   = 0x04400b8;
   public static final int MDIO_PHY_1_EXTENDED_STATUS_REG                     = 0x04400bc;
   public static final int MDIO_PHY_1_PHY_EXTENDED_CTRL_REG                   = 0x04400c0;
   public static final int MDIO_PHY_1_PHY_EXTENDED_STATUS_REG                 = 0x04400c4;
   public static final int MDIO_PHY_1_RX_ERROR_COUNT_REG                      = 0x04400c8;
   public static final int MDIO_PHY_1_FALSE_CARRIER_SENSE_COUNT_REG           = 0x04400cc;
   public static final int MDIO_PHY_1_RX_NOT_OK_COUNT_REG                     = 0x04400d0;
   public static final int MDIO_PHY_1_EXPANSION_1_REG                         = 0x04400d4;
   public static final int MDIO_PHY_1_EXPANSION_2_REG                         = 0x04400d8;
   public static final int MDIO_PHY_1_EXPANSION_REG_ACCESS_REG                = 0x04400dc;
   public static final int MDIO_PHY_1_SHADOW_18_REG                           = 0x04400e0;
   public static final int MDIO_PHY_1_AUX_STATUS_REG                          = 0x04400e4;
   public static final int MDIO_PHY_1_INT_STATUS_REG                          = 0x04400e8;
   public static final int MDIO_PHY_1_INT_MASK_REG                            = 0x04400ec;
   public static final int MDIO_PHY_1_SHADOW_1C_REG                           = 0x04400f0;
   public static final int MDIO_PHY_1_SHADOW_1D_REG                           = 0x04400f4;
   public static final int MDIO_PHY_1_TEST_REG                                = 0x04400f8;
   public static final int MDIO_PHY_1_RESERVED_REG                            = 0x04400fc;
   public static final int MDIO_PHY_2_CONTROL_REG                             = 0x0440100;
   public static final int MDIO_PHY_2_STATUS_REG                              = 0x0440104;
   public static final int MDIO_PHY_2_PHY_ID_HI_REG                           = 0x0440108;
   public static final int MDIO_PHY_2_PHY_ID_LO_REG                           = 0x044010c;
   public static final int MDIO_PHY_2_AUTONEGOTIATION_ADVERT_REG              = 0x0440110;
   public static final int MDIO_PHY_2_AUTONEG_LINK_PARTNER_BASE_PAGE_ABILITY_REG = 0x0440114;
   public static final int MDIO_PHY_2_AUTONEG_EXPANSION_REG                   = 0x0440118;
   public static final int MDIO_PHY_2_AUTONEG_NEXT_PAGE_TX_REG                = 0x044011c;
   public static final int MDIO_PHY_2_AUTONEG_LINK_PARTNER_RCVD_NEXT_PAGE_REG = 0x0440120;
   public static final int MDIO_PHY_2_MASTER_SLAVE_CTRL_REG                   = 0x0440124;
   public static final int MDIO_PHY_2_MASTER_SLAVE_STATUS_REG                 = 0x0440128;
   public static final int MDIO_PHY_2_PSE_CTRL_REG                            = 0x044012c;
   public static final int MDIO_PHY_2_PSE_STATUS_REG                          = 0x0440130;
   public static final int MDIO_PHY_2_MMD_ACCESS_CTRL_REG                     = 0x0440134;
   public static final int MDIO_PHY_2_MMD_ACCESS_STATUS_REG                   = 0x0440138;
   public static final int MDIO_PHY_2_EXTENDED_STATUS_REG                     = 0x044013c;
   public static final int MDIO_PHY_2_PHY_EXTENDED_CTRL_REG                   = 0x0440140;
   public static final int MDIO_PHY_2_PHY_EXTENDED_STATUS_REG                 = 0x0440144;
   public static final int MDIO_PHY_2_RX_ERROR_COUNT_REG                      = 0x0440148;
   public static final int MDIO_PHY_2_FALSE_CARRIER_SENSE_COUNT_REG           = 0x044014c;
   public static final int MDIO_PHY_2_RX_NOT_OK_COUNT_REG                     = 0x0440150;
   public static final int MDIO_PHY_2_EXPANSION_1_REG                         = 0x0440154;
   public static final int MDIO_PHY_2_EXPANSION_2_REG                         = 0x0440158;
   public static final int MDIO_PHY_2_EXPANSION_REG_ACCESS_REG                = 0x044015c;
   public static final int MDIO_PHY_2_SHADOW_18_REG                           = 0x0440160;
   public static final int MDIO_PHY_2_AUX_STATUS_REG                          = 0x0440164;
   public static final int MDIO_PHY_2_INT_STATUS_REG                          = 0x0440168;
   public static final int MDIO_PHY_2_INT_MASK_REG                            = 0x044016c;
   public static final int MDIO_PHY_2_SHADOW_1C_REG                           = 0x0440170;
   public static final int MDIO_PHY_2_SHADOW_1D_REG                           = 0x0440174;
   public static final int MDIO_PHY_2_TEST_REG                                = 0x0440178;
   public static final int MDIO_PHY_2_RESERVED_REG                            = 0x044017c;
   public static final int MDIO_PHY_3_CONTROL_REG                             = 0x0440180;
   public static final int MDIO_PHY_3_STATUS_REG                              = 0x0440184;
   public static final int MDIO_PHY_3_PHY_ID_HI_REG                           = 0x0440188;
   public static final int MDIO_PHY_3_PHY_ID_LO_REG                           = 0x044018c;
   public static final int MDIO_PHY_3_AUTONEGOTIATION_ADVERT_REG              = 0x0440190;
   public static final int MDIO_PHY_3_AUTONEG_LINK_PARTNER_BASE_PAGE_ABILITY_REG = 0x0440194;
   public static final int MDIO_PHY_3_AUTONEG_EXPANSION_REG                   = 0x0440198;
   public static final int MDIO_PHY_3_AUTONEG_NEXT_PAGE_TX_REG                = 0x044019c;
   public static final int MDIO_PHY_3_AUTONEG_LINK_PARTNER_RCVD_NEXT_PAGE_REG = 0x04401a0;
   public static final int MDIO_PHY_3_MASTER_SLAVE_CTRL_REG                   = 0x04401a4;
   public static final int MDIO_PHY_3_MASTER_SLAVE_STATUS_REG                 = 0x04401a8;
   public static final int MDIO_PHY_3_PSE_CTRL_REG                            = 0x04401ac;
   public static final int MDIO_PHY_3_PSE_STATUS_REG                          = 0x04401b0;
   public static final int MDIO_PHY_3_MMD_ACCESS_CTRL_REG                     = 0x04401b4;
   public static final int MDIO_PHY_3_MMD_ACCESS_STATUS_REG                   = 0x04401b8;
   public static final int MDIO_PHY_3_EXTENDED_STATUS_REG                     = 0x04401bc;
   public static final int MDIO_PHY_3_PHY_EXTENDED_CTRL_REG                   = 0x04401c0;
   public static final int MDIO_PHY_3_PHY_EXTENDED_STATUS_REG                 = 0x04401c4;
   public static final int MDIO_PHY_3_RX_ERROR_COUNT_REG                      = 0x04401c8;
   public static final int MDIO_PHY_3_FALSE_CARRIER_SENSE_COUNT_REG           = 0x04401cc;
   public static final int MDIO_PHY_3_RX_NOT_OK_COUNT_REG                     = 0x04401d0;
   public static final int MDIO_PHY_3_EXPANSION_1_REG                         = 0x04401d4;
   public static final int MDIO_PHY_3_EXPANSION_2_REG                         = 0x04401d8;
   public static final int MDIO_PHY_3_EXPANSION_REG_ACCESS_REG                = 0x04401dc;
   public static final int MDIO_PHY_3_SHADOW_18_REG                           = 0x04401e0;
   public static final int MDIO_PHY_3_AUX_STATUS_REG                          = 0x04401e4;
   public static final int MDIO_PHY_3_INT_STATUS_REG                          = 0x04401e8;
   public static final int MDIO_PHY_3_INT_MASK_REG                            = 0x04401ec;
   public static final int MDIO_PHY_3_SHADOW_1C_REG                           = 0x04401f0;
   public static final int MDIO_PHY_3_SHADOW_1D_REG                           = 0x04401f4;
   public static final int MDIO_PHY_3_TEST_REG                                = 0x04401f8;
   public static final int MDIO_PHY_3_RESERVED_REG                            = 0x04401fc;
   public static final int MDIO_PHY_GROUP_BASE_ADDR                           = 0x0440000;
   public static final int MDIO_PHY_GROUP_INST_OFFSET                         = 0x0000080;
   public static final int DMA_CTRL_REG                                       = 0x0500000;
   public static final int DMA_NUM_INGRESS_PKTS_REG                           = 0x0500004;
   public static final int DMA_NUM_INGRESS_BYTES_REG                          = 0x0500008;
   public static final int DMA_NUM_EGRESS_PKTS_REG                            = 0x050000c;
   public static final int DMA_NUM_EGRESS_BYTES_REG                           = 0x0500010;
   public static final int DMA_NUM_TIMEOUTS_REG                               = 0x0500014;
   public static final int MAC_GRP_0_CONTROL_REG                              = 0x0600000;
   public static final int MAC_GRP_0_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG           = 0x0600004;
   public static final int MAC_GRP_0_RX_QUEUE_NUM_PKTS_STORED_REG             = 0x0600008;
   public static final int MAC_GRP_0_RX_QUEUE_NUM_PKTS_DROPPED_FULL_REG       = 0x060000c;
   public static final int MAC_GRP_0_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG        = 0x0600010;
   public static final int MAC_GRP_0_RX_QUEUE_NUM_PKTS_DEQUEUED_REG           = 0x0600014;
   public static final int MAC_GRP_0_RX_QUEUE_NUM_WORDS_PUSHED_REG            = 0x0600018;
   public static final int MAC_GRP_0_RX_QUEUE_NUM_BYTES_PUSHED_REG            = 0x060001c;
   public static final int MAC_GRP_0_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG           = 0x0600020;
   public static final int MAC_GRP_0_TX_QUEUE_NUM_PKTS_ENQUEUED_REG           = 0x0600024;
   public static final int MAC_GRP_0_TX_QUEUE_NUM_PKTS_SENT_REG               = 0x0600028;
   public static final int MAC_GRP_0_TX_QUEUE_NUM_WORDS_PUSHED_REG            = 0x060002c;
   public static final int MAC_GRP_0_TX_QUEUE_NUM_BYTES_PUSHED_REG            = 0x0600030;
   public static final int MAC_GRP_1_CONTROL_REG                              = 0x0640000;
   public static final int MAC_GRP_1_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG           = 0x0640004;
   public static final int MAC_GRP_1_RX_QUEUE_NUM_PKTS_STORED_REG             = 0x0640008;
   public static final int MAC_GRP_1_RX_QUEUE_NUM_PKTS_DROPPED_FULL_REG       = 0x064000c;
   public static final int MAC_GRP_1_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG        = 0x0640010;
   public static final int MAC_GRP_1_RX_QUEUE_NUM_PKTS_DEQUEUED_REG           = 0x0640014;
   public static final int MAC_GRP_1_RX_QUEUE_NUM_WORDS_PUSHED_REG            = 0x0640018;
   public static final int MAC_GRP_1_RX_QUEUE_NUM_BYTES_PUSHED_REG            = 0x064001c;
   public static final int MAC_GRP_1_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG           = 0x0640020;
   public static final int MAC_GRP_1_TX_QUEUE_NUM_PKTS_ENQUEUED_REG           = 0x0640024;
   public static final int MAC_GRP_1_TX_QUEUE_NUM_PKTS_SENT_REG               = 0x0640028;
   public static final int MAC_GRP_1_TX_QUEUE_NUM_WORDS_PUSHED_REG            = 0x064002c;
   public static final int MAC_GRP_1_TX_QUEUE_NUM_BYTES_PUSHED_REG            = 0x0640030;
   public static final int MAC_GRP_2_CONTROL_REG                              = 0x0680000;
   public static final int MAC_GRP_2_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG           = 0x0680004;
   public static final int MAC_GRP_2_RX_QUEUE_NUM_PKTS_STORED_REG             = 0x0680008;
   public static final int MAC_GRP_2_RX_QUEUE_NUM_PKTS_DROPPED_FULL_REG       = 0x068000c;
   public static final int MAC_GRP_2_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG        = 0x0680010;
   public static final int MAC_GRP_2_RX_QUEUE_NUM_PKTS_DEQUEUED_REG           = 0x0680014;
   public static final int MAC_GRP_2_RX_QUEUE_NUM_WORDS_PUSHED_REG            = 0x0680018;
   public static final int MAC_GRP_2_RX_QUEUE_NUM_BYTES_PUSHED_REG            = 0x068001c;
   public static final int MAC_GRP_2_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG           = 0x0680020;
   public static final int MAC_GRP_2_TX_QUEUE_NUM_PKTS_ENQUEUED_REG           = 0x0680024;
   public static final int MAC_GRP_2_TX_QUEUE_NUM_PKTS_SENT_REG               = 0x0680028;
   public static final int MAC_GRP_2_TX_QUEUE_NUM_WORDS_PUSHED_REG            = 0x068002c;
   public static final int MAC_GRP_2_TX_QUEUE_NUM_BYTES_PUSHED_REG            = 0x0680030;
   public static final int MAC_GRP_3_CONTROL_REG                              = 0x06c0000;
   public static final int MAC_GRP_3_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG           = 0x06c0004;
   public static final int MAC_GRP_3_RX_QUEUE_NUM_PKTS_STORED_REG             = 0x06c0008;
   public static final int MAC_GRP_3_RX_QUEUE_NUM_PKTS_DROPPED_FULL_REG       = 0x06c000c;
   public static final int MAC_GRP_3_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG        = 0x06c0010;
   public static final int MAC_GRP_3_RX_QUEUE_NUM_PKTS_DEQUEUED_REG           = 0x06c0014;
   public static final int MAC_GRP_3_RX_QUEUE_NUM_WORDS_PUSHED_REG            = 0x06c0018;
   public static final int MAC_GRP_3_RX_QUEUE_NUM_BYTES_PUSHED_REG            = 0x06c001c;
   public static final int MAC_GRP_3_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG           = 0x06c0020;
   public static final int MAC_GRP_3_TX_QUEUE_NUM_PKTS_ENQUEUED_REG           = 0x06c0024;
   public static final int MAC_GRP_3_TX_QUEUE_NUM_PKTS_SENT_REG               = 0x06c0028;
   public static final int MAC_GRP_3_TX_QUEUE_NUM_WORDS_PUSHED_REG            = 0x06c002c;
   public static final int MAC_GRP_3_TX_QUEUE_NUM_BYTES_PUSHED_REG            = 0x06c0030;
   public static final int CPU_QUEUE_0_CONTROL_REG                            = 0x0700000;
   public static final int CPU_QUEUE_0_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG         = 0x0700004;
   public static final int CPU_QUEUE_0_RX_QUEUE_NUM_PKTS_ENQUEUED_REG         = 0x0700008;
   public static final int CPU_QUEUE_0_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG      = 0x070000c;
   public static final int CPU_QUEUE_0_RX_QUEUE_NUM_PKTS_DEQUEUED_REG         = 0x0700010;
   public static final int CPU_QUEUE_0_RX_QUEUE_NUM_UNDERRUNS_REG             = 0x0700014;
   public static final int CPU_QUEUE_0_RX_QUEUE_NUM_OVERRUNS_REG              = 0x0700018;
   public static final int CPU_QUEUE_0_RX_QUEUE_NUM_WORDS_PUSHED_REG          = 0x070001c;
   public static final int CPU_QUEUE_0_RX_QUEUE_NUM_BYTES_PUSHED_REG          = 0x0700020;
   public static final int CPU_QUEUE_0_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG         = 0x0700024;
   public static final int CPU_QUEUE_0_TX_QUEUE_NUM_PKTS_ENQUEUED_REG         = 0x0700028;
   public static final int CPU_QUEUE_0_TX_QUEUE_NUM_PKTS_DEQUEUED_REG         = 0x070002c;
   public static final int CPU_QUEUE_0_TX_QUEUE_NUM_UNDERRUNS_REG             = 0x0700030;
   public static final int CPU_QUEUE_0_TX_QUEUE_NUM_OVERRUNS_REG              = 0x0700034;
   public static final int CPU_QUEUE_0_TX_QUEUE_NUM_WORDS_PUSHED_REG          = 0x0700038;
   public static final int CPU_QUEUE_0_TX_QUEUE_NUM_BYTES_PUSHED_REG          = 0x070003c;
   public static final int CPU_QUEUE_1_CONTROL_REG                            = 0x0740000;
   public static final int CPU_QUEUE_1_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG         = 0x0740004;
   public static final int CPU_QUEUE_1_RX_QUEUE_NUM_PKTS_ENQUEUED_REG         = 0x0740008;
   public static final int CPU_QUEUE_1_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG      = 0x074000c;
   public static final int CPU_QUEUE_1_RX_QUEUE_NUM_PKTS_DEQUEUED_REG         = 0x0740010;
   public static final int CPU_QUEUE_1_RX_QUEUE_NUM_UNDERRUNS_REG             = 0x0740014;
   public static final int CPU_QUEUE_1_RX_QUEUE_NUM_OVERRUNS_REG              = 0x0740018;
   public static final int CPU_QUEUE_1_RX_QUEUE_NUM_WORDS_PUSHED_REG          = 0x074001c;
   public static final int CPU_QUEUE_1_RX_QUEUE_NUM_BYTES_PUSHED_REG          = 0x0740020;
   public static final int CPU_QUEUE_1_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG         = 0x0740024;
   public static final int CPU_QUEUE_1_TX_QUEUE_NUM_PKTS_ENQUEUED_REG         = 0x0740028;
   public static final int CPU_QUEUE_1_TX_QUEUE_NUM_PKTS_DEQUEUED_REG         = 0x074002c;
   public static final int CPU_QUEUE_1_TX_QUEUE_NUM_UNDERRUNS_REG             = 0x0740030;
   public static final int CPU_QUEUE_1_TX_QUEUE_NUM_OVERRUNS_REG              = 0x0740034;
   public static final int CPU_QUEUE_1_TX_QUEUE_NUM_WORDS_PUSHED_REG          = 0x0740038;
   public static final int CPU_QUEUE_1_TX_QUEUE_NUM_BYTES_PUSHED_REG          = 0x074003c;
   public static final int CPU_QUEUE_2_CONTROL_REG                            = 0x0780000;
   public static final int CPU_QUEUE_2_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG         = 0x0780004;
   public static final int CPU_QUEUE_2_RX_QUEUE_NUM_PKTS_ENQUEUED_REG         = 0x0780008;
   public static final int CPU_QUEUE_2_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG      = 0x078000c;
   public static final int CPU_QUEUE_2_RX_QUEUE_NUM_PKTS_DEQUEUED_REG         = 0x0780010;
   public static final int CPU_QUEUE_2_RX_QUEUE_NUM_UNDERRUNS_REG             = 0x0780014;
   public static final int CPU_QUEUE_2_RX_QUEUE_NUM_OVERRUNS_REG              = 0x0780018;
   public static final int CPU_QUEUE_2_RX_QUEUE_NUM_WORDS_PUSHED_REG          = 0x078001c;
   public static final int CPU_QUEUE_2_RX_QUEUE_NUM_BYTES_PUSHED_REG          = 0x0780020;
   public static final int CPU_QUEUE_2_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG         = 0x0780024;
   public static final int CPU_QUEUE_2_TX_QUEUE_NUM_PKTS_ENQUEUED_REG         = 0x0780028;
   public static final int CPU_QUEUE_2_TX_QUEUE_NUM_PKTS_DEQUEUED_REG         = 0x078002c;
   public static final int CPU_QUEUE_2_TX_QUEUE_NUM_UNDERRUNS_REG             = 0x0780030;
   public static final int CPU_QUEUE_2_TX_QUEUE_NUM_OVERRUNS_REG              = 0x0780034;
   public static final int CPU_QUEUE_2_TX_QUEUE_NUM_WORDS_PUSHED_REG          = 0x0780038;
   public static final int CPU_QUEUE_2_TX_QUEUE_NUM_BYTES_PUSHED_REG          = 0x078003c;
   public static final int CPU_QUEUE_3_CONTROL_REG                            = 0x07c0000;
   public static final int CPU_QUEUE_3_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG         = 0x07c0004;
   public static final int CPU_QUEUE_3_RX_QUEUE_NUM_PKTS_ENQUEUED_REG         = 0x07c0008;
   public static final int CPU_QUEUE_3_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG      = 0x07c000c;
   public static final int CPU_QUEUE_3_RX_QUEUE_NUM_PKTS_DEQUEUED_REG         = 0x07c0010;
   public static final int CPU_QUEUE_3_RX_QUEUE_NUM_UNDERRUNS_REG             = 0x07c0014;
   public static final int CPU_QUEUE_3_RX_QUEUE_NUM_OVERRUNS_REG              = 0x07c0018;
   public static final int CPU_QUEUE_3_RX_QUEUE_NUM_WORDS_PUSHED_REG          = 0x07c001c;
   public static final int CPU_QUEUE_3_RX_QUEUE_NUM_BYTES_PUSHED_REG          = 0x07c0020;
   public static final int CPU_QUEUE_3_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG         = 0x07c0024;
   public static final int CPU_QUEUE_3_TX_QUEUE_NUM_PKTS_ENQUEUED_REG         = 0x07c0028;
   public static final int CPU_QUEUE_3_TX_QUEUE_NUM_PKTS_DEQUEUED_REG         = 0x07c002c;
   public static final int CPU_QUEUE_3_TX_QUEUE_NUM_UNDERRUNS_REG             = 0x07c0030;
   public static final int CPU_QUEUE_3_TX_QUEUE_NUM_OVERRUNS_REG              = 0x07c0034;
   public static final int CPU_QUEUE_3_TX_QUEUE_NUM_WORDS_PUSHED_REG          = 0x07c0038;
   public static final int CPU_QUEUE_3_TX_QUEUE_NUM_BYTES_PUSHED_REG          = 0x07c003c;
   public static final int ROUTER_OP_LUT_ARP_NUM_MISSES_REG                   = 0x2000000;
   public static final int ROUTER_OP_LUT_LPM_NUM_MISSES_REG                   = 0x2000004;
   public static final int ROUTER_OP_LUT_NUM_CPU_PKTS_SENT_REG                = 0x2000008;
   public static final int ROUTER_OP_LUT_NUM_BAD_OPTS_VER_REG                 = 0x200000c;
   public static final int ROUTER_OP_LUT_NUM_BAD_CHKSUMS_REG                  = 0x2000010;
   public static final int ROUTER_OP_LUT_NUM_BAD_TTLS_REG                     = 0x2000014;
   public static final int ROUTER_OP_LUT_NUM_NON_IP_RCVD_REG                  = 0x2000018;
   public static final int ROUTER_OP_LUT_NUM_PKTS_FORWARDED_REG               = 0x200001c;
   public static final int ROUTER_OP_LUT_NUM_WRONG_DEST_REG                   = 0x2000020;
   public static final int ROUTER_OP_LUT_NUM_FILTERED_PKTS_REG                = 0x2000024;
   public static final int ROUTER_OP_LUT_MAC_0_HI_REG                         = 0x2000028;
   public static final int ROUTER_OP_LUT_MAC_0_LO_REG                         = 0x200002c;
   public static final int ROUTER_OP_LUT_MAC_1_HI_REG                         = 0x2000030;
   public static final int ROUTER_OP_LUT_MAC_1_LO_REG                         = 0x2000034;
   public static final int ROUTER_OP_LUT_MAC_2_HI_REG                         = 0x2000038;
   public static final int ROUTER_OP_LUT_MAC_2_LO_REG                         = 0x200003c;
   public static final int ROUTER_OP_LUT_MAC_3_HI_REG                         = 0x2000040;
   public static final int ROUTER_OP_LUT_MAC_3_LO_REG                         = 0x2000044;
   public static final int ROUTER_OP_LUT_ARP_TABLE_ENTRY_MAC_HI_REG           = 0x2000048;
   public static final int ROUTER_OP_LUT_ARP_TABLE_ENTRY_MAC_LO_REG           = 0x200004c;
   public static final int ROUTER_OP_LUT_ARP_TABLE_ENTRY_NEXT_HOP_IP_REG      = 0x2000050;
   public static final int ROUTER_OP_LUT_ARP_TABLE_RD_ADDR_REG                = 0x2000054;
   public static final int ROUTER_OP_LUT_ARP_TABLE_WR_ADDR_REG                = 0x2000058;
   public static final int ROUTER_OP_LUT_DST_IP_FILTER_TABLE_ENTRY_IP_REG     = 0x200005c;
   public static final int ROUTER_OP_LUT_DST_IP_FILTER_TABLE_RD_ADDR_REG      = 0x2000060;
   public static final int ROUTER_OP_LUT_DST_IP_FILTER_TABLE_WR_ADDR_REG      = 0x2000064;
   public static final int ROUTER_OP_LUT_ROUTE_TABLE_ENTRY_IP_REG             = 0x2000068;
   public static final int ROUTER_OP_LUT_ROUTE_TABLE_ENTRY_MASK_REG           = 0x200006c;
   public static final int ROUTER_OP_LUT_ROUTE_TABLE_ENTRY_NEXT_HOP_IP_REG    = 0x2000070;
   public static final int ROUTER_OP_LUT_ROUTE_TABLE_ENTRY_OUTPUT_PORT_REG    = 0x2000074;
   public static final int ROUTER_OP_LUT_ROUTE_TABLE_RD_ADDR_REG              = 0x2000078;
   public static final int ROUTER_OP_LUT_ROUTE_TABLE_WR_ADDR_REG              = 0x200007c;
   public static final int ROUTER_OP_LUT_CCCP_TABLE_ENTRY_NAME_REG            = 0x2000080;
   public static final int ROUTER_OP_LUT_CCCP_TABLE_ENTRY_NEXT_HOP_IP_REG     = 0x2000084;
   public static final int ROUTER_OP_LUT_CCCP_TABLE_ENTRY_OUTPUT_PORT_REG     = 0x2000088;
   public static final int ROUTER_OP_LUT_CCCP_TABLE_RD_ADDR_REG               = 0x200008c;
   public static final int ROUTER_OP_LUT_CCCP_TABLE_WR_ADDR_REG               = 0x2000090;
   public static final int IN_ARB_NUM_PKTS_SENT_REG                           = 0x2000300;
   public static final int IN_ARB_LAST_PKT_WORD_0_HI_REG                      = 0x2000304;
   public static final int IN_ARB_LAST_PKT_WORD_0_LO_REG                      = 0x2000308;
   public static final int IN_ARB_LAST_PKT_CTRL_0_REG                         = 0x200030c;
   public static final int IN_ARB_LAST_PKT_WORD_1_HI_REG                      = 0x2000310;
   public static final int IN_ARB_LAST_PKT_WORD_1_LO_REG                      = 0x2000314;
   public static final int IN_ARB_LAST_PKT_CTRL_1_REG                         = 0x2000318;
   public static final int IN_ARB_STATE_REG                                   = 0x200031c;
   public static final int RATE_LIMIT_0_ENABLE_REG                            = 0x2000400;
   public static final int RATE_LIMIT_0_SHIFT_REG                             = 0x2000404;
   public static final int RATE_LIMIT_1_ENABLE_REG                            = 0x2000440;
   public static final int RATE_LIMIT_1_SHIFT_REG                             = 0x2000444;
   public static final int RATE_LIMIT_2_ENABLE_REG                            = 0x2000480;
   public static final int RATE_LIMIT_2_SHIFT_REG                             = 0x2000484;
   public static final int RATE_LIMIT_3_ENABLE_REG                            = 0x20004c0;
   public static final int RATE_LIMIT_3_SHIFT_REG                             = 0x20004c4;
   public static final int EVT_CAP_ENABLE_CAPTURE_REG                         = 0x2000500;
   public static final int EVT_CAP_SEND_PKT_REG                               = 0x2000504;
   public static final int EVT_CAP_DST_MAC_HI_REG                             = 0x2000508;
   public static final int EVT_CAP_DST_MAC_LO_REG                             = 0x200050c;
   public static final int EVT_CAP_SRC_MAC_HI_REG                             = 0x2000510;
   public static final int EVT_CAP_SRC_MAC_LO_REG                             = 0x2000514;
   public static final int EVT_CAP_ETHERTYPE_REG                              = 0x2000518;
   public static final int EVT_CAP_IP_DST_REG                                 = 0x200051c;
   public static final int EVT_CAP_IP_SRC_REG                                 = 0x2000520;
   public static final int EVT_CAP_MONITOR_MASK_REG                           = 0x2000524;
   public static final int EVT_CAP_SIGNAL_ID_MASK_REG                         = 0x2000528;
   public static final int EVT_CAP_NUM_EVTS_DROPPED_REG                       = 0x200052c;
   public static final int EVT_CAP_UDP_SRC_PORT_REG                           = 0x2000530;
   public static final int EVT_CAP_UDP_DST_PORT_REG                           = 0x2000534;
   public static final int EVT_CAP_OUTPUT_PORTS_REG                           = 0x2000538;
   public static final int EVT_CAP_RESET_TIMERS_REG                           = 0x200053c;
   public static final int EVT_CAP_TIMER_RESOLUTION_REG                       = 0x2000540;
   public static final int EVT_CAP_NUM_EVT_PKTS_SENT_REG                      = 0x2000544;
   public static final int EVT_CAP_NUM_EVTS_SENT_REG                          = 0x2000548;
   public static final int OQ_QUEUE_0_CTRL_REG                                = 0x2001000;
   public static final int OQ_QUEUE_0_NUM_PKT_BYTES_STORED_REG                = 0x2001004;
   public static final int OQ_QUEUE_0_NUM_OVERHEAD_BYTES_STORED_REG           = 0x2001008;
   public static final int OQ_QUEUE_0_NUM_PKT_BYTES_REMOVED_REG               = 0x200100c;
   public static final int OQ_QUEUE_0_NUM_OVERHEAD_BYTES_REMOVED_REG          = 0x2001010;
   public static final int OQ_QUEUE_0_NUM_PKTS_STORED_REG                     = 0x2001014;
   public static final int OQ_QUEUE_0_NUM_PKTS_DROPPED_REG                    = 0x2001018;
   public static final int OQ_QUEUE_0_NUM_PKTS_REMOVED_REG                    = 0x200101c;
   public static final int OQ_QUEUE_0_ADDR_LO_REG                             = 0x2001020;
   public static final int OQ_QUEUE_0_ADDR_HI_REG                             = 0x2001024;
   public static final int OQ_QUEUE_0_RD_ADDR_REG                             = 0x2001028;
   public static final int OQ_QUEUE_0_WR_ADDR_REG                             = 0x200102c;
   public static final int OQ_QUEUE_0_NUM_PKTS_IN_Q_REG                       = 0x2001030;
   public static final int OQ_QUEUE_0_MAX_PKTS_IN_Q_REG                       = 0x2001034;
   public static final int OQ_QUEUE_0_NUM_WORDS_IN_Q_REG                      = 0x2001038;
   public static final int OQ_QUEUE_0_NUM_WORDS_LEFT_REG                      = 0x200103c;
   public static final int OQ_QUEUE_0_FULL_THRESH_REG                         = 0x2001040;
   public static final int OQ_QUEUE_1_CTRL_REG                                = 0x2001200;
   public static final int OQ_QUEUE_1_NUM_PKT_BYTES_STORED_REG                = 0x2001204;
   public static final int OQ_QUEUE_1_NUM_OVERHEAD_BYTES_STORED_REG           = 0x2001208;
   public static final int OQ_QUEUE_1_NUM_PKT_BYTES_REMOVED_REG               = 0x200120c;
   public static final int OQ_QUEUE_1_NUM_OVERHEAD_BYTES_REMOVED_REG          = 0x2001210;
   public static final int OQ_QUEUE_1_NUM_PKTS_STORED_REG                     = 0x2001214;
   public static final int OQ_QUEUE_1_NUM_PKTS_DROPPED_REG                    = 0x2001218;
   public static final int OQ_QUEUE_1_NUM_PKTS_REMOVED_REG                    = 0x200121c;
   public static final int OQ_QUEUE_1_ADDR_LO_REG                             = 0x2001220;
   public static final int OQ_QUEUE_1_ADDR_HI_REG                             = 0x2001224;
   public static final int OQ_QUEUE_1_RD_ADDR_REG                             = 0x2001228;
   public static final int OQ_QUEUE_1_WR_ADDR_REG                             = 0x200122c;
   public static final int OQ_QUEUE_1_NUM_PKTS_IN_Q_REG                       = 0x2001230;
   public static final int OQ_QUEUE_1_MAX_PKTS_IN_Q_REG                       = 0x2001234;
   public static final int OQ_QUEUE_1_NUM_WORDS_IN_Q_REG                      = 0x2001238;
   public static final int OQ_QUEUE_1_NUM_WORDS_LEFT_REG                      = 0x200123c;
   public static final int OQ_QUEUE_1_FULL_THRESH_REG                         = 0x2001240;
   public static final int OQ_QUEUE_2_CTRL_REG                                = 0x2001400;
   public static final int OQ_QUEUE_2_NUM_PKT_BYTES_STORED_REG                = 0x2001404;
   public static final int OQ_QUEUE_2_NUM_OVERHEAD_BYTES_STORED_REG           = 0x2001408;
   public static final int OQ_QUEUE_2_NUM_PKT_BYTES_REMOVED_REG               = 0x200140c;
   public static final int OQ_QUEUE_2_NUM_OVERHEAD_BYTES_REMOVED_REG          = 0x2001410;
   public static final int OQ_QUEUE_2_NUM_PKTS_STORED_REG                     = 0x2001414;
   public static final int OQ_QUEUE_2_NUM_PKTS_DROPPED_REG                    = 0x2001418;
   public static final int OQ_QUEUE_2_NUM_PKTS_REMOVED_REG                    = 0x200141c;
   public static final int OQ_QUEUE_2_ADDR_LO_REG                             = 0x2001420;
   public static final int OQ_QUEUE_2_ADDR_HI_REG                             = 0x2001424;
   public static final int OQ_QUEUE_2_RD_ADDR_REG                             = 0x2001428;
   public static final int OQ_QUEUE_2_WR_ADDR_REG                             = 0x200142c;
   public static final int OQ_QUEUE_2_NUM_PKTS_IN_Q_REG                       = 0x2001430;
   public static final int OQ_QUEUE_2_MAX_PKTS_IN_Q_REG                       = 0x2001434;
   public static final int OQ_QUEUE_2_NUM_WORDS_IN_Q_REG                      = 0x2001438;
   public static final int OQ_QUEUE_2_NUM_WORDS_LEFT_REG                      = 0x200143c;
   public static final int OQ_QUEUE_2_FULL_THRESH_REG                         = 0x2001440;
   public static final int OQ_QUEUE_3_CTRL_REG                                = 0x2001600;
   public static final int OQ_QUEUE_3_NUM_PKT_BYTES_STORED_REG                = 0x2001604;
   public static final int OQ_QUEUE_3_NUM_OVERHEAD_BYTES_STORED_REG           = 0x2001608;
   public static final int OQ_QUEUE_3_NUM_PKT_BYTES_REMOVED_REG               = 0x200160c;
   public static final int OQ_QUEUE_3_NUM_OVERHEAD_BYTES_REMOVED_REG          = 0x2001610;
   public static final int OQ_QUEUE_3_NUM_PKTS_STORED_REG                     = 0x2001614;
   public static final int OQ_QUEUE_3_NUM_PKTS_DROPPED_REG                    = 0x2001618;
   public static final int OQ_QUEUE_3_NUM_PKTS_REMOVED_REG                    = 0x200161c;
   public static final int OQ_QUEUE_3_ADDR_LO_REG                             = 0x2001620;
   public static final int OQ_QUEUE_3_ADDR_HI_REG                             = 0x2001624;
   public static final int OQ_QUEUE_3_RD_ADDR_REG                             = 0x2001628;
   public static final int OQ_QUEUE_3_WR_ADDR_REG                             = 0x200162c;
   public static final int OQ_QUEUE_3_NUM_PKTS_IN_Q_REG                       = 0x2001630;
   public static final int OQ_QUEUE_3_MAX_PKTS_IN_Q_REG                       = 0x2001634;
   public static final int OQ_QUEUE_3_NUM_WORDS_IN_Q_REG                      = 0x2001638;
   public static final int OQ_QUEUE_3_NUM_WORDS_LEFT_REG                      = 0x200163c;
   public static final int OQ_QUEUE_3_FULL_THRESH_REG                         = 0x2001640;
   public static final int OQ_QUEUE_4_CTRL_REG                                = 0x2001800;
   public static final int OQ_QUEUE_4_NUM_PKT_BYTES_STORED_REG                = 0x2001804;
   public static final int OQ_QUEUE_4_NUM_OVERHEAD_BYTES_STORED_REG           = 0x2001808;
   public static final int OQ_QUEUE_4_NUM_PKT_BYTES_REMOVED_REG               = 0x200180c;
   public static final int OQ_QUEUE_4_NUM_OVERHEAD_BYTES_REMOVED_REG          = 0x2001810;
   public static final int OQ_QUEUE_4_NUM_PKTS_STORED_REG                     = 0x2001814;
   public static final int OQ_QUEUE_4_NUM_PKTS_DROPPED_REG                    = 0x2001818;
   public static final int OQ_QUEUE_4_NUM_PKTS_REMOVED_REG                    = 0x200181c;
   public static final int OQ_QUEUE_4_ADDR_LO_REG                             = 0x2001820;
   public static final int OQ_QUEUE_4_ADDR_HI_REG                             = 0x2001824;
   public static final int OQ_QUEUE_4_RD_ADDR_REG                             = 0x2001828;
   public static final int OQ_QUEUE_4_WR_ADDR_REG                             = 0x200182c;
   public static final int OQ_QUEUE_4_NUM_PKTS_IN_Q_REG                       = 0x2001830;
   public static final int OQ_QUEUE_4_MAX_PKTS_IN_Q_REG                       = 0x2001834;
   public static final int OQ_QUEUE_4_NUM_WORDS_IN_Q_REG                      = 0x2001838;
   public static final int OQ_QUEUE_4_NUM_WORDS_LEFT_REG                      = 0x200183c;
   public static final int OQ_QUEUE_4_FULL_THRESH_REG                         = 0x2001840;
   public static final int OQ_QUEUE_5_CTRL_REG                                = 0x2001a00;
   public static final int OQ_QUEUE_5_NUM_PKT_BYTES_STORED_REG                = 0x2001a04;
   public static final int OQ_QUEUE_5_NUM_OVERHEAD_BYTES_STORED_REG           = 0x2001a08;
   public static final int OQ_QUEUE_5_NUM_PKT_BYTES_REMOVED_REG               = 0x2001a0c;
   public static final int OQ_QUEUE_5_NUM_OVERHEAD_BYTES_REMOVED_REG          = 0x2001a10;
   public static final int OQ_QUEUE_5_NUM_PKTS_STORED_REG                     = 0x2001a14;
   public static final int OQ_QUEUE_5_NUM_PKTS_DROPPED_REG                    = 0x2001a18;
   public static final int OQ_QUEUE_5_NUM_PKTS_REMOVED_REG                    = 0x2001a1c;
   public static final int OQ_QUEUE_5_ADDR_LO_REG                             = 0x2001a20;
   public static final int OQ_QUEUE_5_ADDR_HI_REG                             = 0x2001a24;
   public static final int OQ_QUEUE_5_RD_ADDR_REG                             = 0x2001a28;
   public static final int OQ_QUEUE_5_WR_ADDR_REG                             = 0x2001a2c;
   public static final int OQ_QUEUE_5_NUM_PKTS_IN_Q_REG                       = 0x2001a30;
   public static final int OQ_QUEUE_5_MAX_PKTS_IN_Q_REG                       = 0x2001a34;
   public static final int OQ_QUEUE_5_NUM_WORDS_IN_Q_REG                      = 0x2001a38;
   public static final int OQ_QUEUE_5_NUM_WORDS_LEFT_REG                      = 0x2001a3c;
   public static final int OQ_QUEUE_5_FULL_THRESH_REG                         = 0x2001a40;
   public static final int OQ_QUEUE_6_CTRL_REG                                = 0x2001c00;
   public static final int OQ_QUEUE_6_NUM_PKT_BYTES_STORED_REG                = 0x2001c04;
   public static final int OQ_QUEUE_6_NUM_OVERHEAD_BYTES_STORED_REG           = 0x2001c08;
   public static final int OQ_QUEUE_6_NUM_PKT_BYTES_REMOVED_REG               = 0x2001c0c;
   public static final int OQ_QUEUE_6_NUM_OVERHEAD_BYTES_REMOVED_REG          = 0x2001c10;
   public static final int OQ_QUEUE_6_NUM_PKTS_STORED_REG                     = 0x2001c14;
   public static final int OQ_QUEUE_6_NUM_PKTS_DROPPED_REG                    = 0x2001c18;
   public static final int OQ_QUEUE_6_NUM_PKTS_REMOVED_REG                    = 0x2001c1c;
   public static final int OQ_QUEUE_6_ADDR_LO_REG                             = 0x2001c20;
   public static final int OQ_QUEUE_6_ADDR_HI_REG                             = 0x2001c24;
   public static final int OQ_QUEUE_6_RD_ADDR_REG                             = 0x2001c28;
   public static final int OQ_QUEUE_6_WR_ADDR_REG                             = 0x2001c2c;
   public static final int OQ_QUEUE_6_NUM_PKTS_IN_Q_REG                       = 0x2001c30;
   public static final int OQ_QUEUE_6_MAX_PKTS_IN_Q_REG                       = 0x2001c34;
   public static final int OQ_QUEUE_6_NUM_WORDS_IN_Q_REG                      = 0x2001c38;
   public static final int OQ_QUEUE_6_NUM_WORDS_LEFT_REG                      = 0x2001c3c;
   public static final int OQ_QUEUE_6_FULL_THRESH_REG                         = 0x2001c40;
   public static final int OQ_QUEUE_7_CTRL_REG                                = 0x2001e00;
   public static final int OQ_QUEUE_7_NUM_PKT_BYTES_STORED_REG                = 0x2001e04;
   public static final int OQ_QUEUE_7_NUM_OVERHEAD_BYTES_STORED_REG           = 0x2001e08;
   public static final int OQ_QUEUE_7_NUM_PKT_BYTES_REMOVED_REG               = 0x2001e0c;
   public static final int OQ_QUEUE_7_NUM_OVERHEAD_BYTES_REMOVED_REG          = 0x2001e10;
   public static final int OQ_QUEUE_7_NUM_PKTS_STORED_REG                     = 0x2001e14;
   public static final int OQ_QUEUE_7_NUM_PKTS_DROPPED_REG                    = 0x2001e18;
   public static final int OQ_QUEUE_7_NUM_PKTS_REMOVED_REG                    = 0x2001e1c;
   public static final int OQ_QUEUE_7_ADDR_LO_REG                             = 0x2001e20;
   public static final int OQ_QUEUE_7_ADDR_HI_REG                             = 0x2001e24;
   public static final int OQ_QUEUE_7_RD_ADDR_REG                             = 0x2001e28;
   public static final int OQ_QUEUE_7_WR_ADDR_REG                             = 0x2001e2c;
   public static final int OQ_QUEUE_7_NUM_PKTS_IN_Q_REG                       = 0x2001e30;
   public static final int OQ_QUEUE_7_MAX_PKTS_IN_Q_REG                       = 0x2001e34;
   public static final int OQ_QUEUE_7_NUM_WORDS_IN_Q_REG                      = 0x2001e38;
   public static final int OQ_QUEUE_7_NUM_WORDS_LEFT_REG                      = 0x2001e3c;
   public static final int OQ_QUEUE_7_FULL_THRESH_REG                         = 0x2001e40;
   public static final int OQ_QUEUE_GROUP_BASE_ADDR                           = 0x2001000;
   public static final int OQ_QUEUE_GROUP_INST_OFFSET                         = 0x0000200;
   public static final int OQ_CONTROL_ENABLE_SEND_POS                         = 0;
   public static final int OQ_CONTROL_INITIALIZE_OQ_POS                       = 1;
   public static final int OQ_CONTROL_ENABLE_SEND                             = 0x1;
   public static final int OQ_CONTROL_INITIALIZE_OQ                           = 0x2;
   public static final int DMA_IFACE_CTRL_DISABLE_POS                         = 0;
   public static final int DMA_IFACE_CTRL_RESET_POS                           = 1;
   public static final int DMA_IFACE_CTRL_DISABLE                             = 0x001;
   public static final int DMA_IFACE_CTRL_RESET                               = 0x002;
   public static final int MII_CTRL_RESET_POS                                 = 15;
   public static final int MII_CTRL_INTERNAL_LOOPBACK_POS                     = 14;
   public static final int MII_CTRL_SPEED_SEL_LO_POS                          = 13;
   public static final int MII_CTRL_AUTONEG_ENABLE_POS                        = 12;
   public static final int MII_CTRL_PWR_DOWN_POS                              = 11;
   public static final int MII_CTRL_ISOLATE_POS                               = 10;
   public static final int MII_CTRL_RESTART_AUTONEG_POS                       = 9;
   public static final int MII_CTRL_DUPLEX_MODE_POS                           = 8;
   public static final int MII_CTRL_COLLISION_TEST_EN_POS                     = 7;
   public static final int MII_CTRL_SPEED_SEL_HI_POS                          = 6;
   public static final int MII_CTRL_RESET                                     = 0x8000;
   public static final int MII_CTRL_INTERNAL_LOOPBACK                         = 0x4000;
   public static final int MII_CTRL_SPEED_SEL_LO                              = 0x2000;
   public static final int MII_CTRL_AUTONEG_ENABLE                            = 0x1000;
   public static final int MII_CTRL_PWR_DOWN                                  = 0x0800;
   public static final int MII_CTRL_ISOLATE                                   = 0x0400;
   public static final int MII_CTRL_RESTART_AUTONEG                           = 0x0200;
   public static final int MII_CTRL_DUPLEX_MODE                               = 0x0100;
   public static final int MII_CTRL_COLLISION_TEST_EN                         = 0x0080;
   public static final int MII_CTRL_SPEED_SEL_HI                              = 0x0040;
   public static final int MII_STATUS_100BASE_T4_CAPABLE_POS                  = 15;
   public static final int MII_STATUS_100BASE_X_FULL_DPLX_CAPABLE_POS         = 14;
   public static final int MII_STATUS_100BASE_X_HALF_DPLX_CAPABLE_POS         = 13;
   public static final int MII_STATUS_10BASE_T_FULL_DPLX_CAPABLE_POS          = 12;
   public static final int MII_STATUS_10BASE_T_HALF_DPLX_CAPABLE_POS          = 11;
   public static final int MII_STATUS_10BASE_T2_FULL_DPLX_CAPABLE_POS         = 10;
   public static final int MII_STATUS_10BASE_T2_HALF_DPLX_CAPABLE_POS         = 9;
   public static final int MII_STATUS_EXTENDED_STATUS_POS                     = 8;
   public static final int MII_STATUS_MF_PREAMBLE_SUPPRESS_POS                = 6;
   public static final int MII_STATUS_AUTONEG_COMPLETE_POS                    = 5;
   public static final int MII_STATUS_REMOTE_FAULT_POS                        = 4;
   public static final int MII_STATUS_AUTONEG_ABILITY_POS                     = 3;
   public static final int MII_STATUS_LINK_STATUS_POS                         = 2;
   public static final int MII_STATUS_JABBER_DETECT_POS                       = 1;
   public static final int MII_STATUS_EXTENDED_CAPABILITY_POS                 = 0;
   public static final int MII_STATUS_100BASE_T4_CAPABLE                      = 0x8000;
   public static final int MII_STATUS_100BASE_X_FULL_DPLX_CAPABLE             = 0x4000;
   public static final int MII_STATUS_100BASE_X_HALF_DPLX_CAPABLE             = 0x2000;
   public static final int MII_STATUS_10BASE_T_FULL_DPLX_CAPABLE              = 0x1000;
   public static final int MII_STATUS_10BASE_T_HALF_DPLX_CAPABLE              = 0x0800;
   public static final int MII_STATUS_10BASE_T2_FULL_DPLX_CAPABLE             = 0x0400;
   public static final int MII_STATUS_10BASE_T2_HALF_DPLX_CAPABLE             = 0x0200;
   public static final int MII_STATUS_EXTENDED_STATUS                         = 0x0100;
   public static final int MII_STATUS_MF_PREAMBLE_SUPPRESS                    = 0x0040;
   public static final int MII_STATUS_AUTONEG_COMPLETE                        = 0x0020;
   public static final int MII_STATUS_REMOTE_FAULT                            = 0x0010;
   public static final int MII_STATUS_AUTONEG_ABILITY                         = 0x0008;
   public static final int MII_STATUS_LINK_STATUS                             = 0x0004;
   public static final int MII_STATUS_JABBER_DETECT                           = 0x0002;
   public static final int MII_STATUS_EXTENDED_CAPABILITY                     = 0x0001;
   public static final int CPU_QUEUE_CONTROL_TX_QUEUE_DISABLE_POS             = 0;
   public static final int CPU_QUEUE_CONTROL_RX_QUEUE_DISABLE_POS             = 1;
   public static final int CPU_QUEUE_CONTROL_TX_QUEUE_DISABLE                 = 0x001;
   public static final int CPU_QUEUE_CONTROL_RX_QUEUE_DISABLE                 = 0x002;
   public static final int MAC_GRP_CONTROL_TX_QUEUE_DISABLE_POS               = 0;
   public static final int MAC_GRP_CONTROL_RX_QUEUE_DISABLE_POS               = 1;
   public static final int MAC_GRP_CONTROL_RESET_MAC_POS                      = 2;
   public static final int MAC_GRP_CONTROL_MAC_DISABLE_TX_POS                 = 3;
   public static final int MAC_GRP_CONTROL_MAC_DISABLE_RX_POS                 = 4;
   public static final int MAC_GRP_CONTROL_MAC_DISABLE_JUMBO_TX_POS           = 5;
   public static final int MAC_GRP_CONTROL_MAC_DISABLE_JUMBO_RX_POS           = 6;
   public static final int MAC_GRP_CONTROL_MAC_DISABLE_CRC_CHECK_POS          = 7;
   public static final int MAC_GRP_CONTROL_MAC_DISABLE_CRC_GEN_POS            = 8;
   public static final int MAC_GRP_CONTROL_TX_QUEUE_DISABLE                   = 0x001;
   public static final int MAC_GRP_CONTROL_RX_QUEUE_DISABLE                   = 0x002;
   public static final int MAC_GRP_CONTROL_RESET_MAC                          = 0x004;
   public static final int MAC_GRP_CONTROL_MAC_DISABLE_TX                     = 0x008;
   public static final int MAC_GRP_CONTROL_MAC_DISABLE_RX                     = 0x010;
   public static final int MAC_GRP_CONTROL_MAC_DISABLE_JUMBO_TX               = 0x020;
   public static final int MAC_GRP_CONTROL_MAC_DISABLE_JUMBO_RX               = 0x040;
   public static final int MAC_GRP_CONTROL_MAC_DISABLE_CRC_CHECK              = 0x080;
   public static final int MAC_GRP_CONTROL_MAC_DISABLE_CRC_GEN                = 0x100;
}

