timestamp 1586253497
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use cap_mim$1 cap_mim$1_0[0:1:5640][0:1:5640] 1 0 -71041 0 1 77515
use ppolyf_u_high_Rs_resistor$3 ppolyf_u_high_Rs_resistor$3_0[0:4:2732][0:5:752] 1 0 -73369 0 1 72083
use ppolyf_u_high_Rs_resistor$2 ppolyf_u_high_Rs_resistor$2_0[0:6:1732][0:5:752] 1 0 -71833 0 1 67075
parameters nfet_10v0_asym l=l w=w a1=as p1=ps a2=ad p2=pd
parameters nfet_06v0_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_05v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters nfet_06v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_10v0_asym l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_06v0_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_05v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_06v0 l=l w=w a1=as p1=ps a2=ad p2=pd
port "SUB" 7 -87546 65157 -87546 65157 m4
port "VFB_res" 6 -87565 80040 -87565 80040 m4
port "IBIAS" 9 -87553 77282 -87553 77282 m4
port "LDO_EN" 8 -87536 79262 -87536 79262 m4
port "VOUT" 10 -57843 89004 -57843 89004 m4
port "VFB" 5 -87576 80274 -87576 80274 m4
port "VREF" 4 -87546 91713 -87546 91713 m4
port "VSS" 3 -87541 66660 -87541 66660 m5
port "VDD" 2 -87562 100479 -87562 100479 m5
node "m5_n66517_77995#" 1 513.804 -66517 77995 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140096 3360
node "m5_n70561_82039#" 1 516.614 -70561 82039 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140096 3360
node "m5_n66517_87435#" 1 495.67 -66517 87435 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140096 3360
node "SUB" 46 8554.02 -87546 65157 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1618512 57916 0 0
node "m4_n66517_77631#" 3 463.119 -66517 77631 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89152 3296 0 0
node "m4_n70925_82039#" 3 460.727 -70925 82039 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89152 3296 0 0
node "m4_n66517_87831#" 3 326.233 -66517 87831 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89152 3296 0 0
node "m1_n63839_67901#" 2 295.941 -63839 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65571_67901#" 2 290.447 -65571 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n67303_67901#" 2 290.447 -67303 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n69035_67901#" 2 290.447 -69035 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n63839_68653#" 2 282.441 -63839 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65571_68653#" 2 276.947 -65571 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n67303_68653#" 2 276.947 -67303 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n69035_68653#" 2 279.953 -69035 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n70219_68653#" 15 1863.76 -70219 68653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 458528 16488 0 0 0 0 0 0
node "m1_n63839_69405#" 2 271.855 -63839 69405 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65571_69405#" 2 266.361 -65571 69405 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n67303_69405#" 2 266.361 -67303 69405 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n69035_69405#" 2 266.361 -69035 69405 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "VFB_res" 75 5926.07 -87565 80040 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36036 1594 956256 34600 708624 25644 869568 31168 0 0
node "m1_n70219_67901#" 24 2305.64 -70219 67901 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 695744 25072 101024 3720 0 0 0 0
node "m1_n63839_70157#" 2 289.887 -63839 70157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37960 1668 34944 1360 0 0 0 0 0 0
node "m1_n65571_70157#" 2 284.098 -65571 70157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37960 1668 34944 1360 0 0 0 0 0 0
node "m1_n67303_70157#" 2 284.098 -67303 70157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37960 1668 34944 1360 0 0 0 0 0 0
node "m1_n69035_70157#" 2 284.098 -69035 70157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37960 1668 34944 1360 0 0 0 0 0 0
node "m1_n63107_72157#" 2 299.16 -63107 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_72157#" 2 299.16 -65839 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_72157#" 2 299.16 -68571 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_72157#" 2 299.16 -71303 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_72157#" 23 2638.25 -73487 72157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_72909#" 2 298.936 -63107 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_72909#" 2 298.936 -65839 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_72909#" 2 298.936 -68571 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_72909#" 2 298.936 -71303 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_72909#" 23 2594.89 -73487 72909 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_73661#" 2 298.936 -63107 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_73661#" 2 298.936 -65839 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_73661#" 2 298.936 -68571 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_73661#" 2 298.936 -71303 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_73661#" 23 2594.89 -73487 73661 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_74413#" 2 298.936 -63107 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_74413#" 2 298.936 -65839 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_74413#" 2 298.936 -68571 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_74413#" 2 298.936 -71303 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_74413#" 23 2594.89 -73487 74413 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_75165#" 2 298.936 -63107 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_75165#" 2 298.936 -65839 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_75165#" 2 298.936 -68571 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_75165#" 2 298.936 -71303 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_75165#" 23 2602.43 -73487 75165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45760 1968 738528 26488 0 0 0 0 0 0
node "m1_n63107_75917#" 2 297.738 -63107 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n65839_75917#" 2 297.738 -65839 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n68571_75917#" 2 297.738 -68571 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n71303_75917#" 2 291.855 -71303 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34112 1520 34944 1360 0 0 0 0 0 0
node "m1_n73487_75917#" 44 4418.36 -73487 75917 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17056 760 731808 26360 713392 25688 63056 2364 0 0
node "m1_n87545_65867#" 1 282.831 -87545 65867 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32872 1286 0 0 0 0 0 0 0 0
node "IBIAS" 30 1821.22 -87553 77282 m4 0 0 0 0 0 0 0 0 58400 1092 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38128 1360 11368 518 36960 1432 349384 12590 0 0
node "a_n83949_74452#" 330 2807.71 -83949 74452 mvndif 0 0 0 0 0 0 0 0 292000 5168 0 0 633600 7936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 266268 9766 334096 12828 453320 16526 0 0 0 0
node "a_n84169_78410#" 269 1145.78 -84169 78410 mvndif 0 0 0 0 0 0 0 0 12600 468 18480 548 249840 5600 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 117856 5024 873040 31516 144928 5400 0 0 0 0
node "a_n85031_78410#" 220 2342.79 -85031 78410 mvndif 0 0 0 0 0 0 0 0 12600 468 18480 548 206800 4472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 150720 6288 974288 35132 132384 4952 0 0 0 0
node "LDO_EN" 81 2089.36 -87536 79262 m4 0 0 0 0 0 0 0 0 0 0 0 0 64720 1624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33808 1464 83776 3328 179928 6762 425040 15292 0 0
node "VOUT" 4905 6606.63 -57843 89004 m4 0 0 0 0 0 0 0 0 0 0 15400000 203080 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7808236 210014 1673084 60238 1146824 41630 795536 28524 0 0
node "a_n83949_73102#" 1873 11743.3 -83949 73102 mvndif 0 0 0 0 0 0 0 0 4263200 67160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2480356 76010 1850744 69682 3716216 133842 0 0 0 0
node "VFB" 1357 9123.76 -87576 80274 m4 0 0 0 0 0 0 0 0 0 0 0 0 2002560 36736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 319648 13440 362208 14504 3324944 119532 699552 25096 0 0
node "VREF" 1342 8939.12 -87546 91713 m4 0 0 0 0 0 0 0 0 0 0 0 0 2002560 36736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 322560 13552 459424 17976 2689904 96852 693280 24872 0 0
node "a_n83803_68196#" 570 5965.61 -83803 68196 p 0 0 0 0 0 0 0 0 131400 2676 338800 5016 707200 10272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 438864 15872 1583624 58462 2165072 78332 0 0 0 0
node "a_n83949_68256#" 8350 8200 -83949 68256 mvndif 0 0 0 0 0 0 0 0 219000 4752 1078000 16156 10196000 205920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 991616 34184 3166576 115108 3201528 115782 5776 304 109824 2672
node "a_n83693_82724#" 1397 11840.7 -83693 82724 mvndif 0 0 0 0 0 0 0 0 2044000 32088 400400 6124 1036800 11968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1611676 51278 1612688 60172 4887232 175776 0 0 0 0
node "a_n83693_84586#" 1682 10264.2 -83693 84586 mvndif 0 0 0 0 0 0 0 0 2044000 32088 400400 6124 2073600 23936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1701756 55070 1960952 73058 5527536 198868 0 0 0 0
node "VSS" 106606 112276 -87541 66660 m5 0 0 315845785 187186 0 0 0 0 11646800 195760 17782256 372796 7034240 112576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21689448 750692 6369344 235848 6418064 231652 51984 2736 2420352 55184
node "VDD" 76571 943494 -87562 100479 m5 297232855 239736 0 0 5424576 142752 0 0 27650064 489652 24430560 337916 5184000 59840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36140916 1156954 7577896 282342 6783200 245224 80864 4256 2436192 55544
substrate "a_n86781_65305#" 0 0 -86781 65305 ppd 0 0 0 0 0 0 9819504 258408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6718608 258408 0 0 0 0 0 0 0 0
cap "m1_n69035_69405#" "m1_n69035_70157#" 10.1769
cap "VFB" "a_n83693_84586#" 2518.51
cap "IBIAS" "a_n83803_68196#" 83.8163
cap "VFB_res" "VOUT" 4756.65
cap "VDD" "m4_n66517_87831#" 22.9203
cap "a_n84169_78410#" "a_n83693_84586#" 322.531
cap "m1_n70219_68653#" "m1_n69035_68653#" 103.601
cap "m1_n68571_72909#" "m1_n73487_72909#" 91.6936
cap "m5_n66517_87435#" "VOUT" 1.66805
cap "m4_n66517_77631#" "m1_n65839_75917#" 1.26873
cap "m1_n73487_75165#" "m1_n71303_75165#" 91.6936
cap "m4_n66517_87831#" "m1_n73487_75917#" 8.12194
cap "VDD" "m1_n63839_70157#" 466.189
cap "VOUT" "VSS" 17.6789
cap "VDD" "VOUT" 61501.7
cap "m1_n73487_72909#" "m1_n73487_72157#" 690.584
cap "VDD" "m4_n66517_77631#" 20.6263
cap "m1_n70219_68653#" "m1_n65571_68653#" 91.6936
cap "m1_n67303_68653#" "m1_n69035_68653#" 14.1045
cap "m1_n73487_75165#" "m1_n71303_75917#" 62.3163
cap "m5_n66517_77995#" "m4_n66517_77631#" 42.5913
cap "m1_n73487_73661#" "VOUT" 0.0968543
cap "m1_n65839_72157#" "m1_n73487_72157#" 91.6936
cap "a_n83693_82724#" "VOUT" 1.7394
cap "m1_n73487_72157#" "m1_n71303_72157#" 91.6936
cap "m1_n73487_75917#" "VOUT" 5632.05
cap "m1_n70219_67901#" "m1_n63839_69405#" 91.6936
cap "m1_n69035_69405#" "m1_n70219_67901#" 91.6936
cap "VFB_res" "VSS" 228.601
cap "VDD" "VFB_res" 7948.36
cap "VDD" "m5_n66517_87435#" 21.0787
cap "VDD" "m1_n65839_75917#" 369.744
cap "m1_n73487_74413#" "VOUT" 0.0968543
cap "VFB_res" "a_n83949_73102#" 265.69
cap "m1_n67303_68653#" "m1_n65571_68653#" 14.1045
cap "m1_n73487_72909#" "m1_n65839_72909#" 91.6936
cap "m1_n63107_75917#" "m1_n63107_75165#" 10.1769
cap "VFB_res" "m1_n73487_73661#" 0.0748767
cap "VFB_res" "a_n83693_82724#" 301.631
cap "VFB_res" "m1_n73487_75917#" 1.4762
cap "m1_n65839_72909#" "m1_n65839_72157#" 10.1769
cap "VDD" "VSS" 3294.75
cap "m1_n63839_68653#" "m1_n65571_68653#" 14.1045
cap "m5_n66517_87435#" "m1_n73487_75917#" 6.61283
cap "m1_n68571_72909#" "m1_n68571_73661#" 10.1769
cap "VFB_res" "m1_n73487_74413#" 0.0748767
cap "m1_n71303_73661#" "m1_n71303_74413#" 10.1769
cap "a_n83949_73102#" "VSS" 48211.4
cap "LDO_EN" "a_n83949_74452#" 10.2345
cap "VDD" "m5_n66517_77995#" 16.7975
cap "VDD" "a_n83949_73102#" 125.777
cap "VDD" "m1_n73487_73661#" 726.299
cap "a_n83949_68256#" "VFB" 2.03449
cap "a_n83693_82724#" "VSS" 5055.81
cap "m1_n73487_75917#" "VSS" 13.551
cap "VDD" "a_n83693_82724#" 15790.2
cap "VDD" "m1_n73487_75917#" 1300.36
cap "a_n84169_78410#" "a_n83949_68256#" 578.048
cap "VOUT" "a_n83803_68196#" 0.621787
cap "a_n84169_78410#" "VFB" 0.849614
cap "a_n83693_82724#" "a_n83949_73102#" 9330.88
cap "m1_n73487_72909#" "m1_n63107_72909#" 91.6936
cap "VDD" "m1_n73487_74413#" 731.286
cap "IBIAS" "LDO_EN" 6.67492
cap "a_n83693_82724#" "m1_n73487_75917#" 0.631464
cap "m1_n71303_73661#" "m1_n71303_72909#" 10.1769
cap "VFB_res" "a_n83803_68196#" 206.396
cap "VDD" "m1_n67303_70157#" 457.183
cap "VDD" "m1_n65839_73661#" 289.798
cap "m1_n73487_74413#" "m1_n73487_73661#" 690.584
cap "m1_n65571_69405#" "m1_n65571_70157#" 10.1769
cap "m1_n73487_74413#" "m1_n73487_75917#" 0.0527737
cap "a_n83949_74452#" "a_n85031_78410#" 31.7092
cap "m1_n67303_67901#" "m1_n69035_67901#" 14.1045
cap "m1_n65839_73661#" "m1_n73487_73661#" 91.6936
cap "m1_n71303_75165#" "m1_n71303_75917#" 10.1769
cap "VDD" "a_n83803_68196#" 4007.1
cap "a_n83803_68196#" "VSS" 15445.4
cap "IBIAS" "a_n85031_78410#" 12.3614
cap "a_n83949_73102#" "a_n83803_68196#" 3173.37
cap "m1_n67303_67901#" "m1_n65571_67901#" 14.1045
cap "VREF" "a_n83693_84586#" 3215.68
cap "m1_n65571_69405#" "m1_n70219_67901#" 91.6936
cap "m1_n70219_68653#" "VFB_res" 189.253
cap "VDD" "m1_n67303_69405#" 290.98
cap "m1_n73487_72909#" "m1_n71303_73661#" 62.3163
cap "a_n83693_82724#" "a_n83803_68196#" 1507.95
cap "m1_n73487_75917#" "a_n83803_68196#" 0.211938
cap "m1_n87545_65867#" "VSS" 3.07132
cap "m1_n73487_72909#" "m1_n63107_73661#" 62.3163
cap "m1_n73487_75165#" "m1_n63107_75165#" 91.6936
cap "m1_n73487_75165#" "m1_n65839_75165#" 91.6936
cap "m1_n63839_67901#" "m1_n65571_67901#" 14.1045
cap "m1_n70219_68653#" "VSS" 10.9263
cap "m1_n65571_69405#" "m1_n63839_69405#" 14.1045
cap "VDD" "m1_n70219_68653#" 693.919
cap "VOUT" "m1_n68571_72157#" 39.8142
cap "m1_n68571_72909#" "m1_n73487_72157#" 62.3163
cap "VDD" "m1_n63107_75917#" 369.744
cap "m1_n67303_69405#" "m1_n67303_70157#" 10.1769
cap "VDD" "m1_n71303_74413#" 289.798
cap "VDD" "m1_n67303_68653#" 306.421
cap "m1_n69035_68653#" "m1_n69035_69405#" 10.1769
cap "m1_n73487_73661#" "m1_n71303_74413#" 62.3163
cap "VFB_res" "LDO_EN" 693.179
cap "m1_n63839_68653#" "VSS" 1.87756
cap "VDD" "m1_n63839_68653#" 314.366
cap "m1_n67303_67901#" "VFB_res" 57.5468
cap "m1_n73487_72909#" "VOUT" 0.0968543
cap "VDD" "m1_n71303_72909#" 290.053
cap "m1_n73487_74413#" "m1_n71303_74413#" 91.6936
cap "a_n83949_68256#" "a_n83949_74452#" 0.0758571
cap "m1_n69035_67901#" "m1_n70219_67901#" 14.1045
cap "VDD" "m1_n68571_72157#" 280.522
cap "a_n85031_78410#" "VOUT" 0.241748
cap "VOUT" "m1_n65839_72157#" 39.8142
cap "VOUT" "m1_n71303_72157#" 39.8142
cap "m1_n65839_72909#" "m1_n73487_72157#" 62.3163
cap "LDO_EN" "VSS" 443.97
cap "VREF" "a_n83949_68256#" 62.8764
cap "a_n84169_78410#" "a_n83949_74452#" 63.2929
cap "VDD" "LDO_EN" 810.365
cap "VREF" "VFB" 12334
cap "m1_n67303_67901#" "VSS" 2.23408
cap "VFB_res" "m1_n73487_72909#" 0.0748767
cap "VDD" "m1_n67303_67901#" 302.376
cap "IBIAS" "a_n83949_68256#" 0.0666906
cap "m1_n63839_67901#" "VFB_res" 59.4244
cap "VDD" "m1_n68571_75917#" 369.744
cap "LDO_EN" "a_n83949_73102#" 972.246
cap "VOUT" "a_n83693_84586#" 1.1474
cap "m4_n70925_82039#" "VOUT" 2.3471
cap "m1_n73487_75165#" "VOUT" 0.167008
cap "VFB_res" "a_n85031_78410#" 110.722
cap "VDD" "m1_n68571_74413#" 289.798
cap "IBIAS" "a_n84169_78410#" 53.8073
cap "m1_n70219_68653#" "m1_n67303_69405#" 62.3163
cap "m1_n69035_70157#" "VOUT" 15.4416
cap "m1_n63839_70157#" "m1_n65571_70157#" 15.4404
cap "m1_n63107_72157#" "m1_n73487_72157#" 91.6936
cap "m1_n68571_74413#" "m1_n73487_73661#" 62.3163
cap "VDD" "m1_n73487_72909#" 731.286
cap "m1_n63839_67901#" "VSS" 2.23408
cap "VFB_res" "a_n83693_84586#" 79.8404
cap "VDD" "m1_n63839_67901#" 310.321
cap "VFB_res" "m1_n73487_75165#" 0.132652
cap "a_n85031_78410#" "VSS" 1308.95
cap "VDD" "m1_n65839_72157#" 280.609
cap "VDD" "a_n85031_78410#" 4858.86
cap "VDD" "m1_n71303_72157#" 280.522
cap "m1_n73487_72157#" "m1_n63107_72909#" 62.3163
cap "m1_n73487_72909#" "m1_n73487_73661#" 690.584
cap "m1_n73487_75165#" "m1_n65839_75917#" 62.3163
cap "m1_n67303_68653#" "m1_n67303_69405#" 10.1769
cap "m1_n63107_74413#" "m1_n63107_75165#" 10.1769
cap "m1_n68571_74413#" "m1_n73487_74413#" 91.6936
cap "a_n83949_73102#" "a_n85031_78410#" 109.191
cap "a_n83693_84586#" "VSS" 6339.4
cap "a_n83693_82724#" "a_n85031_78410#" 35.2444
cap "VDD" "a_n83693_84586#" 22710.5
cap "VDD" "m4_n70925_82039#" 1.89933
cap "VDD" "m1_n73487_75165#" 1257.8
cap "m1_n63839_70157#" "m1_n70219_67901#" 60.8629
cap "VDD" "m1_n69035_70157#" 457.183
cap "a_n83949_73102#" "a_n83693_84586#" 22116.4
cap "LDO_EN" "a_n83803_68196#" 39.0063
cap "m5_n70561_82039#" "VOUT" 3.19765
cap "m1_n70219_67901#" "VOUT" 190.74
cap "VDD" "m1_n68571_75165#" 290.223
cap "m1_n73487_72909#" "m1_n65839_73661#" 62.3163
cap "m1_n67303_68653#" "m1_n70219_68653#" 91.6936
cap "a_n83693_82724#" "a_n83693_84586#" 36173.7
cap "m4_n66517_87831#" "a_n83949_68256#" 4.10936
cap "m1_n73487_75917#" "a_n83693_84586#" 0.412226
cap "m1_n63107_74413#" "m1_n63107_73661#" 10.1769
cap "m4_n70925_82039#" "a_n83693_82724#" 1.31562
cap "VDD" "m1_n65571_70157#" 457.183
cap "m4_n70925_82039#" "m1_n73487_75917#" 5.45243
cap "m1_n73487_75165#" "m1_n73487_75917#" 170.63
cap "m1_n65839_75165#" "m1_n65839_74413#" 10.1769
cap "VDD" "SUB" 17.0796
cap "SUB" "VSS" 94.5382
cap "m1_n63839_68653#" "m1_n70219_68653#" 91.6936
cap "m1_n63839_70157#" "m1_n63839_69405#" 10.1769
cap "VFB_res" "m1_n70219_67901#" 1124.05
cap "m1_n73487_75165#" "m1_n73487_74413#" 690.584
cap "m1_n65571_68653#" "m1_n65571_69405#" 10.1769
cap "VDD" "m1_n68571_73661#" 289.798
cap "m1_n73487_74413#" "m1_n68571_75165#" 62.3163
cap "a_n83949_68256#" "VOUT" 7174.08
cap "m1_n63107_72157#" "m1_n63107_72909#" 10.1769
cap "m1_n69035_70157#" "m1_n67303_70157#" 15.4404
cap "m1_n68571_73661#" "m1_n73487_73661#" 91.6936
cap "a_n85031_78410#" "a_n83803_68196#" 50.6673
cap "a_n84169_78410#" "VOUT" 0.240957
cap "VDD" "m5_n70561_82039#" 2.78833
cap "m1_n70219_67901#" "VSS" 4.88405
cap "VDD" "m1_n70219_67901#" 2914.16
cap "VFB_res" "m1_n69035_69405#" 14.1045
cap "m1_n67303_70157#" "m1_n65571_70157#" 15.4404
cap "VFB_res" "a_n83949_68256#" 132.233
cap "a_n83803_68196#" "a_n83693_84586#" 3962.76
cap "VFB_res" "VFB" 3366.05
cap "m5_n66517_87435#" "a_n83949_68256#" 3.49832
cap "VFB_res" "a_n84169_78410#" 151.603
cap "m5_n70561_82039#" "m1_n73487_75917#" 6.85109
cap "m1_n67303_67901#" "m1_n67303_68653#" 38.5173
cap "VDD" "m1_n63839_69405#" 298.925
cap "VDD" "m1_n69035_69405#" 290.98
cap "a_n83949_68256#" "VSS" 7882.19
cap "VDD" "a_n83949_68256#" 35581.1
cap "VFB" "VSS" 18893.7
cap "m1_n69035_67901#" "m1_n69035_68653#" 38.5173
cap "VDD" "VFB" 13.3311
cap "a_n84169_78410#" "VSS" 661.011
cap "a_n83949_73102#" "a_n83949_68256#" 1353.39
cap "m1_n70219_67901#" "m1_n67303_70157#" 58.9853
cap "IBIAS" "a_n83949_74452#" 374.93
cap "VDD" "a_n84169_78410#" 2677.71
cap "a_n83949_73102#" "VFB" 2750.73
cap "VOUT" "m1_n73487_72157#" 532.773
cap "a_n83693_82724#" "a_n83949_68256#" 818.059
cap "VDD" "m1_n71303_75165#" 290.223
cap "a_n84169_78410#" "a_n83949_73102#" 94.0273
cap "m1_n73487_75917#" "a_n83949_68256#" 4461.66
cap "a_n83693_82724#" "VFB" 4263.07
cap "a_n83693_82724#" "a_n84169_78410#" 1087.67
cap "m1_n73487_75917#" "a_n84169_78410#" 0.117263
cap "VDD" "m1_n63107_74413#" 289.798
cap "m1_n63107_75917#" "m1_n73487_75165#" 62.3163
cap "VDD" "m1_n71303_75917#" 369.744
cap "m1_n63839_67901#" "m1_n63839_68653#" 38.5173
cap "m1_n73487_72909#" "m1_n71303_72909#" 91.6936
cap "m1_n63107_73661#" "m1_n63107_72909#" 10.1769
cap "SUB" "m1_n87545_65867#" 3.32606
cap "VFB_res" "m1_n73487_72157#" 0.145031
cap "VDD" "m1_n68571_72909#" 290.053
cap "m1_n63107_74413#" "m1_n73487_73661#" 62.3163
cap "m1_n71303_72909#" "m1_n71303_72157#" 10.1769
cap "m1_n67303_69405#" "m1_n70219_67901#" 91.6936
cap "m1_n73487_74413#" "m1_n71303_75165#" 62.3163
cap "m1_n73487_75917#" "m1_n71303_75917#" 5.68146
cap "m1_n65571_67901#" "m1_n65571_68653#" 38.5173
cap "m1_n63107_74413#" "m1_n73487_74413#" 91.6936
cap "LDO_EN" "a_n85031_78410#" 702.598
cap "VDD" "m1_n65839_74413#" 289.798
cap "VDD" "m1_n73487_72157#" 855.581
cap "a_n83949_68256#" "a_n83803_68196#" 19550.5
cap "VFB" "a_n83803_68196#" 3.41182
cap "m1_n73487_73661#" "m1_n65839_74413#" 62.3163
cap "m1_n67303_69405#" "m1_n69035_69405#" 14.1045
cap "m1_n70219_68653#" "m1_n70219_67901#" 368.263
cap "a_n84169_78410#" "a_n83803_68196#" 40.1863
cap "VOUT" "m1_n63107_72157#" 39.8142
cap "VDD" "m1_n65839_72909#" 290.053
cap "m1_n73487_75165#" "m1_n68571_75917#" 62.3163
cap "m1_n73487_74413#" "m1_n65839_74413#" 91.6936
cap "m1_n68571_75917#" "m1_n68571_75165#" 10.1769
cap "m1_n70219_68653#" "m1_n63839_69405#" 64.1939
cap "VDD" "m1_n65571_69405#" 290.98
cap "m1_n70219_68653#" "m1_n69035_69405#" 62.3163
cap "m1_n65839_73661#" "m1_n65839_74413#" 10.1769
cap "m1_n68571_74413#" "m1_n68571_75165#" 10.1769
cap "a_n85031_78410#" "a_n83693_84586#" 35.0867
cap "VDD" "m1_n63107_72157#" 280.522
cap "VDD" "m1_n69035_68653#" 306.488
cap "m1_n65839_73661#" "m1_n65839_72909#" 10.1769
cap "m4_n70925_82039#" "a_n83693_84586#" 1.11951
cap "VDD" "m1_n63107_72909#" 290.053
cap "m1_n68571_74413#" "m1_n68571_73661#" 10.1769
cap "m1_n63839_68653#" "m1_n63839_69405#" 10.1769
cap "m1_n71303_75165#" "m1_n71303_74413#" 10.1769
cap "a_n83949_74452#" "VSS" 7263.51
cap "VDD" "a_n83949_74452#" 1.38088
cap "m1_n73487_72909#" "m1_n68571_73661#" 62.3163
cap "m1_n73487_75165#" "m1_n68571_75165#" 91.6936
cap "VDD" "m1_n65571_68653#" 306.421
cap "VREF" "VSS" 25940
cap "VFB_res" "m1_n69035_67901#" 57.5468
cap "a_n83949_73102#" "a_n83949_74452#" 1673.93
cap "VDD" "VREF" 630.596
cap "m1_n65839_75165#" "m1_n65839_75917#" 10.1769
cap "IBIAS" "VSS" 527.022
cap "VDD" "IBIAS" 0.316485
cap "LDO_EN" "a_n83949_68256#" 34.9958
cap "a_n83949_73102#" "VREF" 1017.63
cap "LDO_EN" "VFB" 0.477994
cap "VDD" "m1_n63107_75165#" 290.223
cap "a_n83693_82724#" "VREF" 3599.1
cap "IBIAS" "a_n83949_73102#" 34.1613
cap "VDD" "m1_n65839_75165#" 290.223
cap "a_n84169_78410#" "LDO_EN" 124.195
cap "m1_n69035_67901#" "VSS" 2.23408
cap "VDD" "m1_n69035_67901#" 302.376
cap "VFB_res" "m1_n65571_67901#" 57.5468
cap "m1_n67303_69405#" "m1_n65571_69405#" 14.1045
cap "m4_n66517_87831#" "VOUT" 101.317
cap "VDD" "m1_n71303_73661#" 289.798
cap "m5_n70561_82039#" "m4_n70925_82039#" 42.5913
cap "m1_n68571_72909#" "m1_n68571_72157#" 10.1769
cap "m1_n71303_73661#" "m1_n73487_73661#" 91.6936
cap "m1_n70219_67901#" "m1_n69035_70157#" 58.9853
cap "VDD" "m1_n63107_73661#" 289.798
cap "m1_n65571_67901#" "VSS" 2.23408
cap "m1_n73487_74413#" "m1_n63107_75165#" 62.3163
cap "VDD" "m1_n65571_67901#" 302.376
cap "m1_n73487_74413#" "m1_n65839_75165#" 62.3163
cap "a_n83949_68256#" "a_n85031_78410#" 98.6597
cap "m1_n70219_68653#" "m1_n65571_69405#" 62.3163
cap "a_n85031_78410#" "VFB" 3.07836
cap "a_n83949_74452#" "a_n83803_68196#" 100.917
cap "m1_n70219_67901#" "m1_n65571_70157#" 58.9853
cap "m1_n71303_72909#" "m1_n73487_72157#" 62.3163
cap "m1_n63107_73661#" "m1_n73487_73661#" 91.6936
cap "m5_n66517_87435#" "m4_n66517_87831#" 42.5913
cap "a_n84169_78410#" "a_n85031_78410#" 7818.43
cap "m1_n68571_72157#" "m1_n73487_72157#" 91.6936
cap "VREF" "a_n83803_68196#" 47.1621
cap "a_n83949_68256#" "a_n83693_84586#" 11693.2
cap "m4_n70925_82039#" "a_n83949_68256#" 0.964042
device msubckt nfet_05v0 -79027 67256 -79026 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -80221 67256 -80220 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -81415 67256 -81414 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -82609 67256 -82608 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -83803 67256 -83802 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -84997 67256 -84996 67257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -79027 68256 -79026 68257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -80221 68256 -80220 68257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -81415 68256 -81414 68257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83803_68196#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -82609 68256 -82608 68257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -83803 68256 -83802 68257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -84997 68256 -84996 68257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -79027 69256 -79026 69257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -80221 69256 -80220 69257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -81415 69256 -81414 69257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -82609 69256 -82608 69257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83803_68196#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -83803 69256 -83802 69257 l=200 w=250 "VSS" "a_n83803_68196#" 400 0 "a_n83949_68256#" 250 36500,792 "VSS" 250 36500,792
device msubckt nfet_05v0 -84997 69256 -84996 69257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -79027 70256 -79026 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -80221 70256 -80220 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -81415 70256 -81414 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -82609 70256 -82608 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -83803 70256 -83802 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -84997 70256 -84996 70257 l=200 w=250 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 500 36500,792
device msubckt nfet_05v0 -81415 71752 -81414 71753 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -82609 71752 -82608 71753 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -83803 71752 -83802 71753 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -84997 71752 -84996 71753 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -81415 73102 -81414 73103 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -82609 73102 -82608 73103 l=200 w=600 "VSS" "a_n83949_74452#" 400 0 "a_n83949_74452#" 600 87600,1492 "VSS" 600 87600,1492
device msubckt nfet_05v0 -83803 73102 -83802 73103 l=200 w=600 "VSS" "a_n83949_74452#" 400 0 "a_n83949_73102#" 600 87600,1492 "VSS" 600 87600,1492
device msubckt nfet_05v0 -84997 73102 -84996 73103 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -81415 74452 -81414 74453 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -82609 74452 -82608 74453 l=200 w=600 "VSS" "a_n83949_74452#" 400 0 "a_n83949_73102#" 600 87600,1492 "VSS" 600 87600,1492
device msubckt nfet_05v0 -83803 74452 -83802 74453 l=200 w=600 "VSS" "a_n83949_74452#" 400 0 "a_n83949_74452#" 600 87600,1492 "VSS" 600 87600,1492
device msubckt nfet_05v0 -84997 74452 -84996 74453 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -81415 75802 -81414 75803 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -82609 75802 -82608 75803 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -83803 75802 -83802 75803 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt nfet_05v0 -84997 75802 -84996 75803 l=200 w=600 "VSS" "VSS" 400 0 "VSS" 0 0 "VSS" 1200 87600,1492
device msubckt pfet_05v0 -74547 78074 -74546 78075 l=100 w=400 "VDD" "a_n84169_78410#" 200 0 "a_n83949_68256#" 400 61600,1108 "VDD" 400 61600,1108
device msubckt pfet_05v0 -75717 78074 -75716 78075 l=100 w=400 "VDD" "a_n84169_78410#" 200 0 "a_n83693_82724#" 400 61600,1108 "VDD" 400 61600,1108
device msubckt pfet_05v0 -76887 78074 -76886 78075 l=100 w=400 "VDD" "a_n84169_78410#" 200 0 "a_n83693_84586#" 400 61600,1108 "VDD" 400 61600,1108
device msubckt pfet_05v0 -78057 78074 -78056 78075 l=100 w=120 "VDD" "a_n85031_78410#" 200 0 "a_n84169_78410#" 120 18480,548 "VDD" 120 18480,548
device msubckt pfet_05v0 -79227 78074 -79226 78075 l=100 w=120 "VDD" "LDO_EN" 200 0 "a_n85031_78410#" 120 18480,548 "VDD" 120 18480,548
device msubckt nfet_05v0 -81437 78096 -81436 78097 l=120 w=400 "VSS" "a_n84169_78410#" 240 0 "IBIAS" 400 58400,1092 "a_n83949_74452#" 400 58400,1092
device msubckt nfet_05v0 -82299 78096 -82298 78097 l=120 w=400 "VSS" "a_n85031_78410#" 240 0 "a_n83949_74452#" 400 58400,1092 "VSS" 400 58400,1092
device msubckt nfet_05v0 -83161 78096 -83160 78097 l=120 w=400 "VSS" "a_n85031_78410#" 240 0 "a_n83803_68196#" 400 58400,1092 "VSS" 400 58400,1092
device msubckt nfet_05v0 -84023 78412 -84022 78413 l=120 w=84 "VSS" "a_n85031_78410#" 240 0 "a_n84169_78410#" 84 12600,468 "VSS" 84 12600,468
device msubckt nfet_05v0 -84885 78412 -84884 78413 l=120 w=84 "VSS" "LDO_EN" 240 0 "a_n85031_78410#" 84 12600,468 "VSS" 84 12600,468
device msubckt pfet_05v0 -60759 89693 -60758 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -61929 89693 -61928 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -63099 89693 -63098 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -64269 89693 -64268 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -65439 89693 -65438 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -66609 89693 -66608 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -67779 89693 -67778 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -68949 89693 -68948 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -70119 89693 -70118 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt pfet_05v0 -71289 89693 -71288 89694 l=100 w=10000 "VDD" "a_n83949_68256#" 200 0 "VOUT" 10000 1540000,20308 "VDD" 10000 1540000,20308
device msubckt nfet_05v0 -73397 80862 -73396 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 80862 -74846 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -76297 80862 -76296 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -77747 80862 -77746 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -79197 80862 -79196 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -80647 80862 -80646 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -82097 80862 -82096 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -83547 80862 -83546 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -84997 80862 -84996 80863 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -73397 82724 -73396 82725 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 82724 -74846 82725 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -76297 82724 -76296 82725 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -77747 82724 -77746 82725 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -79197 82724 -79196 82725 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -80647 82724 -80646 82725 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -82097 82724 -82096 82725 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -83547 82724 -83546 82725 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -84997 82724 -84996 82725 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -73397 84586 -73396 84587 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 84586 -74846 84587 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -76297 84586 -76296 84587 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -77747 84586 -77746 84587 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -79197 84586 -79196 84587 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -80647 84586 -80646 84587 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -82097 84586 -82096 84587 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -83547 84586 -83546 84587 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -84997 84586 -84996 84587 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -73397 86448 -73396 86449 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 86448 -74846 86449 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -76297 86448 -76296 86449 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -77747 86448 -77746 86449 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -79197 86448 -79196 86449 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -80647 86448 -80646 86449 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -82097 86448 -82096 86449 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -83547 86448 -83546 86449 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -84997 86448 -84996 86449 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -73397 88310 -73396 88311 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 88310 -74846 88311 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -76297 88310 -76296 88311 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -77747 88310 -77746 88311 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -79197 88310 -79196 88311 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -80647 88310 -80646 88311 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -82097 88310 -82096 88311 l=120 w=1000 "VSS" "VFB" 240 0 "a_n83693_84586#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -83547 88310 -83546 88311 l=120 w=1000 "VSS" "VREF" 240 0 "a_n83693_82724#" 1000 146000,2292 "a_n83949_73102#" 1000 146000,2292
device msubckt nfet_05v0 -84997 88310 -84996 88311 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -73397 90172 -73396 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -74847 90172 -74846 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -76297 90172 -76296 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -77747 90172 -77746 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -79197 90172 -79196 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -80647 90172 -80646 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -82097 90172 -82096 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -83547 90172 -83546 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt nfet_05v0 -84997 90172 -84996 90173 l=120 w=1000 "VSS" "VSS" 240 0 "VSS" 0 0 "VSS" 2000 146000,2292
device msubckt pfet_05v0 -74181 92738 -74180 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -75703 92738 -75702 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -77225 92738 -77224 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -78747 92738 -78746 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -80269 92738 -80268 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -81791 92738 -81790 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -83313 92738 -83312 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -84835 92738 -84834 92739 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -74181 94706 -74180 94707 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -75703 94706 -75702 94707 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -77225 94706 -77224 94707 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83693_84586#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -78747 94706 -78746 94707 l=200 w=1100 "VDD" "a_n83693_82724#" 400 0 "a_n83803_68196#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -80269 94706 -80268 94707 l=200 w=1100 "VDD" "a_n83693_82724#" 400 0 "a_n83693_82724#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -81791 94706 -81790 94707 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -83313 94706 -83312 94707 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -84835 94706 -84834 94707 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -74181 96674 -74180 96675 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -75703 96674 -75702 96675 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -77225 96674 -77224 96675 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -78747 96674 -78746 96675 l=200 w=1100 "VDD" "a_n83693_82724#" 400 0 "a_n83693_82724#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -80269 96674 -80268 96675 l=200 w=1100 "VDD" "a_n83693_82724#" 400 0 "a_n83803_68196#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -81791 96674 -81790 96675 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83693_84586#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -83313 96674 -83312 96675 l=200 w=1100 "VDD" "a_n83693_84586#" 400 0 "a_n83949_68256#" 1100 169400,2508 "VDD" 1100 169400,2508
device msubckt pfet_05v0 -84835 96674 -84834 96675 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -74181 98642 -74180 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -75703 98642 -75702 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -77225 98642 -77224 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -78747 98642 -78746 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -80269 98642 -80268 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -81791 98642 -81790 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -83313 98642 -83312 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
device msubckt pfet_05v0 -84835 98642 -84834 98643 l=200 w=1100 "VDD" "VDD" 400 0 "VDD" 0 0 "VDD" 2200 169400,2508
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" 4.70054
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" 2.28063
cap "VDD" "VFB_res" -0.0772912
cap "VSS" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" 3.39562
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" -0.0261617
cap "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" "VFB_res" 7.75278
cap "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" "VDD" 26.591
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" -9.2338
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "VSS" 0.778166
cap "VSS" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" 3.90729
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "VFB_res" 0.491649
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" -0.613818
cap "VDD" "VFB_res" -0.115937
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" 0.351953
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 4.21026
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 0.232736
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" 6.44227
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" 33.0054
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 0.351953
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "VDD" 0.504715
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 0.412559
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 2.94023
cap "VFB_res" "VDD" -0.115937
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" -0.613818
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" -0.613818
cap "VSS" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 3.49201
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 34.5
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" 0.983297
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" 8.42052
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" -14.4999
cap "VSS" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" 1.55633
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "VSS" 3.49201
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" -0.613818
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" 0.504715
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" 0.412559
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" -14.4999
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "VFB_res" 8.42052
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -0.613818
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" 34.5
cap "VDD" "VFB_res" -0.115937
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "VFB_res" 0.983297
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "VFB_res" 2.94023
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.351953
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "VSS" 1.55633
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "VDD" 17.25
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "VSS" 1.746
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_1000_0#" 0.351953
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "VFB_res" 1.47011
cap "VFB_res" "VDD" -0.0579684
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" 0.491649
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -3.91513
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" -0.613818
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "VDD" 0.252357
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "VSS" 0.778166
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "VFB_res" 4.21026
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" 0.412559
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 4.21026
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" 0.491649
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -10.5848
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "VFB_res" 0.491649
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -1.22764
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "VFB_res" 1.71324
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "VSS" 0.778166
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "VDD" 0.252357
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "VFB_res" 3.09881
cap "VFB_res" "VDD" -0.0772912
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" -0.796771
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "VSS" 2.69193
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "VDD" 26.7743
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "VSS" 0.602354
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "VDD" 0.265438
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 4.70789
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" 24.9756
cap "VSS" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" 2.54608
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 0.239277
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" -0.096614
cap "VSS" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 0.953978
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" -13.7032
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" 2.94174
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.412559
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" 0.491649
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" 4.27017
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 0.412559
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" 1.25757
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" -0.438841
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" -0.0288166
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" -3.73106
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 34.7608
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" 0.233333
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" -0.00960554
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 7.90113
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 28.3862
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" 4.10174
cap "VDD" "m1_n70219_67901#" 1.77636e-15
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" 1.19127
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" 2.84725
cap "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 0.37038
cap "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 7.882
cap "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" "VDD" 3.38063
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 6.15295
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 0.0152039
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" -13.1741
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" -0.446582
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 0.27949
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" -0.826107
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 0.0570405
cap "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" 0.209174
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 0.0177536
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" -0.446582
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" 2.32936
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" -1.31534
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" -17.2903
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 8.51894
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 2.73588
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 0.120133
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" -2.39819
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" 0.74598
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 0.245117
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" -6.34547
cap "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" -0.446582
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 0.209174
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" 0.0152039
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "m1_n70219_68653#" 3.38976
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" -17.2903
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" -1.31534
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" -2.39819
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 0.0152039
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" 0.0177536
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.209174
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "m1_n70219_68653#" 2.07821
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "m1_n70219_68653#" 8.51894
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -0.446582
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "m1_n70219_68653#" 0.74598
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" 0.120133
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" -6.34547
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" 0.245117
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" -0.446582
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_1000_0#" 0.209174
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -1.1991
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "m1_n70219_68653#" 4.25947
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "m1_n70219_68653#" 1.69488
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" -0.657671
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" 0.245117
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -0.985172
cap "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -0.446582
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "m1_n70219_68653#" 1.0391
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 0.115752
cap "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" -3.07712
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" 0.0177536
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" 0.0152039
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" -1.0604
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.37299
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -0.657671
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -0.893165
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" -1.1991
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" -0.509825
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" -14.2131
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" -2.1208
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "m1_n70219_68653#" 0.37299
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 0.00438098
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" -5.3603
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 4.25947
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" 0.37299
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -0.299999
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" 1.0391
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "m1_n70219_68653#" 1.57161
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 3.17851
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" -0.763804
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" 0.0177536
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" -0.149986
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" 0.37299
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" 0.316491
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" -1.88837
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" -6.50109
cap "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" 0.245117
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" 1.81815
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" 2.08741
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" -17.4459
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" 5.34044
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" 0.120133
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" -1.01534
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" -1.1991
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" 2.04032
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" -0.324963
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" -0.763804
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 0.695513
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 0.166878
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 0.54716
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 0.0112888
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 6.055
cap "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 0.134601
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" 0.0177536
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" 0.37299
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" 6.20143
cap "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" "VDD" 10.7497
cap "m1_n70219_67901#" "VDD" -8.88178e-16
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 3.89897
cap "VFB_res" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 3.47189
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "VDD" 4.87972
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 8.38906
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" 8.03885
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 6.57696
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 0.545923
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -7.46297
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" -7.21813
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" -1.12088
cap "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" 6.60918
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" 0.668044
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 0.639922
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "m1_n70219_67901#" 3.38976
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" -17.3097
cap "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" -3.22111
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "m1_n70219_67901#" 9.18699
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" -16.3648
cap "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 0.334022
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" 0.545923
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" -4.53645
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" 9.18699
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" -16.3648
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 0.545923
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.639922
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "m1_n70219_68653#" 0.668044
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "m1_n70219_67901#" 3.38976
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" -17.3097
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "m1_n70219_68653#" 0.334022
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" -1.0604
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" -3.22111
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -1.61055
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "m1_n70219_68653#" 0.334022
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "m1_n70219_67901#" 1.69488
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_1000_0#" 0.561127
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" -2.61438
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 0.639922
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 0.0503728
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -3.1425
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "m1_n70219_68653#" 0.167011
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "m1_n70219_67901#" 1.20611
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 0.545923
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -1.0604
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "m1_n70219_67901#" 4.59349
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -0.739458
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "m1_n70219_67901#" 3.34393
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 0.165419
cap "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -1.61055
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" -13.7504
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 1.57161
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" 0.0503728
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" -14.1672
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" 4.59349
cap "m1_n70219_68653#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" 0.334022
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -1.03946
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "m1_n70219_67901#" 1.69488
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "m1_n70219_68653#" 0.167011
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" -2.1208
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "m1_n70219_67901#" 1.20611
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -2.1208
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" 1.11235
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" 0.639922
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" 2.97336
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" -3.49699
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" 0.657676
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" -0.261179
cap "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" -17.6328
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" -17.4653
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" 5.07926
cap "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" 0.885944
cap "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -2.48165
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" 1.81815
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" -1.78725
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" -0.763804
cap "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" 1.23116
cap "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" 0.529406
cap "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" -1.4639
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" 0.253075
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" -0.775093
cap "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" 0.54716
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "VOUT" 1.17329
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" 4.76676
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 0.610166
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "VDD" 0.361902
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 0.470764
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VFB_res" 0.220063
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "VOUT" 4.00036
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VOUT" 2.56835
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 0.262373
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "VDD" 2.4855
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VDD" 0.192705
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VDD" 12.4923
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" -0.0705549
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 1.97121
cap "m1_n70219_67901#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" -0.0261617
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 0.245817
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 0.806794
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 11.781
cap "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 2.55278
cap "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 0.252837
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 4.40866
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" -0.0192111
cap "VDD" "m1_n70219_67901#" -0.0392426
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "VDD" 0.60377
cap "VDD" "m1_n73487_72909#" -0.00960554
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" 0.154115
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" 2.54378
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "VDD" 33.0054
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 11.8468
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 0.838005
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 0.258898
cap "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -0.334218
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 1.12263
cap "VDD" "m1_n73487_72157#" -0.0352775
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" -0.0288166
cap "m1_n73487_72157#" "VDD" -0.0881936
cap "m1_n70219_67901#" "VDD" -0.0392426
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 34.5
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 0.269839
cap "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "VDD" -0.0288166
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "VDD" 0.688675
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" 0.239277
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" -1.84318
cap "VOUT" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 1.44906
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" 4.92752
cap "m1_n73487_72909#" "VDD" -0.0240138
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "VDD" 13.8986
cap "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "VDD" 0.428021
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" 0.019187
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "VOUT" 2.88207
cap "m1_n73487_72909#" "VDD" -0.00480277
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" -1.84318
cap "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "VDD" -0.0288166
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "VDD" 0.518865
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 34.5
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" 2.18511
cap "VOUT" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.306154
cap "VDD" "m1_n73487_72157#" -0.0176387
cap "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "VDD" 0.428021
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "VDD" 0.265438
cap "m1_n70219_67901#" "VDD" -0.0392426
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" 0.168966
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "VDD" 9.72928
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "VDD" 1.20754
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" 0.0089939
cap "m1_n73487_72157#" "VDD" -0.105832
cap "m1_n73487_72909#" "VDD" -0.0288166
cap "m1_n70219_67901#" "VDD" -0.0196213
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "VDD" -0.0144083
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "VDD" 4.32375
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 0.450861
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "VDD" 0.21401
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "VDD" 0.293176
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "VDD" 19.7435
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "VDD" 17.25
cap "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "VOUT" 1.29598
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "VDD" 1.00943
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" -0.921592
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "VOUT" 3.98796
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "VDD" 3.88432
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "VDD" 26.7743
cap "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "VDD" -0.0144083
cap "m1_n70219_67901#" "VDD" -0.0261617
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 1.07922
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "VDD" 0.211539
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "VDD" 0.21401
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 0.198112
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" 0.252656
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" -0.921592
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" -0.444049
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 0.141085
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "VDD" -0.00480277
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "VDD" 1.0283
cap "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 0.00239837
cap "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "VOUT" 0.26071
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" -1.39914
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "VOUT" 1.34143
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "VDD" 0.175365
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" 0.39323
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" 23.6278
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "VDD" 1.20754
cap "m1_n73487_72157#" "VDD" -0.105832
cap "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "VDD" -0.0240138
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "VDD" 4.503
cap "VDD" "m1_n73487_72909#" -0.0288166
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "VDD" 24.9756
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "VOUT" 5.06718
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "VDD" -0.0327022
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" 0.504715
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" 1.20754
cap "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" -1.52835
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" 0.306154
cap "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" 2.27846
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" 14.1109
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" 0.60377
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" -0.00960554
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" 0.236701
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 0.11734
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" -5.91995
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "VDD" 0.592821
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "VDD" 0.727506
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VDD" 0.89406
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" -8.02894
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" 10.0225
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 4.11138
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VOUT" 0.0989286
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" 3.99459
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 0.152414
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" -7.47322
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 5.03207
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 2.36522
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 0.133687
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VFB_res" 0.0866436
cap "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" -7.25417
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "VDD" 0.112786
cap "VFB_res" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 0.117086
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -10.0361
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#" 2.07821
cap "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 4.59349
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#" 2.36112
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -1.2001
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 3.91176
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 1.69488
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" 2.36112
cap "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" -14.7671
cap "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "m1_n73487_72909#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "m1_n73487_72157#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "VDD" 2.36112
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "m1_n73487_72909#" 3.91176
cap "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -7.25417
cap "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" -7.47322
cap "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "m1_n73487_72157#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -1.2001
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" 5.43621
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "m1_n73487_72909#" 4.5529
cap "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" -17.2903
cap "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#" "m1_n73487_72157#" 2.41223
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" 1.77979
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" -2.56962
cap "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" -22.2403
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" 1.77979
cap "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#" "m1_n73487_72909#" 2.07821
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#" 2.36112
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" 3.47197
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" -1.38473
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" 3.27062
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" 3.75078
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" -1.01547
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" -1.96683
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" 1.60998
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "VDD" 1.25027
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "m1_n73487_72157#" 1.60998
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 2.41223
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 2.36112
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" -22.2403
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" 2.07821
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" -17.2903
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 2.2603
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "VDD" 4.72224
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "m1_n73487_72909#" 6.28488
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 7.53425
cap "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" -4.53645
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 2.2603
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" -2.4002
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 1.65274
cap "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "m1_n73487_72909#" 1.12947
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "m1_n73487_72909#" 1.53864
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" 1.12947
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" 4.72224
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" -2.4002
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#" 2.07821
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" "m1_n73487_72909#" 3.38976
cap "VDD" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#" 2.36112
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#" -22.2403
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "m1_n73487_72157#" 3.38976
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#" -17.2903
cap "m1_n73487_72157#" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" "m1_n73487_72157#" 9.18699
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" 7.82352
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" 8.15771
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" 8.06068
cap "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" -0.835975
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" 2.04032
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -5.91995
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "VDD" 0.727506
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "VDD" 8.7082
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "VDD" 0.727506
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" -5.91995
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 1.03749
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" -1.78725
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 2.36522
cap "VFB_res" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" 0.117086
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -7.25417
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" 2.36522
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 5.03207
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 0.152414
cap "VOUT" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 0.133687
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -7.25417
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "VDD" 0.152414
cap "VFB_res" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 0.117086
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "VOUT" 0.133687
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 0.334022
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -10.0361
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" 0.681734
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -1.06813
cap "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" -1.2001
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" -9.93535
cap "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" -7.25417
cap "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "m1_n73487_74413#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "m1_n73487_72909#" 0.681734
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "m1_n73487_73661#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" -1.06813
cap "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" -1.2001
cap "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "m1_n73487_73661#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" -7.25417
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 0.334022
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" 1.77979
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" -1.38473
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" -1.18489
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 2.41223
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" 5.43621
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 0.100746
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" 1.77979
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" -17.1895
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" -2.56962
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" 0.883314
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" -17.2903
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" -1.96683
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "m1_n73487_73661#" 3.75078
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "m1_n73487_73661#" 1.60998
cap "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" -0.951364
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "m1_n73487_74413#" 1.60998
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" -1.01547
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "m1_n73487_72909#" 0.480153
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" 0.334022
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" 2.41223
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" 7.53425
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" 0.100746
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" 2.2603
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" -17.1895
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" -2.13625
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" -2.4002
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" -17.2903
cap "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" 0.100746
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" 1.24937
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" 2.2603
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "m1_n73487_72909#" 0.114093
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" 1.12947
cap "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "m1_n73487_73661#" 1.12947
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "m1_n73487_73661#" 1.65274
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 0.100746
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" -17.2903
cap "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" -17.1895
cap "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" "m1_n73487_72909#" 1.36347
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "m1_n73487_73661#" 9.18699
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" 3.38976
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" -2.13625
cap "m1_n73487_72909#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 0.334022
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" -2.4002
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "m1_n73487_74413#" 3.38976
cap "m1_n73487_73661#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" 0.253075
cap "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" -1.78725
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" 8.06068
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" 8.06068
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" 2.04032
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" -5.19244
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" -5.19244
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -1.68327
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 6.81932
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -4.73654
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 5.03207
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "VFB_res" 0.219324
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "VOUT" 0.258141
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "VFB_res" 0.117086
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "VOUT" 0.133687
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "VDD" 0.418885
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" -9.88302
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" 2.31148
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "VDD" 1.15225
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -1.06813
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "VDD" 2.90019
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" -9.93535
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "m1_n73487_75165#" 1.69488
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "m1_n73487_75165#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" -1.06813
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "m1_n73487_74413#" 4.59349
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" -7.25417
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" -2.26822
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "cap_mim$1_0[0,0]/m4_0_0#" 0.140079
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "VDD" 2.90019
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" -7.10109
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.145604
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 5.43621
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 0.159778
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" -17.1895
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.166079
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 3.72212
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" -1.18489
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" 1.77979
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 0.100746
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "m1_n73487_74413#" 5.43621
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 1.15225
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" -2.56962
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 2.31148
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" -17.1157
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "m1_n73487_75165#" 1.60998
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.125128
cap "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" -0.951364
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,0]/m4_0_0#" 0.120381
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 2.07826
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 0.131551
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "m1_n73487_75165#" 3.75078
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "m1_n73487_74413#" 3.75078
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" -1.96683
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" -2.13625
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 5.22684
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "m1_n73487_75165#" 2.2603
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" 2.31148
cap "m1_n73487_75165#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 7.53425
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 0.0941158
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "m1_n73487_74413#" 7.53425
cap "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" "VDD" 1.15225
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 0.110343
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" -17.1895
cap "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" -17.0343
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "m1_n73487_75165#" 1.65274
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 0.0502284
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 0.0477763
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "m1_n73487_75165#" 1.12947
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 0.573544
cap "m1_n73487_74413#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" 1.65274
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 0.0459635
cap "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 0.100746
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "m1_n73487_75165#" 9.18699
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" 0.280159
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.291208
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" "m1_n73487_74413#" 9.18699
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" -17.1895
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "m1_n73487_74413#" 2.31148
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" "m1_n73487_75165#" 3.38976
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 1.15225
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" -4.53645
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" -2.13625
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "m1_n73487_75165#" 2.41223
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" -16.9841
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "VDD" 5.80039
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" 0.253075
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" 0.241908
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" -1.78725
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" "VDD" 8.06068
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "VDD" 11.1773
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" 0.0437748
cap "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" 0.151441
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" 2.17235
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "m1_n73487_74413#" -0.00960554
cap "VOUT" "cap_mim$1_0[0,0]/m4_0_0#" 0.87622
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "cap_mim$1_0[0,0]/m4_0_0#" 4.56766
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VOUT" 0.853941
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" 4.98823
cap "VDD" "m1_n73487_74413#" -0.0192111
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 0.527098
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 0.56433
cap "VDD" "cap_mim$1_0[0,0]/m4_0_0#" 3.81842
cap "VDD" "cap_mim$1_0[0,0]/m4_n120_n120#" 4.54218
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "cap_mim$1_0[0,0]/m4_0_0#" 9.3024
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 13.2509
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" 0.143071
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 2.17235
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" -0.0705549
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" 0.843239
cap "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "VDD" 1.43067
cap "VFB_res" "cap_mim$1_0[0,0]/m4_0_0#" 0.623515
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VFB_res" 0.513455
cap "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "VDD" 0.164895
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 13.3467
cap "cap_mim$1_0[0,0]/m4_0_0#" "VDD" 23.654
cap "m1_n73487_74413#" "VDD" -0.00960554
cap "m1_n73487_75165#" "VDD" -0.0352775
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.3194
cap "cap_mim$1_0[0,0]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 30.3384
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "VDD" 2.17235
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "cap_mim$1_0[0,0]/m4_0_0#" 1.12262
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" 0.843239
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VDD" 15.9119
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,0]/m4_0_0#" 2.15278
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 15.5266
cap "VDD" "cap_mim$1_0[0,0]/m4_0_0#" 23.2192
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "cap_mim$1_0[0,0]/m4_0_0#" 33.0994
cap "VDD" "m1_n73487_75165#" -0.0881936
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 2.74845
cap "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "VDD" 0.132159
cap "m1_n73487_74413#" "VDD" -0.0240138
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 2.23281
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" 0.843239
cap "VDD" "cap_mim$1_0[0,0]/m4_n120_n120#" 15.4257
cap "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "VDD" 1.43067
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" 0.175807
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "VDD" 1.59625
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" 0.843239
cap "VDD" "m1_n73487_74413#" -0.00480277
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" 0.838802
cap "cap_mim$1_0[0,1]/m4_0_0#" "VDD" 23.654
cap "VDD" "m1_n73487_75165#" -0.0176387
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" 30.3384
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 1.0287
cap "VDD" "cap_mim$1_0[0,1]/m4_n120_n120#" 15.9119
cap "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 13.3467
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#" 1.03063
cap "VDD" "cap_mim$1_0[0,1]/m4_0_0#" 1.98891
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "cap_mim$1_0[0,1]/m4_0_0#" 17.9903
cap "VDD" "cap_mim$1_0[0,1]/m4_n120_n120#" 16.3717
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#" 8.13881
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" 0.16274
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#" 1.43067
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" -0.2047
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 3.56242
cap "m1_n73487_74413#" "VDD" -0.0288166
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#" 17.2897
cap "VDD" "m1_n73487_75165#" -0.105832
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 2.03108
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 13.3467
cap "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "VDD" 0.145226
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 0.655852
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 0.175212
cap "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.264855
cap "cap_mim$1_0[0,1]/m4_0_0#" "VDD" 21.0698
cap "VDD" "cap_mim$1_0[0,1]/m4_n120_n120#" 15.9119
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" 28.5818
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" 0.782283
cap "VDD" "cap_mim$1_0[0,1]/m4_n120_n120#" 15.4257
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" 4.3447
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 3.26151
cap "VDD" "cap_mim$1_0[0,1]/m4_0_0#" 23.2192
cap "VDD" "m1_n73487_74413#" -0.0288166
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "cap_mim$1_0[0,1]/m4_0_0#" 2.99158
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 1.43067
cap "VDD" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" 0.307965
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 15.5266
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 1.68648
cap "VDD" "m1_n73487_75165#" -0.105832
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 33.0994
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 29.2585
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" 53.9924
cap "cap_mim$1_0[0,1]/m4_0_0#" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" 0.166868
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "cap_mim$1_0[0,1]/m4_n120_n120#" 0.864832
cap "cap_mim$1_0[0,1]/m4_0_0#" "VDD" 23.6795
cap "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" "VDD" 0.177113
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "VDD" 18.5694
cap "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "VDD" 4.02644
cap "VDD" "cap_mim$1_0[0,0]/m4_n120_n120#" 24.2765
cap "VFB_res" "cap_mim$1_0[0,0]/m4_0_0#" 3.96782
cap "cap_mim$1_0[0,0]/m4_0_0#" "m1_n73487_75917#" 29.0669
cap "VFB_res" "cap_mim$1_0[0,0]/m4_n120_n120#" 2.11423
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "m1_n73487_75917#" 12.6451
cap "VOUT" "cap_mim$1_0[0,0]/m4_0_0#" 5.57594
cap "VDD" "cap_mim$1_0[0,0]/m4_0_0#" 20.9299
cap "VOUT" "cap_mim$1_0[0,0]/m4_n120_n120#" 3.51623
cap "VDD" "cap_mim$1_0[0,1]/m4_0_0#" -1.53126
cap "VDD" "cap_mim$1_0[0,1]/m4_0_0#" -3.7858
cap "cap_mim$1_0[0,1]/m4_n120_n120#" "cap_mim$1_0[0,1]/m4_0_0#" 134.552
cap "VDD" "cap_mim$1_0[0,1]/m4_0_0#" -0.670793
cap "cap_mim$1_0[0,1]/m4_0_0#" "VDD" -1.65843
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.0820735
cap "a_n83949_68256#" "cap_mim$1_0[0,0]/m4_0_0#" 0.175092
cap "a_n83803_68196#" "cap_mim$1_0[0,0]/m4_0_0#" 0.0793859
cap "a_n83693_84586#" "cap_mim$1_0[0,0]/m4_0_0#" 0.28561
cap "a_n83949_68256#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.119066
cap "a_n83803_68196#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.103072
cap "a_n83693_84586#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.138858
cap "a_n83693_82724#" "cap_mim$1_0[0,0]/m4_0_0#" 3.44948
cap "a_n83949_68256#" "cap_mim$1_0[0,0]/m4_0_0#" 1.56116
cap "VFB_res" "cap_mim$1_0[0,0]/m4_0_0#" 3.30698
cap "a_n83693_84586#" "cap_mim$1_0[0,0]/m4_0_0#" 2.22519
cap "m1_n73487_75917#" "cap_mim$1_0[0,0]/m4_0_0#" 29.0669
cap "VOUT" "cap_mim$1_0[0,0]/m4_0_0#" 5.57594
cap "a_n83803_68196#" "cap_mim$1_0[0,0]/m4_0_0#" 1.01103
cap "VDD" "cap_mim$1_0[0,0]/m4_0_0#" 11.4842
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.171551
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_82724#" 2.09148
cap "a_n83949_68256#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.966544
cap "VFB_res" "cap_mim$1_0[0,0]/m4_n120_n120#" 5.50078
cap "a_n83693_84586#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.38823
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "m1_n73487_75917#" 12.6451
cap "VOUT" "cap_mim$1_0[0,0]/m4_n120_n120#" 3.51623
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83803_68196#" 0.629731
cap "VDD" "cap_mim$1_0[0,0]/m4_n120_n120#" 10.4918
cap "cap_mim$1_0[0,1]/m4_0_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" -3.55271e-15
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.514006
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_0_0#" 3.39379
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VDD" 2.68462
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 2.5479
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83803_68196#" 1.00107
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_84586#" 2.92849
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 5.57594
cap "a_n83693_82724#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.70684
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83949_68256#" 1.17806
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" 29.0669
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_84586#" 1.40614
cap "VOUT" "cap_mim$1_0[0,0]/m4_n120_n120#" 3.51623
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "m1_n73487_75917#" 12.6451
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VSS" 1.74477
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 4.68188
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83803_68196#" 2.23376
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.367147
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83803_68196#" 1.21261
cap "VDD" "cap_mim$1_0[0,0]/m4_n120_n120#" 2.39481
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_84586#" 0.678391
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 1.11624
cap "a_n83693_82724#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.54973
cap "m1_n73487_75917#" "cap_mim$1_0[0,0]/m4_n120_n120#" 14.2367
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 0.598348
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 0.995406
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.24626
cap "a_n83803_68196#" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.715048
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_82724#" 0.771338
cap "cap_mim$1_0[1,0]/m4_0_0#" "m1_n73487_75917#" 9.56523
cap "a_n83693_84586#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.28567
cap "VOUT" "cap_mim$1_0[0,0]/m4_n120_n120#" 3.10131
cap "cap_mim$1_0[1,0]/m4_0_0#" "cap_mim$1_0[0,0]/m4_n120_n120#" 17.9903
cap "a_n83949_68256#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.08369
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" -1.14896
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" -1.52329
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" -1.31762
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "cap_mim$1_0[1,0]/m4_0_0#" 134.552
cap "cap_mim$1_0[1,0]/m4_0_0#" "m4_n70925_82039#" 1.42109e-14
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 0.514006
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_84586#" 2.72034
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 4.32874
cap "a_n83949_68256#" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.17806
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_84586#" 1.40614
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VDD" 2.68462
cap "VSS" "cap_mim$1_0[0,0]/m4_n120_n120#" 1.74477
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_82724#" 3.14918
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83693_82724#" 1.70684
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" 27.4667
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 5.13955
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83803_68196#" 2.23376
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "m1_n73487_75917#" 12.6451
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 2.36866
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "VOUT" 3.51623
cap "cap_mim$1_0[0,0]/m4_n120_n120#" "a_n83803_68196#" 1.00107
cap "cap_mim$1_0[1,0]/m4_0_0#" "m1_n73487_75917#" -0.687339
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" -0.518433
cap "cap_mim$1_0[1,0]/m4_0_0#" "VOUT" -0.594537
cap "m4_n70925_82039#" "VSS" 0.514006
cap "m1_n73487_75917#" "m4_n70925_82039#" 12.6451
cap "m4_n70925_82039#" "a_n83693_82724#" 1.70684
cap "VOUT" "m4_n70925_82039#" 3.51623
cap "a_n83949_68256#" "m4_n70925_82039#" 1.17806
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_0_0#" 2.23376
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 4.68188
cap "a_n83803_68196#" "m4_n70925_82039#" 1.00107
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_84586#" 2.92849
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" 29.0669
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_82724#" 3.39379
cap "m4_n70925_82039#" "VSS" 1.74477
cap "VDD" "m4_n70925_82039#" 2.68462
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 5.57594
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 2.5479
cap "m4_n70925_82039#" "a_n83693_84586#" 1.40614
cap "cap_mim$1_0[1,0]/m4_0_0#" "cap_mim$1_0[1,0]/m4_n120_n120#" 8.88178e-16
cap "cap_mim$1_0[1,1]/m4_n120_n120#" "cap_mim$1_0[1,0]/m4_0_0#" 8.88178e-16
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VSS" 0.514006
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 4.68188
cap "VSS" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.74477
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 3.51623
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_0_0#" 2.23376
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 2.5479
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_n120_n120#" 12.6451
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 2.68462
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_82724#" 3.39379
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.00107
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.17806
cap "a_n83693_84586#" "cap_mim$1_0[1,0]/m4_0_0#" 2.92849
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 5.57594
cap "a_n83693_82724#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.70684
cap "a_n83693_84586#" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.40614
cap "cap_mim$1_0[1,0]/m4_0_0#" "m1_n73487_75917#" 29.0669
cap "m4_n66517_87831#" "a_n83949_68256#" -1.4547
cap "m4_n66517_87831#" "cap_mim$1_0[1,0]/m4_n120_n120#" 137.56
cap "m4_n66517_87831#" "VDD" -8.76513
cap "m4_n66517_87831#" "VOUT" -0.693624
cap "m4_n66517_87831#" "m1_n73487_75917#" -1.65065
cap "m4_n66517_87831#" "a_n83949_68256#" -0.637257
cap "VOUT" "m4_n66517_87831#" -0.303853
cap "VDD" "m4_n66517_87831#" -3.83971
cap "m1_n73487_75917#" "m4_n66517_87831#" -0.723096
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VSS" 0.271689
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 2.41758
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 2.0734
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 8.87673
cap "VSS" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.922234
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 1.41901
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 5.93625
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 0.0117443
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_82724#" 1.50297
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_0_0#" 0.989236
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83693_82724#" 0.902187
cap "a_n83803_68196#" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.529135
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83693_84586#" 1.2969
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83693_84586#" 0.743246
cap "cap_mim$1_0[1,0]/m4_0_0#" "m1_n73487_75917#" 20.4811
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 3.72691
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83949_68256#" 2.11127
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 18.0278
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "m1_n73487_75917#" 17.1679
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83949_68256#" 6.08884
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 0.396851
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 0.305679
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 53.489
cap "cap_mim$1_0[1,0]/m4_0_0#" "VOUT" 8.70003
cap "cap_mim$1_0[1,0]/m4_0_0#" "m1_n73487_75917#" 47.133
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 7.26258
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 24.0195
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VOUT" 65.4246
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "m1_n73487_75917#" 20.7193
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 6.08884
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 65.4246
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 4.19462
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "m1_n73487_75917#" 20.7193
cap "VOUT" "cap_mim$1_0[1,0]/m4_0_0#" 4.50541
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_0_0#" 47.133
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 0.396851
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 0.305679
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 24.0195
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 53.489
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 7.26258
cap "m4_n66517_87831#" "VOUT" 5.40349
cap "m4_n66517_87831#" "a_n83949_68256#" 6.08884
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 65.4246
cap "m4_n66517_87831#" "m1_n73487_75917#" 47.133
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 24.0195
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 7.26258
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_n120_n120#" 20.7193
cap "m4_n66517_87831#" "VOUT" 4.19462
cap "m4_n66517_87831#" "VDD" 52.6677
cap "m4_n66517_87831#" "VDD" 0.305679
cap "m4_n66517_87831#" "a_n83949_68256#" 0.396851
cap "m4_n66517_87831#" "a_n83949_68256#" 0.396851
cap "m4_n66517_87831#" "cap_mim$1_0[1,0]/m4_n120_n120#" 17.9903
cap "m4_n66517_87831#" "m1_n73487_75917#" 17.4464
cap "a_n83949_68256#" "m4_n66517_87831#" 0.246048
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 22.5923
cap "a_n83949_68256#" "m4_n66517_87831#" -0.0554213
cap "m4_n66517_87831#" "VDD" 0.305679
cap "VOUT" "m4_n66517_87831#" -39.1535
cap "VOUT" "m4_n66517_87831#" 1.96363
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "m1_n73487_75917#" 23.7325
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 6.22006
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 59.4602
cap "m4_n66517_87831#" "VDD" 0.245729
cap "m4_n66517_87831#" "VDD" 11.0105
cap "m4_n66517_87831#" "VDD" 0.0599495
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VOUT" 65.4246
cap "m4_n66517_87831#" "VDD" 0.305679
cap "m1_n73487_75917#" "cap_mim$1_0[1,0]/m4_n120_n120#" 20.7193
cap "m4_n66517_87831#" "VOUT" -5.03339
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 7.26258
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 24.0195
cap "m4_n66517_87831#" "m1_n73487_75917#" 45.172
cap "m4_n66517_87831#" "a_n83949_68256#" 0.396851
cap "m4_n66517_87831#" "VOUT" 4.50541
cap "a_n83949_68256#" "m4_n66517_87831#" 5.34028
cap "m4_n66517_87831#" "VDD" 49.5035
cap "m4_n66517_87831#" "VOUT" 65.4246
cap "a_n83949_68256#" "m1_n73487_75917#" 47.133
cap "m4_n66517_87831#" "VDD" 24.0195
cap "a_n83949_68256#" "m4_n66517_87831#" 7.26258
cap "m1_n73487_75917#" "m4_n66517_87831#" 20.7193
cap "a_n83949_68256#" "VOUT" 4.19462
cap "a_n83949_68256#" "VDD" 53.489
cap "a_n83949_68256#" "VDD" 0.305679
cap "VOUT" "a_n83949_68256#" 4.50541
cap "a_n83949_68256#" "a_n83949_68256#" 0.396851
cap "VDD" "a_n83949_68256#" 53.489
cap "a_n83949_68256#" "VDD" 0.305679
cap "a_n83949_68256#" "m1_n73487_75917#" 54.3955
cap "VOUT" "a_n83949_68256#" 8.70003
cap "a_n83949_68256#" "a_n83949_68256#" 0.396851
cap "VDD" "m1_n73487_75917#" 24.0195
cap "VOUT" "m1_n73487_75917#" 65.4246
cap "a_n83949_68256#" "a_n83949_68256#" 0.396851
cap "m1_n73487_75917#" "VDD" 13.744
cap "a_n83949_68256#" "VDD" 0.305679
cap "a_n83949_68256#" "VOUT" 3.87045
cap "m1_n73487_75917#" "VOUT" 28.1602
cap "VDD" "a_n83949_68256#" 20.2535
cap "m1_n73487_75917#" "a_n83949_68256#" 82.4609
cap "VDD" "cap_mim$1_0[1,0]/m4_n120_n120#" 1.9528
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 16.1692
cap "VDD" "VOUT" -5.68434e-14
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 1.97112
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VOUT" 65.4246
cap "cap_mim$1_0[1,0]/m4_0_0#" "VDD" 12.2105
cap "cap_mim$1_0[1,0]/m4_0_0#" "a_n83949_68256#" 0.104044
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 3.66665
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 0.113181
cap "VDD" "cap_mim$1_0[1,0]/m4_0_0#" 12.2105
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.113181
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 3.66665
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VOUT" 65.4246
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#" 0.104044
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 0.113181
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 65.4246
cap "m4_n66517_87831#" "VDD" 12.2105
cap "m4_n66517_87831#" "a_n83949_68256#" 0.104044
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 3.66665
cap "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_n120_n120#" 0.152718
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 0.113181
cap "a_n83949_68256#" "m4_n66517_87831#" 0.0645074
cap "a_n83949_68256#" "m4_n66517_87831#" 0.104044
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 59.4602
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 5.03566
cap "VOUT" "m4_n66517_87831#" -41.4306
cap "VDD" "m4_n66517_87831#" 5.57589
cap "VOUT" "m1_n73487_75917#" 1.77636e-15
cap "VOUT" "m1_n73487_75917#" -1.77636e-15
cap "VOUT" "m4_n66517_87831#" -9.22801
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "VDD" 3.66665
cap "a_n83949_68256#" "m4_n66517_87831#" 0.104044
cap "VOUT" "cap_mim$1_0[1,0]/m4_n120_n120#" 65.4246
cap "VDD" "m4_n66517_87831#" 11.976
cap "cap_mim$1_0[1,0]/m4_n120_n120#" "a_n83949_68256#" 0.113181
cap "VOUT" "m4_n66517_87831#" 65.4246
cap "a_n83949_68256#" "a_n83949_68256#" 0.104044
cap "m4_n66517_87831#" "VDD" 3.66665
cap "m4_n66517_87831#" "a_n83949_68256#" 0.113181
cap "a_n83949_68256#" "VDD" 12.2105
cap "VDD" "m1_n73487_75917#" 3.66665
cap "VDD" "a_n83949_68256#" 12.2105
cap "VOUT" "m1_n73487_75917#" 65.4246
cap "a_n83949_68256#" "m1_n73487_75917#" 0.113181
cap "a_n83949_68256#" "a_n83949_68256#" 0.104044
cap "m1_n73487_75917#" "VOUT" 28.374
cap "a_n83949_68256#" "VDD" 4.65883
cap "a_n83949_68256#" "a_n83949_68256#" 0.104044
cap "a_n83949_68256#" "VOUT" 0.500176
cap "VDD" "m1_n73487_75917#" 2.40571
cap "m1_n73487_75917#" "a_n83949_68256#" 0.113181
merge "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" -1570.08 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n128_0#" "m1_n73487_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_2000_0#" -93.2368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_2000_0#" "m1_n71303_75917#"
merge "cap_mim$1_0[1,1]/VSUBS" "cap_mim$1_0[0,1]/VSUBS" -123537 -32013581 -155316 0 0 -4625360 -121720 0 0 -1553132 -40204 -343420 -7848 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4840432 -198116 -515200 -19072 -1055544 -37866 0 0 0 0
merge "cap_mim$1_0[0,1]/VSUBS" "cap_mim$1_0[1,0]/VSUBS"
merge "cap_mim$1_0[1,0]/VSUBS" "cap_mim$1_0[0,0]/VSUBS"
merge "cap_mim$1_0[0,0]/VSUBS" "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_n128_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,6]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,5]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,4]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,3]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,2]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,1]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[5,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,0]/a_n352_0#" "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,0]/a_n352_0#" "VDD"
merge "VDD" "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_n352_0#"
merge "ppolyf_u_high_Rs_resistor$2_0[0,0]/a_n352_0#" "a_n86781_65305#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_1000_0#" -78.5811 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_1000_0#" "m1_n67303_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" -1573.23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_n128_0#" "m1_n73487_72157#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_1000_0#" -75.1206 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_1000_0#" "m1_n65571_70157#"
merge "cap_mim$1_0[1,1]/m4_n120_n120#" "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" -7715 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -633920 -22752 -76896 -2900 -15159688 -12684 -14087480 -13034
merge "ppolyf_u_high_Rs_resistor$3_0[5,0]/a_n128_0#" "m1_n73487_75917#"
merge "m1_n73487_75917#" "cap_mim$1_0[0,1]/m4_n120_n120#"
merge "cap_mim$1_0[0,1]/m4_n120_n120#" "m4_n66517_87831#"
merge "m4_n66517_87831#" "cap_mim$1_0[1,0]/m4_n120_n120#"
merge "cap_mim$1_0[1,0]/m4_n120_n120#" "m4_n70925_82039#"
merge "m4_n70925_82039#" "cap_mim$1_0[0,0]/m4_n120_n120#"
merge "cap_mim$1_0[0,0]/m4_n120_n120#" "m4_n66517_77631#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_2000_0#" -105.868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,0]/a_2000_0#" "m1_n71303_72157#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_1000_0#" -76.8148 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_1000_0#" "m1_n63839_68653#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_2000_0#" "m1_n68571_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_1000_0#" -76.588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_1000_0#" "m1_n69035_69405#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_2000_0#" "m1_n71303_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_1000_0#" -78.5811 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_1000_0#" "m1_n69035_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_2000_0#" "m1_n63107_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_1000_0#" -75.3475 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,4]/a_1000_0#" "m1_n63839_70157#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_2000_0#" "m1_n68571_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_2000_0#" -105.034 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_2000_0#" "m1_n63107_72157#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_2000_0#" -93.2368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_2000_0#" "m1_n63107_75917#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_2000_0#" "m1_n71303_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_1000_0#" -76.588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_1000_0#" "m1_n65571_68653#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" -4308.85 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -741664 -26824 -708624 -25644 -163968 -5912 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_1000_0#" "VFB_res"
merge "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" -895.441 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -235200 -8400 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_n128_0#" "m1_n70219_68653#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_2000_0#" "m1_n65839_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_1000_0#" -75.1206 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_1000_0#" "m1_n67303_70157#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,0]/a_2000_0#" "m1_n71303_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_2000_0#" -105.034 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_2000_0#" "m1_n65839_72157#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_2000_0#" -93.2368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_2000_0#" "m1_n65839_75917#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" -6395 0 0 0 0 0 0 0 0 0 0 -281820 -6740 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -329336 -12844 -1254384 -45133 -1099112 -39814 -763336 -27430 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_n128_0#" "VOUT"
merge "ppolyf_u_high_Rs_resistor$2_0[2,5]/a_1000_0#" "VSS" -4759.09 0 0 -16784003 -32860 0 0 0 0 0 0 -450527 -21034 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -339883 -19371 -128800 -4656 0 0 0 0 -123200 -2800
merge "ppolyf_u_high_Rs_resistor$2_0[2,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_1000_0#" -76.588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_1000_0#" "m1_n67303_68653#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" -1533.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,0]/a_n128_0#" "m1_n73487_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_1000_0#" -76.8148 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_1000_0#" "m1_n63839_69405#"
merge "ppolyf_u_high_Rs_resistor$3_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,1]/a_2000_0#" "m1_n68571_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_1000_0#" -75.1206 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[4,1]/a_1000_0#" "m1_n69035_70157#"
merge "cap_mim$1_0[1,1]/m4_0_0#" "a_n83949_68256#" -3284.28 0 0 0 0 0 0 0 0 0 0 0 0 -243000 -6860 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -650272 -23336 -215272 -7842 -184080 -6896 -417472 -10544
merge "a_n83949_68256#" "cap_mim$1_0[1,0]/m4_0_0#"
merge "cap_mim$1_0[1,0]/m4_0_0#" "m5_n66517_87435#"
merge "m5_n66517_87435#" "cap_mim$1_0[0,1]/m4_0_0#"
merge "cap_mim$1_0[0,1]/m4_0_0#" "m5_n70561_82039#"
merge "m5_n70561_82039#" "cap_mim$1_0[0,0]/m4_0_0#"
merge "cap_mim$1_0[0,0]/m4_0_0#" "m5_n66517_77995#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_2000_0#" "m1_n63107_74413#"
merge "ppolyf_u_high_Rs_resistor$3_0[0,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_2000_0#" -105.034 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[0,1]/a_2000_0#" "m1_n68571_72157#"
merge "ppolyf_u_high_Rs_resistor$3_0[5,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_2000_0#" -93.2368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[5,1]/a_2000_0#" "m1_n68571_75917#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_2000_0#" "m1_n63107_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[2,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_1000_0#" -76.588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[2,1]/a_1000_0#" "m1_n69035_68653#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_1000_0#" -76.588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_1000_0#" "m1_n65571_69405#"
merge "ppolyf_u_high_Rs_resistor$3_0[1,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[1,2]/a_2000_0#" "m1_n65839_72909#"
merge "ppolyf_u_high_Rs_resistor$2_0[4,5]/a_1000_0#" "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" -1332.03 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -324352 -11696 -101024 -3720 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,1]/a_n128_0#" "m1_n70219_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_2000_0#" "m1_n65839_74413#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,5]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_1000_0#" -78.8079 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_1000_0#" "m1_n63839_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,2]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_2000_0#" "m1_n68571_74413#"
merge "ppolyf_u_high_Rs_resistor$2_0[3,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_1000_0#" -76.588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[3,2]/a_1000_0#" "m1_n67303_69405#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" -1533.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[2,0]/a_n128_0#" "m1_n73487_73661#"
merge "ppolyf_u_high_Rs_resistor$2_0[1,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_1000_0#" -78.5811 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$2_0[1,3]/a_1000_0#" "m1_n65571_67901#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_2000_0#" "m1_n63107_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[3,1]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_2000_0#" "m1_n71303_74413#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,3]/a_n128_0#" "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_2000_0#" -81.0277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 0 0 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[4,2]/a_2000_0#" "m1_n65839_75165#"
merge "ppolyf_u_high_Rs_resistor$3_0[4,4]/a_2000_0#" "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" -1533.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6656 -464 -470400 -16800 0 0 0 0 0 0
merge "ppolyf_u_high_Rs_resistor$3_0[3,0]/a_n128_0#" "m1_n73487_74413#"
