// Seed: 24482063
module module_0 (
    input uwire id_0,
    input tri   id_1,
    input wor   id_2
);
  tri0 id_4;
  wire id_5;
  assign id_4 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input supply1 id_2
    , id_13,
    input wand id_3,
    output logic id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    output tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    input wire id_11
);
  final id_4 <= 1;
  module_0(
      id_11, id_11, id_1
  );
endmodule
